Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 47 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 112 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 119 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 126 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 135 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 276 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 289 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
Writing filter settings....
Done writing filter settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.filters
Done writing Tab View settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.gui
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 47 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 112 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 119 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 126 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 135 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 276 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 289 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 73 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 138 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 145 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 152 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 161 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 338 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 351 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 73 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 138 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 145 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 152 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 161 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 338 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 351 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 73 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 138 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 145 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 152 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 161 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 338 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 351 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 73 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 138 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 145 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 152 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 161 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 338 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 351 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 73 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 138 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 145 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 152 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 161 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 338 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 351 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 73 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 138 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 145 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 152 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 161 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 338 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 351 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
Assigned Driver sg_cfa_gamma_plbw 1.00.a for instance sg_cfa_gamma_plbw_0
sg_cfa_gamma_plbw_0 has been added to the project
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PORT: sysgen_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral sg_cfa_gamma_plbw_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PORT: sysgen_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral sg_cfa_gamma_plbw_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - sg_cfa_gamma_plbw (sg_cfa_gamma_plbw_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 475 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PORT: sysgen_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:3967 - sg_cfa_gamma_plbw (sg_cfa_gamma_plbw_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 475 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PORT: sysgen_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:3967 - sg_cfa_gamma_plbw (sg_cfa_gamma_plbw_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 475 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PORT: sysgen_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
cfa_plbw_0 has been deleted from the project
WARNING:EDK:3967 - sg_cfa_gamma_plbw (sg_cfa_gamma_plbw_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 475 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PORT: sysgen_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
Deleting Internal port gamma_plbw_0:vsync_i 
Deleting Internal port gamma_plbw_0:hsync_i 
gamma_plbw_0 has been deleted from the project
WARNING:EDK:3967 - sg_cfa_gamma_plbw (sg_cfa_gamma_plbw_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 475 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PORT: sysgen_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:3967 - sg_cfa_gamma_plbw (sg_cfa_gamma_plbw_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 475 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:3967 - sg_cfa_gamma_plbw (sg_cfa_gamma_plbw_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 475 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:3967 - sg_cfa_gamma_plbw (sg_cfa_gamma_plbw_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 475 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:3967 - sg_cfa_gamma_plbw (sg_cfa_gamma_plbw_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 475 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:3967 - sg_cfa_gamma_plbw (sg_cfa_gamma_plbw_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 475 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: sg_cfa_gamma_plbw, INSTANCE: sg_cfa_gamma_plbw_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 183 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x20000000-0x2000ffff) plbv46_plbv46_bridge_0	mb_plb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc2000000-0xc200ffff) ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2020000-0xc202ffff) ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc4a00000-0xc4a0ffff) sg_rgb_mixer_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc4a20000-0xc4a2ffff) sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc7ffffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc9600000-0xc960ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc9600000-0xc960ffff) sg_rgb_2d_fir_s6_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xca800000-0xca80ffff) sg_i2c_controller_plbw_0	mb_plb
  (0xcb400000-0xcb40ffff) vdma_1	mb_plb
  (0xcb420000-0xcb42ffff) vdma_0	mb_plb
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 122 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Generated Addresses Successfully
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 122 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 122 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 122 
ERROR:EDK - dlmb_cntlr (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - ilmb_cntlr (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 122 
ERROR:EDK - ilmb_cntlr (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 122 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

********************************************************************************
At Local date and time: Fri Feb 03 14:39:52 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Fri Feb 03 14:40:47 2012
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg676-3 -lang vhdl -intstyle default -lp C:/__waj_/_work_/RT_lab/EDK/IVK_Repos/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.3 - platgen Xilinx EDK 13.3 Build EDK_O.76xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg676-3 -lang vhdl -intstyle default -lp
C:/__waj_/_work_/RT_lab/EDK/IVK_Repos/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 73 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 138 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 145 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 152 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 161 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 338 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 351 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 73 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 138 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 145 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 152 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 161 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 338 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 351 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MPMC_0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_SPLB2_NATIVE_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 465 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS
   specified by PARAMETER C_RNG2_BASEADDR is ignored -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 122 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x20000000-0x2000ffff) plbv46_plbv46_bridge_0	mb_plb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc2000000-0xc200ffff)
ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2020000-0xc202ffff)
ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc4a00000-0xc4a0ffff)
sg_rgb_mixer_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc4a20000-0xc4a2ffff)
sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc7ffffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc9600000-0xc960ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc9600000-0xc960ffff)
sg_rgb_2d_fir_s6_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xca800000-0xca80ffff) sg_i2c_controller_plbw_0	mb_plb
  (0xcb400000-0xcb40ffff) vdma_1	mb_plb
  (0xcb420000-0xcb42ffff) vdma_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tool is overriding PARAMETER
   C_SPLB2_P2P value to 0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 468 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER:
   C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should
   not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plbv46_plbv46_bridge, INSTANCE:plbv46_plbv46_bridge_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plbv46_p
   lbv46_bridge_v1_04_a\data\plbv46_plbv46_bridge_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_
   v1_00_a\data\lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_
   v1_00_a\data\lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x800 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_blo
   ck_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart
   lite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio
   _v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tool is overriding PARAMETER
   C_SPLB2_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 464 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tool is overriding PARAMETER
   C_SPLB2_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 466 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 95 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_
   v2_03_a\data\xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: sg_i2c_controller_s6_plbw,
   INSTANCE:sg_i2c_controller_plbw_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\data\sg_i2c_controller_s6_plbw_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 102 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 103 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_1 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 102 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_1 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 103 
INFO:EDK:4130 - IPNAME: ivk_video_gen, INSTANCE:ivk_video_gen_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_gen_v2_01_a\
   data\ivk_video_gen_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: ivk_video_gen, INSTANCE:ivk_video_gen_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_gen_v2_01_a\
   data\ivk_video_gen_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: ivk_video_det, INSTANCE:ivk_video_det_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_det_v2_01_a\
   data\ivk_video_det_v2_1_0.mpd line 69 
INFO:EDK:4130 - IPNAME: ivk_video_det, INSTANCE:ivk_video_det_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_det_v2_01_a\
   data\ivk_video_det_v2_1_0.mpd line 70 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: plb_v46, INSTANCE: slave_plb - 1 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: ilmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 241 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: dlmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 277 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4180 - PORT: vdma_wcmd_clk, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 205 
WARNING:EDK:4180 - PORT: vdma_wcmd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 206 
WARNING:EDK:4180 - PORT: vdma_wcmd_data, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 207 
WARNING:EDK:4180 - PORT: vdma_wcmd_write, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 208 
WARNING:EDK:4180 - PORT: vdma_wcmd_end, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 209 
WARNING:EDK:4180 - PORT: vdma_wd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 220 
WARNING:EDK:4180 - PORT: vdma_wd_end_burst, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 222 
WARNING:EDK:4180 - PORT: vdma_wd_flush, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 223 
WARNING:EDK:4180 - PORT: vdma_rcmd_clk, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 233 
WARNING:EDK:4180 - PORT: vdma_rcmd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 234 
WARNING:EDK:4180 - PORT: vdma_rcmd_data, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 235 
WARNING:EDK:4180 - PORT: vdma_rcmd_write, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 236 
WARNING:EDK:4180 - PORT: vdma_rcmd_end, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 237 
WARNING:EDK:4180 - PORT: vdma_rd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 248 
WARNING:EDK:4180 - PORT: vdma_rd_end_burst, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 250 
WARNING:EDK:4180 - PORT: vdma_rd_flush, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 251 
WARNING:EDK:4181 - PORT: MPMC_InitDone, CONNECTOR: ddr_rdy - floating connection
   - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 271 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 231 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 361 
WARNING:EDK:4181 - PORT: vdma_wcmd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: vdma_wcmd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 211 
WARNING:EDK:4181 - PORT: vdma_wcmd_idle, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: vdma_wd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 226 
WARNING:EDK:4181 - PORT: vdma_wd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: vdma_rcmd_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: vdma_rcmd_almost_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: vdma_rcmd_idle, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: vdma_rd_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: vdma_rd_almost_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_almost_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 254 
WARNING:EDK:4181 - PORT: hblank_o, CONNECTOR:
   sg_rgb_2d_fir_s6_plbw_0_XSVI_VIDEO_OUT_hblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_rgb_2d_fir_s6_plbw_
   v3_02_c\data\sg_rgb_2d_fir_s6_plbw_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: vblank_o, CONNECTOR:
   sg_rgb_2d_fir_s6_plbw_0_XSVI_VIDEO_OUT_vblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_rgb_2d_fir_s6_plbw_
   v3_02_c\data\sg_rgb_2d_fir_s6_plbw_v2_1_0.mpd line 80 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 164 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 166 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 199 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 211 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 225 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 226 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xb0000000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram
   _if_cntlr_v2_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0xb0000000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram
   _if_cntlr_v2_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to PLB -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to PLB -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to IXCL -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 506 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to DXCL -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 511 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MPMC_0::MPMC period of 3000 ps is not inside range 2500-2499 ps
   for memory "MT41J64M16XX-187E".

INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MPMC_0 core has constraints automatically generated by XPS in
implementation/mpmc_0_wrapper/mpmc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:vdma INSTANCE:vdma_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 389 -
processing license
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
IPNAME:vdma INSTANCE:vdma_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 405 -
processing license
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
Completion time: 7.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:sg_i2c_controller_s6_plbw INSTANCE:sg_i2c_controller_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 376 - Copying
(BBD-specified) netlist files.
IPNAME:sg_rgb_2d_fir_s6_plbw INSTANCE:sg_rgb_2d_fir_s6_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 489 - Copying
(BBD-specified) netlist files.
IPNAME:sg_rgb_mixer_plbw INSTANCE:sg_rgb_mixer_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 500 - Copying
(BBD-specified) netlist files.
IPNAME:sg_cfa_gamma_plbw INSTANCE:sg_cfa_gamma_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 511 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 170 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 297 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 324 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 73 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 108 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:slave_plb -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 115 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:plbv46_plbv46_bridge_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 122 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 145 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 152 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 161 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 177 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bit -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 191 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mpmc_0 - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 297 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 324 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 338 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 351 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_iic_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 364 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:sg_i2c_controller_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 376 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vdma_0 - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 389 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vdma_1 - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 405 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ivk_video_gen_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 421 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ivk_video_det_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 439 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:fmc_imageov_camera_in_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 458 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:fmc_imageov_dvi_out_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 471 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:sg_rgb_2d_fir_s6_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 489 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:sg_rgb_mixer_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 500 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:sg_cfa_gamma_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 511 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:ilmb_wrapper INSTANCE:ilmb -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 138 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ilmb_wrapper/i
lmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 145 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/dlmb_wrapper/d
lmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mpmc_0_wrapper INSTANCE:mpmc_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 230 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. mpmc_0_wrapper.ngc
../mpmc_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrapper
/mpmc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpmc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mpmc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 297 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_1_wrapper INSTANCE:clock_generator_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 324 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. clock_generator_1_wrapper.ngc
../clock_generator_1_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_1_wrapper/clock_generator_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_1_wrapper.blc"...

NGCBUILD done.
IPNAME:sg_i2c_controller_plbw_0_wrapper INSTANCE:sg_i2c_controller_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 376 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd ..
sg_i2c_controller_plbw_0_wrapper.ngc ../sg_i2c_controller_plbw_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_i2c_control
ler_plbw_0_wrapper/sg_i2c_controller_plbw_0_wrapper.ngc" ...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_i2c_control
ler_plbw_0_wrapper/bmg_41_99d18de731b34188.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_i2c_control
ler_plbw_0_wrapper/fifo_generator_spartan6_6_1_a1065cba3626fc97.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_i2c_control
ler_plbw_0_wrapper/fifo_generator_spartan6_6_1_ba61a4be12cec537.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_i2c_control
ler_plbw_0_wrapper/xlpersistentdff.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sg_i2c_controller_plbw_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../sg_i2c_controller_plbw_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sg_rgb_2d_fir_s6_plbw_0_wrapper INSTANCE:sg_rgb_2d_fir_s6_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 489 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd ..
sg_rgb_2d_fir_s6_plbw_0_wrapper.ngc ../sg_rgb_2d_fir_s6_plbw_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_rgb_2d_fir_
s6_plbw_0_wrapper/sg_rgb_2d_fir_s6_plbw_0_wrapper.ngc" ...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_rgb_2d_fir_
s6_plbw_0_wrapper/cntr_11_0_2ecf832dbe9035f8.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_rgb_2d_fir_
s6_plbw_0_wrapper/bmg_52_10cf5907ced4a9c7.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_rgb_2d_fir_
s6_plbw_0_wrapper/cntr_11_0_b01eb30e05e1707b.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_rgb_2d_fir_
s6_plbw_0_wrapper/block_memory_generator_spartan6_5_2_66c55e4a15fb1584.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_rgb_2d_fir_
s6_plbw_0_wrapper/xlpersistentdff.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_rgb_2d_fir_
s6_plbw_0_wrapper/bmg_52_688ec2485817c1f1.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_rgb_2d_fir_
s6_plbw_0_wrapper/mult_11_2_4c29e757b8b933da.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_rgb_2d_fir_
s6_plbw_0_wrapper/addsb_11_0_058c4018e4fbab5b.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_rgb_2d_fir_
s6_plbw_0_wrapper/addsb_11_0_1a9bffdcd0c8fbb0.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_rgb_2d_fir_
s6_plbw_0_wrapper/addsb_11_0_ac6c6b0f89962478.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_rgb_2d_fir_
s6_plbw_0_wrapper/fr_cmplr_v5_0_d9d63f4ad40d96bc.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sg_rgb_2d_fir_s6_plbw_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../sg_rgb_2d_fir_s6_plbw_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sg_rgb_mixer_plbw_0_wrapper INSTANCE:sg_rgb_mixer_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 500 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. sg_rgb_mixer_plbw_0_wrapper.ngc
../sg_rgb_mixer_plbw_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_rgb_mixer_p
lbw_0_wrapper/sg_rgb_mixer_plbw_0_wrapper.ngc" ...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_rgb_mixer_p
lbw_0_wrapper/xlpersistentdff.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_rgb_mixer_p
lbw_0_wrapper/addsb_11_0_0cde06b68e14e3b9.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sg_rgb_mixer_plbw_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../sg_rgb_mixer_plbw_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sg_cfa_gamma_plbw_0_wrapper INSTANCE:sg_cfa_gamma_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 511 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. sg_cfa_gamma_plbw_0_wrapper.ngc
../sg_cfa_gamma_plbw_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_cfa_gamma_p
lbw_0_wrapper/sg_cfa_gamma_plbw_0_wrapper.ngc" ...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/xlpersistentdff.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/bmg_62_0e01787cbfc8e974.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/cntr_11_0_3eb0c8dcd9c22b4d.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/bmg_62_2be284cffc9a51ef.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/addsb_11_0_a629aff4db5bb1c8.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/addsb_11_0_c25f95ce6b0868c9.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sg_cfa_gamma_plbw_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../sg_cfa_gamma_plbw_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 417.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Fri Feb 03 14:50:35 2012
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx150tfgg676-3 -implement xflow.opt system.ngc
Release 13.3 - Xflow O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx150tfgg676-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory
C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation 

Using Flow File:
C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fpga.flw 
Using Option File(s): 
 C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx150tfgg676-3 -nt timestamp -bm system.bmm
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.3 - ngdbuild O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx150tfgg676-3 -nt timestamp -bm system.bmm
C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc"
...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fmc_imageov_ca
mera_in_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/rs232_uart_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_1_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ivk_video_det_
0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_cfa_gamma_p
lbw_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mb_plb_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/slave_plb_wrap
per.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/plbv46_plbv46_
bridge_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ilmb_wrapper.n
gc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/dlmb_wrapper.n
gc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/dlmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ilmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/leds_8bit_wrap
per.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mdm_0_wrapper.
ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/xps_iic_0_wrap
per.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_i2c_control
ler_plbw_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/vdma_0_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/vdma_1_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ivk_video_gen_
0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_rgb_2d_fir_
s6_plbw_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_rgb_mixer_p
lbw_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fmc_imageov_dv
i_out_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/lmb_bram_wrapp
er.ngc"...
Applying constraints in
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrapper
.ncf" to module "MPMC_0"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(6)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MPMC_0/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH";>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(5)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active 'TimeGrp'
   or 'TNM' or 'TPSync' constraint named 'TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_CLKOUT1 = PERIOD "pll_module_0_CLKOUT1"
   TS_ref_clk / 6.666666667 PHASE 750 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_ref_clk / 6.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1" TS_ref_clk HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_ref_clk /
   0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'vid_out_clk', used in period specification
   'TS_vid_out_clk', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_vid_out_clk
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'display_clk', used in period specification
   'TS_display_clk', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0_0
   = PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0_0"
   TS_display_clk HIGH 50>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (13.468013)
   was detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (13.5 ns.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (13.500000)
   was detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (13333 ps.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'sg_cfa_gamma_plbw_0/sg_cfa_gamma_plbw_0/sysgen_dut/default_clock_driver_x0/x
   lclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit
   _is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_cfa_gamma_plbw_0/sg_cfa_gamma_plbw_0/sysgen_dut/plb_clock_driver_x0/xlclo
   ckdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_
   0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_
   S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZ
   E_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_MASTER/I_RD_WR_CONTRO
   L/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_MASTER/I_RD_WR_CONTRO
   L/I_MD_ERROR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/plb_clock_drive
   r_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[
   0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/default_clock_d
   river_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_ar
   ray[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/sg_i2c_controll
   er_s6_x0/i2c_controller_e098cd9e07/picoblaze_microcontroller/proc_inst/read_s
   trobe_flop' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/plb_clock_driver_
   x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0]
   .bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/default_clock_dri
   ver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_arra
   y[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter5_ecb59b56e6/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter5_ecb59b56e6/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter5_ecb59b56e6/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter4_81e640f135/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter4_81e640f135/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter4_81e640f135/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter3_2d86924f8b/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter3_2d86924f8b/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter3_2d86924f8b/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter2_41739cdbda/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter2_41739cdbda/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter2_41739cdbda/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter1_1a237d52f8/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter1_1a237d52f8/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/red_filter_9154c243fd/x5x5_filter_431f94cb2e/x2d_f
   ir_44f43102fb/n_tap_fir_compiler_filter1_1a237d52f8/fir_compiler_5_0/fr_cmplr
   _v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter5_ecb59b56e6/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter5_ecb59b56e6/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter5_ecb59b56e6/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter4_81e640f135/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter4_81e640f135/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter4_81e640f135/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter3_2d86924f8b/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter3_2d86924f8b/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter3_2d86924f8b/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter2_41739cdbda/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter2_41739cdbda/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter2_41739cdbda/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter1_1a237d52f8/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter1_1a237d52f8/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/green_filter_1643abad21/x5x5_filter_431f94cb2e/x2d
   _fir_44f43102fb/n_tap_fir_compiler_filter1_1a237d52f8/fir_compiler_5_0/fr_cmp
   lr_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter5_ecb59b56e6/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter5_ecb59b56e6/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter5_ecb59b56e6/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter4_81e640f135/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter4_81e640f135/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter4_81e640f135/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter3_2d86924f8b/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter3_2d86924f8b/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter3_2d86924f8b/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter2_41739cdbda/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter2_41739cdbda/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter2_41739cdbda/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter1_1a237d52f8/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter1_1a237d52f8/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000000e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/blue_filter_9257747ee9/x5x5_filter_431f94cb2e/x2d_
   fir_44f43102fb/n_tap_fir_compiler_filter1_1a237d52f8/fir_compiler_5_0/fr_cmpl
   r_v5_0_d9d63f4ad40d96bc_instance/blk00000003/blk0000002b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/line_ctrs_c2e6e2f82d/loop_ctr_6aa13d0a60/addsub1/p
   rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bi
   t_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/line_ctrs_c2e6e2f82d/loop_ctr_6aa13d0a60/addsub1/p
   rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bi
   t_is_1.fdse_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/sg_rgb_2d_fir_s6_
   x0/x5x5_filters_66d5767e1a/line_ctrs_c2e6e2f82d/loop_ctr_6aa13d0a60/addsub1/p
   rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bi
   t_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_mixer_plbw_0/sg_rgb_mixer_plbw_0/sysgen_dut/plb_clock_driver_x0/xlclo
   ckdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_
   0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_mixer_plbw_0/sg_rgb_mixer_plbw_0/sysgen_dut/default_clock_driver_x0/x
   lclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit
   _is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_mixer_plbw_0/sg_rgb_mixer_plbw_0/sysgen_dut/sg_rgb_mixer_x0/mixer_7b7
   103d43f/up_sample/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_mixer_plbw_0/sg_rgb_mixer_plbw_0/sysgen_dut/sg_rgb_mixer_x0/mixer_7b7
   103d43f/up_sample1/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_rgb_mixer_plbw_0/sg_rgb_mixer_plbw_0/sysgen_dut/sg_rgb_mixer_x0/mixer_7b7
   103d43f/up_sample2/sel_gen' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:452 - logical net 'N58' has no driver
WARNING:NgdBuild:452 - logical net 'N59' has no driver
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<2>' has no driver
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<1>' has no driver
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 151

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  41 sec
Total CPU time to NGDBUILD completion:   41 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 
#----------------------------------------------#
Release 13.3 - Map O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx150tfgg676-3".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc_imageov_cam1_line_valid_pin connected to top
   level port fmc_imageov_cam1_line_valid_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 43 secs 
Total CPU  time at the beginning of Placer: 4 mins 42 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4a1ea512) REAL time: 7 mins 31 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4a1ea512) REAL time: 7 mins 33 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2120fa7a) REAL time: 7 mins 33 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:6c1ed76c) REAL time: 8 mins 15 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:6c1ed76c) REAL time: 8 mins 15 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:6c1ed76c) REAL time: 8 mins 15 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:6c1ed76c) REAL time: 8 mins 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:6c1ed76c) REAL time: 8 mins 16 secs 

Phase 9.8  Global Placement
......................................................................................................................................
..............................................................................................................................................................................................................
.........................................................................................................................................................................................
.........................................................
Phase 9.8  Global Placement (Checksum:6a34327e) REAL time: 10 mins 17 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6a34327e) REAL time: 10 mins 18 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:60f1aa4) REAL time: 10 mins 57 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:60f1aa4) REAL time: 10 mins 57 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:c3bd8659) REAL time: 10 mins 58 secs 

Total REAL time to Placer completion: 11 mins 
Total CPU  time to Placer completion: 10 mins 59 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                13,502 out of 184,304    7
    Number used as Flip Flops:              13,495
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                     11,347 out of  92,152   12
    Number used as logic:                    8,933 out of  92,152    9
      Number using O6 output only:           6,555
      Number using O5 output only:             168
      Number using O5 and O6:                2,210
      Number used as ROM:                        0
    Number used as Memory:                   1,519 out of  21,680    7
      Number used as Dual Port RAM:          1,136
        Number using O6 output only:           276
        Number using O5 output only:           154
        Number using O5 and O6:                706
      Number used as Single Port RAM:           16
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           367
        Number using O6 output only:           115
        Number using O5 output only:             1
        Number using O5 and O6:                251
    Number used exclusively as route-thrus:    895
      Number with same-slice register load:    834
      Number with same-slice carry load:        59
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 4,674 out of  23,038   20
  Nummber of MUXCYs used:                    2,168 out of  46,076    4
  Number of LUT Flip Flop pairs used:       14,618
    Number with an unused Flip Flop:         3,463 out of  14,618   23
    Number with an unused LUT:               3,271 out of  14,618   22
    Number of fully used LUT-FF pairs:       7,884 out of  14,618   53
    Number of unique control sets:             751
    Number of slice register sites lost
      to control set restrictions:           2,617 out of 184,304    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        95 out of     396   23
    Number of LOCed IOBs:                       95 out of      95  100
    IOB Flip Flops:                             52

Specific Feature Utilization:
  Number of RAMB16BWERs:                        49 out of     268   18
  Number of RAMB8BWERs:                          6 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     586    1
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     586    3
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  71 out of     586   12
    Number used as OLOGIC2s:                    25
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           90 out of     180   50
  Number of GTPA1_DUALs:                         0 out of       4    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       6   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                2.94

Peak Memory Usage:  1046 MB
Total REAL time to MAP completion:  11 mins 15 secs 
Total CPU time to MAP completion:   11 mins 14 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.3 - par O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx150t.nph' in environment
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\;C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx150t, package fgg676, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.20 2011-10-03".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                13,502 out of 184,304    7
    Number used as Flip Flops:              13,495
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                     11,347 out of  92,152   12
    Number used as logic:                    8,933 out of  92,152    9
      Number using O6 output only:           6,555
      Number using O5 output only:             168
      Number using O5 and O6:                2,210
      Number used as ROM:                        0
    Number used as Memory:                   1,519 out of  21,680    7
      Number used as Dual Port RAM:          1,136
        Number using O6 output only:           276
        Number using O5 output only:           154
        Number using O5 and O6:                706
      Number used as Single Port RAM:           16
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           367
        Number using O6 output only:           115
        Number using O5 output only:             1
        Number using O5 and O6:                251
    Number used exclusively as route-thrus:    895
      Number with same-slice register load:    834
      Number with same-slice carry load:        59
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 4,674 out of  23,038   20
  Nummber of MUXCYs used:                    2,168 out of  46,076    4
  Number of LUT Flip Flop pairs used:       14,618
    Number with an unused Flip Flop:         3,463 out of  14,618   23
    Number with an unused LUT:               3,271 out of  14,618   22
    Number of fully used LUT-FF pairs:       7,884 out of  14,618   53
    Number of slice register sites lost
      to control set restrictions:               0 out of 184,304    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        95 out of     396   23
    Number of LOCed IOBs:                       95 out of      95  100
    IOB Flip Flops:                             52

Specific Feature Utilization:
  Number of RAMB16BWERs:                        49 out of     268   18
  Number of RAMB8BWERs:                          6 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     586    1
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     586    3
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  71 out of     586   12
    Number used as OLOGIC2s:                    25
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           90 out of     180   50
  Number of GTPA1_DUALs:                         0 out of       4    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       6   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 32 secs 
Finished initial Timing Analysis.  REAL time: 33 secs 

WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
Starting Router


Phase  1  : 84870 unrouted;      REAL time: 37 secs 

Phase  2  : 59148 unrouted;      REAL time: 46 secs 

Phase  3  : 22422 unrouted;      REAL time: 1 mins 47 secs 

Phase  4  : 22422 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 55 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 30 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 30 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 30 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 30 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 30 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 36 secs 
Total REAL time to Router completion: 3 mins 36 secs 
Total CPU time to Router completion: 3 mins 36 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |  BUFGMUX_X2Y2| No   | 1901 |  0.763     |  1.847      |
+---------------------+--------------+------+------+------------+-------------+
|         display_clk | BUFGMUX_X3Y13| No   | 1274 |  0.835     |  1.919      |
+---------------------+--------------+------+------+------------+-------------+
|fmc_imageov_cam1_clk |              |      |      |            |             |
|          _pin_BUFGP |  BUFGMUX_X2Y1| No   |  271 |  0.836     |  1.923      |
+---------------------+--------------+------+------+------------+-------------+
|           mpmc_clk0 |  BUFGMUX_X2Y3| No   |  899 |  0.352     |  1.439      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y4| No   |   58 |  0.320     |  1.411      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   17 |  4.925     |  9.443      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_Clk_Mem_ |              |      |      |            |             |
|     2x_180_bufpll_o |         Local|      |   37 |  0.590     |  1.967      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_Clk_Mem_ |              |      |      |            |             |
|         2x_bufpll_o |         Local|      |   33 |  0.571     |  1.948      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|         ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|    idelay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|    idelay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|   idelay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|   idelay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | MINPERIOD   |     0.001ns|     1.499ns|       0|           0
  "pll_module_0_CLKOUT0" TS_ref_clk /       |             |            |            |        |            
     6.66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT1 = PERIOD TIMEGRP  | MINPERIOD   |     0.001ns|     1.499ns|       0|           0
  "pll_module_0_CLKOUT1" TS_ref_clk /       |             |            |            |        |            
     6.66666667 PHASE 0.75 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.266ns|     9.734ns|       0|           0
  G_PLL1_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.011ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT1" TS_ref_clk HIGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | SETUP       |     0.442ns|    12.891ns|       0|           0
  G_PLL0_CLKOUT0_0 = PERIOD TIMEGRP         | HOLD        |     0.210ns|            |       0|           0
   "clock_generator_1_clock_generator_1_SIG |             |            |            |        |            
  _PLL0_CLKOUT0_0"         TS_display_clk H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ref_clk = PERIOD TIMEGRP "ref_clk" 10  | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.165ns|    15.670ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.015ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_ref_clk /         0.5 HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_display_clk = PERIOD TIMEGRP "display_ | MINLOWPULSE |     8.332ns|     5.000ns|       0|           0
  clk" 13.333 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_vid_out_clk = PERIOD TIMEGRP "vid_out_ | MINLOWPULSE |     8.500ns|     5.000ns|       0|           0
  clk" 13.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | MINPERIOD   |     9.357ns|     4.143ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_vid_out_clk         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_vid_in_clk = PERIOD TIMEGRP "vid_in_cl | SETUP       |    14.767ns|    10.233ns|       0|           0
  k" 25 ns HIGH 50| HOLD        |     0.332ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MPMC_0_S6_SYS_RST_SYNCH_path | SETUP       |         N/A|     3.003ns|     N/A|           0
  " TIG                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_ref_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ref_clk                     |     10.000ns|      3.334ns|      9.993ns|            0|            0|            0|       508562|
| TS_clock_generator_0_clock_gen|     20.000ns|     15.670ns|          N/A|            0|            0|       464929|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.734ns|          N/A|            0|            0|        43633|            0|
| erator_0_SIG_PLL1_CLKOUT1     |             |             |             |             |             |             |             |
| TS_pll_module_0_CLKOUT0       |      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_pll_module_0_CLKOUT1       |      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_vid_out_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_vid_out_clk                 |     13.500ns|      5.000ns|      4.143ns|            0|            0|            0|            0|
| TS_clock_generator_1_clock_gen|     13.500ns|      4.143ns|          N/A|            0|            0|            0|            0|
| erator_1_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_display_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_display_clk                 |     13.333ns|      5.000ns|     12.891ns|            0|            0|            0|        96895|
| TS_clock_generator_1_clock_gen|     13.333ns|     12.891ns|          N/A|            0|            0|        96895|            0|
| erator_1_SIG_PLL0_CLKOUT0_0   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 41 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 44 secs 
Total CPU time to PAR completion: 3 mins 41 secs 

Peak Memory Usage:  1036 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 43
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.3 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx150t.nph' in environment
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\;C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx150t, package fgg676, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx150t,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 620859 paths, 0 nets, and 62905 connections

Design statistics:
   Minimum period:  15.670ns (Maximum frequency:  63.816MHz)


Analysis completed Fri Feb 03 15:07:07 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 38 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.3 - Bitgen O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx150t.nph' in environment
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\;C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx150t, package fgg676, speed -3
Opened constraints file system.pcf.

Fri Feb 03 15:07:23 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   sg_rgb_2d_fir_s6_plbw_0/sg_rgb_2d_fir_s6_plbw_0/sysgen_dut/coef_buffer/BU2/U0
   /blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram)
   port(s) with READ_FIRST mode has certain restrictions. Make sure that there
   is no address collision. A read/write on one port and a write operation from
   the other port at the same address is not allowed.RAMB8BWER in all
   configurations, A12-6 including A4 cannot be the same. Violating this
   restriction may result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fmc_imageov_i2c_scl_pin_PULLUP is set but the tri state is not configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 44 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Feb 03 15:11:34 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.3 - psf2Edward EDK_O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 73 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 138 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 145 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 152 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 161 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 338 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 351 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 73 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 138 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 145 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 152 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 161 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 338 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 351 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS
   specified by PARAMETER C_RNG2_BASEADDR is ignored -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 122 

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 9 slave(s) 
IPNAME: plb_v46, INSTANCE: slave_plb - 1 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER:
   C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should
   not be overwritten in the MHS. 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: ilmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 241 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: dlmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 277 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4180 - PORT: vdma_wcmd_clk, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   205 
WARNING:EDK:4180 - PORT: vdma_wcmd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   206 
WARNING:EDK:4180 - PORT: vdma_wcmd_data, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   207 
WARNING:EDK:4180 - PORT: vdma_wcmd_write, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   208 
WARNING:EDK:4180 - PORT: vdma_wcmd_end, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   209 
WARNING:EDK:4180 - PORT: vdma_wd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   220 
WARNING:EDK:4180 - PORT: vdma_wd_end_burst, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   222 
WARNING:EDK:4180 - PORT: vdma_wd_flush, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   223 
WARNING:EDK:4180 - PORT: vdma_rcmd_clk, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   233 
WARNING:EDK:4180 - PORT: vdma_rcmd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   234 
WARNING:EDK:4180 - PORT: vdma_rcmd_data, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   235 
WARNING:EDK:4180 - PORT: vdma_rcmd_write, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   236 
WARNING:EDK:4180 - PORT: vdma_rcmd_end, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   237 
WARNING:EDK:4180 - PORT: vdma_rd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   248 
WARNING:EDK:4180 - PORT: vdma_rd_end_burst, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   250 
WARNING:EDK:4180 - PORT: vdma_rd_flush, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   251 
WARNING:EDK:4181 - PORT: MPMC_InitDone, CONNECTOR: ddr_rdy - floating connection
   - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 271 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 231 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 361 
WARNING:EDK:4181 - PORT: vdma_wcmd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   210 
WARNING:EDK:4181 - PORT: vdma_wcmd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   211 
WARNING:EDK:4181 - PORT: vdma_wcmd_idle, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   212 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: vdma_wd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   226 
WARNING:EDK:4181 - PORT: vdma_wd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   227 
WARNING:EDK:4181 - PORT: vdma_rcmd_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   238 
WARNING:EDK:4181 - PORT: vdma_rcmd_almost_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   239 
WARNING:EDK:4181 - PORT: vdma_rcmd_idle, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   240 
WARNING:EDK:4181 - PORT: vdma_rd_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   253 
WARNING:EDK:4181 - PORT: vdma_rd_almost_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_almost_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   254 
WARNING:EDK:4181 - PORT: hblank_o, CONNECTOR:
   sg_rgb_2d_fir_s6_plbw_0_XSVI_VIDEO_OUT_hblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\sg_rgb_2d_fir_s6_plbw_v3_02_c\data\sg_r
   gb_2d_fir_s6_plbw_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: vblank_o, CONNECTOR:
   sg_rgb_2d_fir_s6_plbw_0_XSVI_VIDEO_OUT_vblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\sg_rgb_2d_fir_s6_plbw_v3_02_c\data\sg_r
   gb_2d_fir_s6_plbw_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

WARNING:EDK - : MPMC_0::MPMC period of 3000 ps is not inside range 2500-2499 ps
   for memory "MT41J64M16XX-187E".
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.3 - xdsgen EDK_O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 73 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 138 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 145 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 152 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 161 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 338 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 351 
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing slave_plb.jpg.....
Rasterizing plbv46_plbv46_bridge_0.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart.jpg.....
Rasterizing LEDs_8Bit.jpg.....
Rasterizing MPMC_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing clock_generator_1.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_iic_0.jpg.....
Rasterizing sg_i2c_controller_plbw_0.jpg.....
Rasterizing vdma_0.jpg.....
Rasterizing vdma_1.jpg.....
Rasterizing ivk_video_gen_0.jpg.....
Rasterizing ivk_video_det_0.jpg.....
Rasterizing fmc_imageov_camera_in_0.jpg.....
Rasterizing fmc_imageov_dvi_out_0.jpg.....
Rasterizing sg_rgb_2d_fir_s6_plbw_0.jpg.....
Rasterizing sg_rgb_mixer_plbw_0.jpg.....
Rasterizing sg_cfa_gamma_plbw_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.filters
Done writing Tab View settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 47 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 112 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 119 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 126 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 135 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 276 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 289 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:2053 - PAO file: C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_plbw_v1_01_a\..\..\..\IVK_IPLib\pcores\sg_rgb_mixer_plbw_v1_03_a\data\sg_rgb_mixer_plbw_v2_1_0.pao not found
sg_rgb_mixer_plbw_0 has been deleted from the project
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
Writing filter settings....
Done writing filter settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.filters
Done writing Tab View settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 47 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 112 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 119 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 126 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 135 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 276 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 289 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
LEDs_8Bit has been deleted from the project
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   fpga_0_LEDs_8Bit_GPIO_IO_pin
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86200000-0x8620ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc1000000-0xc100ffff) sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2000000-0xc200ffff) ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2020000-0xc202ffff) ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc4a00000-0xc4a0ffff) sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc7ffffff) plbv46_plbv46_bridge_0	mb_plb
  (0xca800000-0xca80ffff) sg_i2c_controller_plbw_0	mb_plb
  (0xcb400000-0xcb40ffff) vdma_1	mb_plb
  (0xcb420000-0xcb42ffff) vdma_0	mb_plb
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Generated Addresses Successfully
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4056 - INST:xps_iic_0 BASEADDR-HIGHADDR:0xc4000000-0xc400ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc7ffffff - address space overlap!
ERROR:EDK:4056 - INST:xps_iic_0 BASEADDR-HIGHADDR:0xc4000000-0xc400ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc7ffffff - address space overlap!
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4056 - INST:xps_iic_0 BASEADDR-HIGHADDR:0xc4000000-0xc400ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc7ffffff - address space overlap!
ERROR:EDK:4056 - INST:RS232_Uart BASEADDR-HIGHADDR:0xc5000000-0xc500ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc7ffffff - address space overlap!
ERROR:EDK:4056 - INST:xps_iic_0 BASEADDR-HIGHADDR:0xc4000000-0xc400ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc7ffffff - address space overlap!
ERROR:EDK:4056 - INST:RS232_Uart BASEADDR-HIGHADDR:0xc5000000-0xc500ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc7ffffff - address space overlap!
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4056 - INST:xps_iic_0 BASEADDR-HIGHADDR:0xc4000000-0xc400ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc7ffffff - address space overlap!
ERROR:EDK:4056 - INST:mdm_0 BASEADDR-HIGHADDR:0xc6000000-0xc600ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc7ffffff - address space overlap!
ERROR:EDK:4056 - INST:RS232_Uart BASEADDR-HIGHADDR:0xc5000000-0xc500ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc7ffffff - address space overlap!
ERROR:EDK:4056 - INST:xps_iic_0 BASEADDR-HIGHADDR:0xc4000000-0xc400ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc7ffffff - address space overlap!
ERROR:EDK:4056 - INST:mdm_0 BASEADDR-HIGHADDR:0xc6000000-0xc600ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc7ffffff - address space overlap!
ERROR:EDK:4056 - INST:RS232_Uart BASEADDR-HIGHADDR:0xc5000000-0xc500ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc7ffffff - address space overlap!
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x86200000-0x8620ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc1000000-0xc100ffff) sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2000000-0xc200ffff) ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2020000-0xc202ffff) ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc3ffffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc4000000-0xc400ffff) xps_iic_0	mb_plb
  (0xc4a00000-0xc4a0ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc4a00000-0xc4a0ffff) sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc5000000-0xc500ffff) RS232_Uart	mb_plb
  (0xc6000000-0xc600ffff) mdm_0	mb_plb
  (0xca800000-0xca80ffff) sg_i2c_controller_plbw_0	mb_plb
  (0xcb400000-0xcb40ffff) vdma_1	mb_plb
  (0xcb420000-0xcb42ffff) vdma_0	mb_plb
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Generated Addresses Successfully
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0xc1000000-0xc100ffff) sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2000000-0xc200ffff) ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2020000-0xc202ffff) ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc3ffffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc4000000-0xc400ffff) xps_iic_0	mb_plb
  (0xc4a00000-0xc4a0ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc4a00000-0xc4a0ffff) sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc5000000-0xc500ffff) RS232_Uart	mb_plb
  (0xc6000000-0xc600ffff) mdm_0	mb_plb
  (0xc7000000-0xc700ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xca800000-0xca80ffff) sg_i2c_controller_plbw_0	mb_plb
  (0xcb400000-0xcb40ffff) vdma_1	mb_plb
  (0xcb420000-0xcb42ffff) vdma_0	mb_plb
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Generated Addresses Successfully
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0xc1000000-0xc100ffff) sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2000000-0xc200ffff) ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2020000-0xc202ffff) ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc3ffffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc4a00000-0xc4a0ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc4a00000-0xc4a0ffff) sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc5000000-0xc500ffff) RS232_Uart	mb_plb
  (0xc6000000-0xc600ffff) mdm_0	mb_plb
  (0xc7000000-0xc700ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xca800000-0xca80ffff) sg_i2c_controller_plbw_0	mb_plb
  (0xcb400000-0xcb40ffff) vdma_1	mb_plb
  (0xcb420000-0xcb42ffff) vdma_0	mb_plb
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Generated Addresses Successfully
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4056 - INST:xps_iic_0 BASEADDR-HIGHADDR:0xc0000000-0xc000ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc3ffffff - address space overlap!
ERROR:EDK:4056 - INST:xps_iic_0 BASEADDR-HIGHADDR:0xc0000000-0xc000ffff and INST:plbv46_plbv46_bridge_0 BASEADDR-HIGHADDR:0xc0000000-0xc3ffffff - address space overlap!
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x84000000-0x8400ffff) RS232_Uart	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86200000-0x8620ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0000000-0xc000ffff) xps_iic_0	mb_plb
  (0xc1000000-0xc100ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc1000000-0xc100ffff) sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2000000-0xc200ffff) ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2020000-0xc202ffff) ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2000000-0xc203ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc4a00000-0xc4a0ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc4a00000-0xc4a0ffff) sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xca800000-0xca80ffff) sg_i2c_controller_plbw_0	mb_plb
  (0xcb400000-0xcb40ffff) vdma_1	mb_plb
  (0xcb420000-0xcb42ffff) vdma_0	mb_plb
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Generated Addresses Successfully
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86200000-0x8620ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc1000000-0xc100ffff) sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2000000-0xc200ffff) ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2020000-0xc202ffff) ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc4a00000-0xc4a0ffff) sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc7ffffff) plbv46_plbv46_bridge_0	mb_plb
  (0xca800000-0xca80ffff) sg_i2c_controller_plbw_0	mb_plb
  (0xcb400000-0xcb40ffff) vdma_1	mb_plb
  (0xcb420000-0xcb42ffff) vdma_0	mb_plb
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Generated Addresses Successfully
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
ERROR:EDK - short length caused truncation
ERROR:EDK - short length caused truncation
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x80000000-0x8000ffff) xps_iic_0	mb_plb
  (0x80010000-0x8001ffff) RS232_Uart	mb_plb
  (0x80020000-0x8002ffff) mdm_0	mb_plb
  (0x80030000-0x8003ffff) sg_i2c_controller_plbw_0	mb_plb
  (0x80040000-0x8004ffff) vdma_0	mb_plb
  (0x80050000-0x8005ffff) vdma_1	mb_plb
  (0x86200000-0x8620ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc1000000-0xc100ffff) sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2000000-0xc200ffff) ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2020000-0xc202ffff) ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc4a00000-0xc4a0ffff) sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc7ffffff) plbv46_plbv46_bridge_0	mb_plb
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Generated Addresses Successfully
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x80000000-0x8000ffff) xps_iic_0	mb_plb
  (0x80010000-0x8001ffff) RS232_Uart	mb_plb
  (0x80020000-0x8002ffff) mdm_0	mb_plb
  (0x80030000-0x8003ffff) sg_i2c_controller_plbw_0	mb_plb
  (0x80040000-0x8004ffff) vdma_0	mb_plb
  (0x80050000-0x8005ffff) vdma_1	mb_plb
  (0x86200000-0x8620ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc1000000-0xc100ffff) sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2000000-0xc200ffff) ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc2020000-0xc202ffff) ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc4a00000-0xc4a0ffff) sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc7ffffff) plbv46_plbv46_bridge_0	mb_plb
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Generated Addresses Successfully
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x80000000-0x8000ffff) xps_iic_0	mb_plb
  (0x80010000-0x8001ffff) RS232_Uart	mb_plb
  (0x80020000-0x8002ffff) mdm_0	mb_plb
  (0x80030000-0x8003ffff) sg_i2c_controller_plbw_0	mb_plb
  (0x80040000-0x8004ffff) vdma_0	mb_plb
  (0x80050000-0x8005ffff) vdma_1	mb_plb
  (0x86200000-0x8620ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0000000-0xc000ffff) sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0010000-0xc001ffff) ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0020000-0xc002ffff) ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc003ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0030000-0xc003ffff) sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Generated Addresses Successfully
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x80000000-0x8000ffff) xps_iic_0	mb_plb
  (0x80010000-0x8001ffff) RS232_Uart	mb_plb
  (0x80020000-0x8002ffff) mdm_0	mb_plb
  (0x80030000-0x8003ffff) sg_i2c_controller_plbw_0	mb_plb
  (0x80040000-0x8004ffff) vdma_0	mb_plb
  (0x80050000-0x8005ffff) vdma_1	mb_plb
  (0x86200000-0x8620ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0000000-0xc000ffff) sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0010000-0xc001ffff) ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0020000-0xc002ffff) ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc003ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0030000-0xc003ffff) sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Generated Addresses Successfully
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x80000000-0x8000ffff) xps_iic_0	mb_plb
  (0x80010000-0x8001ffff) RS232_Uart	mb_plb
  (0x80020000-0x8002ffff) mdm_0	mb_plb
  (0x80030000-0x8003ffff) sg_i2c_controller_plbw_0	mb_plb
  (0x80040000-0x8004ffff) vdma_0	mb_plb
  (0x80050000-0x8005ffff) vdma_1	mb_plb
  (0x80060000-0x8006ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0000000-0xc000ffff) sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0010000-0xc001ffff) ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0020000-0xc002ffff) ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc003ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0030000-0xc003ffff) sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Generated Addresses Successfully
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 96 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Tue Feb 07 15:20:45 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
Writing filter settings....
Done writing filter settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.filters
Done writing Tab View settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 46 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 111 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 118 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 125 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 134 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 262 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 275 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Tue Feb 07 15:27:49 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg676-3 -lang vhdl -intstyle default -lp C:/__waj_/_work_/RT_lab/EDK/IVK_Repos/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.3 - platgen Xilinx EDK 13.3 Build EDK_O.76xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg676-3 -lang vhdl -intstyle default -lp
C:/__waj_/_work_/RT_lab/EDK/IVK_Repos/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MPMC_0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_SPLB2_NATIVE_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 465 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS
   specified by PARAMETER C_RNG1_BASEADDR is ignored -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS
   specified by PARAMETER C_RNG2_BASEADDR is ignored -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x80000000-0x8000ffff) xps_iic_0	mb_plb
  (0x80010000-0x8001ffff) RS232_Uart	mb_plb
  (0x80020000-0x8002ffff) mdm_0	mb_plb
  (0x80030000-0x8003ffff) sg_i2c_controller_plbw_0	mb_plb
  (0x80040000-0x8004ffff) vdma_0	mb_plb
  (0x80050000-0x8005ffff) vdma_1	mb_plb
  (0x80060000-0x8006ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0000000-0xc000ffff)
sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0010000-0xc001ffff)
ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0020000-0xc002ffff)
ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc003ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0030000-0xc003ffff)
sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tool is overriding PARAMETER
   C_SPLB2_P2P value to 0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 468 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER:
   C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should
   not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plbv46_plbv46_bridge, INSTANCE:plbv46_plbv46_bridge_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plbv46_p
   lbv46_bridge_v1_04_a\data\plbv46_plbv46_bridge_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_
   v1_00_a\data\lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_
   v1_00_a\data\lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x800 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_blo
   ck_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart
   lite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tool is overriding PARAMETER
   C_SPLB2_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 464 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tool is overriding PARAMETER
   C_SPLB2_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 466 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 95 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_
   v2_03_a\data\xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: sg_i2c_controller_s6_plbw,
   INSTANCE:sg_i2c_controller_plbw_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\data\sg_i2c_controller_s6_plbw_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 102 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 103 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_1 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 102 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_1 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 103 
INFO:EDK:4130 - IPNAME: ivk_video_gen, INSTANCE:ivk_video_gen_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_gen_v2_01_a\
   data\ivk_video_gen_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: ivk_video_gen, INSTANCE:ivk_video_gen_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_gen_v2_01_a\
   data\ivk_video_gen_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: ivk_video_det, INSTANCE:ivk_video_det_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_det_v2_01_a\
   data\ivk_video_det_v2_1_0.mpd line 69 
INFO:EDK:4130 - IPNAME: ivk_video_det, INSTANCE:ivk_video_det_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_det_v2_01_a\
   data\ivk_video_det_v2_1_0.mpd line 70 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: plb_v46, INSTANCE: slave_plb - 1 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: ilmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 241 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: dlmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 277 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4180 - PORT: vdma_wcmd_clk, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 205 
WARNING:EDK:4180 - PORT: vdma_wcmd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 206 
WARNING:EDK:4180 - PORT: vdma_wcmd_data, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 207 
WARNING:EDK:4180 - PORT: vdma_wcmd_write, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 208 
WARNING:EDK:4180 - PORT: vdma_wcmd_end, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 209 
WARNING:EDK:4180 - PORT: vdma_wd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 220 
WARNING:EDK:4180 - PORT: vdma_wd_end_burst, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 222 
WARNING:EDK:4180 - PORT: vdma_wd_flush, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 223 
WARNING:EDK:4180 - PORT: vdma_rcmd_clk, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 233 
WARNING:EDK:4180 - PORT: vdma_rcmd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 234 
WARNING:EDK:4180 - PORT: vdma_rcmd_data, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 235 
WARNING:EDK:4180 - PORT: vdma_rcmd_write, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 236 
WARNING:EDK:4180 - PORT: vdma_rcmd_end, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 237 
WARNING:EDK:4180 - PORT: vdma_rd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 248 
WARNING:EDK:4180 - PORT: vdma_rd_end_burst, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 250 
WARNING:EDK:4180 - PORT: vdma_rd_flush, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 251 
WARNING:EDK:4181 - PORT: MPMC_InitDone, CONNECTOR: ddr_rdy - floating connection
   - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 256 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 231 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 346 
WARNING:EDK:4181 - PORT: vdma_wcmd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: vdma_wcmd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 211 
WARNING:EDK:4181 - PORT: vdma_wcmd_idle, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: vdma_wd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 226 
WARNING:EDK:4181 - PORT: vdma_wd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: vdma_rcmd_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: vdma_rcmd_almost_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: vdma_rcmd_idle, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: vdma_rd_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: vdma_rd_almost_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_almost_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 254 
WARNING:EDK:4181 - PORT: hblank_o, CONNECTOR:
   sg_2d_fir_plbw_0_XSVI_VIDEO_OUT_hblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_2d_fir_plbw_v1_01_a
   \data\sg_2d_fir_plbw_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: vblank_o, CONNECTOR:
   sg_2d_fir_plbw_0_XSVI_VIDEO_OUT_vblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_2d_fir_plbw_v1_01_a
   \data\sg_2d_fir_plbw_v2_1_0.mpd line 80 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 164 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 166 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 199 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 211 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 225 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 226 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram
   _if_cntlr_v2_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram
   _if_cntlr_v2_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to PLB -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to PLB -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to IXCL -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 506 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to DXCL -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 511 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MPMC_0::MPMC period of 3000 ps is not inside range 2500-2499 ps
   for memory "MT41J64M16XX-187E".

INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MPMC_0 core has constraints automatically generated by XPS in
implementation/mpmc_0_wrapper/mpmc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:vdma INSTANCE:vdma_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 374 -
processing license
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
IPNAME:vdma INSTANCE:vdma_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 390 -
processing license
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
Completion time: 8.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:sg_i2c_controller_s6_plbw INSTANCE:sg_i2c_controller_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 361 - Copying
(BBD-specified) netlist files.
IPNAME:sg_2d_fir_plbw INSTANCE:sg_2d_fir_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 474 - Copying
(BBD-specified) netlist files.
IPNAME:sg_cfa_gamma_plbw INSTANCE:sg_cfa_gamma_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 485 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 168 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 282 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 309 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 106 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:slave_plb -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 113 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:plbv46_plbv46_bridge_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 136 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 143 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 168 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 175 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mpmc_0 - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 215 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 282 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 309 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 323 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_iic_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 349 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:sg_i2c_controller_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 361 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vdma_0 - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 374 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vdma_1 - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 390 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ivk_video_gen_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 406 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ivk_video_det_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 424 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:fmc_imageov_camera_in_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 443 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:fmc_imageov_dvi_out_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 456 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:sg_2d_fir_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 474 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:sg_cfa_gamma_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 485 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:ilmb_wrapper INSTANCE:ilmb -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ilmb_wrapper/i
lmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/dlmb_wrapper/d
lmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mpmc_0_wrapper INSTANCE:mpmc_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 215 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. mpmc_0_wrapper.ngc
../mpmc_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrapper
/mpmc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpmc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mpmc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 282 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_1_wrapper INSTANCE:clock_generator_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 309 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. clock_generator_1_wrapper.ngc
../clock_generator_1_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_1_wrapper/clock_generator_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_1_wrapper.blc"...

NGCBUILD done.
IPNAME:sg_i2c_controller_plbw_0_wrapper INSTANCE:sg_i2c_controller_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 361 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd ..
sg_i2c_controller_plbw_0_wrapper.ngc ../sg_i2c_controller_plbw_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_i2c_control
ler_plbw_0_wrapper/sg_i2c_controller_plbw_0_wrapper.ngc" ...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_i2c_control
ler_plbw_0_wrapper/bmg_41_99d18de731b34188.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_i2c_control
ler_plbw_0_wrapper/fifo_generator_spartan6_6_1_a1065cba3626fc97.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_i2c_control
ler_plbw_0_wrapper/fifo_generator_spartan6_6_1_ba61a4be12cec537.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_i2c_control
ler_plbw_0_wrapper/xlpersistentdff.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sg_i2c_controller_plbw_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../sg_i2c_controller_plbw_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sg_2d_fir_plbw_0_wrapper INSTANCE:sg_2d_fir_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 474 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. sg_2d_fir_plbw_0_wrapper.ngc
../sg_2d_fir_plbw_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_2d_fir_plbw
_0_wrapper/sg_2d_fir_plbw_0_wrapper.ngc" ...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/cntr_11_0_862f833518f4973a.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/bmg_62_05852d43925e39b8.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/block_memory_generator_spartan6_6_2_80846d0865f6122e.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/xlpersistentdff.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/bmg_62_54b11b852dca329b.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/mult_11_2_fe92ad55b7635191.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/addsb_11_0_48bcbc42a6774592.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/addsb_11_0_da33f2d4b3b54185.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/addsb_11_0_e7b4231f2ca96446.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/fr_cmplr_v5_0_0d2261239884a389.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/fr_cmplr_v5_0_bc5286c4b0615582.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/fr_cmplr_v5_0_983c85a69a3a58e7.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/cntr_11_0_e859c6662c373192.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sg_2d_fir_plbw_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../sg_2d_fir_plbw_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sg_cfa_gamma_plbw_0_wrapper INSTANCE:sg_cfa_gamma_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 485 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. sg_cfa_gamma_plbw_0_wrapper.ngc
../sg_cfa_gamma_plbw_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_cfa_gamma_p
lbw_0_wrapper/sg_cfa_gamma_plbw_0_wrapper.ngc" ...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/xlpersistentdff.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/bmg_62_0e01787cbfc8e974.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/cntr_11_0_3eb0c8dcd9c22b4d.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/bmg_62_2be284cffc9a51ef.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/addsb_11_0_a629aff4db5bb1c8.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/addsb_11_0_c25f95ce6b0868c9.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sg_cfa_gamma_plbw_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../sg_cfa_gamma_plbw_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 380.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx150tfgg676-3 -implement xflow.opt system.ngc
Release 13.3 - Xflow O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx150tfgg676-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory
C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation 

Using Flow File:
C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fpga.flw 
Using Option File(s): 
 C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx150tfgg676-3 -nt timestamp -bm system.bmm
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.3 - ngdbuild O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx150tfgg676-3 -nt timestamp -bm system.bmm
C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc"
...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fmc_imageov_ca
mera_in_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/rs232_uart_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_1_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ivk_video_det_
0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_cfa_gamma_p
lbw_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mb_plb_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/slave_plb_wrap
per.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/plbv46_plbv46_
bridge_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ilmb_wrapper.n
gc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/dlmb_wrapper.n
gc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/dlmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ilmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mdm_0_wrapper.
ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/xps_iic_0_wrap
per.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_i2c_control
ler_plbw_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/vdma_0_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/vdma_1_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ivk_video_gen_
0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_2d_fir_plbw
_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fmc_imageov_dv
i_out_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/lmb_bram_wrapp
er.ngc"...
Applying constraints in
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrapper
.ncf" to module "MPMC_0"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(6)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MPMC_0/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH";>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(5)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active 'TimeGrp'
   or 'TNM' or 'TPSync' constraint named 'TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH'.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_LEDs_8Bit_GPIO_IO_pin<0>
   LOC=M18    |> [system.ucf(113)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<0>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_LEDs_8Bit_GPIO_IO_pin<0> LOC=M18    |> [system.ucf(113)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS15;>
   [system.ucf(113)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<0>" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_LEDs_8Bit_GPIO_IO_pin<1>
   LOC=L19    |> [system.ucf(114)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<1>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_LEDs_8Bit_GPIO_IO_pin<1> LOC=L19    |> [system.ucf(114)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS15;>
   [system.ucf(114)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<1>" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_LEDs_8Bit_GPIO_IO_pin<2>
   LOC=M21    |> [system.ucf(115)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<2>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_LEDs_8Bit_GPIO_IO_pin<2> LOC=M21    |> [system.ucf(115)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS15;>
   [system.ucf(115)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<2>" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_LEDs_8Bit_GPIO_IO_pin<3>
   LOC=F22    |> [system.ucf(116)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<3>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_LEDs_8Bit_GPIO_IO_pin<3> LOC=F22    |> [system.ucf(116)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS15;>
   [system.ucf(116)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<3>" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_LEDs_8Bit_GPIO_IO_pin<4>
   LOC=H22    |> [system.ucf(117)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<4>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_LEDs_8Bit_GPIO_IO_pin<4> LOC=H22    |> [system.ucf(117)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS15;>
   [system.ucf(117)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<4>" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_LEDs_8Bit_GPIO_IO_pin<5>
   LOC=C25    |> [system.ucf(118)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<5>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_LEDs_8Bit_GPIO_IO_pin<5> LOC=C25    |> [system.ucf(118)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS15;>
   [system.ucf(118)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<5>" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_LEDs_8Bit_GPIO_IO_pin<6>
   LOC=C26    |> [system.ucf(119)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<6>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_LEDs_8Bit_GPIO_IO_pin<6> LOC=C26    |> [system.ucf(119)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS15;>
   [system.ucf(119)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<6>" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_LEDs_8Bit_GPIO_IO_pin<7>
   LOC=F23    |> [system.ucf(120)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<7>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_LEDs_8Bit_GPIO_IO_pin<7> LOC=F23    |> [system.ucf(120)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS15;>
   [system.ucf(120)]: NET "fpga_0_LEDs_8Bit_GPIO_IO_pin<7>" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_CLKOUT1 = PERIOD "pll_module_0_CLKOUT1"
   TS_ref_clk / 6.666666667 PHASE 750 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_ref_clk / 6.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1" TS_ref_clk HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_ref_clk /
   0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'vid_out_clk', used in period specification
   'TS_vid_out_clk', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_vid_out_clk
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'display_clk', used in period specification
   'TS_display_clk', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0_0
   = PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0_0"
   TS_display_clk HIGH 50>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (13.468013)
   was detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (13.5 ns.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (13.500000)
   was detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (13333 ps.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'sg_cfa_gamma_plbw_0/sg_cfa_gamma_plbw_0/sysgen_dut/default_clock_driver_x0/x
   lclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit
   _is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_cfa_gamma_plbw_0/sg_cfa_gamma_plbw_0/sysgen_dut/plb_clock_driver_x0/xlclo
   ckdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_
   0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_
   S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZ
   E_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_MASTER/I_RD_WR_CONTRO
   L/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_MASTER/I_RD_WR_CONTRO
   L/I_MD_ERROR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/plb_clock_drive
   r_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[
   0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/default_clock_d
   river_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_ar
   ray[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/sg_i2c_controll
   er_s6_x0/i2c_controller_e098cd9e07/picoblaze_microcontroller/proc_inst/read_s
   trobe_flop' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/plb_clock_driver_x0/xlclockdriv
   er_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre
   _comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/default_clock_driver_x0/xlclock
   driver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.
   fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   _7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   _7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   _7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r_7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r_7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r_7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter_
   7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000000
   03/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter_
   7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000000
   03/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter_
   7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000000
   03/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter4
   _91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter4
   _91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter4
   _91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter2
   _92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter2
   _92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter2
   _92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter3
   _5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter3
   _5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter3
   _5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter1
   _b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter1
   _b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter1
   _b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/line_ctrs_8878c4bf27/loop_ctr_861427efa6/addsub1/prev_mode_93_22_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/line_ctrs_8878c4bf27/loop_ctr_861427efa6/addsub1/prev_mode_93_22_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/line_ctrs_8878c4bf27/loop_ctr_861427efa6/addsub1/prev_mode_93_22_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<2>' has no driver
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<1>' has no driver
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    16
  Number of warnings: 151

Total REAL time to NGDBUILD completion:  37 sec
Total CPU time to NGDBUILD completion:   36 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Fehler 1
Done!

********************************************************************************
At Local date and time: Tue Feb 07 15:37:44 2012
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx150tfgg676-3 -implement xflow.opt system.ngc
Release 13.3 - Xflow O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx150tfgg676-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fpga.flw 
Using Option File(s): 
 C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx150tfgg676-3 -nt timestamp -bm system.bmm
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.3 - ngdbuild O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx150tfgg676-3 -nt timestamp -bm system.bmm
C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc"
...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fmc_imageov_ca
mera_in_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/rs232_uart_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_1_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ivk_video_det_
0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_cfa_gamma_p
lbw_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mb_plb_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/slave_plb_wrap
per.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/plbv46_plbv46_
bridge_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ilmb_wrapper.n
gc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/dlmb_wrapper.n
gc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/dlmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ilmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mdm_0_wrapper.
ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/xps_iic_0_wrap
per.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_i2c_control
ler_plbw_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/vdma_0_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/vdma_1_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ivk_video_gen_
0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_2d_fir_plbw
_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fmc_imageov_dv
i_out_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/lmb_bram_wrapp
er.ngc"...
Applying constraints in
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrapper
.ncf" to module "MPMC_0"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(6)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MPMC_0/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH";>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(5)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active 'TimeGrp'
   or 'TNM' or 'TPSync' constraint named 'TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_CLKOUT1 = PERIOD "pll_module_0_CLKOUT1"
   TS_ref_clk / 6.666666667 PHASE 750 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_ref_clk / 6.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1" TS_ref_clk HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_ref_clk /
   0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'vid_out_clk', used in period specification
   'TS_vid_out_clk', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_vid_out_clk
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'display_clk', used in period specification
   'TS_display_clk', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0_0
   = PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0_0"
   TS_display_clk HIGH 50>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (13.468013)
   was detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (13.5 ns.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (13.500000)
   was detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (13333 ps.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'sg_cfa_gamma_plbw_0/sg_cfa_gamma_plbw_0/sysgen_dut/default_clock_driver_x0/x
   lclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit
   _is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_cfa_gamma_plbw_0/sg_cfa_gamma_plbw_0/sysgen_dut/plb_clock_driver_x0/xlclo
   ckdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_
   0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_
   S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZ
   E_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_MASTER/I_RD_WR_CONTRO
   L/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_MASTER/I_RD_WR_CONTRO
   L/I_MD_ERROR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/plb_clock_drive
   r_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[
   0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/default_clock_d
   river_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_ar
   ray[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/sg_i2c_controll
   er_s6_x0/i2c_controller_e098cd9e07/picoblaze_microcontroller/proc_inst/read_s
   trobe_flop' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/plb_clock_driver_x0/xlclockdriv
   er_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre
   _comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/default_clock_driver_x0/xlclock
   driver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.
   fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   _7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   _7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   _7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r_7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r_7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r_7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter_
   7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000000
   03/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter_
   7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000000
   03/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter_
   7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000000
   03/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter4
   _91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter4
   _91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter4
   _91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter2
   _92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter2
   _92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter2
   _92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter3
   _5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter3
   _5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter3
   _5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter1
   _b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter1
   _b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter1
   _b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/line_ctrs_8878c4bf27/loop_ctr_861427efa6/addsub1/prev_mode_93_22_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/line_ctrs_8878c4bf27/loop_ctr_861427efa6/addsub1/prev_mode_93_22_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/line_ctrs_8878c4bf27/loop_ctr_861427efa6/addsub1/prev_mode_93_22_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<2>' has no driver
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<1>' has no driver
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 143

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  39 sec
Total CPU time to NGDBUILD completion:   39 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 
#----------------------------------------------#
Release 13.3 - Map O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx150tfgg676-3".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc_imageov_cam1_line_valid_pin connected to top
   level port fmc_imageov_cam1_line_valid_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 40 secs 
Total CPU  time at the beginning of Placer: 4 mins 36 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:463bc500) REAL time: 7 mins 23 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:463bc500) REAL time: 7 mins 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a810ed88) REAL time: 7 mins 25 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9c25a2e1) REAL time: 8 mins 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:9c25a2e1) REAL time: 8 mins 5 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:9c25a2e1) REAL time: 8 mins 5 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:9c25a2e1) REAL time: 8 mins 6 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:9c25a2e1) REAL time: 8 mins 6 secs 

Phase 9.8  Global Placement
.......................................................................................
................................................................................................................................................................................................................
............................................................................................................................................................................................
...........................................................
Phase 9.8  Global Placement (Checksum:7f84908f) REAL time: 10 mins 19 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:7f84908f) REAL time: 10 mins 19 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:85c34164) REAL time: 11 mins 4 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:85c34164) REAL time: 11 mins 4 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:cd4a6812) REAL time: 11 mins 5 secs 

Total REAL time to Placer completion: 11 mins 7 secs 
Total CPU  time to Placer completion: 11 mins 2 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                13,220 out of 184,304    7
    Number used as Flip Flops:              13,213
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                     11,400 out of  92,152   12
    Number used as logic:                    8,730 out of  92,152    9
      Number using O6 output only:           6,384
      Number using O5 output only:             161
      Number using O5 and O6:                2,185
      Number used as ROM:                        0
    Number used as Memory:                   1,514 out of  21,680    6
      Number used as Dual Port RAM:          1,136
        Number using O6 output only:           276
        Number using O5 output only:           154
        Number using O5 and O6:                706
      Number used as Single Port RAM:           16
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           362
        Number using O6 output only:           114
        Number using O5 output only:             1
        Number using O5 and O6:                247
    Number used exclusively as route-thrus:  1,156
      Number with same-slice register load:  1,097
      Number with same-slice carry load:        57
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 4,155 out of  23,038   18
  Nummber of MUXCYs used:                    2,116 out of  46,076    4
  Number of LUT Flip Flop pairs used:       13,724
    Number with an unused Flip Flop:         3,125 out of  13,724   22
    Number with an unused LUT:               2,324 out of  13,724   16
    Number of fully used LUT-FF pairs:       8,275 out of  13,724   60
    Number of unique control sets:             736
    Number of slice register sites lost
      to control set restrictions:           2,580 out of 184,304    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        87 out of     396   21
    Number of LOCed IOBs:                       87 out of      87  100
    IOB Flip Flops:                             44

Specific Feature Utilization:
  Number of RAMB16BWERs:                        49 out of     268   18
  Number of RAMB8BWERs:                          6 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     586    1
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     586    3
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  63 out of     586   10
    Number used as OLOGIC2s:                    17
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           90 out of     180   50
  Number of GTPA1_DUALs:                         0 out of       4    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       6   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                2.93

Peak Memory Usage:  1036 MB
Total REAL time to MAP completion:  11 mins 20 secs 
Total CPU time to MAP completion:   11 mins 16 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.3 - par O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx150t.nph' in environment
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\;C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx150t, package fgg676, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.20 2011-10-03".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                13,220 out of 184,304    7
    Number used as Flip Flops:              13,213
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                     11,400 out of  92,152   12
    Number used as logic:                    8,730 out of  92,152    9
      Number using O6 output only:           6,384
      Number using O5 output only:             161
      Number using O5 and O6:                2,185
      Number used as ROM:                        0
    Number used as Memory:                   1,514 out of  21,680    6
      Number used as Dual Port RAM:          1,136
        Number using O6 output only:           276
        Number using O5 output only:           154
        Number using O5 and O6:                706
      Number used as Single Port RAM:           16
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           362
        Number using O6 output only:           114
        Number using O5 output only:             1
        Number using O5 and O6:                247
    Number used exclusively as route-thrus:  1,156
      Number with same-slice register load:  1,097
      Number with same-slice carry load:        57
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 4,155 out of  23,038   18
  Nummber of MUXCYs used:                    2,116 out of  46,076    4
  Number of LUT Flip Flop pairs used:       13,724
    Number with an unused Flip Flop:         3,125 out of  13,724   22
    Number with an unused LUT:               2,324 out of  13,724   16
    Number of fully used LUT-FF pairs:       8,275 out of  13,724   60
    Number of slice register sites lost
      to control set restrictions:               0 out of 184,304    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        87 out of     396   21
    Number of LOCed IOBs:                       87 out of      87  100
    IOB Flip Flops:                             44

Specific Feature Utilization:
  Number of RAMB16BWERs:                        49 out of     268   18
  Number of RAMB8BWERs:                          6 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     586    1
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     586    3
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  63 out of     586   10
    Number used as OLOGIC2s:                    17
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           90 out of     180   50
  Number of GTPA1_DUALs:                         0 out of       4    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       6   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 29 secs 
Finished initial Timing Analysis.  REAL time: 30 secs 

WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
Starting Router


Phase  1  : 83200 unrouted;      REAL time: 35 secs 

Phase  2  : 57786 unrouted;      REAL time: 43 secs 

Phase  3  : 22630 unrouted;      REAL time: 1 mins 27 secs 

Phase  4  : 22630 unrouted; (Setup:0, Hold:53, Component Switching Limit:0)     REAL time: 1 mins 33 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:53, Component Switching Limit:0)     REAL time: 2 mins 35 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:53, Component Switching Limit:0)     REAL time: 2 mins 35 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:53, Component Switching Limit:0)     REAL time: 2 mins 35 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:53, Component Switching Limit:0)     REAL time: 2 mins 35 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 36 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 42 secs 
Total REAL time to Router completion: 2 mins 42 secs 
Total CPU time to Router completion: 2 mins 40 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |  BUFGMUX_X2Y2| No   | 1705 |  0.761     |  1.847      |
+---------------------+--------------+------+------+------------+-------------+
|           mpmc_clk0 |  BUFGMUX_X2Y3| No   |  839 |  0.170     |  1.439      |
+---------------------+--------------+------+------+------------+-------------+
|         display_clk | BUFGMUX_X3Y13| No   | 1240 |  0.835     |  1.919      |
+---------------------+--------------+------+------+------------+-------------+
|fmc_imageov_cam1_clk |              |      |      |            |             |
|          _pin_BUFGP |  BUFGMUX_X2Y1| No   |  264 |  0.824     |  1.922      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y4| No   |   49 |  0.266     |  1.359      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   16 |  4.009     |  8.718      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_Clk_Mem_ |              |      |      |            |             |
|     2x_180_bufpll_o |         Local|      |   37 |  0.590     |  1.967      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_Clk_Mem_ |              |      |      |            |             |
|         2x_bufpll_o |         Local|      |   33 |  0.571     |  1.948      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|         ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|    idelay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|    idelay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|   idelay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|   idelay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT1 = PERIOD TIMEGRP  | MINPERIOD   |     0.001ns|     1.499ns|       0|           0
  "pll_module_0_CLKOUT1" TS_ref_clk /       |             |            |            |        |            
     6.66666667 PHASE 0.75 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | MINPERIOD   |     0.001ns|     1.499ns|       0|           0
  "pll_module_0_CLKOUT0" TS_ref_clk /       |             |            |            |        |            
     6.66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ref_clk = PERIOD TIMEGRP "ref_clk" 10  | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | SETUP       |     0.594ns|    12.739ns|       0|           0
  G_PLL0_CLKOUT0_0 = PERIOD TIMEGRP         | HOLD        |     0.216ns|            |       0|           0
   "clock_generator_1_clock_generator_1_SIG |             |            |            |        |            
  _PLL0_CLKOUT0_0"         TS_display_clk H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.676ns|     8.324ns|       0|           0
  G_PLL1_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.016ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT1" TS_ref_clk HIGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.026ns|    15.948ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.067ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_ref_clk /         0.5 HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_display_clk = PERIOD TIMEGRP "display_ | MINLOWPULSE |     8.332ns|     5.000ns|       0|           0
  clk" 13.333 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_vid_out_clk = PERIOD TIMEGRP "vid_out_ | MINLOWPULSE |     8.500ns|     5.000ns|       0|           0
  clk" 13.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | MINPERIOD   |     9.357ns|     4.143ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_vid_out_clk         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_vid_in_clk = PERIOD TIMEGRP "vid_in_cl | SETUP       |    16.243ns|     8.757ns|       0|           0
  k" 25 ns HIGH 50| HOLD        |     0.234ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MPMC_0_S6_SYS_RST_SYNCH_path | SETUP       |         N/A|     2.058ns|     N/A|           0
  " TIG                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_ref_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ref_clk                     |     10.000ns|      3.334ns|      9.993ns|            0|            0|            0|       502138|
| TS_pll_module_0_CLKOUT1       |      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_pll_module_0_CLKOUT0       |      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      8.324ns|          N/A|            0|            0|        43633|            0|
| erator_0_SIG_PLL1_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     15.948ns|          N/A|            0|            0|       458505|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_vid_out_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_vid_out_clk                 |     13.500ns|      5.000ns|      4.143ns|            0|            0|            0|            0|
| TS_clock_generator_1_clock_gen|     13.500ns|      4.143ns|          N/A|            0|            0|            0|            0|
| erator_1_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_display_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_display_clk                 |     13.333ns|      5.000ns|     12.739ns|            0|            0|            0|        96383|
| TS_clock_generator_1_clock_gen|     13.333ns|     12.739ns|          N/A|            0|            0|        96383|            0|
| erator_1_SIG_PLL0_CLKOUT0_0   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 41 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 50 secs 
Total CPU time to PAR completion: 2 mins 45 secs 

Peak Memory Usage:  995 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 43
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.3 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx150t.nph' in environment
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\;C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx150t, package fgg676, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx150t,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 613923 paths, 0 nets, and 61309 connections

Design statistics:
   Minimum period:  15.948ns (Maximum frequency:  62.704MHz)


Analysis completed Tue Feb 07 15:53:24 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 35 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.3 - Bitgen O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx150t.nph' in environment
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\;C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx150t, package fgg676, speed -3
Opened constraints file system.pcf.

Tue Feb 07 15:53:38 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/coef_buffer/U0/xst_blk_mem_gener
   ator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TR
   UE_DP.PRIM9.ram) port(s) with READ_FIRST mode has certain restrictions. Make
   sure that there is no address collision. A read/write on one port and a write
   operation from the other port at the same address is not allowed.RAMB8BWER in
   all configurations, A12-6 including A4 cannot be the same. Violating this
   restriction may result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fmc_imageov_i2c_scl_pin_PULLUP is set but the tri state is not configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 44 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Feb 07 15:55:08 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.3 - psf2Edward EDK_O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS
   specified by PARAMETER C_RNG1_BASEADDR is ignored -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS
   specified by PARAMETER C_RNG2_BASEADDR is ignored -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER:
   C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should
   not be overwritten in the MHS. 

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: plb_v46, INSTANCE: slave_plb - 1 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: ilmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 241 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: dlmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 277 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4180 - PORT: vdma_wcmd_clk, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   205 
WARNING:EDK:4180 - PORT: vdma_wcmd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   206 
WARNING:EDK:4180 - PORT: vdma_wcmd_data, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   207 
WARNING:EDK:4180 - PORT: vdma_wcmd_write, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   208 
WARNING:EDK:4180 - PORT: vdma_wcmd_end, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   209 
WARNING:EDK:4180 - PORT: vdma_wd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   220 
WARNING:EDK:4180 - PORT: vdma_wd_end_burst, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   222 
WARNING:EDK:4180 - PORT: vdma_wd_flush, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   223 
WARNING:EDK:4180 - PORT: vdma_rcmd_clk, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   233 
WARNING:EDK:4180 - PORT: vdma_rcmd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   234 
WARNING:EDK:4180 - PORT: vdma_rcmd_data, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   235 
WARNING:EDK:4180 - PORT: vdma_rcmd_write, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   236 
WARNING:EDK:4180 - PORT: vdma_rcmd_end, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   237 
WARNING:EDK:4180 - PORT: vdma_rd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   248 
WARNING:EDK:4180 - PORT: vdma_rd_end_burst, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   250 
WARNING:EDK:4180 - PORT: vdma_rd_flush, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   251 
WARNING:EDK:4181 - PORT: MPMC_InitDone, CONNECTOR: ddr_rdy - floating connection
   - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 256 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 231 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 346 
WARNING:EDK:4181 - PORT: vdma_wcmd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   210 
WARNING:EDK:4181 - PORT: vdma_wcmd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   211 
WARNING:EDK:4181 - PORT: vdma_wcmd_idle, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   212 
WARNING:EDK:4181 - PORT: vdma_wd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   226 
WARNING:EDK:4181 - PORT: vdma_wd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   227 
WARNING:EDK:4181 - PORT: vdma_rcmd_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   238 
WARNING:EDK:4181 - PORT: vdma_rcmd_almost_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   239 
WARNING:EDK:4181 - PORT: vdma_rcmd_idle, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   240 
WARNING:EDK:4181 - PORT: vdma_rd_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   253 
WARNING:EDK:4181 - PORT: vdma_rd_almost_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_almost_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   254 
WARNING:EDK:4181 - PORT: hblank_o, CONNECTOR:
   sg_2d_fir_plbw_0_XSVI_VIDEO_OUT_hblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\sg_2d_fir_plbw_v1_01_a\data\sg_2d_fir_p
   lbw_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: vblank_o, CONNECTOR:
   sg_2d_fir_plbw_0_XSVI_VIDEO_OUT_vblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\sg_2d_fir_plbw_v1_01_a\data\sg_2d_fir_p
   lbw_v2_1_0.mpd line 80 

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

WARNING:EDK - : MPMC_0::MPMC period of 3000 ps is not inside range 2500-2499 ps
   for memory "MT41J64M16XX-187E".
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.3 - xdsgen EDK_O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing slave_plb.jpg.....
Rasterizing plbv46_plbv46_bridge_0.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart.jpg.....
Rasterizing MPMC_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing clock_generator_1.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_iic_0.jpg.....
Rasterizing sg_i2c_controller_plbw_0.jpg.....
Rasterizing vdma_0.jpg.....
Rasterizing vdma_1.jpg.....
Rasterizing ivk_video_gen_0.jpg.....
Rasterizing ivk_video_det_0.jpg.....
Rasterizing fmc_imageov_camera_in_0.jpg.....
Rasterizing fmc_imageov_dvi_out_0.jpg.....
Rasterizing sg_2d_fir_plbw_0.jpg.....
Rasterizing sg_cfa_gamma_plbw_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4056 - INST:sg_cfa_gamma_plbw_0 BASEADDR-HIGHADDR:0xc0030000-0xc003ffff and INST:sg_2d_fir_plbw_0 BASEADDR-HIGHADDR:0xc0030000-0xc003ffff - address space overlap!
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4056 - INST:sg_cfa_gamma_plbw_0 BASEADDR-HIGHADDR:0xc0030000-0xc003ffff and INST:sg_2d_fir_plbw_0 BASEADDR-HIGHADDR:0xc0030000-0xc003ffff - address space overlap!
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\dump.mhs line 170 
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x80000000-0x8000ffff) xps_iic_0	mb_plb
  (0x80010000-0x8001ffff) RS232_Uart	mb_plb
  (0x80020000-0x8002ffff) mdm_0	mb_plb
  (0x80030000-0x8003ffff) sg_i2c_controller_plbw_0	mb_plb
  (0x80040000-0x8004ffff) vdma_0	mb_plb
  (0x80050000-0x8005ffff) vdma_1	mb_plb
  (0x80060000-0x8006ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0000000-0xc000ffff) ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0010000-0xc001ffff) ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0020000-0xc002ffff) sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc003ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0030000-0xc003ffff) sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Generated Addresses Successfully
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Tue Feb 07 16:55:24 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg676-3 -lang vhdl -intstyle default -lp C:/__waj_/_work_/RT_lab/EDK/IVK_Repos/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.3 - platgen Xilinx EDK 13.3 Build EDK_O.76xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg676-3 -lang vhdl -intstyle default -lp
C:/__waj_/_work_/RT_lab/EDK/IVK_Repos/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MPMC_0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_SPLB2_NATIVE_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 465 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS
   specified by PARAMETER C_RNG1_BASEADDR is ignored -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS
   specified by PARAMETER C_RNG2_BASEADDR is ignored -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x80000000-0x8000ffff) xps_iic_0	mb_plb
  (0x80010000-0x8001ffff) RS232_Uart	mb_plb
  (0x80020000-0x8002ffff) mdm_0	mb_plb
  (0x80030000-0x8003ffff) sg_i2c_controller_plbw_0	mb_plb
  (0x80040000-0x8004ffff) vdma_0	mb_plb
  (0x80050000-0x8005ffff) vdma_1	mb_plb
  (0x80060000-0x8006ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0000000-0xc000ffff)
ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0010000-0xc001ffff)
ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0020000-0xc002ffff)
sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc003ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0030000-0xc003ffff)
sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tool is overriding PARAMETER
   C_SPLB2_P2P value to 0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 468 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER:
   C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should
   not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plbv46_plbv46_bridge, INSTANCE:plbv46_plbv46_bridge_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plbv46_p
   lbv46_bridge_v1_04_a\data\plbv46_plbv46_bridge_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_
   v1_00_a\data\lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_
   v1_00_a\data\lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x800 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_blo
   ck_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart
   lite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tool is overriding PARAMETER
   C_SPLB2_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 464 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tool is overriding PARAMETER
   C_SPLB2_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 466 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 95 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_
   v2_03_a\data\xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: sg_i2c_controller_s6_plbw,
   INSTANCE:sg_i2c_controller_plbw_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\data\sg_i2c_controller_s6_plbw_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 102 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 103 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_1 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 102 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_1 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 103 
INFO:EDK:4130 - IPNAME: ivk_video_gen, INSTANCE:ivk_video_gen_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_gen_v2_01_a\
   data\ivk_video_gen_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: ivk_video_gen, INSTANCE:ivk_video_gen_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_gen_v2_01_a\
   data\ivk_video_gen_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: ivk_video_det, INSTANCE:ivk_video_det_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_det_v2_01_a\
   data\ivk_video_det_v2_1_0.mpd line 69 
INFO:EDK:4130 - IPNAME: ivk_video_det, INSTANCE:ivk_video_det_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_det_v2_01_a\
   data\ivk_video_det_v2_1_0.mpd line 70 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: plb_v46, INSTANCE: slave_plb - 1 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: ilmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 241 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: dlmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 277 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4180 - PORT: vdma_wcmd_clk, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 205 
WARNING:EDK:4180 - PORT: vdma_wcmd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 206 
WARNING:EDK:4180 - PORT: vdma_wcmd_data, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 207 
WARNING:EDK:4180 - PORT: vdma_wcmd_write, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 208 
WARNING:EDK:4180 - PORT: vdma_wcmd_end, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 209 
WARNING:EDK:4180 - PORT: vdma_wd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 220 
WARNING:EDK:4180 - PORT: vdma_wd_end_burst, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 222 
WARNING:EDK:4180 - PORT: vdma_wd_flush, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 223 
WARNING:EDK:4180 - PORT: vdma_rcmd_clk, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 233 
WARNING:EDK:4180 - PORT: vdma_rcmd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 234 
WARNING:EDK:4180 - PORT: vdma_rcmd_data, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 235 
WARNING:EDK:4180 - PORT: vdma_rcmd_write, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 236 
WARNING:EDK:4180 - PORT: vdma_rcmd_end, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 237 
WARNING:EDK:4180 - PORT: vdma_rd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 248 
WARNING:EDK:4180 - PORT: vdma_rd_end_burst, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 250 
WARNING:EDK:4180 - PORT: vdma_rd_flush, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 251 
WARNING:EDK:4181 - PORT: MPMC_InitDone, CONNECTOR: ddr_rdy - floating connection
   - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 256 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 231 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 346 
WARNING:EDK:4181 - PORT: vdma_wcmd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: vdma_wcmd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 211 
WARNING:EDK:4181 - PORT: vdma_wcmd_idle, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: vdma_wd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 226 
WARNING:EDK:4181 - PORT: vdma_wd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: vdma_rcmd_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: vdma_rcmd_almost_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: vdma_rcmd_idle, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: vdma_rd_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: vdma_rd_almost_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_almost_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 254 
WARNING:EDK:4181 - PORT: hblank_o, CONNECTOR:
   sg_2d_fir_plbw_0_XSVI_VIDEO_OUT_hblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_2d_fir_plbw_v1_01_a
   \data\sg_2d_fir_plbw_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: vblank_o, CONNECTOR:
   sg_2d_fir_plbw_0_XSVI_VIDEO_OUT_vblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_2d_fir_plbw_v1_01_a
   \data\sg_2d_fir_plbw_v2_1_0.mpd line 80 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 164 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 166 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 199 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 211 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 225 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 226 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram
   _if_cntlr_v2_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram
   _if_cntlr_v2_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to PLB -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to PLB -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to IXCL -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 506 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to DXCL -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 511 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MPMC_0::MPMC period of 3000 ps is not inside range 2500-2499 ps
   for memory "MT41J64M16XX-187E".

INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MPMC_0 core has constraints automatically generated by XPS in
implementation/mpmc_0_wrapper/mpmc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:vdma INSTANCE:vdma_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 374 -
processing license
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
IPNAME:vdma INSTANCE:vdma_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 390 -
processing license
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
Completion time: 8.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:sg_i2c_controller_s6_plbw INSTANCE:sg_i2c_controller_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 361 - Copying
(BBD-specified) netlist files.
IPNAME:sg_2d_fir_plbw INSTANCE:sg_2d_fir_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 474 - Copying
(BBD-specified) netlist files.
IPNAME:sg_cfa_gamma_plbw INSTANCE:sg_cfa_gamma_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 485 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 106 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:slave_plb -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 113 - Copying
cache implementation netlist
IPNAME:plbv46_plbv46_bridge INSTANCE:plbv46_plbv46_bridge_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 168 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 175 - Copying
cache implementation netlist
IPNAME:mpmc INSTANCE:mpmc_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 215 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 - Copying
cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 349 - Copying
cache implementation netlist
IPNAME:sg_i2c_controller_s6_plbw INSTANCE:sg_i2c_controller_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 361 - Copying
cache implementation netlist
IPNAME:vdma INSTANCE:vdma_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 374 - Copying
cache implementation netlist
IPNAME:vdma INSTANCE:vdma_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 390 - Copying
cache implementation netlist
IPNAME:ivk_video_gen INSTANCE:ivk_video_gen_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 406 - Copying
cache implementation netlist
IPNAME:fmc_imageov_camera_in INSTANCE:fmc_imageov_camera_in_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 443 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 168 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 282 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 309 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 282 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 309 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ivk_video_det_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 424 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:fmc_imageov_dvi_out_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 456 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:sg_2d_fir_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 474 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:sg_cfa_gamma_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 485 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 282 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_1_wrapper INSTANCE:clock_generator_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 309 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. clock_generator_1_wrapper.ngc
../clock_generator_1_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_1_wrapper/clock_generator_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_1_wrapper.blc"...

NGCBUILD done.
IPNAME:sg_2d_fir_plbw_0_wrapper INSTANCE:sg_2d_fir_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 474 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. sg_2d_fir_plbw_0_wrapper.ngc
../sg_2d_fir_plbw_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_2d_fir_plbw
_0_wrapper/sg_2d_fir_plbw_0_wrapper.ngc" ...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/cntr_11_0_862f833518f4973a.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/bmg_62_05852d43925e39b8.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/block_memory_generator_spartan6_6_2_80846d0865f6122e.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/xlpersistentdff.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/bmg_62_54b11b852dca329b.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/mult_11_2_fe92ad55b7635191.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/addsb_11_0_48bcbc42a6774592.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/addsb_11_0_da33f2d4b3b54185.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/addsb_11_0_e7b4231f2ca96446.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/fr_cmplr_v5_0_0d2261239884a389.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/fr_cmplr_v5_0_bc5286c4b0615582.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/fr_cmplr_v5_0_983c85a69a3a58e7.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/cntr_11_0_e859c6662c373192.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sg_2d_fir_plbw_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../sg_2d_fir_plbw_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sg_cfa_gamma_plbw_0_wrapper INSTANCE:sg_cfa_gamma_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 485 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. sg_cfa_gamma_plbw_0_wrapper.ngc
../sg_cfa_gamma_plbw_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_cfa_gamma_p
lbw_0_wrapper/sg_cfa_gamma_plbw_0_wrapper.ngc" ...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/xlpersistentdff.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/bmg_62_0e01787cbfc8e974.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/cntr_11_0_3eb0c8dcd9c22b4d.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/bmg_62_2be284cffc9a51ef.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/addsb_11_0_a629aff4db5bb1c8.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/addsb_11_0_c25f95ce6b0868c9.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sg_cfa_gamma_plbw_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../sg_cfa_gamma_plbw_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 98.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx150tfgg676-3 -implement xflow.opt system.ngc
Release 13.3 - Xflow O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx150tfgg676-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fpga.flw 
Using Option File(s): 
 C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx150tfgg676-3 -nt timestamp -bm system.bmm
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.3 - ngdbuild O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx150tfgg676-3 -nt timestamp -bm system.bmm
C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc"
...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fmc_imageov_ca
mera_in_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/rs232_uart_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_1_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ivk_video_det_
0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_cfa_gamma_p
lbw_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mb_plb_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/slave_plb_wrap
per.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/plbv46_plbv46_
bridge_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ilmb_wrapper.n
gc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/dlmb_wrapper.n
gc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/dlmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ilmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mdm_0_wrapper.
ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/xps_iic_0_wrap
per.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_i2c_control
ler_plbw_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/vdma_0_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/vdma_1_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ivk_video_gen_
0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_2d_fir_plbw
_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fmc_imageov_dv
i_out_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/lmb_bram_wrapp
er.ngc"...
Applying constraints in
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrapper
.ncf" to module "MPMC_0"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(6)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MPMC_0/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH";>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(5)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active 'TimeGrp'
   or 'TNM' or 'TPSync' constraint named 'TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_CLKOUT1 = PERIOD "pll_module_0_CLKOUT1"
   TS_ref_clk / 6.666666667 PHASE 750 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_ref_clk / 6.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1" TS_ref_clk HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_ref_clk /
   0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'vid_out_clk', used in period specification
   'TS_vid_out_clk', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_vid_out_clk
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'display_clk', used in period specification
   'TS_display_clk', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0_0
   = PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0_0"
   TS_display_clk HIGH 50>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (13.468013)
   was detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (13.5 ns.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (13.500000)
   was detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (13333 ps.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'sg_cfa_gamma_plbw_0/sg_cfa_gamma_plbw_0/sysgen_dut/default_clock_driver_x0/x
   lclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit
   _is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_cfa_gamma_plbw_0/sg_cfa_gamma_plbw_0/sysgen_dut/plb_clock_driver_x0/xlclo
   ckdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_
   0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_
   S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZ
   E_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_MASTER/I_RD_WR_CONTRO
   L/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_MASTER/I_RD_WR_CONTRO
   L/I_MD_ERROR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/plb_clock_drive
   r_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[
   0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/default_clock_d
   river_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_ar
   ray[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/sg_i2c_controll
   er_s6_x0/i2c_controller_e098cd9e07/picoblaze_microcontroller/proc_inst/read_s
   trobe_flop' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/plb_clock_driver_x0/xlclockdriv
   er_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre
   _comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/default_clock_driver_x0/xlclock
   driver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.
   fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   _7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   _7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   _7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r_7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r_7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r_7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter_
   7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000000
   03/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter_
   7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000000
   03/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter_
   7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000000
   03/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter4
   _91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter4
   _91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter4
   _91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter2
   _92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter2
   _92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter2
   _92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter3
   _5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter3
   _5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter3
   _5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter1
   _b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter1
   _b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter1
   _b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/line_ctrs_8878c4bf27/loop_ctr_861427efa6/addsub1/prev_mode_93_22_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/line_ctrs_8878c4bf27/loop_ctr_861427efa6/addsub1/prev_mode_93_22_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/line_ctrs_8878c4bf27/loop_ctr_861427efa6/addsub1/prev_mode_93_22_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<2>' has no driver
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<1>' has no driver
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 143

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  41 sec
Total CPU time to NGDBUILD completion:   40 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 
#----------------------------------------------#
Release 13.3 - Map O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx150tfgg676-3".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc_imageov_cam1_line_valid_pin connected to top
   level port fmc_imageov_cam1_line_valid_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 50 secs 
Total CPU  time at the beginning of Placer: 4 mins 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d12dd85d) REAL time: 7 mins 43 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d12dd85d) REAL time: 7 mins 45 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:97c5bb3d) REAL time: 7 mins 45 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:61c0ee31) REAL time: 8 mins 27 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:61c0ee31) REAL time: 8 mins 27 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:61c0ee31) REAL time: 8 mins 27 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:61c0ee31) REAL time: 8 mins 27 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:61c0ee31) REAL time: 8 mins 27 secs 

Phase 9.8  Global Placement
..................................................................................................................
...........................................................................................................................................................................................................
............................................................................................................................................................................
.................................
Phase 9.8  Global Placement (Checksum:2afb481f) REAL time: 10 mins 28 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2afb481f) REAL time: 10 mins 29 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:12fb37c8) REAL time: 11 mins 10 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:12fb37c8) REAL time: 11 mins 11 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:40884908) REAL time: 11 mins 12 secs 

Total REAL time to Placer completion: 11 mins 13 secs 
Total CPU  time to Placer completion: 11 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                13,220 out of 184,304    7
    Number used as Flip Flops:              13,213
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                     11,241 out of  92,152   12
    Number used as logic:                    8,732 out of  92,152    9
      Number using O6 output only:           6,384
      Number using O5 output only:             165
      Number using O5 and O6:                2,183
      Number used as ROM:                        0
    Number used as Memory:                   1,514 out of  21,680    6
      Number used as Dual Port RAM:          1,136
        Number using O6 output only:           276
        Number using O5 output only:           154
        Number using O5 and O6:                706
      Number used as Single Port RAM:           16
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           362
        Number using O6 output only:           114
        Number using O5 output only:             1
        Number using O5 and O6:                247
    Number used exclusively as route-thrus:    995
      Number with same-slice register load:    936
      Number with same-slice carry load:        57
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 4,416 out of  23,038   19
  Nummber of MUXCYs used:                    2,116 out of  46,076    4
  Number of LUT Flip Flop pairs used:       14,073
    Number with an unused Flip Flop:         3,286 out of  14,073   23
    Number with an unused LUT:               2,832 out of  14,073   20
    Number of fully used LUT-FF pairs:       7,955 out of  14,073   56
    Number of unique control sets:             736
    Number of slice register sites lost
      to control set restrictions:           2,580 out of 184,304    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        87 out of     396   21
    Number of LOCed IOBs:                       87 out of      87  100
    IOB Flip Flops:                             44

Specific Feature Utilization:
  Number of RAMB16BWERs:                        49 out of     268   18
  Number of RAMB8BWERs:                          6 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     586    1
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     586    3
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  63 out of     586   10
    Number used as OLOGIC2s:                    17
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           90 out of     180   50
  Number of GTPA1_DUALs:                         0 out of       4    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       6   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                2.93

Peak Memory Usage:  1033 MB
Total REAL time to MAP completion:  11 mins 27 secs 
Total CPU time to MAP completion:   11 mins 24 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.3 - par O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx150t.nph' in environment
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\;C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx150t, package fgg676, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.20 2011-10-03".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                13,220 out of 184,304    7
    Number used as Flip Flops:              13,213
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                     11,241 out of  92,152   12
    Number used as logic:                    8,732 out of  92,152    9
      Number using O6 output only:           6,384
      Number using O5 output only:             165
      Number using O5 and O6:                2,183
      Number used as ROM:                        0
    Number used as Memory:                   1,514 out of  21,680    6
      Number used as Dual Port RAM:          1,136
        Number using O6 output only:           276
        Number using O5 output only:           154
        Number using O5 and O6:                706
      Number used as Single Port RAM:           16
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           362
        Number using O6 output only:           114
        Number using O5 output only:             1
        Number using O5 and O6:                247
    Number used exclusively as route-thrus:    995
      Number with same-slice register load:    936
      Number with same-slice carry load:        57
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 4,416 out of  23,038   19
  Nummber of MUXCYs used:                    2,116 out of  46,076    4
  Number of LUT Flip Flop pairs used:       14,073
    Number with an unused Flip Flop:         3,286 out of  14,073   23
    Number with an unused LUT:               2,832 out of  14,073   20
    Number of fully used LUT-FF pairs:       7,955 out of  14,073   56
    Number of slice register sites lost
      to control set restrictions:               0 out of 184,304    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        87 out of     396   21
    Number of LOCed IOBs:                       87 out of      87  100
    IOB Flip Flops:                             44

Specific Feature Utilization:
  Number of RAMB16BWERs:                        49 out of     268   18
  Number of RAMB8BWERs:                          6 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     586    1
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     586    3
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  63 out of     586   10
    Number used as OLOGIC2s:                    17
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           90 out of     180   50
  Number of GTPA1_DUALs:                         0 out of       4    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       6   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 29 secs 
Finished initial Timing Analysis.  REAL time: 30 secs 

WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
Starting Router


Phase  1  : 83511 unrouted;      REAL time: 35 secs 

Phase  2  : 57957 unrouted;      REAL time: 44 secs 

Phase  3  : 21561 unrouted;      REAL time: 1 mins 30 secs 

Phase  4  : 21568 unrouted; (Setup:0, Hold:190, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:190, Component Switching Limit:0)     REAL time: 2 mins 40 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:190, Component Switching Limit:0)     REAL time: 2 mins 40 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:190, Component Switching Limit:0)     REAL time: 2 mins 40 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:190, Component Switching Limit:0)     REAL time: 2 mins 40 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 41 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 47 secs 
Total REAL time to Router completion: 2 mins 47 secs 
Total CPU time to Router completion: 2 mins 48 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |  BUFGMUX_X2Y2| No   | 1815 |  0.763     |  1.847      |
+---------------------+--------------+------+------+------------+-------------+
|           mpmc_clk0 |  BUFGMUX_X2Y3| No   |  879 |  0.172     |  1.439      |
+---------------------+--------------+------+------+------------+-------------+
|         display_clk | BUFGMUX_X3Y13| No   | 1255 |  0.833     |  1.918      |
+---------------------+--------------+------+------+------------+-------------+
|fmc_imageov_cam1_clk |              |      |      |            |             |
|          _pin_BUFGP |  BUFGMUX_X2Y1| No   |  264 |  0.831     |  1.922      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y4| No   |   54 |  0.268     |  1.359      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   17 |  4.795     |  9.053      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_Clk_Mem_ |              |      |      |            |             |
|     2x_180_bufpll_o |         Local|      |   37 |  0.590     |  1.967      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_Clk_Mem_ |              |      |      |            |             |
|         2x_bufpll_o |         Local|      |   33 |  0.571     |  1.948      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|         ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|    idelay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|    idelay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|   idelay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|   idelay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT1 = PERIOD TIMEGRP  | MINPERIOD   |     0.001ns|     1.499ns|       0|           0
  "pll_module_0_CLKOUT1" TS_ref_clk /       |             |            |            |        |            
     6.66666667 PHASE 0.75 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | MINPERIOD   |     0.001ns|     1.499ns|       0|           0
  "pll_module_0_CLKOUT0" TS_ref_clk /       |             |            |            |        |            
     6.66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | SETUP       |     0.238ns|    13.095ns|       0|           0
  G_PLL0_CLKOUT0_0 = PERIOD TIMEGRP         | HOLD        |     0.216ns|            |       0|           0
   "clock_generator_1_clock_generator_1_SIG |             |            |            |        |            
  _PLL0_CLKOUT0_0"         TS_display_clk H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.520ns|     9.480ns|       0|           0
  G_PLL1_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.048ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT1" TS_ref_clk HIGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ref_clk = PERIOD TIMEGRP "ref_clk" 10  | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.152ns|    17.696ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.026ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_ref_clk /         0.5 HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_display_clk = PERIOD TIMEGRP "display_ | MINLOWPULSE |     8.332ns|     5.000ns|       0|           0
  clk" 13.333 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_vid_out_clk = PERIOD TIMEGRP "vid_out_ | MINLOWPULSE |     8.500ns|     5.000ns|       0|           0
  clk" 13.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | MINPERIOD   |     9.357ns|     4.143ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_vid_out_clk         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_vid_in_clk = PERIOD TIMEGRP "vid_in_cl | SETUP       |    15.760ns|     9.240ns|       0|           0
  k" 25 ns HIGH 50| HOLD        |     0.298ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MPMC_0_S6_SYS_RST_SYNCH_path | SETUP       |         N/A|     2.486ns|     N/A|           0
  " TIG                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_ref_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ref_clk                     |     10.000ns|      3.334ns|      9.993ns|            0|            0|            0|       502138|
| TS_pll_module_0_CLKOUT1       |      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_pll_module_0_CLKOUT0       |      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.480ns|          N/A|            0|            0|        43633|            0|
| erator_0_SIG_PLL1_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     17.696ns|          N/A|            0|            0|       458505|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_vid_out_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_vid_out_clk                 |     13.500ns|      5.000ns|      4.143ns|            0|            0|            0|            0|
| TS_clock_generator_1_clock_gen|     13.500ns|      4.143ns|          N/A|            0|            0|            0|            0|
| erator_1_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_display_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_display_clk                 |     13.333ns|      5.000ns|     13.095ns|            0|            0|            0|        96383|
| TS_clock_generator_1_clock_gen|     13.333ns|     13.095ns|          N/A|            0|            0|        96383|            0|
| erator_1_SIG_PLL0_CLKOUT0_0   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 41 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 56 secs 
Total CPU time to PAR completion: 2 mins 53 secs 

Peak Memory Usage:  1008 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 43
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.3 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx150t.nph' in environment
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\;C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx150t, package fgg676, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx150t,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 613923 paths, 0 nets, and 61628 connections

Design statistics:
   Minimum period:  17.696ns (Maximum frequency:  56.510MHz)


Analysis completed Tue Feb 07 17:14:04 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 37 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.3 - Bitgen O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx150t.nph' in environment
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\;C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx150t, package fgg676, speed -3
Opened constraints file system.pcf.

Tue Feb 07 17:14:19 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/coef_buffer/U0/xst_blk_mem_gener
   ator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TR
   UE_DP.PRIM9.ram) port(s) with READ_FIRST mode has certain restrictions. Make
   sure that there is no address collision. A read/write on one port and a write
   operation from the other port at the same address is not allowed.RAMB8BWER in
   all configurations, A12-6 including A4 cannot be the same. Violating this
   restriction may result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fmc_imageov_i2c_scl_pin_PULLUP is set but the tri state is not configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 44 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Feb 07 17:25:16 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
Writing filter settings....
Done writing filter settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.filters
Done writing Tab View settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.gui
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 46 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 111 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 118 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 125 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 134 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 262 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 275 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Tue Feb 07 17:25:40 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx150tfgg676-3 -lang vhdl -intstyle default -lp C:/__waj_/_work_/RT_lab/EDK/IVK_Repos/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.3 - platgen Xilinx EDK 13.3 Build EDK_O.76xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx150tfgg676-3 -lang vhdl -intstyle default -lp
C:/__waj_/_work_/RT_lab/EDK/IVK_Repos/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MPMC_0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_SPLB2_NATIVE_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 465 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS
   specified by PARAMETER C_RNG1_BASEADDR is ignored -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS
   specified by PARAMETER C_RNG2_BASEADDR is ignored -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x000007ff) dlmb_cntlr	dlmb
  (0000000000-0x000007ff) ilmb_cntlr	ilmb
  (0x10000000-0x17ffffff) MPMC_0	mb_plb
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_DXCL
  (0x10000000-0x17ffffff) MPMC_0	microblaze_0_IXCL
  (0x80000000-0x8000ffff) xps_iic_0	mb_plb
  (0x80010000-0x8001ffff) RS232_Uart	mb_plb
  (0x80020000-0x8002ffff) mdm_0	mb_plb
  (0x80030000-0x8003ffff) sg_i2c_controller_plbw_0	mb_plb
  (0x80040000-0x8004ffff) vdma_0	mb_plb
  (0x80050000-0x8005ffff) vdma_1	mb_plb
  (0x80060000-0x8006ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0000000-0xc000ffff)
ivk_video_det_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0010000-0xc001ffff)
ivk_video_gen_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0020000-0xc002ffff)
sg_cfa_gamma_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
  (0xc0000000-0xc003ffff) plbv46_plbv46_bridge_0	mb_plb
  (0xc0030000-0xc003ffff)
sg_2d_fir_plbw_0	mb_plb->plbv46_plbv46_bridge_0->slave_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tool is overriding PARAMETER
   C_SPLB2_P2P value to 0 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 468 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER:
   C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should
   not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:slave_plb - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_
   v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plbv46_plbv46_bridge, INSTANCE:plbv46_plbv46_bridge_0 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plbv46_p
   lbv46_bridge_v1_04_a\data\plbv46_plbv46_bridge_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_
   v1_00_a\data\lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_
   v1_00_a\data\lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x800 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_blo
   ck_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart
   lite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tool is overriding PARAMETER
   C_SPLB2_DWIDTH value to 32 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 464 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tool is overriding PARAMETER
   C_SPLB2_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 466 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 95 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_
   v2_03_a\data\xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: sg_i2c_controller_s6_plbw,
   INSTANCE:sg_i2c_controller_plbw_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\data\sg_i2c_controller_s6_plbw_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 102 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 103 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_1 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 102 
INFO:EDK:4130 - IPNAME: vdma, INSTANCE:vdma_1 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 103 
INFO:EDK:4130 - IPNAME: ivk_video_gen, INSTANCE:ivk_video_gen_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_gen_v2_01_a\
   data\ivk_video_gen_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: ivk_video_gen, INSTANCE:ivk_video_gen_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_gen_v2_01_a\
   data\ivk_video_gen_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: ivk_video_det, INSTANCE:ivk_video_det_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_det_v2_01_a\
   data\ivk_video_det_v2_1_0.mpd line 69 
INFO:EDK:4130 - IPNAME: ivk_video_det, INSTANCE:ivk_video_det_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\ivk_video_det_v2_01_a\
   data\ivk_video_det_v2_1_0.mpd line 70 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: plb_v46, INSTANCE: slave_plb - 1 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: ilmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 241 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: dlmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 277 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4180 - PORT: vdma_wcmd_clk, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 205 
WARNING:EDK:4180 - PORT: vdma_wcmd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 206 
WARNING:EDK:4180 - PORT: vdma_wcmd_data, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 207 
WARNING:EDK:4180 - PORT: vdma_wcmd_write, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 208 
WARNING:EDK:4180 - PORT: vdma_wcmd_end, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 209 
WARNING:EDK:4180 - PORT: vdma_wd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 220 
WARNING:EDK:4180 - PORT: vdma_wd_end_burst, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 222 
WARNING:EDK:4180 - PORT: vdma_wd_flush, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 223 
WARNING:EDK:4180 - PORT: vdma_rcmd_clk, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 233 
WARNING:EDK:4180 - PORT: vdma_rcmd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 234 
WARNING:EDK:4180 - PORT: vdma_rcmd_data, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 235 
WARNING:EDK:4180 - PORT: vdma_rcmd_write, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 236 
WARNING:EDK:4180 - PORT: vdma_rcmd_end, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 237 
WARNING:EDK:4180 - PORT: vdma_rd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 248 
WARNING:EDK:4180 - PORT: vdma_rd_end_burst, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 250 
WARNING:EDK:4180 - PORT: vdma_rd_flush, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 251 
WARNING:EDK:4181 - PORT: MPMC_InitDone, CONNECTOR: ddr_rdy - floating connection
   - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 256 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 231 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 346 
WARNING:EDK:4181 - PORT: vdma_wcmd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: vdma_wcmd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 211 
WARNING:EDK:4181 - PORT: vdma_wcmd_idle, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: vdma_wd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 226 
WARNING:EDK:4181 - PORT: vdma_wd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: vdma_rcmd_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: vdma_rcmd_almost_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: vdma_rcmd_idle, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: vdma_rd_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: vdma_rd_almost_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_almost_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma
   _v2_1_0.mpd line 254 
WARNING:EDK:4181 - PORT: hblank_o, CONNECTOR:
   sg_2d_fir_plbw_0_XSVI_VIDEO_OUT_hblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_2d_fir_plbw_v1_01_a
   \data\sg_2d_fir_plbw_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: vblank_o, CONNECTOR:
   sg_2d_fir_plbw_0_XSVI_VIDEO_OUT_vblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_2d_fir_plbw_v1_01_a
   \data\sg_2d_fir_plbw_v2_1_0.mpd line 80 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 164 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 166 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 199 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 211 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 225 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 226 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram
   _if_cntlr_v2_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram
   _if_cntlr_v2_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to PLB -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to PLB -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to IXCL -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 506 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MPMC_0 - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to DXCL -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_
   05_a\data\mpmc_v2_1_0.mpd line 511 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MPMC_0::MPMC period of 3000 ps is not inside range 2500-2499 ps
   for memory "MT41J64M16XX-187E".

INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MPMC_0 core has constraints automatically generated by XPS in
implementation/mpmc_0_wrapper/mpmc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:vdma INSTANCE:vdma_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 374 -
processing license
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
IPNAME:vdma INSTANCE:vdma_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 390 -
processing license
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
WARNING:coreutil:8 - Feature <v_vdma@2009.09> is enabled with a
   Hardware_Evaluation license.
Completion time: 8.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:sg_i2c_controller_s6_plbw INSTANCE:sg_i2c_controller_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 361 - Copying
(BBD-specified) netlist files.
IPNAME:sg_2d_fir_plbw INSTANCE:sg_2d_fir_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 474 - Copying
(BBD-specified) netlist files.
IPNAME:sg_cfa_gamma_plbw INSTANCE:sg_cfa_gamma_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 485 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 168 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 282 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 309 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 106 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:slave_plb -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 113 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:plbv46_plbv46_bridge_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 136 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 143 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 168 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 175 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mpmc_0 - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 215 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 282 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 309 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 323 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_iic_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 349 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:sg_i2c_controller_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 361 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vdma_0 - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 374 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vdma_1 - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs
line 390 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ivk_video_gen_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 406 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ivk_video_det_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 424 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:fmc_imageov_camera_in_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 443 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:fmc_imageov_dvi_out_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 456 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:sg_2d_fir_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 474 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:sg_cfa_gamma_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 485 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:ilmb_wrapper INSTANCE:ilmb -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ilmb_wrapper/i
lmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/dlmb_wrapper/d
lmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mpmc_0_wrapper INSTANCE:mpmc_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 215 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. mpmc_0_wrapper.ngc
../mpmc_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrapper
/mpmc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpmc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mpmc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 282 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_1_wrapper INSTANCE:clock_generator_1 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 309 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. clock_generator_1_wrapper.ngc
../clock_generator_1_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_1_wrapper/clock_generator_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_1_wrapper.blc"...

NGCBUILD done.
IPNAME:sg_i2c_controller_plbw_0_wrapper INSTANCE:sg_i2c_controller_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 361 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd ..
sg_i2c_controller_plbw_0_wrapper.ngc ../sg_i2c_controller_plbw_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_i2c_control
ler_plbw_0_wrapper/sg_i2c_controller_plbw_0_wrapper.ngc" ...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_i2c_control
ler_plbw_0_wrapper/bmg_41_99d18de731b34188.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_i2c_control
ler_plbw_0_wrapper/fifo_generator_spartan6_6_1_a1065cba3626fc97.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_i2c_control
ler_plbw_0_wrapper/fifo_generator_spartan6_6_1_ba61a4be12cec537.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_i2c_control
ler_plbw_0_wrapper/xlpersistentdff.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sg_i2c_controller_plbw_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../sg_i2c_controller_plbw_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sg_2d_fir_plbw_0_wrapper INSTANCE:sg_2d_fir_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 474 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. sg_2d_fir_plbw_0_wrapper.ngc
../sg_2d_fir_plbw_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_2d_fir_plbw
_0_wrapper/sg_2d_fir_plbw_0_wrapper.ngc" ...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/cntr_11_0_862f833518f4973a.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/bmg_62_05852d43925e39b8.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/block_memory_generator_spartan6_6_2_80846d0865f6122e.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/xlpersistentdff.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/bmg_62_54b11b852dca329b.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/mult_11_2_fe92ad55b7635191.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/addsb_11_0_48bcbc42a6774592.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/addsb_11_0_da33f2d4b3b54185.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/addsb_11_0_e7b4231f2ca96446.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/fr_cmplr_v5_0_0d2261239884a389.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/fr_cmplr_v5_0_bc5286c4b0615582.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/fr_cmplr_v5_0_983c85a69a3a58e7.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_2d_fir_plbw
_0_wrapper/cntr_11_0_e859c6662c373192.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sg_2d_fir_plbw_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../sg_2d_fir_plbw_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sg_cfa_gamma_plbw_0_wrapper INSTANCE:sg_cfa_gamma_plbw_0 -
C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 485 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx150tfgg676-3 -intstyle silent -i -sd .. sg_cfa_gamma_plbw_0_wrapper.ngc
../sg_cfa_gamma_plbw_0_wrapper

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_cfa_gamma_p
lbw_0_wrapper/sg_cfa_gamma_plbw_0_wrapper.ngc" ...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/xlpersistentdff.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/bmg_62_efdcd0e54d01b373.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/cntr_11_0_3eb0c8dcd9c22b4d.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/bmg_62_2be284cffc9a51ef.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/addsb_11_0_a629aff4db5bb1c8.ngc"...
Loading design module
"C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\implementation\sg_cfa_gamma_p
lbw_0_wrapper/addsb_11_0_c25f95ce6b0868c9.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sg_cfa_gamma_plbw_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../sg_cfa_gamma_plbw_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 398.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx150tfgg676-3 -implement xflow.opt system.ngc
Release 13.3 - Xflow O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx150tfgg676-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory
C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation 

Using Flow File:
C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fpga.flw 
Using Option File(s): 
 C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx150tfgg676-3 -nt timestamp -bm system.bmm
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.3 - ngdbuild O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx150tfgg676-3 -nt timestamp -bm system.bmm
C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/system.ngc"
...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fmc_imageov_ca
mera_in_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/rs232_uart_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/clock_generato
r_1_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ivk_video_det_
0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_cfa_gamma_p
lbw_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mb_plb_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/slave_plb_wrap
per.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/plbv46_plbv46_
bridge_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ilmb_wrapper.n
gc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/dlmb_wrapper.n
gc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/dlmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ilmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mdm_0_wrapper.
ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/xps_iic_0_wrap
per.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_i2c_control
ler_plbw_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/vdma_0_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/vdma_1_wrapper
.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/ivk_video_gen_
0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/sg_2d_fir_plbw
_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/fmc_imageov_dv
i_out_0_wrapper.ngc"...
Loading design module
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/lmb_bram_wrapp
er.ngc"...
Applying constraints in
"C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrapper
.ncf" to module "MPMC_0"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(6)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MPMC_0/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH";>
   [C:/__waj_/_work_/RT_lab/EDK/IVK_HW/v04_intial_mix/implementation/mpmc_0_wrap
   per.ncf(5)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The
   generated design will cease to function in the programmed device after
   operating for some period of time. This allows you to evaluate the component
   in hardware. You are encouraged to license this component.

   The license for this core was generated for juergen.wassner@hslu.ch on
   01/24/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MPMC_0_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active 'TimeGrp'
   or 'TNM' or 'TPSync' constraint named 'TNM_TIG_MPMC_0_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_CLKOUT1 = PERIOD "pll_module_0_CLKOUT1"
   TS_ref_clk / 6.666666667 PHASE 750 ps HIGH 50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_ref_clk / 6.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1" TS_ref_clk HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'ref_clk', used in period specification
   'TS_ref_clk', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_ref_clk /
   0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'vid_out_clk', used in period specification
   'TS_vid_out_clk', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_vid_out_clk
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'display_clk', used in period specification
   'TS_display_clk', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0_0
   = PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0_0"
   TS_display_clk HIGH 50>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (13.468013)
   was detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (13.5 ns.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
WARNING:NgdBuild:1440 - User specified non-default attribute value (13.500000)
   was detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (13333 ps.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'sg_cfa_gamma_plbw_0/sg_cfa_gamma_plbw_0/sysgen_dut/default_clock_driver_x0/x
   lclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit
   _is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_cfa_gamma_plbw_0/sg_cfa_gamma_plbw_0/sysgen_dut/plb_clock_driver_x0/xlclo
   ckdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_
   0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDC
   E_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_
   S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_SLAVE/I_SLAVE_ATTACHM
   ENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZ
   E_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_MASTER/I_RD_WR_CONTRO
   L/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_plbv46_bridge_0/plbv46_plbv46_bridge_0/X_PLBV46_MASTER/I_RD_WR_CONTRO
   L/I_MD_ERROR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/plb_clock_drive
   r_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[
   0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/default_clock_d
   river_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_ar
   ray[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/sg_i2c_controll
   er_s6_x0/i2c_controller_e098cd9e07/picoblaze_microcontroller/proc_inst/read_s
   trobe_flop' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/plb_clock_driver_x0/xlclockdriv
   er_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre
   _comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/default_clock_driver_x0/xlclock
   driver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.
   fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   _7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   _7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   _7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/blue_filter_d29ca0c8b1/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter
   1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r_7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r_7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r_7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk0000
   0003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r4_91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r2_92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r3_5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/green_filter_dc51fce7d5/x5x5_filter_e192f59c95/n_tap_fir_compiler_filte
   r1_b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk000
   00003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter_
   7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000000
   03/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter_
   7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000000
   03/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter_
   7d40670988/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk000000
   03/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter4
   _91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter4
   _91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter4
   _91b51287e2/fir_compiler_5_0/fr_cmplr_v5_0_0d2261239884a389_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter2
   _92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter2
   _92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter2
   _92eb71d873/fir_compiler_5_0/fr_cmplr_v5_0_bc5286c4b0615582_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter3
   _5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter3
   _5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter3
   _5fb9ad894d/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter1
   _b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter1
   _b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000000e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/red_filter_078d79d78e/x5x5_filter_e192f59c95/n_tap_fir_compiler_filter1
   _b6187dc1dd/fir_compiler_5_0/fr_cmplr_v5_0_983c85a69a3a58e7_instance/blk00000
   003/blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/line_ctrs_8878c4bf27/loop_ctr_861427efa6/addsub1/prev_mode_93_22_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/line_ctrs_8878c4bf27/loop_ctr_861427efa6/addsub1/prev_mode_93_22_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/sg_2d_fir_x0/x5x5_filters_1ec75
   b0e3e/line_ctrs_8878c4bf27/loop_ctr_861427efa6/addsub1/prev_mode_93_22_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<2>' has no driver
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<1>' has no driver
WARNING:NgdBuild:452 - logical net 'vdma_1/debug_wd_state<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 143

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  40 sec
Total CPU time to NGDBUILD completion:   40 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 
#----------------------------------------------#
Release 13.3 - Map O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx150tfgg676-3".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc_imageov_cam1_line_valid_pin connected to top
   level port fmc_imageov_cam1_line_valid_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 47 secs 
Total CPU  time at the beginning of Placer: 4 mins 46 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d12dd85d) REAL time: 7 mins 37 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d12dd85d) REAL time: 7 mins 39 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:97c5bb3d) REAL time: 7 mins 39 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:61c0ee31) REAL time: 8 mins 20 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:61c0ee31) REAL time: 8 mins 20 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:61c0ee31) REAL time: 8 mins 20 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:61c0ee31) REAL time: 8 mins 21 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:61c0ee31) REAL time: 8 mins 21 secs 

Phase 9.8  Global Placement
..................................................................................................................
...........................................................................................................................................................................................................
............................................................................................................................................................................
.................................
Phase 9.8  Global Placement (Checksum:2afb481f) REAL time: 10 mins 23 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2afb481f) REAL time: 10 mins 23 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:12fb37c8) REAL time: 11 mins 4 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:12fb37c8) REAL time: 11 mins 5 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:40884908) REAL time: 11 mins 6 secs 

Total REAL time to Placer completion: 11 mins 7 secs 
Total CPU  time to Placer completion: 11 mins 6 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   45
Slice Logic Utilization:
  Number of Slice Registers:                13,220 out of 184,304    7
    Number used as Flip Flops:              13,213
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                     11,241 out of  92,152   12
    Number used as logic:                    8,732 out of  92,152    9
      Number using O6 output only:           6,384
      Number using O5 output only:             165
      Number using O5 and O6:                2,183
      Number used as ROM:                        0
    Number used as Memory:                   1,514 out of  21,680    6
      Number used as Dual Port RAM:          1,136
        Number using O6 output only:           276
        Number using O5 output only:           154
        Number using O5 and O6:                706
      Number used as Single Port RAM:           16
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           362
        Number using O6 output only:           114
        Number using O5 output only:             1
        Number using O5 and O6:                247
    Number used exclusively as route-thrus:    995
      Number with same-slice register load:    936
      Number with same-slice carry load:        57
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 4,416 out of  23,038   19
  Nummber of MUXCYs used:                    2,116 out of  46,076    4
  Number of LUT Flip Flop pairs used:       14,073
    Number with an unused Flip Flop:         3,286 out of  14,073   23
    Number with an unused LUT:               2,832 out of  14,073   20
    Number of fully used LUT-FF pairs:       7,955 out of  14,073   56
    Number of unique control sets:             736
    Number of slice register sites lost
      to control set restrictions:           2,580 out of 184,304    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        87 out of     396   21
    Number of LOCed IOBs:                       87 out of      87  100
    IOB Flip Flops:                             44

Specific Feature Utilization:
  Number of RAMB16BWERs:                        49 out of     268   18
  Number of RAMB8BWERs:                          6 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     586    1
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     586    3
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  63 out of     586   10
    Number used as OLOGIC2s:                    17
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           90 out of     180   50
  Number of GTPA1_DUALs:                         0 out of       4    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       6   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                2.93

Peak Memory Usage:  1036 MB
Total REAL time to MAP completion:  11 mins 21 secs 
Total CPU time to MAP completion:   11 mins 20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.3 - par O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx150t.nph' in environment
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\;C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx150t, package fgg676, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.20 2011-10-03".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                13,220 out of 184,304    7
    Number used as Flip Flops:              13,213
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                     11,241 out of  92,152   12
    Number used as logic:                    8,732 out of  92,152    9
      Number using O6 output only:           6,384
      Number using O5 output only:             165
      Number using O5 and O6:                2,183
      Number used as ROM:                        0
    Number used as Memory:                   1,514 out of  21,680    6
      Number used as Dual Port RAM:          1,136
        Number using O6 output only:           276
        Number using O5 output only:           154
        Number using O5 and O6:                706
      Number used as Single Port RAM:           16
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           362
        Number using O6 output only:           114
        Number using O5 output only:             1
        Number using O5 and O6:                247
    Number used exclusively as route-thrus:    995
      Number with same-slice register load:    936
      Number with same-slice carry load:        57
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                 4,416 out of  23,038   19
  Nummber of MUXCYs used:                    2,116 out of  46,076    4
  Number of LUT Flip Flop pairs used:       14,073
    Number with an unused Flip Flop:         3,286 out of  14,073   23
    Number with an unused LUT:               2,832 out of  14,073   20
    Number of fully used LUT-FF pairs:       7,955 out of  14,073   56
    Number of slice register sites lost
      to control set restrictions:               0 out of 184,304    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        87 out of     396   21
    Number of LOCed IOBs:                       87 out of      87  100
    IOB Flip Flops:                             44

Specific Feature Utilization:
  Number of RAMB16BWERs:                        49 out of     268   18
  Number of RAMB8BWERs:                          6 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  11 out of     586    1
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     586    3
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  63 out of     586   10
    Number used as OLOGIC2s:                    17
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           90 out of     180   50
  Number of GTPA1_DUALs:                         0 out of       4    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       6   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 29 secs 
Finished initial Timing Analysis.  REAL time: 30 secs 

WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR
   will not attempt to route this signal.
Starting Router


Phase  1  : 83511 unrouted;      REAL time: 35 secs 

Phase  2  : 57957 unrouted;      REAL time: 44 secs 

Phase  3  : 21561 unrouted;      REAL time: 1 mins 29 secs 

Phase  4  : 21568 unrouted; (Setup:0, Hold:190, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:190, Component Switching Limit:0)     REAL time: 2 mins 39 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:190, Component Switching Limit:0)     REAL time: 2 mins 39 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:190, Component Switching Limit:0)     REAL time: 2 mins 39 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:190, Component Switching Limit:0)     REAL time: 2 mins 39 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 40 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 46 secs 
Total REAL time to Router completion: 2 mins 46 secs 
Total CPU time to Router completion: 2 mins 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |  BUFGMUX_X2Y2| No   | 1815 |  0.763     |  1.847      |
+---------------------+--------------+------+------+------------+-------------+
|           mpmc_clk0 |  BUFGMUX_X2Y3| No   |  879 |  0.172     |  1.439      |
+---------------------+--------------+------+------+------------+-------------+
|         display_clk | BUFGMUX_X3Y13| No   | 1255 |  0.833     |  1.918      |
+---------------------+--------------+------+------+------------+-------------+
|fmc_imageov_cam1_clk |              |      |      |            |             |
|          _pin_BUFGP |  BUFGMUX_X2Y1| No   |  264 |  0.831     |  1.922      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y4| No   |   54 |  0.268     |  1.359      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   17 |  4.795     |  9.053      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_Clk_Mem_ |              |      |      |            |             |
|     2x_180_bufpll_o |         Local|      |   37 |  0.590     |  1.967      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_Clk_Mem_ |              |      |      |            |             |
|         2x_bufpll_o |         Local|      |   33 |  0.571     |  1.948      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|         ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|    idelay_dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|    idelay_dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|   idelay_udqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MPMC_0/MPMC_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_spartan6_m |              |      |      |            |             |
|cb.s6_phy_top_if/mpm |              |      |      |            |             |
|c_mcb_raw_wrapper_0/ |              |      |      |            |             |
|   idelay_udqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | MINPERIOD   |     0.001ns|     1.499ns|       0|           0
  "pll_module_0_CLKOUT0" TS_ref_clk /       |             |            |            |        |            
     6.66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT1 = PERIOD TIMEGRP  | MINPERIOD   |     0.001ns|     1.499ns|       0|           0
  "pll_module_0_CLKOUT1" TS_ref_clk /       |             |            |            |        |            
     6.66666667 PHASE 0.75 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | SETUP       |     0.238ns|    13.095ns|       0|           0
  G_PLL0_CLKOUT0_0 = PERIOD TIMEGRP         | HOLD        |     0.216ns|            |       0|           0
   "clock_generator_1_clock_generator_1_SIG |             |            |            |        |            
  _PLL0_CLKOUT0_0"         TS_display_clk H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.520ns|     9.480ns|       0|           0
  G_PLL1_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.048ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT1" TS_ref_clk HIGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ref_clk = PERIOD TIMEGRP "ref_clk" 10  | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.152ns|    17.696ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.026ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_ref_clk /         0.5 HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_display_clk = PERIOD TIMEGRP "display_ | MINLOWPULSE |     8.332ns|     5.000ns|       0|           0
  clk" 13.333 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_vid_out_clk = PERIOD TIMEGRP "vid_out_ | MINLOWPULSE |     8.500ns|     5.000ns|       0|           0
  clk" 13.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | MINPERIOD   |     9.357ns|     4.143ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_vid_out_clk         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_vid_in_clk = PERIOD TIMEGRP "vid_in_cl | SETUP       |    15.760ns|     9.240ns|       0|           0
  k" 25 ns HIGH 50| HOLD        |     0.298ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MPMC_0_S6_SYS_RST_SYNCH_path | SETUP       |         N/A|     2.486ns|     N/A|           0
  " TIG                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_ref_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ref_clk                     |     10.000ns|      3.334ns|      9.993ns|            0|            0|            0|       502138|
| TS_pll_module_0_CLKOUT0       |      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.480ns|          N/A|            0|            0|        43633|            0|
| erator_0_SIG_PLL1_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     17.696ns|          N/A|            0|            0|       458505|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
| TS_pll_module_0_CLKOUT1       |      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_vid_out_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_vid_out_clk                 |     13.500ns|      5.000ns|      4.143ns|            0|            0|            0|            0|
| TS_clock_generator_1_clock_gen|     13.500ns|      4.143ns|          N/A|            0|            0|            0|            0|
| erator_1_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_display_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_display_clk                 |     13.333ns|      5.000ns|     13.095ns|            0|            0|            0|        96383|
| TS_clock_generator_1_clock_gen|     13.333ns|     13.095ns|          N/A|            0|            0|        96383|            0|
| erator_1_SIG_PLL0_CLKOUT0_0   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 41 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 54 secs 
Total CPU time to PAR completion: 2 mins 53 secs 

Peak Memory Usage:  1007 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 43
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.3 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx150t.nph' in environment
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\;C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx150t, package fgg676, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx150t,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 613923 paths, 0 nets, and 61628 connections

Design statistics:
   Minimum period:  17.696ns (Maximum frequency:  56.510MHz)


Analysis completed Tue Feb 07 17:49:08 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 37 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.3 - Bitgen O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Program_Waj/Xilinx_13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local
file <C:/Program_Waj/Xilinx_13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx150t.nph' in environment
C:\Program_Waj\Xilinx_13.1\ISE_DS\ISE\;C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx150t, package fgg676, speed -3
Opened constraints file system.pcf.

Tue Feb 07 17:49:23 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/xcl_read_data_a/REORDER
   .xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MPMC_0/MPMC_0/DUALXCL3_INST.dualxcl_3/dualxcl_read_0/XCL_B.xcl_read_data_b/R
   EORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_request/BU2
   /U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sg_i2c_controller_plbw_0/sg_i2c_controller_plbw_0/sysgen_dut/cmd_response/BU
   2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   sg_2d_fir_plbw_0/sg_2d_fir_plbw_0/sysgen_dut/coef_buffer/U0/xst_blk_mem_gener
   ator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TR
   UE_DP.PRIM9.ram) port(s) with READ_FIRST mode has certain restrictions. Make
   sure that there is no address collision. A read/write on one port and a write
   operation from the other port at the same address is not allowed.RAMB8BWER in
   all configurations, A12-6 including A4 cannot be the same. Violating this
   restriction may result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fmc_imageov_i2c_scl_pin_PULLUP is set but the tri state is not configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 44 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Feb 07 17:56:59 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.3 - psf2Edward EDK_O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS
   specified by PARAMETER C_RNG1_BASEADDR is ignored -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS
   specified by PARAMETER C_RNG2_BASEADDR is ignored -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 120 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER:
   C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should
   not be overwritten in the MHS. 

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: plb_v46, INSTANCE: slave_plb - 1 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: ilmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 241 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: dlmb_LMB_Wait - No driver found. Port
   will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microbla
   ze_v7_30_b\data\microblaze_v2_1_0.mpd line 277 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4180 - PORT: vdma_wcmd_clk, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   205 
WARNING:EDK:4180 - PORT: vdma_wcmd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   206 
WARNING:EDK:4180 - PORT: vdma_wcmd_data, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   207 
WARNING:EDK:4180 - PORT: vdma_wcmd_write, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   208 
WARNING:EDK:4180 - PORT: vdma_wcmd_end, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   209 
WARNING:EDK:4180 - PORT: vdma_wd_reset, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   220 
WARNING:EDK:4180 - PORT: vdma_wd_end_burst, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   222 
WARNING:EDK:4180 - PORT: vdma_wd_flush, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   223 
WARNING:EDK:4180 - PORT: vdma_rcmd_clk, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_clk - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   233 
WARNING:EDK:4180 - PORT: vdma_rcmd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   234 
WARNING:EDK:4180 - PORT: vdma_rcmd_data, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_data - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   235 
WARNING:EDK:4180 - PORT: vdma_rcmd_write, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_write - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   236 
WARNING:EDK:4180 - PORT: vdma_rcmd_end, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_end - No driver found. Port will be driven to
   GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   237 
WARNING:EDK:4180 - PORT: vdma_rd_reset, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_reset - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   248 
WARNING:EDK:4180 - PORT: vdma_rd_end_burst, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_end_burst - No driver found. Port will be
   driven to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   250 
WARNING:EDK:4180 - PORT: vdma_rd_flush, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_flush - No driver found. Port will be driven
   to GND -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   251 
WARNING:EDK:4181 - PORT: MPMC_InitDone, CONNECTOR: ddr_rdy - floating connection
   - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 256 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 231 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Program_Waj\Xilinx_13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_0
   0_g\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 346 
WARNING:EDK:4181 - PORT: vdma_wcmd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   210 
WARNING:EDK:4181 - PORT: vdma_wcmd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   211 
WARNING:EDK:4181 - PORT: vdma_wcmd_idle, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   212 
WARNING:EDK:4181 - PORT: vdma_wd_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   226 
WARNING:EDK:4181 - PORT: vdma_wd_almost_full, CONNECTOR:
   ivk_video_det_0_XIL_WD_VDMA_wd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   227 
WARNING:EDK:4181 - PORT: vdma_rcmd_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   238 
WARNING:EDK:4181 - PORT: vdma_rcmd_almost_full, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_almost_full - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   239 
WARNING:EDK:4181 - PORT: vdma_rcmd_idle, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_cmd_idle - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   240 
WARNING:EDK:4181 - PORT: vdma_rd_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   253 
WARNING:EDK:4181 - PORT: vdma_rd_almost_empty, CONNECTOR:
   ivk_video_gen_0_XIL_RD_VDMA_rd_almost_empty - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\vdma_v1_00_a\data\vdma_v2_1_0.mpd line
   254 
WARNING:EDK:4181 - PORT: hblank_o, CONNECTOR:
   sg_2d_fir_plbw_0_XSVI_VIDEO_OUT_hblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\sg_2d_fir_plbw_v1_01_a\data\sg_2d_fir_p
   lbw_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: vblank_o, CONNECTOR:
   sg_2d_fir_plbw_0_XSVI_VIDEO_OUT_vblank - floating connection -
   C:\__waj_\_work_\RT_lab\EDK\IVK_Repos\IVK_IPLib\pcores\sg_i2c_controller_s6_p
   lbw_v1_01_a\..\..\..\IVK_IPLib\pcores\sg_2d_fir_plbw_v1_01_a\data\sg_2d_fir_p
   lbw_v2_1_0.mpd line 80 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

WARNING:EDK - : MPMC_0::MPMC period of 3000 ps is not inside range 2500-2499 ps
   for memory "MT41J64M16XX-187E".
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.3 - xdsgen EDK_O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 71 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 136 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 143 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 150 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded
   core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 159 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for
   architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 323 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Superseded core for architecture 'spartan6t' -
   C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\system.mhs line 336 
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing slave_plb.jpg.....
Rasterizing plbv46_plbv46_bridge_0.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart.jpg.....
Rasterizing MPMC_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing clock_generator_1.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_iic_0.jpg.....
Rasterizing sg_i2c_controller_plbw_0.jpg.....
Rasterizing vdma_0.jpg.....
Rasterizing vdma_1.jpg.....
Rasterizing ivk_video_gen_0.jpg.....
Rasterizing ivk_video_det_0.jpg.....
Rasterizing fmc_imageov_camera_in_0.jpg.....
Rasterizing fmc_imageov_dvi_out_0.jpg.....
Rasterizing sg_2d_fir_plbw_0.jpg.....
Rasterizing sg_cfa_gamma_plbw_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.filters
Done writing Tab View settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 46 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 111 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 118 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 125 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 134 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 262 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 275 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Tue Feb 14 20:32:20 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
Writing filter settings....
Done writing filter settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.filters
Done writing Tab View settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 46 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 111 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 118 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 125 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 134 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 262 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 275 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
Writing filter settings....
Done writing filter settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.filters
Done writing Tab View settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.3 Build EDK_O.76xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 46 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 111 
WARNING:EDK:4088 - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 118 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 125 
WARNING:EDK:4088 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 134 
WARNING:EDK:4088 - IPNAME: mdm, INSTANCE: mdm_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 262 
WARNING:EDK:4088 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Superseded core for architecture 'spartan6t' - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 275 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG1_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:3967 - plbv46_plbv46_bridge (plbv46_plbv46_bridge_0) - ADDRESS specified by PARAMETER C_RNG2_BASEADDR is ignored - C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\_xps_tempmhsfilename.mhs line 95 
WARNING:EDK:4123 - IPNAME: microblaze, INSTANCE: microblaze_0, PARAMETER: C_INTERCONNECT - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <v_vdma> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

The license for this core was generated for juergen.wassner@hslu.ch on 01/24/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Tue Feb 28 09:44:21 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
Writing filter settings....
Done writing filter settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.filters
Done writing Tab View settings to:
	C:\__waj_\_work_\RT_lab\EDK\IVK_HW\v04_intial_mix\etc\system.gui
