// Seed: 1568918630
module module_0;
  logic id_1;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    input uwire id_0,
    output supply0 module_1,
    output wire id_2,
    input wire id_3,
    input supply0 id_4,
    output logic id_5,
    output supply1 id_6,
    input wand id_7,
    input tri0 id_8,
    input wor id_9,
    input wire id_10,
    output supply0 id_11,
    output tri1 id_12,
    input uwire id_13,
    input tri1 id_14,
    input wire id_15
    , id_18,
    input tri0 id_16
);
  wire id_19;
  final id_5 = id_18;
  assign id_2 = id_10;
  logic id_20 = ~id_3;
  logic id_21;
  ;
  assign id_18 = -1;
  module_0 modCall_1 ();
endmodule
