// MIR for `order_params::<impl at programs/drift/src/state/order_params.rs:41:75: 41:77>::assert_receiver_is_total_eq` before PreCodegen

fn order_params::<impl at programs/drift/src/state/order_params.rs:41:75: 41:77>::assert_receiver_is_total_eq(_1: &OrderParamsBitFlag) -> () {
    debug self => _1;
    let mut _0: ();

    bb0: {
        _0 = const ();
        return;
    }
}
