INFO: [VRFC 10-163] Analyzing VHDL file "/home/henrique/Documentos/projeto-circuitos-reconfiguraveis/Exercicios/henrique_gmoura_160058651/Exercicio_1/trem/trem.srcs/sources_1/new/barreira.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'barreira'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henrique/Documentos/projeto-circuitos-reconfiguraveis/Exercicios/henrique_gmoura_160058651/Exercicio_1/trem/trem.srcs/sources_1/new/sinaleira_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sinaleira_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henrique/Documentos/projeto-circuitos-reconfiguraveis/Exercicios/henrique_gmoura_160058651/Exercicio_1/trem/trem.srcs/sources_1/new/sinaleira_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sinaleira_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henrique/Documentos/projeto-circuitos-reconfiguraveis/Exercicios/henrique_gmoura_160058651/Exercicio_1/trem/trem.srcs/sources_1/new/trem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/henrique/Documentos/projeto-circuitos-reconfiguraveis/Exercicios/henrique_gmoura_160058651/Exercicio_1/trem/trem.srcs/sim_1/new/trem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trem_tb'
