

================================================================
== Vitis HLS Report for 'correlator'
================================================================
* Date:           Wed Dec  1 09:39:03 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.448 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   168499|   168499|  1.685 ms|  1.685 ms|  168500|  168500|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CORRELATOR_BANK  |   168498|   168498|      5106|          -|          -|    33|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_signal"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_signal, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_signal"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%temp_input = alloca i64 1" [correlator.cpp:28]   --->   Operation 16 'alloca' 'temp_input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_signal_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %input_signal" [correlator.cpp:37]   --->   Operation 17 'read' 'input_signal_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %input_signal_read" [correlator.cpp:37]   --->   Operation 18 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln26 = store i6 0, i6 %i" [correlator.cpp:26]   --->   Operation 19 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln26 = br void" [correlator.cpp:26]   --->   Operation 20 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [correlator.cpp:26]   --->   Operation 21 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.42ns)   --->   "%icmp_ln26 = icmp_eq  i6 %i_1, i6 33" [correlator.cpp:26]   --->   Operation 22 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln26 = add i6 %i_1, i6 1" [correlator.cpp:26]   --->   Operation 24 'add' 'add_ln26' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split7, void" [correlator.cpp:26]   --->   Operation 25 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %i_1" [correlator.cpp:26]   --->   Operation 26 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @correlator_Pipeline_1, i32 %temp_input"   --->   Operation 27 'call' 'call_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%codebook_30_addr = getelementptr i32 %codebook_30, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 28 'getelementptr' 'codebook_30_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%codebook_30_load = load i6 %codebook_30_addr" [correlator.cpp:43]   --->   Operation 29 'load' 'codebook_30_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln26 = store i6 %add_ln26, i6 %i" [correlator.cpp:26]   --->   Operation 30 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [correlator.cpp:55]   --->   Operation 31 'ret' 'ret_ln55' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @correlator_Pipeline_1, i32 %temp_input"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%codebook_30_load = load i6 %codebook_30_addr" [correlator.cpp:43]   --->   Operation 33 'load' 'codebook_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 34 [4/4] (5.70ns)   --->   "%mul_s = fmul i32 %bitcast_ln37, i32 %codebook_30_load" [correlator.cpp:43]   --->   Operation 34 'fmul' 'mul_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 35 [3/4] (5.70ns)   --->   "%mul_s = fmul i32 %bitcast_ln37, i32 %codebook_30_load" [correlator.cpp:43]   --->   Operation 35 'fmul' 'mul_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%codebook_0_addr = getelementptr i32 %codebook_0, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 36 'getelementptr' 'codebook_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [2/2] (3.25ns)   --->   "%codebook_0_load = load i6 %codebook_0_addr" [correlator.cpp:43]   --->   Operation 37 'load' 'codebook_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%codebook_1_addr = getelementptr i32 %codebook_1, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 38 'getelementptr' 'codebook_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [2/2] (3.25ns)   --->   "%codebook_1_load = load i6 %codebook_1_addr" [correlator.cpp:43]   --->   Operation 39 'load' 'codebook_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%codebook_2_addr = getelementptr i32 %codebook_2, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 40 'getelementptr' 'codebook_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [2/2] (3.25ns)   --->   "%codebook_2_load = load i6 %codebook_2_addr" [correlator.cpp:43]   --->   Operation 41 'load' 'codebook_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%codebook_3_addr = getelementptr i32 %codebook_3, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 42 'getelementptr' 'codebook_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [2/2] (3.25ns)   --->   "%codebook_3_load = load i6 %codebook_3_addr" [correlator.cpp:43]   --->   Operation 43 'load' 'codebook_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%codebook_4_addr = getelementptr i32 %codebook_4, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 44 'getelementptr' 'codebook_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (3.25ns)   --->   "%codebook_4_load = load i6 %codebook_4_addr" [correlator.cpp:43]   --->   Operation 45 'load' 'codebook_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%codebook_5_addr = getelementptr i32 %codebook_5, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 46 'getelementptr' 'codebook_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [2/2] (3.25ns)   --->   "%codebook_5_load = load i6 %codebook_5_addr" [correlator.cpp:43]   --->   Operation 47 'load' 'codebook_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%codebook_6_addr = getelementptr i32 %codebook_6, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 48 'getelementptr' 'codebook_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (3.25ns)   --->   "%codebook_6_load = load i6 %codebook_6_addr" [correlator.cpp:43]   --->   Operation 49 'load' 'codebook_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%codebook_7_addr = getelementptr i32 %codebook_7, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 50 'getelementptr' 'codebook_7_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (3.25ns)   --->   "%codebook_7_load = load i6 %codebook_7_addr" [correlator.cpp:43]   --->   Operation 51 'load' 'codebook_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%codebook_8_addr = getelementptr i32 %codebook_8, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 52 'getelementptr' 'codebook_8_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (3.25ns)   --->   "%codebook_8_load = load i6 %codebook_8_addr" [correlator.cpp:43]   --->   Operation 53 'load' 'codebook_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%codebook_9_addr = getelementptr i32 %codebook_9, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 54 'getelementptr' 'codebook_9_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (3.25ns)   --->   "%codebook_9_load = load i6 %codebook_9_addr" [correlator.cpp:43]   --->   Operation 55 'load' 'codebook_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%codebook_10_addr = getelementptr i32 %codebook_10, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 56 'getelementptr' 'codebook_10_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (3.25ns)   --->   "%codebook_10_load = load i6 %codebook_10_addr" [correlator.cpp:43]   --->   Operation 57 'load' 'codebook_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%codebook_11_addr = getelementptr i32 %codebook_11, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 58 'getelementptr' 'codebook_11_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (3.25ns)   --->   "%codebook_11_load = load i6 %codebook_11_addr" [correlator.cpp:43]   --->   Operation 59 'load' 'codebook_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%codebook_12_addr = getelementptr i32 %codebook_12, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 60 'getelementptr' 'codebook_12_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (3.25ns)   --->   "%codebook_12_load = load i6 %codebook_12_addr" [correlator.cpp:43]   --->   Operation 61 'load' 'codebook_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%codebook_13_addr = getelementptr i32 %codebook_13, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 62 'getelementptr' 'codebook_13_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (3.25ns)   --->   "%codebook_13_load = load i6 %codebook_13_addr" [correlator.cpp:43]   --->   Operation 63 'load' 'codebook_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%codebook_14_addr = getelementptr i32 %codebook_14, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 64 'getelementptr' 'codebook_14_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (3.25ns)   --->   "%codebook_14_load = load i6 %codebook_14_addr" [correlator.cpp:43]   --->   Operation 65 'load' 'codebook_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%codebook_15_addr = getelementptr i32 %codebook_15, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 66 'getelementptr' 'codebook_15_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (3.25ns)   --->   "%codebook_15_load = load i6 %codebook_15_addr" [correlator.cpp:43]   --->   Operation 67 'load' 'codebook_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%codebook_16_addr = getelementptr i32 %codebook_16, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 68 'getelementptr' 'codebook_16_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (3.25ns)   --->   "%codebook_16_load = load i6 %codebook_16_addr" [correlator.cpp:43]   --->   Operation 69 'load' 'codebook_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%codebook_17_addr = getelementptr i32 %codebook_17, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 70 'getelementptr' 'codebook_17_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (3.25ns)   --->   "%codebook_17_load = load i6 %codebook_17_addr" [correlator.cpp:43]   --->   Operation 71 'load' 'codebook_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%codebook_18_addr = getelementptr i32 %codebook_18, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 72 'getelementptr' 'codebook_18_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (3.25ns)   --->   "%codebook_18_load = load i6 %codebook_18_addr" [correlator.cpp:43]   --->   Operation 73 'load' 'codebook_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%codebook_19_addr = getelementptr i32 %codebook_19, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 74 'getelementptr' 'codebook_19_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (3.25ns)   --->   "%codebook_19_load = load i6 %codebook_19_addr" [correlator.cpp:43]   --->   Operation 75 'load' 'codebook_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%codebook_20_addr = getelementptr i32 %codebook_20, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 76 'getelementptr' 'codebook_20_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (3.25ns)   --->   "%codebook_20_load = load i6 %codebook_20_addr" [correlator.cpp:43]   --->   Operation 77 'load' 'codebook_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%codebook_21_addr = getelementptr i32 %codebook_21, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 78 'getelementptr' 'codebook_21_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (3.25ns)   --->   "%codebook_21_load = load i6 %codebook_21_addr" [correlator.cpp:43]   --->   Operation 79 'load' 'codebook_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%codebook_22_addr = getelementptr i32 %codebook_22, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 80 'getelementptr' 'codebook_22_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (3.25ns)   --->   "%codebook_22_load = load i6 %codebook_22_addr" [correlator.cpp:43]   --->   Operation 81 'load' 'codebook_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%codebook_23_addr = getelementptr i32 %codebook_23, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 82 'getelementptr' 'codebook_23_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (3.25ns)   --->   "%codebook_23_load = load i6 %codebook_23_addr" [correlator.cpp:43]   --->   Operation 83 'load' 'codebook_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%codebook_24_addr = getelementptr i32 %codebook_24, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 84 'getelementptr' 'codebook_24_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (3.25ns)   --->   "%codebook_24_load = load i6 %codebook_24_addr" [correlator.cpp:43]   --->   Operation 85 'load' 'codebook_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%codebook_25_addr = getelementptr i32 %codebook_25, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 86 'getelementptr' 'codebook_25_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [2/2] (3.25ns)   --->   "%codebook_25_load = load i6 %codebook_25_addr" [correlator.cpp:43]   --->   Operation 87 'load' 'codebook_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%codebook_26_addr = getelementptr i32 %codebook_26, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 88 'getelementptr' 'codebook_26_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (3.25ns)   --->   "%codebook_26_load = load i6 %codebook_26_addr" [correlator.cpp:43]   --->   Operation 89 'load' 'codebook_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%codebook_27_addr = getelementptr i32 %codebook_27, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 90 'getelementptr' 'codebook_27_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (3.25ns)   --->   "%codebook_27_load = load i6 %codebook_27_addr" [correlator.cpp:43]   --->   Operation 91 'load' 'codebook_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%codebook_28_addr = getelementptr i32 %codebook_28, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 92 'getelementptr' 'codebook_28_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (3.25ns)   --->   "%codebook_28_load = load i6 %codebook_28_addr" [correlator.cpp:43]   --->   Operation 93 'load' 'codebook_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%codebook_29_addr = getelementptr i32 %codebook_29, i64 0, i64 %zext_ln26" [correlator.cpp:43]   --->   Operation 94 'getelementptr' 'codebook_29_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [2/2] (3.25ns)   --->   "%codebook_29_load = load i6 %codebook_29_addr" [correlator.cpp:43]   --->   Operation 95 'load' 'codebook_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_6 : Operation 96 [2/4] (5.70ns)   --->   "%mul_s = fmul i32 %bitcast_ln37, i32 %codebook_30_load" [correlator.cpp:43]   --->   Operation 96 'fmul' 'mul_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 97 [1/2] (3.25ns)   --->   "%codebook_0_load = load i6 %codebook_0_addr" [correlator.cpp:43]   --->   Operation 97 'load' 'codebook_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 98 [1/2] (3.25ns)   --->   "%codebook_1_load = load i6 %codebook_1_addr" [correlator.cpp:43]   --->   Operation 98 'load' 'codebook_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 99 [1/2] (3.25ns)   --->   "%codebook_2_load = load i6 %codebook_2_addr" [correlator.cpp:43]   --->   Operation 99 'load' 'codebook_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 100 [1/2] (3.25ns)   --->   "%codebook_3_load = load i6 %codebook_3_addr" [correlator.cpp:43]   --->   Operation 100 'load' 'codebook_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 101 [1/2] (3.25ns)   --->   "%codebook_4_load = load i6 %codebook_4_addr" [correlator.cpp:43]   --->   Operation 101 'load' 'codebook_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 102 [1/2] (3.25ns)   --->   "%codebook_5_load = load i6 %codebook_5_addr" [correlator.cpp:43]   --->   Operation 102 'load' 'codebook_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 103 [1/2] (3.25ns)   --->   "%codebook_6_load = load i6 %codebook_6_addr" [correlator.cpp:43]   --->   Operation 103 'load' 'codebook_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 104 [1/2] (3.25ns)   --->   "%codebook_7_load = load i6 %codebook_7_addr" [correlator.cpp:43]   --->   Operation 104 'load' 'codebook_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 105 [1/2] (3.25ns)   --->   "%codebook_8_load = load i6 %codebook_8_addr" [correlator.cpp:43]   --->   Operation 105 'load' 'codebook_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 106 [1/2] (3.25ns)   --->   "%codebook_9_load = load i6 %codebook_9_addr" [correlator.cpp:43]   --->   Operation 106 'load' 'codebook_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 107 [1/2] (3.25ns)   --->   "%codebook_10_load = load i6 %codebook_10_addr" [correlator.cpp:43]   --->   Operation 107 'load' 'codebook_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 108 [1/2] (3.25ns)   --->   "%codebook_11_load = load i6 %codebook_11_addr" [correlator.cpp:43]   --->   Operation 108 'load' 'codebook_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 109 [1/2] (3.25ns)   --->   "%codebook_12_load = load i6 %codebook_12_addr" [correlator.cpp:43]   --->   Operation 109 'load' 'codebook_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 110 [1/2] (3.25ns)   --->   "%codebook_13_load = load i6 %codebook_13_addr" [correlator.cpp:43]   --->   Operation 110 'load' 'codebook_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 111 [1/2] (3.25ns)   --->   "%codebook_14_load = load i6 %codebook_14_addr" [correlator.cpp:43]   --->   Operation 111 'load' 'codebook_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 112 [1/2] (3.25ns)   --->   "%codebook_15_load = load i6 %codebook_15_addr" [correlator.cpp:43]   --->   Operation 112 'load' 'codebook_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 113 [1/2] (3.25ns)   --->   "%codebook_16_load = load i6 %codebook_16_addr" [correlator.cpp:43]   --->   Operation 113 'load' 'codebook_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 114 [1/2] (3.25ns)   --->   "%codebook_17_load = load i6 %codebook_17_addr" [correlator.cpp:43]   --->   Operation 114 'load' 'codebook_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 115 [1/2] (3.25ns)   --->   "%codebook_18_load = load i6 %codebook_18_addr" [correlator.cpp:43]   --->   Operation 115 'load' 'codebook_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 116 [1/2] (3.25ns)   --->   "%codebook_19_load = load i6 %codebook_19_addr" [correlator.cpp:43]   --->   Operation 116 'load' 'codebook_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 117 [1/2] (3.25ns)   --->   "%codebook_20_load = load i6 %codebook_20_addr" [correlator.cpp:43]   --->   Operation 117 'load' 'codebook_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 118 [1/2] (3.25ns)   --->   "%codebook_21_load = load i6 %codebook_21_addr" [correlator.cpp:43]   --->   Operation 118 'load' 'codebook_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 119 [1/2] (3.25ns)   --->   "%codebook_22_load = load i6 %codebook_22_addr" [correlator.cpp:43]   --->   Operation 119 'load' 'codebook_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 120 [1/2] (3.25ns)   --->   "%codebook_23_load = load i6 %codebook_23_addr" [correlator.cpp:43]   --->   Operation 120 'load' 'codebook_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 121 [1/2] (3.25ns)   --->   "%codebook_24_load = load i6 %codebook_24_addr" [correlator.cpp:43]   --->   Operation 121 'load' 'codebook_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 122 [1/2] (3.25ns)   --->   "%codebook_25_load = load i6 %codebook_25_addr" [correlator.cpp:43]   --->   Operation 122 'load' 'codebook_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 123 [1/2] (3.25ns)   --->   "%codebook_26_load = load i6 %codebook_26_addr" [correlator.cpp:43]   --->   Operation 123 'load' 'codebook_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 124 [1/2] (3.25ns)   --->   "%codebook_27_load = load i6 %codebook_27_addr" [correlator.cpp:43]   --->   Operation 124 'load' 'codebook_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 125 [1/2] (3.25ns)   --->   "%codebook_28_load = load i6 %codebook_28_addr" [correlator.cpp:43]   --->   Operation 125 'load' 'codebook_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 126 [1/2] (3.25ns)   --->   "%codebook_29_load = load i6 %codebook_29_addr" [correlator.cpp:43]   --->   Operation 126 'load' 'codebook_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 33> <ROM>
ST_7 : Operation 127 [1/4] (5.70ns)   --->   "%mul_s = fmul i32 %bitcast_ln37, i32 %codebook_30_load" [correlator.cpp:43]   --->   Operation 127 'fmul' 'mul_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.43>
ST_8 : Operation 128 [2/2] (5.43ns)   --->   "%call_ln37 = call void @correlator_Pipeline_ONE_CORRELATOR, i32 %temp_input, i32 %bitcast_ln37, i32 %codebook_0_load, i32 %codebook_1_load, i32 %codebook_2_load, i32 %codebook_3_load, i32 %codebook_4_load, i32 %codebook_5_load, i32 %codebook_6_load, i32 %codebook_7_load, i32 %codebook_8_load, i32 %codebook_9_load, i32 %codebook_10_load, i32 %codebook_11_load, i32 %codebook_12_load, i32 %codebook_13_load, i32 %codebook_14_load, i32 %codebook_15_load, i32 %codebook_16_load, i32 %codebook_17_load, i32 %codebook_18_load, i32 %codebook_19_load, i32 %codebook_20_load, i32 %codebook_21_load, i32 %codebook_22_load, i32 %codebook_23_load, i32 %codebook_24_load, i32 %codebook_25_load, i32 %codebook_26_load, i32 %codebook_27_load, i32 %codebook_28_load, i32 %codebook_29_load, i32 %mul_s, i32 %output_signal" [correlator.cpp:37]   --->   Operation 128 'call' 'call_ln37' <Predicate = true> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.40>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [correlator.cpp:28]   --->   Operation 129 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/2] (6.40ns)   --->   "%call_ln37 = call void @correlator_Pipeline_ONE_CORRELATOR, i32 %temp_input, i32 %bitcast_ln37, i32 %codebook_0_load, i32 %codebook_1_load, i32 %codebook_2_load, i32 %codebook_3_load, i32 %codebook_4_load, i32 %codebook_5_load, i32 %codebook_6_load, i32 %codebook_7_load, i32 %codebook_8_load, i32 %codebook_9_load, i32 %codebook_10_load, i32 %codebook_11_load, i32 %codebook_12_load, i32 %codebook_13_load, i32 %codebook_14_load, i32 %codebook_15_load, i32 %codebook_16_load, i32 %codebook_17_load, i32 %codebook_18_load, i32 %codebook_19_load, i32 %codebook_20_load, i32 %codebook_21_load, i32 %codebook_22_load, i32 %codebook_23_load, i32 %codebook_24_load, i32 %codebook_25_load, i32 %codebook_26_load, i32 %codebook_27_load, i32 %codebook_28_load, i32 %codebook_29_load, i32 %mul_s, i32 %output_signal" [correlator.cpp:37]   --->   Operation 130 'call' 'call_ln37' <Predicate = true> <Delay = 6.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 131 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [34]  (0 ns)
	'store' operation ('store_ln26', correlator.cpp:26) of constant 0 on local variable 'i' [43]  (1.59 ns)

 <State 2>: 3.41ns
The critical path consists of the following:
	'load' operation ('i', correlator.cpp:26) on local variable 'i' [46]  (0 ns)
	'add' operation ('add_ln26', correlator.cpp:26) [49]  (1.83 ns)
	'store' operation ('store_ln26', correlator.cpp:26) of variable 'add_ln26', correlator.cpp:26 on local variable 'i' [119]  (1.59 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('codebook_30_load', correlator.cpp:43) on array 'codebook_30' [116]  (3.25 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_s', correlator.cpp:43) [117]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_s', correlator.cpp:43) [117]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_s', correlator.cpp:43) [117]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_s', correlator.cpp:43) [117]  (5.7 ns)

 <State 8>: 5.43ns
The critical path consists of the following:
	'call' operation ('call_ln37', correlator.cpp:37) to 'correlator_Pipeline_ONE_CORRELATOR' [118]  (5.43 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'call' operation ('call_ln37', correlator.cpp:37) to 'correlator_Pipeline_ONE_CORRELATOR' [118]  (6.41 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
