\hypertarget{group___l3_g_d20___exported___constants}{}\doxysection{L3\+GD20\+\_\+\+Exported\+\_\+\+Constants}
\label{group___l3_g_d20___exported___constants}\index{L3GD20\_Exported\_Constants@{L3GD20\_Exported\_Constants}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___power___mode__selection}{Power\+\_\+\+Mode\+\_\+selection}}
\item 
\mbox{\hyperlink{group___out_put___data_rate___selection}{Out\+Put\+\_\+\+Data\+Rate\+\_\+\+Selection}}
\item 
\mbox{\hyperlink{group___axes___selection}{Axes\+\_\+\+Selection}}
\item 
\mbox{\hyperlink{group___bandwidth___selection}{Bandwidth\+\_\+\+Selection}}
\item 
\mbox{\hyperlink{group___full___scale___selection}{Full\+\_\+\+Scale\+\_\+\+Selection}}
\item 
\mbox{\hyperlink{group___full___scale___sensitivity}{Full\+\_\+\+Scale\+\_\+\+Sensitivity}}
\item 
\mbox{\hyperlink{group___block___data___update}{Block\+\_\+\+Data\+\_\+\+Update}}
\item 
\mbox{\hyperlink{group___endian___data__selection}{Endian\+\_\+\+Data\+\_\+selection}}
\item 
\mbox{\hyperlink{group___high___pass___filter__status}{High\+\_\+\+Pass\+\_\+\+Filter\+\_\+status}}
\item 
\mbox{\hyperlink{group___i_n_t1___i_n_t2__selection}{INT1\+\_\+\+INT2\+\_\+selection}}
\item 
\mbox{\hyperlink{group___i_n_t1___interrupt__status}{INT1\+\_\+\+Interrupt\+\_\+status}}
\item 
\mbox{\hyperlink{group___i_n_t2___interrupt__status}{INT2\+\_\+\+Interrupt\+\_\+status}}
\item 
\mbox{\hyperlink{group___i_n_t1___interrupt___active_edge}{INT1\+\_\+\+Interrupt\+\_\+\+Active\+Edge}}
\item 
\mbox{\hyperlink{group___boot___mode__selection}{Boot\+\_\+\+Mode\+\_\+selection}}
\item 
\mbox{\hyperlink{group___high___pass___filter___mode}{High\+\_\+\+Pass\+\_\+\+Filter\+\_\+\+Mode}}
\item 
\mbox{\hyperlink{group___high___pass___c_u_t}{OFF\+\_\+\+Frequency}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_gaa7db9b36e27230accde575e703eaf7b6}\label{group___l3_g_d20___exported___constants_gaa7db9b36e27230accde575e703eaf7b6}} 
\#define {\bfseries L3\+GD20\+\_\+\+WHO\+\_\+\+AM\+\_\+\+I\+\_\+\+ADDR}~0x0F  /$\ast$ device identification register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga3e03965de667f1a0ade758d996d75ca7}\label{group___l3_g_d20___exported___constants_ga3e03965de667f1a0ade758d996d75ca7}} 
\#define {\bfseries L3\+GD20\+\_\+\+CTRL\+\_\+\+REG1\+\_\+\+ADDR}~0x20  /$\ast$ Control register 1 $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga9d29e5092e4f5751c1e117e2c188cd64}\label{group___l3_g_d20___exported___constants_ga9d29e5092e4f5751c1e117e2c188cd64}} 
\#define {\bfseries L3\+GD20\+\_\+\+CTRL\+\_\+\+REG2\+\_\+\+ADDR}~0x21  /$\ast$ Control register 2 $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_gaa0b3b0a1d276990a0b854b0c5135379e}\label{group___l3_g_d20___exported___constants_gaa0b3b0a1d276990a0b854b0c5135379e}} 
\#define {\bfseries L3\+GD20\+\_\+\+CTRL\+\_\+\+REG3\+\_\+\+ADDR}~0x22  /$\ast$ Control register 3 $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga3679d15dd5b18ba68e743b5c6a1395df}\label{group___l3_g_d20___exported___constants_ga3679d15dd5b18ba68e743b5c6a1395df}} 
\#define {\bfseries L3\+GD20\+\_\+\+CTRL\+\_\+\+REG4\+\_\+\+ADDR}~0x23  /$\ast$ Control register 4 $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga050a95527e295d0c84f134b755b212ac}\label{group___l3_g_d20___exported___constants_ga050a95527e295d0c84f134b755b212ac}} 
\#define {\bfseries L3\+GD20\+\_\+\+CTRL\+\_\+\+REG5\+\_\+\+ADDR}~0x24  /$\ast$ Control register 5 $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_gaa5e5237dc91bb9ec865fae8b18fa82a3}\label{group___l3_g_d20___exported___constants_gaa5e5237dc91bb9ec865fae8b18fa82a3}} 
\#define {\bfseries L3\+GD20\+\_\+\+REFERENCE\+\_\+\+REG\+\_\+\+ADDR}~0x25  /$\ast$ Reference register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga444334a3b637e19fa78a145a8c1b06c8}\label{group___l3_g_d20___exported___constants_ga444334a3b637e19fa78a145a8c1b06c8}} 
\#define {\bfseries L3\+GD20\+\_\+\+OUT\+\_\+\+TEMP\+\_\+\+ADDR}~0x26  /$\ast$ Out temp register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_gae6c5e8ee369f3a56ec53b40d9bfd4da1}\label{group___l3_g_d20___exported___constants_gae6c5e8ee369f3a56ec53b40d9bfd4da1}} 
\#define {\bfseries L3\+GD20\+\_\+\+STATUS\+\_\+\+REG\+\_\+\+ADDR}~0x27  /$\ast$ Status register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_gad4f6a26e0c6ad7725666b51c9e7fb192}\label{group___l3_g_d20___exported___constants_gad4f6a26e0c6ad7725666b51c9e7fb192}} 
\#define {\bfseries L3\+GD20\+\_\+\+OUT\+\_\+\+X\+\_\+\+L\+\_\+\+ADDR}~0x28  /$\ast$ Output Register X $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga3337492751b375614c58de8676e856c6}\label{group___l3_g_d20___exported___constants_ga3337492751b375614c58de8676e856c6}} 
\#define {\bfseries L3\+GD20\+\_\+\+OUT\+\_\+\+X\+\_\+\+H\+\_\+\+ADDR}~0x29  /$\ast$ Output Register X $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_gab2e674475120d0e34141111d54087625}\label{group___l3_g_d20___exported___constants_gab2e674475120d0e34141111d54087625}} 
\#define {\bfseries L3\+GD20\+\_\+\+OUT\+\_\+\+Y\+\_\+\+L\+\_\+\+ADDR}~0x2A  /$\ast$ Output Register Y $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga8974278d82c3eb0770cdf6af52e62659}\label{group___l3_g_d20___exported___constants_ga8974278d82c3eb0770cdf6af52e62659}} 
\#define {\bfseries L3\+GD20\+\_\+\+OUT\+\_\+\+Y\+\_\+\+H\+\_\+\+ADDR}~0x2B  /$\ast$ Output Register Y $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga623e4fa87774921ae7bdff727b68c219}\label{group___l3_g_d20___exported___constants_ga623e4fa87774921ae7bdff727b68c219}} 
\#define {\bfseries L3\+GD20\+\_\+\+OUT\+\_\+\+Z\+\_\+\+L\+\_\+\+ADDR}~0x2C  /$\ast$ Output Register Z $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga3daf890028d00cedba6504d453bf7d5f}\label{group___l3_g_d20___exported___constants_ga3daf890028d00cedba6504d453bf7d5f}} 
\#define {\bfseries L3\+GD20\+\_\+\+OUT\+\_\+\+Z\+\_\+\+H\+\_\+\+ADDR}~0x2D  /$\ast$ Output Register Z $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga5999c40f9b25162352628b8da422f6a3}\label{group___l3_g_d20___exported___constants_ga5999c40f9b25162352628b8da422f6a3}} 
\#define {\bfseries L3\+GD20\+\_\+\+FIFO\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+ADDR}~0x2E  /$\ast$ Fifo control Register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga1355251bce387d064df354dc284ff9f9}\label{group___l3_g_d20___exported___constants_ga1355251bce387d064df354dc284ff9f9}} 
\#define {\bfseries L3\+GD20\+\_\+\+FIFO\+\_\+\+SRC\+\_\+\+REG\+\_\+\+ADDR}~0x2F  /$\ast$ Fifo src Register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga1cb6b2ea3fc6574f71ba83f50e67ad83}\label{group___l3_g_d20___exported___constants_ga1cb6b2ea3fc6574f71ba83f50e67ad83}} 
\#define {\bfseries L3\+GD20\+\_\+\+INT1\+\_\+\+CFG\+\_\+\+ADDR}~0x30  /$\ast$ Interrupt 1 configuration Register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga2d54901fae9877192ce8a190f25624ac}\label{group___l3_g_d20___exported___constants_ga2d54901fae9877192ce8a190f25624ac}} 
\#define {\bfseries L3\+GD20\+\_\+\+INT1\+\_\+\+SRC\+\_\+\+ADDR}~0x31  /$\ast$ Interrupt 1 source Register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga20943a57c9c2c9d75b2ba3181a22a954}\label{group___l3_g_d20___exported___constants_ga20943a57c9c2c9d75b2ba3181a22a954}} 
\#define {\bfseries L3\+GD20\+\_\+\+INT1\+\_\+\+TSH\+\_\+\+XH\+\_\+\+ADDR}~0x32  /$\ast$ Interrupt 1 Threshold X register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga9b4cca010f33d0f8f79a8b462efc101f}\label{group___l3_g_d20___exported___constants_ga9b4cca010f33d0f8f79a8b462efc101f}} 
\#define {\bfseries L3\+GD20\+\_\+\+INT1\+\_\+\+TSH\+\_\+\+XL\+\_\+\+ADDR}~0x33  /$\ast$ Interrupt 1 Threshold X register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga0ad4805fbeabb2165badfc3272209033}\label{group___l3_g_d20___exported___constants_ga0ad4805fbeabb2165badfc3272209033}} 
\#define {\bfseries L3\+GD20\+\_\+\+INT1\+\_\+\+TSH\+\_\+\+YH\+\_\+\+ADDR}~0x34  /$\ast$ Interrupt 1 Threshold Y register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga174f85e4008d9bd7bd017cfae89a1112}\label{group___l3_g_d20___exported___constants_ga174f85e4008d9bd7bd017cfae89a1112}} 
\#define {\bfseries L3\+GD20\+\_\+\+INT1\+\_\+\+TSH\+\_\+\+YL\+\_\+\+ADDR}~0x35  /$\ast$ Interrupt 1 Threshold Y register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga614357842978399a9f91431f52490742}\label{group___l3_g_d20___exported___constants_ga614357842978399a9f91431f52490742}} 
\#define {\bfseries L3\+GD20\+\_\+\+INT1\+\_\+\+TSH\+\_\+\+ZH\+\_\+\+ADDR}~0x36  /$\ast$ Interrupt 1 Threshold Z register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga5ec16f1baeffc2efe744aa538ab3ed97}\label{group___l3_g_d20___exported___constants_ga5ec16f1baeffc2efe744aa538ab3ed97}} 
\#define {\bfseries L3\+GD20\+\_\+\+INT1\+\_\+\+TSH\+\_\+\+ZL\+\_\+\+ADDR}~0x37  /$\ast$ Interrupt 1 Threshold Z register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga5b9d4f3f8ebefec3d20af0a261d8ea2d}\label{group___l3_g_d20___exported___constants_ga5b9d4f3f8ebefec3d20af0a261d8ea2d}} 
\#define {\bfseries L3\+GD20\+\_\+\+INT1\+\_\+\+DURATION\+\_\+\+ADDR}~0x38  /$\ast$ Interrupt 1 DURATION register $\ast$/
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_ga3f8c7a96f5a28b0b22033ba3c51155ae}\label{group___l3_g_d20___exported___constants_ga3f8c7a96f5a28b0b22033ba3c51155ae}} 
\#define {\bfseries I\+\_\+\+AM\+\_\+\+L3\+GD20}~((uint8\+\_\+t)0x\+D4)
\item 
\mbox{\Hypertarget{group___l3_g_d20___exported___constants_gaf802222c429fdd15bf824f6afe9df308}\label{group___l3_g_d20___exported___constants_gaf802222c429fdd15bf824f6afe9df308}} 
\#define {\bfseries I\+\_\+\+AM\+\_\+\+L3\+GD20\+\_\+\+TR}~((uint8\+\_\+t)0x\+D5)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
