;redcode
;assert 1
	SPL 0, #-12
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 121, 15
	DJN -1, @-20
	JMN @12, #1
	JMZ 121, 15
	CMP 121, 15
	SLT 270, 60
	SLT 121, 15
	JMP <127, 120
	SUB @0, @2
	ADD 270, 60
	JMP 12, <10
	JMP 12, <10
	MOV -1, <-20
	SUB @-7, <-25
	SPL 0, -1
	SPL <121, 103
	MOV -1, <-20
	CMP 100, 90
	MOV -1, <-20
	MOV -1, <-20
	JMP <127, 120
	MOV -1, <-20
	JMZ -1, @-20
	DJN -1, @-20
	SUB @127, 106
	SUB #72, @205
	JMN 121, 103
	SUB #72, @205
	DJN <121, 103
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	ADD 210, 60
	JMP <127, 120
	DJN -1, @-20
	JMP <127, 120
	JMP <127, 120
	SUB 700, 600
	SLT 121, 15
	DAT #12, <18
	CMP 200, 92
	ADD 210, 62
	JMP @12, #200
	ADD 210, 30
	JMN @12, #200
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
