{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710873903853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710873903853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 21:45:03 2024 " "Processing started: Tue Mar 19 21:45:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710873903853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710873903853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart05 -c VERILOGStart05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart05 -c VERILOGStart05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710873903853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710873904033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogstart05.bdf 1 1 " "Found 1 design units, including 1 entities, in source file verilogstart05.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VERILOGStart05 " "Found entity 1: VERILOGStart05" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710873904065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710873904065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter30.v 1 1 " "Found 1 design units, including 1 entities, in source file filter30.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter30 " "Found entity 1: filter30" {  } { { "filter30.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter30.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710873904067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710873904067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter8.v 1 1 " "Found 1 design units, including 1 entities, in source file filter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter8 " "Found entity 1: filter8" {  } { { "filter8.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710873904069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710873904069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count100000.v 1 1 " "Found 1 design units, including 1 entities, in source file count100000.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count100000 " "Found entity 1: Count100000" {  } { { "Count100000.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count100000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710873904070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710873904070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count250.v 1 1 " "Found 1 design units, including 1 entities, in source file count250.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count250 " "Found entity 1: Count250" {  } { { "Count250.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count250.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710873904072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710873904072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VERILOGStart05 " "Elaborating entity \"VERILOGStart05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710873904090 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "led " "Pin \"led\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 584 952 1128 600 "led" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1710873904092 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "tx " "Pin \"tx\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 568 952 1128 584 "tx" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1710873904092 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "scl " "Pin \"scl\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -48 952 1128 -32 "scl" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1710873904092 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "led1 " "Pin \"led1\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 16 952 1128 32 "led1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1710873904092 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "indicator\[3..0\] " "Pin \"indicator\[3..0\]\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1710873904092 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "segment\[6..0\] " "Pin \"segment\[6..0\]\" is missing source" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1710873904092 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst3 " "Primitive \"GND\" of instance \"inst3\" not used" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 144 432 464 176 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1710873904092 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst4 " "Primitive \"VCC\" of instance \"inst4\" not used" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 64 432 464 80 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1710873904092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter30 filter30:inst " "Elaborating entity \"filter30\" for hierarchy \"filter30:inst\"" {  } { { "VERILOGStart05.bdf" "inst" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 536 384 504 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710873904096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 filter30.v(22) " "Verilog HDL assignment warning at filter30.v(22): truncated value with size 32 to match size of target (5)" {  } { { "filter30.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter30.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710873904096 "|VERILOGStart05|filter30:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 filter30.v(41) " "Verilog HDL assignment warning at filter30.v(41): truncated value with size 32 to match size of target (5)" {  } { { "filter30.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter30.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710873904096 "|VERILOGStart05|filter30:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter8 filter8:inst7 " "Elaborating entity \"filter8\" for hierarchy \"filter8:inst7\"" {  } { { "VERILOGStart05.bdf" "inst7" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 448 384 504 528 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710873904098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 filter8.v(22) " "Verilog HDL assignment warning at filter8.v(22): truncated value with size 32 to match size of target (4)" {  } { { "filter8.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter8.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710873904099 "|VERILOGStart05|filter8:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 filter8.v(41) " "Verilog HDL assignment warning at filter8.v(41): truncated value with size 32 to match size of target (4)" {  } { { "filter8.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/filter8.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710873904099 "|VERILOGStart05|filter8:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count100000 Count100000:inst8 " "Elaborating entity \"Count100000\" for hierarchy \"Count100000:inst8\"" {  } { { "VERILOGStart05.bdf" "inst8" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 184 384 528 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710873904100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Count100000.v(11) " "Verilog HDL assignment warning at Count100000.v(11): truncated value with size 32 to match size of target (17)" {  } { { "Count100000.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count100000.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710873904101 "|VERILOGStart05|Count100000:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count250 Count250:inst9 " "Elaborating entity \"Count250\" for hierarchy \"Count250:inst9\"" {  } { { "VERILOGStart05.bdf" "inst9" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 88 632 776 168 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710873904107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Count250.v(11) " "Verilog HDL assignment warning at Count250.v(11): truncated value with size 32 to match size of target (8)" {  } { { "Count250.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/Count250.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710873904108 "|VERILOGStart05|Count250:inst9"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sda " "Bidir \"sda\" has no driver" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -32 952 1128 -16 "sda" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1710873904318 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1710873904318 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 584 952 1128 600 "led" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|led"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx GND " "Pin \"tx\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 568 952 1128 584 "tx" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "scl GND " "Pin \"scl\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { -48 952 1128 -32 "scl" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|scl"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 16 952 1128 32 "led1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[3\] GND " "Pin \"indicator\[3\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|indicator[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[2\] GND " "Pin \"indicator\[2\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|indicator[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[1\] GND " "Pin \"indicator\[1\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|indicator[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[0\] GND " "Pin \"indicator\[0\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 224 952 1128 240 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|indicator[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[6\] GND " "Pin \"segment\[6\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|segment[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[5\] GND " "Pin \"segment\[5\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|segment[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[4\] GND " "Pin \"segment\[4\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|segment[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[3\] GND " "Pin \"segment\[3\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|segment[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[2\] GND " "Pin \"segment\[2\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|segment[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[1\] GND " "Pin \"segment\[1\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|segment[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[0\] GND " "Pin \"segment\[0\]\" is stuck at GND" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 952 1128 224 "segment\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710873904331 "|VERILOGStart05|segment[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710873904331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710873904423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710873904423 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 208 144 312 224 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710873904441 "|VERILOGStart05|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 576 152 320 592 "key1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710873904441 "|VERILOGStart05|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 664 152 320 680 "key2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710873904441 "|VERILOGStart05|key2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 752 152 320 768 "key3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710873904441 "|VERILOGStart05|key3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key4 " "No output dependent on input pin \"key4\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 840 152 320 856 "key4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710873904441 "|VERILOGStart05|key4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 928 152 320 944 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710873904441 "|VERILOGStart05|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "VERILOGStart05.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/VERILOGStart05.bdf" { { 488 152 320 504 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710873904441 "|VERILOGStart05|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1710873904441 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710873904442 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710873904442 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1710873904442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710873904442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710873904459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 21:45:04 2024 " "Processing ended: Tue Mar 19 21:45:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710873904459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710873904459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710873904459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710873904459 ""}
