# Yosys synthesis script for mesh_bench
# Read verilog files
read_verilog  ./benchmark/mesh_bench.v
read_verilog -lib -specify  /home/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v
read_verilog -lib -specify /home/rsunketa/OpenFPGA/openfpga-test-runs/nocgen-files/src/*v


# Technology mapping
hierarchy -top mesh_bench
proc


techmap -D NO_LUT -map +/adff2dff.v

# Synthesis
flatten -wb
opt_expr
opt_clean
check
opt -nodffe -nosdff
fsm
opt -nodffe -nosdff
wreduce
peepopt
opt_clean
opt -nodffe -nosdff
memory -nomap
opt_clean
opt -fast -full -nodffe -nosdff
memory_map
opt -full -nodffe -nosdff
techmap
opt -fast -nodffe -nosdff
clean

clean

# LUT mapping
abc -lut 6

# Check
synth -run check

# Clean and output blif
opt_clean -purge

write_verilog mesh_bench_output_verilog.v
write_blif rewritten_mesh_bench_yosys_out.blif
