INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../latcher_test.cpp in debug mode
   Compiling ../../../../latcher.cpp in debug mode
   Generating csim.exe
Point A
Point B
Point C
Point D
Point E
4
WARNING: Hls::stream 'testin' contains leftover data, which may result in RTL simulation hanging.
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
