
RTOSpilot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015908  080001f0  080001f0  000011f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007f8  08015af8  08015af8  00016af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080162f0  080162f0  000180e8  2**0
                  CONTENTS
  4 .ARM          00000008  080162f0  080162f0  000172f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080162f8  080162f8  000180e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080162f8  080162f8  000172f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080162fc  080162fc  000172fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000e8  20000000  08016300  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002d10  200000e8  080163e8  000180e8  2**2
                  ALLOC
 10 ._user_heap_stack 00006000  20002df8  080163e8  00018df8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000180e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b321  00000000  00000000  00018111  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000075d1  00000000  00000000  00043432  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000023d0  00000000  00000000  0004aa08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b85  00000000  00000000  0004cdd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024dda  00000000  00000000  0004e95d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00035a09  00000000  00000000  00073737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d318c  00000000  00000000  000a9140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017c2cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009b74  00000000  00000000  0017c310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00185e84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	@ (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	@ (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	@ (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200000e8 	.word	0x200000e8
 800020c:	00000000 	.word	0x00000000
 8000210:	08015ae0 	.word	0x08015ae0

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	@ (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	@ (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	@ (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200000ec 	.word	0x200000ec
 800022c:	08015ae0 	.word	0x08015ae0

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_frsub>:
 8000c38:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c3c:	e002      	b.n	8000c44 <__addsf3>
 8000c3e:	bf00      	nop

08000c40 <__aeabi_fsub>:
 8000c40:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c44 <__addsf3>:
 8000c44:	0042      	lsls	r2, r0, #1
 8000c46:	bf1f      	itttt	ne
 8000c48:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c4c:	ea92 0f03 	teqne	r2, r3
 8000c50:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c54:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c58:	d06a      	beq.n	8000d30 <__addsf3+0xec>
 8000c5a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c5e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c62:	bfc1      	itttt	gt
 8000c64:	18d2      	addgt	r2, r2, r3
 8000c66:	4041      	eorgt	r1, r0
 8000c68:	4048      	eorgt	r0, r1
 8000c6a:	4041      	eorgt	r1, r0
 8000c6c:	bfb8      	it	lt
 8000c6e:	425b      	neglt	r3, r3
 8000c70:	2b19      	cmp	r3, #25
 8000c72:	bf88      	it	hi
 8000c74:	4770      	bxhi	lr
 8000c76:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c7a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c7e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c82:	bf18      	it	ne
 8000c84:	4240      	negne	r0, r0
 8000c86:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c8a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c8e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4249      	negne	r1, r1
 8000c96:	ea92 0f03 	teq	r2, r3
 8000c9a:	d03f      	beq.n	8000d1c <__addsf3+0xd8>
 8000c9c:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca0:	fa41 fc03 	asr.w	ip, r1, r3
 8000ca4:	eb10 000c 	adds.w	r0, r0, ip
 8000ca8:	f1c3 0320 	rsb	r3, r3, #32
 8000cac:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cb4:	d502      	bpl.n	8000cbc <__addsf3+0x78>
 8000cb6:	4249      	negs	r1, r1
 8000cb8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cbc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cc0:	d313      	bcc.n	8000cea <__addsf3+0xa6>
 8000cc2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cc6:	d306      	bcc.n	8000cd6 <__addsf3+0x92>
 8000cc8:	0840      	lsrs	r0, r0, #1
 8000cca:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cce:	f102 0201 	add.w	r2, r2, #1
 8000cd2:	2afe      	cmp	r2, #254	@ 0xfe
 8000cd4:	d251      	bcs.n	8000d7a <__addsf3+0x136>
 8000cd6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cda:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cde:	bf08      	it	eq
 8000ce0:	f020 0001 	biceq.w	r0, r0, #1
 8000ce4:	ea40 0003 	orr.w	r0, r0, r3
 8000ce8:	4770      	bx	lr
 8000cea:	0049      	lsls	r1, r1, #1
 8000cec:	eb40 0000 	adc.w	r0, r0, r0
 8000cf0:	3a01      	subs	r2, #1
 8000cf2:	bf28      	it	cs
 8000cf4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cf8:	d2ed      	bcs.n	8000cd6 <__addsf3+0x92>
 8000cfa:	fab0 fc80 	clz	ip, r0
 8000cfe:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d02:	ebb2 020c 	subs.w	r2, r2, ip
 8000d06:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d0a:	bfaa      	itet	ge
 8000d0c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d10:	4252      	neglt	r2, r2
 8000d12:	4318      	orrge	r0, r3
 8000d14:	bfbc      	itt	lt
 8000d16:	40d0      	lsrlt	r0, r2
 8000d18:	4318      	orrlt	r0, r3
 8000d1a:	4770      	bx	lr
 8000d1c:	f092 0f00 	teq	r2, #0
 8000d20:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d24:	bf06      	itte	eq
 8000d26:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d2a:	3201      	addeq	r2, #1
 8000d2c:	3b01      	subne	r3, #1
 8000d2e:	e7b5      	b.n	8000c9c <__addsf3+0x58>
 8000d30:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d34:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d38:	bf18      	it	ne
 8000d3a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d3e:	d021      	beq.n	8000d84 <__addsf3+0x140>
 8000d40:	ea92 0f03 	teq	r2, r3
 8000d44:	d004      	beq.n	8000d50 <__addsf3+0x10c>
 8000d46:	f092 0f00 	teq	r2, #0
 8000d4a:	bf08      	it	eq
 8000d4c:	4608      	moveq	r0, r1
 8000d4e:	4770      	bx	lr
 8000d50:	ea90 0f01 	teq	r0, r1
 8000d54:	bf1c      	itt	ne
 8000d56:	2000      	movne	r0, #0
 8000d58:	4770      	bxne	lr
 8000d5a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d5e:	d104      	bne.n	8000d6a <__addsf3+0x126>
 8000d60:	0040      	lsls	r0, r0, #1
 8000d62:	bf28      	it	cs
 8000d64:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d68:	4770      	bx	lr
 8000d6a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d6e:	bf3c      	itt	cc
 8000d70:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d74:	4770      	bxcc	lr
 8000d76:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d7a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d82:	4770      	bx	lr
 8000d84:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d88:	bf16      	itet	ne
 8000d8a:	4608      	movne	r0, r1
 8000d8c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d90:	4601      	movne	r1, r0
 8000d92:	0242      	lsls	r2, r0, #9
 8000d94:	bf06      	itte	eq
 8000d96:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d9a:	ea90 0f01 	teqeq	r0, r1
 8000d9e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000da2:	4770      	bx	lr

08000da4 <__aeabi_ui2f>:
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	e004      	b.n	8000db4 <__aeabi_i2f+0x8>
 8000daa:	bf00      	nop

08000dac <__aeabi_i2f>:
 8000dac:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000db0:	bf48      	it	mi
 8000db2:	4240      	negmi	r0, r0
 8000db4:	ea5f 0c00 	movs.w	ip, r0
 8000db8:	bf08      	it	eq
 8000dba:	4770      	bxeq	lr
 8000dbc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dc0:	4601      	mov	r1, r0
 8000dc2:	f04f 0000 	mov.w	r0, #0
 8000dc6:	e01c      	b.n	8000e02 <__aeabi_l2f+0x2a>

08000dc8 <__aeabi_ul2f>:
 8000dc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dcc:	bf08      	it	eq
 8000dce:	4770      	bxeq	lr
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	e00a      	b.n	8000dec <__aeabi_l2f+0x14>
 8000dd6:	bf00      	nop

08000dd8 <__aeabi_l2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000de4:	d502      	bpl.n	8000dec <__aeabi_l2f+0x14>
 8000de6:	4240      	negs	r0, r0
 8000de8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dec:	ea5f 0c01 	movs.w	ip, r1
 8000df0:	bf02      	ittt	eq
 8000df2:	4684      	moveq	ip, r0
 8000df4:	4601      	moveq	r1, r0
 8000df6:	2000      	moveq	r0, #0
 8000df8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dfc:	bf08      	it	eq
 8000dfe:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e02:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e06:	fabc f28c 	clz	r2, ip
 8000e0a:	3a08      	subs	r2, #8
 8000e0c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e10:	db10      	blt.n	8000e34 <__aeabi_l2f+0x5c>
 8000e12:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e16:	4463      	add	r3, ip
 8000e18:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e1c:	f1c2 0220 	rsb	r2, r2, #32
 8000e20:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e24:	fa20 f202 	lsr.w	r2, r0, r2
 8000e28:	eb43 0002 	adc.w	r0, r3, r2
 8000e2c:	bf08      	it	eq
 8000e2e:	f020 0001 	biceq.w	r0, r0, #1
 8000e32:	4770      	bx	lr
 8000e34:	f102 0220 	add.w	r2, r2, #32
 8000e38:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e3c:	f1c2 0220 	rsb	r2, r2, #32
 8000e40:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e44:	fa21 f202 	lsr.w	r2, r1, r2
 8000e48:	eb43 0002 	adc.w	r0, r3, r2
 8000e4c:	bf08      	it	eq
 8000e4e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e52:	4770      	bx	lr

08000e54 <__aeabi_fmul>:
 8000e54:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e58:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e5c:	bf1e      	ittt	ne
 8000e5e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e62:	ea92 0f0c 	teqne	r2, ip
 8000e66:	ea93 0f0c 	teqne	r3, ip
 8000e6a:	d06f      	beq.n	8000f4c <__aeabi_fmul+0xf8>
 8000e6c:	441a      	add	r2, r3
 8000e6e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e72:	0240      	lsls	r0, r0, #9
 8000e74:	bf18      	it	ne
 8000e76:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e7a:	d01e      	beq.n	8000eba <__aeabi_fmul+0x66>
 8000e7c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e80:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e84:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e88:	fba0 3101 	umull	r3, r1, r0, r1
 8000e8c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e90:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e94:	bf3e      	ittt	cc
 8000e96:	0049      	lslcc	r1, r1, #1
 8000e98:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e9c:	005b      	lslcc	r3, r3, #1
 8000e9e:	ea40 0001 	orr.w	r0, r0, r1
 8000ea2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000ea6:	2afd      	cmp	r2, #253	@ 0xfd
 8000ea8:	d81d      	bhi.n	8000ee6 <__aeabi_fmul+0x92>
 8000eaa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000eae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb2:	bf08      	it	eq
 8000eb4:	f020 0001 	biceq.w	r0, r0, #1
 8000eb8:	4770      	bx	lr
 8000eba:	f090 0f00 	teq	r0, #0
 8000ebe:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ec2:	bf08      	it	eq
 8000ec4:	0249      	lsleq	r1, r1, #9
 8000ec6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eca:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ece:	3a7f      	subs	r2, #127	@ 0x7f
 8000ed0:	bfc2      	ittt	gt
 8000ed2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ed6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eda:	4770      	bxgt	lr
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	f04f 0300 	mov.w	r3, #0
 8000ee4:	3a01      	subs	r2, #1
 8000ee6:	dc5d      	bgt.n	8000fa4 <__aeabi_fmul+0x150>
 8000ee8:	f112 0f19 	cmn.w	r2, #25
 8000eec:	bfdc      	itt	le
 8000eee:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000ef2:	4770      	bxle	lr
 8000ef4:	f1c2 0200 	rsb	r2, r2, #0
 8000ef8:	0041      	lsls	r1, r0, #1
 8000efa:	fa21 f102 	lsr.w	r1, r1, r2
 8000efe:	f1c2 0220 	rsb	r2, r2, #32
 8000f02:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f06:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f0a:	f140 0000 	adc.w	r0, r0, #0
 8000f0e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f12:	bf08      	it	eq
 8000f14:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f18:	4770      	bx	lr
 8000f1a:	f092 0f00 	teq	r2, #0
 8000f1e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f22:	bf02      	ittt	eq
 8000f24:	0040      	lsleq	r0, r0, #1
 8000f26:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f2a:	3a01      	subeq	r2, #1
 8000f2c:	d0f9      	beq.n	8000f22 <__aeabi_fmul+0xce>
 8000f2e:	ea40 000c 	orr.w	r0, r0, ip
 8000f32:	f093 0f00 	teq	r3, #0
 8000f36:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f3a:	bf02      	ittt	eq
 8000f3c:	0049      	lsleq	r1, r1, #1
 8000f3e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f42:	3b01      	subeq	r3, #1
 8000f44:	d0f9      	beq.n	8000f3a <__aeabi_fmul+0xe6>
 8000f46:	ea41 010c 	orr.w	r1, r1, ip
 8000f4a:	e78f      	b.n	8000e6c <__aeabi_fmul+0x18>
 8000f4c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	bf18      	it	ne
 8000f56:	ea93 0f0c 	teqne	r3, ip
 8000f5a:	d00a      	beq.n	8000f72 <__aeabi_fmul+0x11e>
 8000f5c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f60:	bf18      	it	ne
 8000f62:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f66:	d1d8      	bne.n	8000f1a <__aeabi_fmul+0xc6>
 8000f68:	ea80 0001 	eor.w	r0, r0, r1
 8000f6c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f70:	4770      	bx	lr
 8000f72:	f090 0f00 	teq	r0, #0
 8000f76:	bf17      	itett	ne
 8000f78:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f7c:	4608      	moveq	r0, r1
 8000f7e:	f091 0f00 	teqne	r1, #0
 8000f82:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f86:	d014      	beq.n	8000fb2 <__aeabi_fmul+0x15e>
 8000f88:	ea92 0f0c 	teq	r2, ip
 8000f8c:	d101      	bne.n	8000f92 <__aeabi_fmul+0x13e>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	d10f      	bne.n	8000fb2 <__aeabi_fmul+0x15e>
 8000f92:	ea93 0f0c 	teq	r3, ip
 8000f96:	d103      	bne.n	8000fa0 <__aeabi_fmul+0x14c>
 8000f98:	024b      	lsls	r3, r1, #9
 8000f9a:	bf18      	it	ne
 8000f9c:	4608      	movne	r0, r1
 8000f9e:	d108      	bne.n	8000fb2 <__aeabi_fmul+0x15e>
 8000fa0:	ea80 0001 	eor.w	r0, r0, r1
 8000fa4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fa8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fac:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb0:	4770      	bx	lr
 8000fb2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fb6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fba:	4770      	bx	lr

08000fbc <__aeabi_fdiv>:
 8000fbc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fc4:	bf1e      	ittt	ne
 8000fc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fca:	ea92 0f0c 	teqne	r2, ip
 8000fce:	ea93 0f0c 	teqne	r3, ip
 8000fd2:	d069      	beq.n	80010a8 <__aeabi_fdiv+0xec>
 8000fd4:	eba2 0203 	sub.w	r2, r2, r3
 8000fd8:	ea80 0c01 	eor.w	ip, r0, r1
 8000fdc:	0249      	lsls	r1, r1, #9
 8000fde:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fe2:	d037      	beq.n	8001054 <__aeabi_fdiv+0x98>
 8000fe4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000fe8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fec:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ff4:	428b      	cmp	r3, r1
 8000ff6:	bf38      	it	cc
 8000ff8:	005b      	lslcc	r3, r3, #1
 8000ffa:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000ffe:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8001002:	428b      	cmp	r3, r1
 8001004:	bf24      	itt	cs
 8001006:	1a5b      	subcs	r3, r3, r1
 8001008:	ea40 000c 	orrcs.w	r0, r0, ip
 800100c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001010:	bf24      	itt	cs
 8001012:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001016:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800101a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800101e:	bf24      	itt	cs
 8001020:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001024:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001028:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800102c:	bf24      	itt	cs
 800102e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001032:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001036:	011b      	lsls	r3, r3, #4
 8001038:	bf18      	it	ne
 800103a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800103e:	d1e0      	bne.n	8001002 <__aeabi_fdiv+0x46>
 8001040:	2afd      	cmp	r2, #253	@ 0xfd
 8001042:	f63f af50 	bhi.w	8000ee6 <__aeabi_fmul+0x92>
 8001046:	428b      	cmp	r3, r1
 8001048:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800104c:	bf08      	it	eq
 800104e:	f020 0001 	biceq.w	r0, r0, #1
 8001052:	4770      	bx	lr
 8001054:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001058:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800105c:	327f      	adds	r2, #127	@ 0x7f
 800105e:	bfc2      	ittt	gt
 8001060:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8001064:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001068:	4770      	bxgt	lr
 800106a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	3a01      	subs	r2, #1
 8001074:	e737      	b.n	8000ee6 <__aeabi_fmul+0x92>
 8001076:	f092 0f00 	teq	r2, #0
 800107a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800107e:	bf02      	ittt	eq
 8001080:	0040      	lsleq	r0, r0, #1
 8001082:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8001086:	3a01      	subeq	r2, #1
 8001088:	d0f9      	beq.n	800107e <__aeabi_fdiv+0xc2>
 800108a:	ea40 000c 	orr.w	r0, r0, ip
 800108e:	f093 0f00 	teq	r3, #0
 8001092:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8001096:	bf02      	ittt	eq
 8001098:	0049      	lsleq	r1, r1, #1
 800109a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800109e:	3b01      	subeq	r3, #1
 80010a0:	d0f9      	beq.n	8001096 <__aeabi_fdiv+0xda>
 80010a2:	ea41 010c 	orr.w	r1, r1, ip
 80010a6:	e795      	b.n	8000fd4 <__aeabi_fdiv+0x18>
 80010a8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010ac:	ea92 0f0c 	teq	r2, ip
 80010b0:	d108      	bne.n	80010c4 <__aeabi_fdiv+0x108>
 80010b2:	0242      	lsls	r2, r0, #9
 80010b4:	f47f af7d 	bne.w	8000fb2 <__aeabi_fmul+0x15e>
 80010b8:	ea93 0f0c 	teq	r3, ip
 80010bc:	f47f af70 	bne.w	8000fa0 <__aeabi_fmul+0x14c>
 80010c0:	4608      	mov	r0, r1
 80010c2:	e776      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010c4:	ea93 0f0c 	teq	r3, ip
 80010c8:	d104      	bne.n	80010d4 <__aeabi_fdiv+0x118>
 80010ca:	024b      	lsls	r3, r1, #9
 80010cc:	f43f af4c 	beq.w	8000f68 <__aeabi_fmul+0x114>
 80010d0:	4608      	mov	r0, r1
 80010d2:	e76e      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010d4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010d8:	bf18      	it	ne
 80010da:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010de:	d1ca      	bne.n	8001076 <__aeabi_fdiv+0xba>
 80010e0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010e4:	f47f af5c 	bne.w	8000fa0 <__aeabi_fmul+0x14c>
 80010e8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010ec:	f47f af3c 	bne.w	8000f68 <__aeabi_fmul+0x114>
 80010f0:	e75f      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010f2:	bf00      	nop

080010f4 <__gesf2>:
 80010f4:	f04f 3cff 	mov.w	ip, #4294967295
 80010f8:	e006      	b.n	8001108 <__cmpsf2+0x4>
 80010fa:	bf00      	nop

080010fc <__lesf2>:
 80010fc:	f04f 0c01 	mov.w	ip, #1
 8001100:	e002      	b.n	8001108 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__cmpsf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	f84d cd04 	str.w	ip, [sp, #-4]!
 800110c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001110:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001114:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001118:	bf18      	it	ne
 800111a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800111e:	d011      	beq.n	8001144 <__cmpsf2+0x40>
 8001120:	b001      	add	sp, #4
 8001122:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001126:	bf18      	it	ne
 8001128:	ea90 0f01 	teqne	r0, r1
 800112c:	bf58      	it	pl
 800112e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001132:	bf88      	it	hi
 8001134:	17c8      	asrhi	r0, r1, #31
 8001136:	bf38      	it	cc
 8001138:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800113c:	bf18      	it	ne
 800113e:	f040 0001 	orrne.w	r0, r0, #1
 8001142:	4770      	bx	lr
 8001144:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001148:	d102      	bne.n	8001150 <__cmpsf2+0x4c>
 800114a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800114e:	d105      	bne.n	800115c <__cmpsf2+0x58>
 8001150:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001154:	d1e4      	bne.n	8001120 <__cmpsf2+0x1c>
 8001156:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800115a:	d0e1      	beq.n	8001120 <__cmpsf2+0x1c>
 800115c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop

08001164 <__aeabi_cfrcmple>:
 8001164:	4684      	mov	ip, r0
 8001166:	4608      	mov	r0, r1
 8001168:	4661      	mov	r1, ip
 800116a:	e7ff      	b.n	800116c <__aeabi_cfcmpeq>

0800116c <__aeabi_cfcmpeq>:
 800116c:	b50f      	push	{r0, r1, r2, r3, lr}
 800116e:	f7ff ffc9 	bl	8001104 <__cmpsf2>
 8001172:	2800      	cmp	r0, #0
 8001174:	bf48      	it	mi
 8001176:	f110 0f00 	cmnmi.w	r0, #0
 800117a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800117c <__aeabi_fcmpeq>:
 800117c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001180:	f7ff fff4 	bl	800116c <__aeabi_cfcmpeq>
 8001184:	bf0c      	ite	eq
 8001186:	2001      	moveq	r0, #1
 8001188:	2000      	movne	r0, #0
 800118a:	f85d fb08 	ldr.w	pc, [sp], #8
 800118e:	bf00      	nop

08001190 <__aeabi_fcmplt>:
 8001190:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001194:	f7ff ffea 	bl	800116c <__aeabi_cfcmpeq>
 8001198:	bf34      	ite	cc
 800119a:	2001      	movcc	r0, #1
 800119c:	2000      	movcs	r0, #0
 800119e:	f85d fb08 	ldr.w	pc, [sp], #8
 80011a2:	bf00      	nop

080011a4 <__aeabi_fcmple>:
 80011a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011a8:	f7ff ffe0 	bl	800116c <__aeabi_cfcmpeq>
 80011ac:	bf94      	ite	ls
 80011ae:	2001      	movls	r0, #1
 80011b0:	2000      	movhi	r0, #0
 80011b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011b6:	bf00      	nop

080011b8 <__aeabi_fcmpge>:
 80011b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011bc:	f7ff ffd2 	bl	8001164 <__aeabi_cfrcmple>
 80011c0:	bf94      	ite	ls
 80011c2:	2001      	movls	r0, #1
 80011c4:	2000      	movhi	r0, #0
 80011c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ca:	bf00      	nop

080011cc <__aeabi_fcmpgt>:
 80011cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d0:	f7ff ffc8 	bl	8001164 <__aeabi_cfrcmple>
 80011d4:	bf34      	ite	cc
 80011d6:	2001      	movcc	r0, #1
 80011d8:	2000      	movcs	r0, #0
 80011da:	f85d fb08 	ldr.w	pc, [sp], #8
 80011de:	bf00      	nop

080011e0 <__aeabi_fcmpun>:
 80011e0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011e4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80011e8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80011ec:	d102      	bne.n	80011f4 <__aeabi_fcmpun+0x14>
 80011ee:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80011f2:	d108      	bne.n	8001206 <__aeabi_fcmpun+0x26>
 80011f4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80011f8:	d102      	bne.n	8001200 <__aeabi_fcmpun+0x20>
 80011fa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80011fe:	d102      	bne.n	8001206 <__aeabi_fcmpun+0x26>
 8001200:	f04f 0000 	mov.w	r0, #0
 8001204:	4770      	bx	lr
 8001206:	f04f 0001 	mov.w	r0, #1
 800120a:	4770      	bx	lr

0800120c <__aeabi_f2iz>:
 800120c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001210:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001214:	d30f      	bcc.n	8001236 <__aeabi_f2iz+0x2a>
 8001216:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800121a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800121e:	d90d      	bls.n	800123c <__aeabi_f2iz+0x30>
 8001220:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001224:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001228:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800122c:	fa23 f002 	lsr.w	r0, r3, r2
 8001230:	bf18      	it	ne
 8001232:	4240      	negne	r0, r0
 8001234:	4770      	bx	lr
 8001236:	f04f 0000 	mov.w	r0, #0
 800123a:	4770      	bx	lr
 800123c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001240:	d101      	bne.n	8001246 <__aeabi_f2iz+0x3a>
 8001242:	0242      	lsls	r2, r0, #9
 8001244:	d105      	bne.n	8001252 <__aeabi_f2iz+0x46>
 8001246:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800124a:	bf08      	it	eq
 800124c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001250:	4770      	bx	lr
 8001252:	f04f 0000 	mov.w	r0, #0
 8001256:	4770      	bx	lr

08001258 <__aeabi_f2uiz>:
 8001258:	0042      	lsls	r2, r0, #1
 800125a:	d20e      	bcs.n	800127a <__aeabi_f2uiz+0x22>
 800125c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001260:	d30b      	bcc.n	800127a <__aeabi_f2uiz+0x22>
 8001262:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001266:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800126a:	d409      	bmi.n	8001280 <__aeabi_f2uiz+0x28>
 800126c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001270:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001274:	fa23 f002 	lsr.w	r0, r3, r2
 8001278:	4770      	bx	lr
 800127a:	f04f 0000 	mov.w	r0, #0
 800127e:	4770      	bx	lr
 8001280:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001284:	d101      	bne.n	800128a <__aeabi_f2uiz+0x32>
 8001286:	0242      	lsls	r2, r0, #9
 8001288:	d102      	bne.n	8001290 <__aeabi_f2uiz+0x38>
 800128a:	f04f 30ff 	mov.w	r0, #4294967295
 800128e:	4770      	bx	lr
 8001290:	f04f 0000 	mov.w	r0, #0
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop

08001298 <__aeabi_ldivmod>:
 8001298:	b97b      	cbnz	r3, 80012ba <__aeabi_ldivmod+0x22>
 800129a:	b972      	cbnz	r2, 80012ba <__aeabi_ldivmod+0x22>
 800129c:	2900      	cmp	r1, #0
 800129e:	bfbe      	ittt	lt
 80012a0:	2000      	movlt	r0, #0
 80012a2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80012a6:	e006      	blt.n	80012b6 <__aeabi_ldivmod+0x1e>
 80012a8:	bf08      	it	eq
 80012aa:	2800      	cmpeq	r0, #0
 80012ac:	bf1c      	itt	ne
 80012ae:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80012b2:	f04f 30ff 	movne.w	r0, #4294967295
 80012b6:	f000 b99b 	b.w	80015f0 <__aeabi_idiv0>
 80012ba:	f1ad 0c08 	sub.w	ip, sp, #8
 80012be:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80012c2:	2900      	cmp	r1, #0
 80012c4:	db09      	blt.n	80012da <__aeabi_ldivmod+0x42>
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	db1a      	blt.n	8001300 <__aeabi_ldivmod+0x68>
 80012ca:	f000 f835 	bl	8001338 <__udivmoddi4>
 80012ce:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012d6:	b004      	add	sp, #16
 80012d8:	4770      	bx	lr
 80012da:	4240      	negs	r0, r0
 80012dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	db1b      	blt.n	800131c <__aeabi_ldivmod+0x84>
 80012e4:	f000 f828 	bl	8001338 <__udivmoddi4>
 80012e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012f0:	b004      	add	sp, #16
 80012f2:	4240      	negs	r0, r0
 80012f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012f8:	4252      	negs	r2, r2
 80012fa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80012fe:	4770      	bx	lr
 8001300:	4252      	negs	r2, r2
 8001302:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001306:	f000 f817 	bl	8001338 <__udivmoddi4>
 800130a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800130e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001312:	b004      	add	sp, #16
 8001314:	4240      	negs	r0, r0
 8001316:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800131a:	4770      	bx	lr
 800131c:	4252      	negs	r2, r2
 800131e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001322:	f000 f809 	bl	8001338 <__udivmoddi4>
 8001326:	f8dd e004 	ldr.w	lr, [sp, #4]
 800132a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800132e:	b004      	add	sp, #16
 8001330:	4252      	negs	r2, r2
 8001332:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001336:	4770      	bx	lr

08001338 <__udivmoddi4>:
 8001338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800133c:	9d08      	ldr	r5, [sp, #32]
 800133e:	460c      	mov	r4, r1
 8001340:	2b00      	cmp	r3, #0
 8001342:	d14e      	bne.n	80013e2 <__udivmoddi4+0xaa>
 8001344:	4694      	mov	ip, r2
 8001346:	458c      	cmp	ip, r1
 8001348:	4686      	mov	lr, r0
 800134a:	fab2 f282 	clz	r2, r2
 800134e:	d962      	bls.n	8001416 <__udivmoddi4+0xde>
 8001350:	b14a      	cbz	r2, 8001366 <__udivmoddi4+0x2e>
 8001352:	f1c2 0320 	rsb	r3, r2, #32
 8001356:	4091      	lsls	r1, r2
 8001358:	fa20 f303 	lsr.w	r3, r0, r3
 800135c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001360:	4319      	orrs	r1, r3
 8001362:	fa00 fe02 	lsl.w	lr, r0, r2
 8001366:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800136a:	fbb1 f4f7 	udiv	r4, r1, r7
 800136e:	fb07 1114 	mls	r1, r7, r4, r1
 8001372:	fa1f f68c 	uxth.w	r6, ip
 8001376:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800137a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800137e:	fb04 f106 	mul.w	r1, r4, r6
 8001382:	4299      	cmp	r1, r3
 8001384:	d90a      	bls.n	800139c <__udivmoddi4+0x64>
 8001386:	eb1c 0303 	adds.w	r3, ip, r3
 800138a:	f104 30ff 	add.w	r0, r4, #4294967295
 800138e:	f080 8110 	bcs.w	80015b2 <__udivmoddi4+0x27a>
 8001392:	4299      	cmp	r1, r3
 8001394:	f240 810d 	bls.w	80015b2 <__udivmoddi4+0x27a>
 8001398:	3c02      	subs	r4, #2
 800139a:	4463      	add	r3, ip
 800139c:	1a59      	subs	r1, r3, r1
 800139e:	fbb1 f0f7 	udiv	r0, r1, r7
 80013a2:	fb07 1110 	mls	r1, r7, r0, r1
 80013a6:	fb00 f606 	mul.w	r6, r0, r6
 80013aa:	fa1f f38e 	uxth.w	r3, lr
 80013ae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80013b2:	429e      	cmp	r6, r3
 80013b4:	d90a      	bls.n	80013cc <__udivmoddi4+0x94>
 80013b6:	eb1c 0303 	adds.w	r3, ip, r3
 80013ba:	f100 31ff 	add.w	r1, r0, #4294967295
 80013be:	f080 80fa 	bcs.w	80015b6 <__udivmoddi4+0x27e>
 80013c2:	429e      	cmp	r6, r3
 80013c4:	f240 80f7 	bls.w	80015b6 <__udivmoddi4+0x27e>
 80013c8:	4463      	add	r3, ip
 80013ca:	3802      	subs	r0, #2
 80013cc:	2100      	movs	r1, #0
 80013ce:	1b9b      	subs	r3, r3, r6
 80013d0:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80013d4:	b11d      	cbz	r5, 80013de <__udivmoddi4+0xa6>
 80013d6:	40d3      	lsrs	r3, r2
 80013d8:	2200      	movs	r2, #0
 80013da:	e9c5 3200 	strd	r3, r2, [r5]
 80013de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013e2:	428b      	cmp	r3, r1
 80013e4:	d905      	bls.n	80013f2 <__udivmoddi4+0xba>
 80013e6:	b10d      	cbz	r5, 80013ec <__udivmoddi4+0xb4>
 80013e8:	e9c5 0100 	strd	r0, r1, [r5]
 80013ec:	2100      	movs	r1, #0
 80013ee:	4608      	mov	r0, r1
 80013f0:	e7f5      	b.n	80013de <__udivmoddi4+0xa6>
 80013f2:	fab3 f183 	clz	r1, r3
 80013f6:	2900      	cmp	r1, #0
 80013f8:	d146      	bne.n	8001488 <__udivmoddi4+0x150>
 80013fa:	42a3      	cmp	r3, r4
 80013fc:	d302      	bcc.n	8001404 <__udivmoddi4+0xcc>
 80013fe:	4290      	cmp	r0, r2
 8001400:	f0c0 80ee 	bcc.w	80015e0 <__udivmoddi4+0x2a8>
 8001404:	1a86      	subs	r6, r0, r2
 8001406:	eb64 0303 	sbc.w	r3, r4, r3
 800140a:	2001      	movs	r0, #1
 800140c:	2d00      	cmp	r5, #0
 800140e:	d0e6      	beq.n	80013de <__udivmoddi4+0xa6>
 8001410:	e9c5 6300 	strd	r6, r3, [r5]
 8001414:	e7e3      	b.n	80013de <__udivmoddi4+0xa6>
 8001416:	2a00      	cmp	r2, #0
 8001418:	f040 808f 	bne.w	800153a <__udivmoddi4+0x202>
 800141c:	eba1 040c 	sub.w	r4, r1, ip
 8001420:	2101      	movs	r1, #1
 8001422:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001426:	fa1f f78c 	uxth.w	r7, ip
 800142a:	fbb4 f6f8 	udiv	r6, r4, r8
 800142e:	fb08 4416 	mls	r4, r8, r6, r4
 8001432:	fb07 f006 	mul.w	r0, r7, r6
 8001436:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800143a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800143e:	4298      	cmp	r0, r3
 8001440:	d908      	bls.n	8001454 <__udivmoddi4+0x11c>
 8001442:	eb1c 0303 	adds.w	r3, ip, r3
 8001446:	f106 34ff 	add.w	r4, r6, #4294967295
 800144a:	d202      	bcs.n	8001452 <__udivmoddi4+0x11a>
 800144c:	4298      	cmp	r0, r3
 800144e:	f200 80cb 	bhi.w	80015e8 <__udivmoddi4+0x2b0>
 8001452:	4626      	mov	r6, r4
 8001454:	1a1c      	subs	r4, r3, r0
 8001456:	fbb4 f0f8 	udiv	r0, r4, r8
 800145a:	fb08 4410 	mls	r4, r8, r0, r4
 800145e:	fb00 f707 	mul.w	r7, r0, r7
 8001462:	fa1f f38e 	uxth.w	r3, lr
 8001466:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800146a:	429f      	cmp	r7, r3
 800146c:	d908      	bls.n	8001480 <__udivmoddi4+0x148>
 800146e:	eb1c 0303 	adds.w	r3, ip, r3
 8001472:	f100 34ff 	add.w	r4, r0, #4294967295
 8001476:	d202      	bcs.n	800147e <__udivmoddi4+0x146>
 8001478:	429f      	cmp	r7, r3
 800147a:	f200 80ae 	bhi.w	80015da <__udivmoddi4+0x2a2>
 800147e:	4620      	mov	r0, r4
 8001480:	1bdb      	subs	r3, r3, r7
 8001482:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001486:	e7a5      	b.n	80013d4 <__udivmoddi4+0x9c>
 8001488:	f1c1 0720 	rsb	r7, r1, #32
 800148c:	408b      	lsls	r3, r1
 800148e:	fa22 fc07 	lsr.w	ip, r2, r7
 8001492:	ea4c 0c03 	orr.w	ip, ip, r3
 8001496:	fa24 f607 	lsr.w	r6, r4, r7
 800149a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800149e:	fbb6 f8f9 	udiv	r8, r6, r9
 80014a2:	fa1f fe8c 	uxth.w	lr, ip
 80014a6:	fb09 6618 	mls	r6, r9, r8, r6
 80014aa:	fa20 f307 	lsr.w	r3, r0, r7
 80014ae:	408c      	lsls	r4, r1
 80014b0:	fa00 fa01 	lsl.w	sl, r0, r1
 80014b4:	fb08 f00e 	mul.w	r0, r8, lr
 80014b8:	431c      	orrs	r4, r3
 80014ba:	0c23      	lsrs	r3, r4, #16
 80014bc:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80014c0:	4298      	cmp	r0, r3
 80014c2:	fa02 f201 	lsl.w	r2, r2, r1
 80014c6:	d90a      	bls.n	80014de <__udivmoddi4+0x1a6>
 80014c8:	eb1c 0303 	adds.w	r3, ip, r3
 80014cc:	f108 36ff 	add.w	r6, r8, #4294967295
 80014d0:	f080 8081 	bcs.w	80015d6 <__udivmoddi4+0x29e>
 80014d4:	4298      	cmp	r0, r3
 80014d6:	d97e      	bls.n	80015d6 <__udivmoddi4+0x29e>
 80014d8:	f1a8 0802 	sub.w	r8, r8, #2
 80014dc:	4463      	add	r3, ip
 80014de:	1a1e      	subs	r6, r3, r0
 80014e0:	fbb6 f3f9 	udiv	r3, r6, r9
 80014e4:	fb09 6613 	mls	r6, r9, r3, r6
 80014e8:	fb03 fe0e 	mul.w	lr, r3, lr
 80014ec:	b2a4      	uxth	r4, r4
 80014ee:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 80014f2:	45a6      	cmp	lr, r4
 80014f4:	d908      	bls.n	8001508 <__udivmoddi4+0x1d0>
 80014f6:	eb1c 0404 	adds.w	r4, ip, r4
 80014fa:	f103 30ff 	add.w	r0, r3, #4294967295
 80014fe:	d266      	bcs.n	80015ce <__udivmoddi4+0x296>
 8001500:	45a6      	cmp	lr, r4
 8001502:	d964      	bls.n	80015ce <__udivmoddi4+0x296>
 8001504:	3b02      	subs	r3, #2
 8001506:	4464      	add	r4, ip
 8001508:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800150c:	fba0 8302 	umull	r8, r3, r0, r2
 8001510:	eba4 040e 	sub.w	r4, r4, lr
 8001514:	429c      	cmp	r4, r3
 8001516:	46c6      	mov	lr, r8
 8001518:	461e      	mov	r6, r3
 800151a:	d350      	bcc.n	80015be <__udivmoddi4+0x286>
 800151c:	d04d      	beq.n	80015ba <__udivmoddi4+0x282>
 800151e:	b155      	cbz	r5, 8001536 <__udivmoddi4+0x1fe>
 8001520:	ebba 030e 	subs.w	r3, sl, lr
 8001524:	eb64 0406 	sbc.w	r4, r4, r6
 8001528:	fa04 f707 	lsl.w	r7, r4, r7
 800152c:	40cb      	lsrs	r3, r1
 800152e:	431f      	orrs	r7, r3
 8001530:	40cc      	lsrs	r4, r1
 8001532:	e9c5 7400 	strd	r7, r4, [r5]
 8001536:	2100      	movs	r1, #0
 8001538:	e751      	b.n	80013de <__udivmoddi4+0xa6>
 800153a:	fa0c fc02 	lsl.w	ip, ip, r2
 800153e:	f1c2 0320 	rsb	r3, r2, #32
 8001542:	40d9      	lsrs	r1, r3
 8001544:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001548:	fa20 f303 	lsr.w	r3, r0, r3
 800154c:	fa00 fe02 	lsl.w	lr, r0, r2
 8001550:	fbb1 f0f8 	udiv	r0, r1, r8
 8001554:	fb08 1110 	mls	r1, r8, r0, r1
 8001558:	4094      	lsls	r4, r2
 800155a:	431c      	orrs	r4, r3
 800155c:	fa1f f78c 	uxth.w	r7, ip
 8001560:	0c23      	lsrs	r3, r4, #16
 8001562:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001566:	fb00 f107 	mul.w	r1, r0, r7
 800156a:	4299      	cmp	r1, r3
 800156c:	d908      	bls.n	8001580 <__udivmoddi4+0x248>
 800156e:	eb1c 0303 	adds.w	r3, ip, r3
 8001572:	f100 36ff 	add.w	r6, r0, #4294967295
 8001576:	d22c      	bcs.n	80015d2 <__udivmoddi4+0x29a>
 8001578:	4299      	cmp	r1, r3
 800157a:	d92a      	bls.n	80015d2 <__udivmoddi4+0x29a>
 800157c:	3802      	subs	r0, #2
 800157e:	4463      	add	r3, ip
 8001580:	1a5b      	subs	r3, r3, r1
 8001582:	fbb3 f1f8 	udiv	r1, r3, r8
 8001586:	fb08 3311 	mls	r3, r8, r1, r3
 800158a:	b2a4      	uxth	r4, r4
 800158c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001590:	fb01 f307 	mul.w	r3, r1, r7
 8001594:	42a3      	cmp	r3, r4
 8001596:	d908      	bls.n	80015aa <__udivmoddi4+0x272>
 8001598:	eb1c 0404 	adds.w	r4, ip, r4
 800159c:	f101 36ff 	add.w	r6, r1, #4294967295
 80015a0:	d213      	bcs.n	80015ca <__udivmoddi4+0x292>
 80015a2:	42a3      	cmp	r3, r4
 80015a4:	d911      	bls.n	80015ca <__udivmoddi4+0x292>
 80015a6:	3902      	subs	r1, #2
 80015a8:	4464      	add	r4, ip
 80015aa:	1ae4      	subs	r4, r4, r3
 80015ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80015b0:	e73b      	b.n	800142a <__udivmoddi4+0xf2>
 80015b2:	4604      	mov	r4, r0
 80015b4:	e6f2      	b.n	800139c <__udivmoddi4+0x64>
 80015b6:	4608      	mov	r0, r1
 80015b8:	e708      	b.n	80013cc <__udivmoddi4+0x94>
 80015ba:	45c2      	cmp	sl, r8
 80015bc:	d2af      	bcs.n	800151e <__udivmoddi4+0x1e6>
 80015be:	ebb8 0e02 	subs.w	lr, r8, r2
 80015c2:	eb63 060c 	sbc.w	r6, r3, ip
 80015c6:	3801      	subs	r0, #1
 80015c8:	e7a9      	b.n	800151e <__udivmoddi4+0x1e6>
 80015ca:	4631      	mov	r1, r6
 80015cc:	e7ed      	b.n	80015aa <__udivmoddi4+0x272>
 80015ce:	4603      	mov	r3, r0
 80015d0:	e79a      	b.n	8001508 <__udivmoddi4+0x1d0>
 80015d2:	4630      	mov	r0, r6
 80015d4:	e7d4      	b.n	8001580 <__udivmoddi4+0x248>
 80015d6:	46b0      	mov	r8, r6
 80015d8:	e781      	b.n	80014de <__udivmoddi4+0x1a6>
 80015da:	4463      	add	r3, ip
 80015dc:	3802      	subs	r0, #2
 80015de:	e74f      	b.n	8001480 <__udivmoddi4+0x148>
 80015e0:	4606      	mov	r6, r0
 80015e2:	4623      	mov	r3, r4
 80015e4:	4608      	mov	r0, r1
 80015e6:	e711      	b.n	800140c <__udivmoddi4+0xd4>
 80015e8:	3e02      	subs	r6, #2
 80015ea:	4463      	add	r3, ip
 80015ec:	e732      	b.n	8001454 <__udivmoddi4+0x11c>
 80015ee:	bf00      	nop

080015f0 <__aeabi_idiv0>:
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop

080015f4 <bmp280_init_default_params>:
#define BMP280_RESET_VALUE     0xB6


BMP280_HandleTypedef devv;

void bmp280_init_default_params() {
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
	devv.params.mode = BMP280_MODE_NORMAL;
 80015f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001628 <bmp280_init_default_params+0x34>)
 80015fa:	2203      	movs	r2, #3
 80015fc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	devv.params.filter = BMP280_FILTER_16;
 8001600:	4b09      	ldr	r3, [pc, #36]	@ (8001628 <bmp280_init_default_params+0x34>)
 8001602:	2204      	movs	r2, #4
 8001604:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	devv.params.oversampling_pressure = BMP280_ULTRA_HIGH_RES;
 8001608:	4b07      	ldr	r3, [pc, #28]	@ (8001628 <bmp280_init_default_params+0x34>)
 800160a:	2205      	movs	r2, #5
 800160c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	devv.params.oversampling_temperature = BMP280_ULTRA_HIGH_RES;
 8001610:	4b05      	ldr	r3, [pc, #20]	@ (8001628 <bmp280_init_default_params+0x34>)
 8001612:	2205      	movs	r2, #5
 8001614:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	devv.params.standby = BMP280_STANDBY_05;
 8001618:	4b03      	ldr	r3, [pc, #12]	@ (8001628 <bmp280_init_default_params+0x34>)
 800161a:	2200      	movs	r2, #0
 800161c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr
 8001628:	20000104 	.word	0x20000104

0800162c <read_register16>:

static bool read_register16(uint8_t addr, uint16_t *value) {
 800162c:	b580      	push	{r7, lr}
 800162e:	b088      	sub	sp, #32
 8001630:	af04      	add	r7, sp, #16
 8001632:	4603      	mov	r3, r0
 8001634:	6039      	str	r1, [r7, #0]
 8001636:	71fb      	strb	r3, [r7, #7]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (devv.addr << 1);
 8001638:	4b13      	ldr	r3, [pc, #76]	@ (8001688 <read_register16+0x5c>)
 800163a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Read(devv.i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 8001640:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <read_register16+0x5c>)
 8001642:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8001644:	79fb      	ldrb	r3, [r7, #7]
 8001646:	b29a      	uxth	r2, r3
 8001648:	89f9      	ldrh	r1, [r7, #14]
 800164a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800164e:	9302      	str	r3, [sp, #8]
 8001650:	2302      	movs	r3, #2
 8001652:	9301      	str	r3, [sp, #4]
 8001654:	f107 030c 	add.w	r3, r7, #12
 8001658:	9300      	str	r3, [sp, #0]
 800165a:	2301      	movs	r3, #1
 800165c:	f007 fef6 	bl	800944c <HAL_I2C_Mem_Read>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d10b      	bne.n	800167e <read_register16+0x52>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 8001666:	7b7b      	ldrb	r3, [r7, #13]
 8001668:	021b      	lsls	r3, r3, #8
 800166a:	b21a      	sxth	r2, r3
 800166c:	7b3b      	ldrb	r3, [r7, #12]
 800166e:	b21b      	sxth	r3, r3
 8001670:	4313      	orrs	r3, r2
 8001672:	b21b      	sxth	r3, r3
 8001674:	b29a      	uxth	r2, r3
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	801a      	strh	r2, [r3, #0]
		return true;
 800167a:	2301      	movs	r3, #1
 800167c:	e000      	b.n	8001680 <read_register16+0x54>
	} else
		return false;
 800167e:	2300      	movs	r3, #0

}
 8001680:	4618      	mov	r0, r3
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	20000104 	.word	0x20000104

0800168c <read_data>:

static inline int read_data(uint8_t addr, uint8_t *value,
		uint8_t len) {
 800168c:	b590      	push	{r4, r7, lr}
 800168e:	b089      	sub	sp, #36	@ 0x24
 8001690:	af04      	add	r7, sp, #16
 8001692:	4603      	mov	r3, r0
 8001694:	6039      	str	r1, [r7, #0]
 8001696:	71fb      	strb	r3, [r7, #7]
 8001698:	4613      	mov	r3, r2
 800169a:	71bb      	strb	r3, [r7, #6]
	uint16_t tx_buff;
	tx_buff = (devv.addr << 1);
 800169c:	4b0e      	ldr	r3, [pc, #56]	@ (80016d8 <read_data+0x4c>)
 800169e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	81fb      	strh	r3, [r7, #14]
	if (HAL_I2C_Mem_Read(devv.i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80016a4:	4b0c      	ldr	r3, [pc, #48]	@ (80016d8 <read_data+0x4c>)
 80016a6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	b29a      	uxth	r2, r3
 80016ac:	79bb      	ldrb	r3, [r7, #6]
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	89f9      	ldrh	r1, [r7, #14]
 80016b2:	f241 3488 	movw	r4, #5000	@ 0x1388
 80016b6:	9402      	str	r4, [sp, #8]
 80016b8:	9301      	str	r3, [sp, #4]
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	2301      	movs	r3, #1
 80016c0:	f007 fec4 	bl	800944c <HAL_I2C_Mem_Read>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d101      	bne.n	80016ce <read_data+0x42>
		return 0;
 80016ca:	2300      	movs	r3, #0
 80016cc:	e000      	b.n	80016d0 <read_data+0x44>
	else
		return 1;
 80016ce:	2301      	movs	r3, #1

}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3714      	adds	r7, #20
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd90      	pop	{r4, r7, pc}
 80016d8:	20000104 	.word	0x20000104

080016dc <read_calibration_data>:

static bool read_calibration_data() {
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0

	if (read_register16(0x88, &devv.dig_T1)
 80016e0:	492c      	ldr	r1, [pc, #176]	@ (8001794 <read_calibration_data+0xb8>)
 80016e2:	2088      	movs	r0, #136	@ 0x88
 80016e4:	f7ff ffa2 	bl	800162c <read_register16>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d04e      	beq.n	800178c <read_calibration_data+0xb0>
			&& read_register16(0x8a, (uint16_t *) &devv.dig_T2)
 80016ee:	492a      	ldr	r1, [pc, #168]	@ (8001798 <read_calibration_data+0xbc>)
 80016f0:	208a      	movs	r0, #138	@ 0x8a
 80016f2:	f7ff ff9b 	bl	800162c <read_register16>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d047      	beq.n	800178c <read_calibration_data+0xb0>
			&& read_register16(0x8c, (uint16_t *) &devv.dig_T3)
 80016fc:	4927      	ldr	r1, [pc, #156]	@ (800179c <read_calibration_data+0xc0>)
 80016fe:	208c      	movs	r0, #140	@ 0x8c
 8001700:	f7ff ff94 	bl	800162c <read_register16>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d040      	beq.n	800178c <read_calibration_data+0xb0>
			&& read_register16(0x8e, &devv.dig_P1)
 800170a:	4925      	ldr	r1, [pc, #148]	@ (80017a0 <read_calibration_data+0xc4>)
 800170c:	208e      	movs	r0, #142	@ 0x8e
 800170e:	f7ff ff8d 	bl	800162c <read_register16>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d039      	beq.n	800178c <read_calibration_data+0xb0>
			&& read_register16(0x90, (uint16_t *) &devv.dig_P2)
 8001718:	4922      	ldr	r1, [pc, #136]	@ (80017a4 <read_calibration_data+0xc8>)
 800171a:	2090      	movs	r0, #144	@ 0x90
 800171c:	f7ff ff86 	bl	800162c <read_register16>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d032      	beq.n	800178c <read_calibration_data+0xb0>
			&& read_register16(0x92, (uint16_t *) &devv.dig_P3)
 8001726:	4920      	ldr	r1, [pc, #128]	@ (80017a8 <read_calibration_data+0xcc>)
 8001728:	2092      	movs	r0, #146	@ 0x92
 800172a:	f7ff ff7f 	bl	800162c <read_register16>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d02b      	beq.n	800178c <read_calibration_data+0xb0>
			&& read_register16(0x94, (uint16_t *) &devv.dig_P4)
 8001734:	491d      	ldr	r1, [pc, #116]	@ (80017ac <read_calibration_data+0xd0>)
 8001736:	2094      	movs	r0, #148	@ 0x94
 8001738:	f7ff ff78 	bl	800162c <read_register16>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d024      	beq.n	800178c <read_calibration_data+0xb0>
			&& read_register16(0x96, (uint16_t *) &devv.dig_P5)
 8001742:	491b      	ldr	r1, [pc, #108]	@ (80017b0 <read_calibration_data+0xd4>)
 8001744:	2096      	movs	r0, #150	@ 0x96
 8001746:	f7ff ff71 	bl	800162c <read_register16>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d01d      	beq.n	800178c <read_calibration_data+0xb0>
			&& read_register16(0x98, (uint16_t *) &devv.dig_P6)
 8001750:	4918      	ldr	r1, [pc, #96]	@ (80017b4 <read_calibration_data+0xd8>)
 8001752:	2098      	movs	r0, #152	@ 0x98
 8001754:	f7ff ff6a 	bl	800162c <read_register16>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d016      	beq.n	800178c <read_calibration_data+0xb0>
			&& read_register16(0x9a, (uint16_t *) &devv.dig_P7)
 800175e:	4916      	ldr	r1, [pc, #88]	@ (80017b8 <read_calibration_data+0xdc>)
 8001760:	209a      	movs	r0, #154	@ 0x9a
 8001762:	f7ff ff63 	bl	800162c <read_register16>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d00f      	beq.n	800178c <read_calibration_data+0xb0>
			&& read_register16(0x9c, (uint16_t *) &devv.dig_P8)
 800176c:	4913      	ldr	r1, [pc, #76]	@ (80017bc <read_calibration_data+0xe0>)
 800176e:	209c      	movs	r0, #156	@ 0x9c
 8001770:	f7ff ff5c 	bl	800162c <read_register16>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d008      	beq.n	800178c <read_calibration_data+0xb0>
			&& read_register16(0x9e,(uint16_t *) &devv.dig_P9))
 800177a:	4911      	ldr	r1, [pc, #68]	@ (80017c0 <read_calibration_data+0xe4>)
 800177c:	209e      	movs	r0, #158	@ 0x9e
 800177e:	f7ff ff55 	bl	800162c <read_register16>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <read_calibration_data+0xb0>
			{

		return true;
 8001788:	2301      	movs	r3, #1
 800178a:	e000      	b.n	800178e <read_calibration_data+0xb2>
	}

	return false;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000104 	.word	0x20000104
 8001798:	20000106 	.word	0x20000106
 800179c:	20000108 	.word	0x20000108
 80017a0:	2000010a 	.word	0x2000010a
 80017a4:	2000010c 	.word	0x2000010c
 80017a8:	2000010e 	.word	0x2000010e
 80017ac:	20000110 	.word	0x20000110
 80017b0:	20000112 	.word	0x20000112
 80017b4:	20000114 	.word	0x20000114
 80017b8:	20000116 	.word	0x20000116
 80017bc:	20000118 	.word	0x20000118
 80017c0:	2000011a 	.word	0x2000011a

080017c4 <write_register8>:


static int write_register8(uint8_t addr, uint8_t value) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af04      	add	r7, sp, #16
 80017ca:	4603      	mov	r3, r0
 80017cc:	460a      	mov	r2, r1
 80017ce:	71fb      	strb	r3, [r7, #7]
 80017d0:	4613      	mov	r3, r2
 80017d2:	71bb      	strb	r3, [r7, #6]
	uint16_t tx_buff;

	tx_buff = (devv.addr << 1);
 80017d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001810 <write_register8+0x4c>)
 80017d6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(devv.i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 80017dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001810 <write_register8+0x4c>)
 80017de:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	b29a      	uxth	r2, r3
 80017e4:	89f9      	ldrh	r1, [r7, #14]
 80017e6:	f242 7310 	movw	r3, #10000	@ 0x2710
 80017ea:	9302      	str	r3, [sp, #8]
 80017ec:	2301      	movs	r3, #1
 80017ee:	9301      	str	r3, [sp, #4]
 80017f0:	1dbb      	adds	r3, r7, #6
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	2301      	movs	r3, #1
 80017f6:	f007 fd2f 	bl	8009258 <HAL_I2C_Mem_Write>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d101      	bne.n	8001804 <write_register8+0x40>
		return false;
 8001800:	2300      	movs	r3, #0
 8001802:	e000      	b.n	8001806 <write_register8+0x42>
	else
		return true;
 8001804:	2301      	movs	r3, #1
}
 8001806:	4618      	mov	r0, r3
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000104 	.word	0x20000104

08001814 <bmp280_init>:

bool bmp280_init(I2C_HandleTypeDef* i2c) {
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]

    devv.addr = BMP280_I2C_ADDRESS_0;
 800181c:	4b49      	ldr	r3, [pc, #292]	@ (8001944 <bmp280_init+0x130>)
 800181e:	2276      	movs	r2, #118	@ 0x76
 8001820:	849a      	strh	r2, [r3, #36]	@ 0x24
	devv.i2c  = i2c;
 8001822:	4a48      	ldr	r2, [pc, #288]	@ (8001944 <bmp280_init+0x130>)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6293      	str	r3, [r2, #40]	@ 0x28
	bmp280_init_default_params();
 8001828:	f7ff fee4 	bl	80015f4 <bmp280_init_default_params>

	if (devv.addr != BMP280_I2C_ADDRESS_0
 800182c:	4b45      	ldr	r3, [pc, #276]	@ (8001944 <bmp280_init+0x130>)
 800182e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001830:	2b76      	cmp	r3, #118	@ 0x76
 8001832:	d005      	beq.n	8001840 <bmp280_init+0x2c>
			&& devv.addr != BMP280_I2C_ADDRESS_1) {
 8001834:	4b43      	ldr	r3, [pc, #268]	@ (8001944 <bmp280_init+0x130>)
 8001836:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001838:	2b77      	cmp	r3, #119	@ 0x77
 800183a:	d001      	beq.n	8001840 <bmp280_init+0x2c>

		return false;
 800183c:	2300      	movs	r3, #0
 800183e:	e07d      	b.n	800193c <bmp280_init+0x128>
	}

	if (read_data(BMP280_REG_ID,&devv.id, 1)) {
 8001840:	2201      	movs	r2, #1
 8001842:	4941      	ldr	r1, [pc, #260]	@ (8001948 <bmp280_init+0x134>)
 8001844:	20d0      	movs	r0, #208	@ 0xd0
 8001846:	f7ff ff21 	bl	800168c <read_data>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <bmp280_init+0x40>
		return false;
 8001850:	2300      	movs	r3, #0
 8001852:	e073      	b.n	800193c <bmp280_init+0x128>
	}

	if (devv.id != BMP280_CHIP_ID && devv.id != BME280_CHIP_ID) {
 8001854:	4b3b      	ldr	r3, [pc, #236]	@ (8001944 <bmp280_init+0x130>)
 8001856:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800185a:	2b58      	cmp	r3, #88	@ 0x58
 800185c:	d006      	beq.n	800186c <bmp280_init+0x58>
 800185e:	4b39      	ldr	r3, [pc, #228]	@ (8001944 <bmp280_init+0x130>)
 8001860:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001864:	2b60      	cmp	r3, #96	@ 0x60
 8001866:	d001      	beq.n	800186c <bmp280_init+0x58>

		return false;
 8001868:	2300      	movs	r3, #0
 800186a:	e067      	b.n	800193c <bmp280_init+0x128>
	}

	// Soft reset.
	if (write_register8( BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 800186c:	21b6      	movs	r1, #182	@ 0xb6
 800186e:	20e0      	movs	r0, #224	@ 0xe0
 8001870:	f7ff ffa8 	bl	80017c4 <write_register8>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <bmp280_init+0x6a>
		return false;
 800187a:	2300      	movs	r3, #0
 800187c:	e05e      	b.n	800193c <bmp280_init+0x128>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(BMP280_REG_STATUS, &status, 1)&& (status & 1) == 0)
 800187e:	f107 030d 	add.w	r3, r7, #13
 8001882:	2201      	movs	r2, #1
 8001884:	4619      	mov	r1, r3
 8001886:	20f3      	movs	r0, #243	@ 0xf3
 8001888:	f7ff ff00 	bl	800168c <read_data>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1f5      	bne.n	800187e <bmp280_init+0x6a>
 8001892:	7b7b      	ldrb	r3, [r7, #13]
 8001894:	f003 0301 	and.w	r3, r3, #1
 8001898:	2b00      	cmp	r3, #0
 800189a:	d1f0      	bne.n	800187e <bmp280_init+0x6a>
			break;
	}

	if (!read_calibration_data()) {
 800189c:	f7ff ff1e 	bl	80016dc <read_calibration_data>
 80018a0:	4603      	mov	r3, r0
 80018a2:	f083 0301 	eor.w	r3, r3, #1
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d100      	bne.n	80018ae <bmp280_init+0x9a>
 80018ac:	e001      	b.n	80018b2 <bmp280_init+0x9e>
		return false;
 80018ae:	2300      	movs	r3, #0
 80018b0:	e044      	b.n	800193c <bmp280_init+0x128>
	}

	if (devv.id == BME280_CHIP_ID ) {
 80018b2:	4b24      	ldr	r3, [pc, #144]	@ (8001944 <bmp280_init+0x130>)
 80018b4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80018b8:	2b60      	cmp	r3, #96	@ 0x60
 80018ba:	d101      	bne.n	80018c0 <bmp280_init+0xac>
		return false;
 80018bc:	2300      	movs	r3, #0
 80018be:	e03d      	b.n	800193c <bmp280_init+0x128>
	}

	uint8_t config = (devv.params.standby << 5) | (devv.params.filter << 2);
 80018c0:	4b20      	ldr	r3, [pc, #128]	@ (8001944 <bmp280_init+0x130>)
 80018c2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80018c6:	015b      	lsls	r3, r3, #5
 80018c8:	b25a      	sxtb	r2, r3
 80018ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001944 <bmp280_init+0x130>)
 80018cc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	b25b      	sxtb	r3, r3
 80018d4:	4313      	orrs	r3, r2
 80018d6:	b25b      	sxtb	r3, r3
 80018d8:	73fb      	strb	r3, [r7, #15]
	if (write_register8(BMP280_REG_CONFIG, config)) {
 80018da:	7bfb      	ldrb	r3, [r7, #15]
 80018dc:	4619      	mov	r1, r3
 80018de:	20f5      	movs	r0, #245	@ 0xf5
 80018e0:	f7ff ff70 	bl	80017c4 <write_register8>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <bmp280_init+0xda>
		return false;
 80018ea:	2300      	movs	r3, #0
 80018ec:	e026      	b.n	800193c <bmp280_init+0x128>
	}

	if (devv.params.mode == BMP280_MODE_FORCED) {
 80018ee:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <bmp280_init+0x130>)
 80018f0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d103      	bne.n	8001900 <bmp280_init+0xec>
		devv.params.mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 80018f8:	4b12      	ldr	r3, [pc, #72]	@ (8001944 <bmp280_init+0x130>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	}

	uint8_t ctrl = (devv.params.oversampling_temperature << 5)
 8001900:	4b10      	ldr	r3, [pc, #64]	@ (8001944 <bmp280_init+0x130>)
 8001902:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8001906:	015b      	lsls	r3, r3, #5
			| (devv.params.oversampling_pressure << 2) | (devv.params.mode);
 8001908:	b25a      	sxtb	r2, r3
 800190a:	4b0e      	ldr	r3, [pc, #56]	@ (8001944 <bmp280_init+0x130>)
 800190c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	b25b      	sxtb	r3, r3
 8001914:	4313      	orrs	r3, r2
 8001916:	b25a      	sxtb	r2, r3
 8001918:	4b0a      	ldr	r3, [pc, #40]	@ (8001944 <bmp280_init+0x130>)
 800191a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800191e:	b25b      	sxtb	r3, r3
 8001920:	4313      	orrs	r3, r2
 8001922:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (devv.params.oversampling_temperature << 5)
 8001924:	73bb      	strb	r3, [r7, #14]

	if (write_register8(BMP280_REG_CTRL, ctrl)) {
 8001926:	7bbb      	ldrb	r3, [r7, #14]
 8001928:	4619      	mov	r1, r3
 800192a:	20f4      	movs	r0, #244	@ 0xf4
 800192c:	f7ff ff4a 	bl	80017c4 <write_register8>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <bmp280_init+0x126>
		return false;
 8001936:	2300      	movs	r3, #0
 8001938:	e000      	b.n	800193c <bmp280_init+0x128>
	}

	return true;
 800193a:	2301      	movs	r3, #1
}
 800193c:	4618      	mov	r0, r3
 800193e:	3710      	adds	r7, #16
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20000104 	.word	0x20000104
 8001948:	20000135 	.word	0x20000135

0800194c <compensate_temperature>:
/**
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(int32_t adc_temp, int32_t *fine_temp) {
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) devv.dig_T1 << 1)))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	10da      	asrs	r2, r3, #3
 800195a:	4b18      	ldr	r3, [pc, #96]	@ (80019bc <compensate_temperature+0x70>)
 800195c:	881b      	ldrh	r3, [r3, #0]
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	1ad3      	subs	r3, r2, r3
			* (int32_t) devv.dig_T2) >> 11;
 8001962:	4a16      	ldr	r2, [pc, #88]	@ (80019bc <compensate_temperature+0x70>)
 8001964:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001968:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) devv.dig_T1 << 1)))
 800196c:	12db      	asrs	r3, r3, #11
 800196e:	60fb      	str	r3, [r7, #12]
	var2 = (((((adc_temp >> 4) - (int32_t) devv.dig_T1)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	111b      	asrs	r3, r3, #4
 8001974:	4a11      	ldr	r2, [pc, #68]	@ (80019bc <compensate_temperature+0x70>)
 8001976:	8812      	ldrh	r2, [r2, #0]
 8001978:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) devv.dig_T1)) >> 12)
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	1112      	asrs	r2, r2, #4
 800197e:	490f      	ldr	r1, [pc, #60]	@ (80019bc <compensate_temperature+0x70>)
 8001980:	8809      	ldrh	r1, [r1, #0]
 8001982:	1a52      	subs	r2, r2, r1
 8001984:	fb02 f303 	mul.w	r3, r2, r3
 8001988:	131b      	asrs	r3, r3, #12
			* (int32_t) devv.dig_T3) >> 14;
 800198a:	4a0c      	ldr	r2, [pc, #48]	@ (80019bc <compensate_temperature+0x70>)
 800198c:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001990:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) devv.dig_T1)
 8001994:	139b      	asrs	r3, r3, #14
 8001996:	60bb      	str	r3, [r7, #8]

	*fine_temp = var1 + var2;
 8001998:	68fa      	ldr	r2, [r7, #12]
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	441a      	add	r2, r3
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	4613      	mov	r3, r2
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	4413      	add	r3, r2
 80019ac:	3380      	adds	r3, #128	@ 0x80
 80019ae:	121b      	asrs	r3, r3, #8
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3714      	adds	r7, #20
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	20000104 	.word	0x20000104

080019c0 <compensate_pressure>:
/**
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static  uint32_t compensate_pressure(int32_t adc_press,int32_t fine_temp) {
 80019c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019c4:	b0cc      	sub	sp, #304	@ 0x130
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
 80019cc:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 80019d0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80019d4:	17da      	asrs	r2, r3, #31
 80019d6:	461c      	mov	r4, r3
 80019d8:	4615      	mov	r5, r2
 80019da:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 80019de:	f145 3bff 	adc.w	fp, r5, #4294967295
 80019e2:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
	var2 = var1 * var1 * (int64_t) devv.dig_P6;
 80019e6:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80019ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80019ee:	fb03 f102 	mul.w	r1, r3, r2
 80019f2:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80019f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80019fa:	fb02 f303 	mul.w	r3, r2, r3
 80019fe:	18ca      	adds	r2, r1, r3
 8001a00:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001a04:	fba3 8903 	umull	r8, r9, r3, r3
 8001a08:	eb02 0309 	add.w	r3, r2, r9
 8001a0c:	4699      	mov	r9, r3
 8001a0e:	4b9f      	ldr	r3, [pc, #636]	@ (8001c8c <compensate_pressure+0x2cc>)
 8001a10:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001a14:	b21b      	sxth	r3, r3
 8001a16:	17da      	asrs	r2, r3, #31
 8001a18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001a1c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001a20:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8001a24:	4603      	mov	r3, r0
 8001a26:	fb03 f209 	mul.w	r2, r3, r9
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	fb08 f303 	mul.w	r3, r8, r3
 8001a30:	4413      	add	r3, r2
 8001a32:	4602      	mov	r2, r0
 8001a34:	fba8 2102 	umull	r2, r1, r8, r2
 8001a38:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 8001a3c:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001a40:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001a44:	4413      	add	r3, r2
 8001a46:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001a4a:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	@ 0xc8
 8001a4e:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8001a52:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + ((var1 * (int64_t) devv.dig_P5) << 17);
 8001a56:	4b8d      	ldr	r3, [pc, #564]	@ (8001c8c <compensate_pressure+0x2cc>)
 8001a58:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001a5c:	b21b      	sxth	r3, r3
 8001a5e:	17da      	asrs	r2, r3, #31
 8001a60:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001a64:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001a68:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001a6c:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8001a70:	462a      	mov	r2, r5
 8001a72:	fb02 f203 	mul.w	r2, r2, r3
 8001a76:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001a7a:	4621      	mov	r1, r4
 8001a7c:	fb01 f303 	mul.w	r3, r1, r3
 8001a80:	441a      	add	r2, r3
 8001a82:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001a86:	4621      	mov	r1, r4
 8001a88:	fba3 3101 	umull	r3, r1, r3, r1
 8001a8c:	f8c7 110c 	str.w	r1, [r7, #268]	@ 0x10c
 8001a90:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8001a94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a98:	18d3      	adds	r3, r2, r3
 8001a9a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001a9e:	f04f 0000 	mov.w	r0, #0
 8001aa2:	f04f 0100 	mov.w	r1, #0
 8001aa6:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 8001aaa:	462b      	mov	r3, r5
 8001aac:	0459      	lsls	r1, r3, #17
 8001aae:	4622      	mov	r2, r4
 8001ab0:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8001ab4:	4623      	mov	r3, r4
 8001ab6:	0458      	lsls	r0, r3, #17
 8001ab8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001abc:	1814      	adds	r4, r2, r0
 8001abe:	64bc      	str	r4, [r7, #72]	@ 0x48
 8001ac0:	414b      	adcs	r3, r1
 8001ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ac4:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8001ac8:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + (((int64_t) devv.dig_P4) << 35);
 8001acc:	4b6f      	ldr	r3, [pc, #444]	@ (8001c8c <compensate_pressure+0x2cc>)
 8001ace:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001ad2:	b21b      	sxth	r3, r3
 8001ad4:	17da      	asrs	r2, r3, #31
 8001ad6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001ada:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001ade:	f04f 0000 	mov.w	r0, #0
 8001ae2:	f04f 0100 	mov.w	r1, #0
 8001ae6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001aea:	00d9      	lsls	r1, r3, #3
 8001aec:	2000      	movs	r0, #0
 8001aee:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001af2:	1814      	adds	r4, r2, r0
 8001af4:	643c      	str	r4, [r7, #64]	@ 0x40
 8001af6:	414b      	adcs	r3, r1
 8001af8:	647b      	str	r3, [r7, #68]	@ 0x44
 8001afa:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001afe:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = ((var1 * var1 * (int64_t) devv.dig_P3) >> 8)
 8001b02:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001b06:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001b0a:	fb03 f102 	mul.w	r1, r3, r2
 8001b0e:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001b12:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001b16:	fb02 f303 	mul.w	r3, r2, r3
 8001b1a:	18ca      	adds	r2, r1, r3
 8001b1c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001b20:	fba3 3103 	umull	r3, r1, r3, r3
 8001b24:	f8c7 1104 	str.w	r1, [r7, #260]	@ 0x104
 8001b28:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001b2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001b30:	18d3      	adds	r3, r2, r3
 8001b32:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001b36:	4b55      	ldr	r3, [pc, #340]	@ (8001c8c <compensate_pressure+0x2cc>)
 8001b38:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b3c:	b21b      	sxth	r3, r3
 8001b3e:	17da      	asrs	r2, r3, #31
 8001b40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001b44:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001b48:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	@ 0x100
 8001b4c:	4622      	mov	r2, r4
 8001b4e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8001b52:	4641      	mov	r1, r8
 8001b54:	fb01 f202 	mul.w	r2, r1, r2
 8001b58:	464d      	mov	r5, r9
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	4621      	mov	r1, r4
 8001b5e:	4603      	mov	r3, r0
 8001b60:	fb03 f305 	mul.w	r3, r3, r5
 8001b64:	4413      	add	r3, r2
 8001b66:	4602      	mov	r2, r0
 8001b68:	4641      	mov	r1, r8
 8001b6a:	fba2 2101 	umull	r2, r1, r2, r1
 8001b6e:	f8c7 10fc 	str.w	r1, [r7, #252]	@ 0xfc
 8001b72:	f8c7 20f8 	str.w	r2, [r7, #248]	@ 0xf8
 8001b76:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8001b7a:	4413      	add	r3, r2
 8001b7c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001b80:	f04f 0000 	mov.w	r0, #0
 8001b84:	f04f 0100 	mov.w	r1, #0
 8001b88:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001b8c:	4623      	mov	r3, r4
 8001b8e:	0a18      	lsrs	r0, r3, #8
 8001b90:	462a      	mov	r2, r5
 8001b92:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001b96:	462b      	mov	r3, r5
 8001b98:	1219      	asrs	r1, r3, #8
			+ ((var1 * (int64_t) devv.dig_P2) << 12);
 8001b9a:	4b3c      	ldr	r3, [pc, #240]	@ (8001c8c <compensate_pressure+0x2cc>)
 8001b9c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001ba0:	b21b      	sxth	r3, r3
 8001ba2:	17da      	asrs	r2, r3, #31
 8001ba4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001ba8:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001bac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001bb0:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001bb4:	464a      	mov	r2, r9
 8001bb6:	fb02 f203 	mul.w	r2, r2, r3
 8001bba:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001bbe:	4644      	mov	r4, r8
 8001bc0:	fb04 f303 	mul.w	r3, r4, r3
 8001bc4:	441a      	add	r2, r3
 8001bc6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001bca:	4644      	mov	r4, r8
 8001bcc:	fba3 3404 	umull	r3, r4, r3, r4
 8001bd0:	f8c7 40f4 	str.w	r4, [r7, #244]	@ 0xf4
 8001bd4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001bdc:	18d3      	adds	r3, r2, r3
 8001bde:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001be2:	f04f 0200 	mov.w	r2, #0
 8001be6:	f04f 0300 	mov.w	r3, #0
 8001bea:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8001bee:	464c      	mov	r4, r9
 8001bf0:	0323      	lsls	r3, r4, #12
 8001bf2:	46c4      	mov	ip, r8
 8001bf4:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 8001bf8:	4644      	mov	r4, r8
 8001bfa:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t) devv.dig_P3) >> 8)
 8001bfc:	1884      	adds	r4, r0, r2
 8001bfe:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001c00:	eb41 0303 	adc.w	r3, r1, r3
 8001c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c06:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001c0a:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) devv.dig_P1) >> 33;
 8001c0e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001c12:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001c16:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8001c1a:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8001c1e:	4b1b      	ldr	r3, [pc, #108]	@ (8001c8c <compensate_pressure+0x2cc>)
 8001c20:	88db      	ldrh	r3, [r3, #6]
 8001c22:	b29b      	uxth	r3, r3
 8001c24:	2200      	movs	r2, #0
 8001c26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001c2a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001c2e:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	@ 0x98
 8001c32:	4622      	mov	r2, r4
 8001c34:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8001c38:	4641      	mov	r1, r8
 8001c3a:	fb01 f202 	mul.w	r2, r1, r2
 8001c3e:	464d      	mov	r5, r9
 8001c40:	4618      	mov	r0, r3
 8001c42:	4621      	mov	r1, r4
 8001c44:	4603      	mov	r3, r0
 8001c46:	fb03 f305 	mul.w	r3, r3, r5
 8001c4a:	4413      	add	r3, r2
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	4641      	mov	r1, r8
 8001c50:	fba2 2101 	umull	r2, r1, r2, r1
 8001c54:	f8c7 10ec 	str.w	r1, [r7, #236]	@ 0xec
 8001c58:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8001c5c:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001c60:	4413      	add	r3, r2
 8001c62:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001c66:	f04f 0200 	mov.w	r2, #0
 8001c6a:	f04f 0300 	mov.w	r3, #0
 8001c6e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001c72:	4629      	mov	r1, r5
 8001c74:	104a      	asrs	r2, r1, #1
 8001c76:	4629      	mov	r1, r5
 8001c78:	17cb      	asrs	r3, r1, #31
 8001c7a:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

	if (var1 == 0) {
 8001c7e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001c82:	4313      	orrs	r3, r2
 8001c84:	d104      	bne.n	8001c90 <compensate_pressure+0x2d0>
		return 0;  // avoid exception caused by division by zero
 8001c86:	2300      	movs	r3, #0
 8001c88:	e15d      	b.n	8001f46 <compensate_pressure+0x586>
 8001c8a:	bf00      	nop
 8001c8c:	20000104 	.word	0x20000104
	}

	p = 1048576 - adc_press;
 8001c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001c94:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001c98:	17da      	asrs	r2, r3, #31
 8001c9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c9c:	637a      	str	r2, [r7, #52]	@ 0x34
 8001c9e:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001ca2:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	p = (((p << 31) - var2) * 3125) / var1;
 8001ca6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001caa:	105b      	asrs	r3, r3, #1
 8001cac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001cb0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001cb4:	07db      	lsls	r3, r3, #31
 8001cb6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001cba:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001cbe:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8001cc2:	4604      	mov	r4, r0
 8001cc4:	1aa4      	subs	r4, r4, r2
 8001cc6:	f8c7 4080 	str.w	r4, [r7, #128]	@ 0x80
 8001cca:	eb61 0303 	sbc.w	r3, r1, r3
 8001cce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001cd2:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001cd6:	4622      	mov	r2, r4
 8001cd8:	462b      	mov	r3, r5
 8001cda:	1891      	adds	r1, r2, r2
 8001cdc:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001cde:	415b      	adcs	r3, r3
 8001ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ce2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001ce6:	4621      	mov	r1, r4
 8001ce8:	1851      	adds	r1, r2, r1
 8001cea:	6239      	str	r1, [r7, #32]
 8001cec:	4629      	mov	r1, r5
 8001cee:	414b      	adcs	r3, r1
 8001cf0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cf2:	f04f 0200 	mov.w	r2, #0
 8001cf6:	f04f 0300 	mov.w	r3, #0
 8001cfa:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001cfe:	4649      	mov	r1, r9
 8001d00:	018b      	lsls	r3, r1, #6
 8001d02:	4641      	mov	r1, r8
 8001d04:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d08:	4641      	mov	r1, r8
 8001d0a:	018a      	lsls	r2, r1, #6
 8001d0c:	4641      	mov	r1, r8
 8001d0e:	1889      	adds	r1, r1, r2
 8001d10:	61b9      	str	r1, [r7, #24]
 8001d12:	4649      	mov	r1, r9
 8001d14:	eb43 0101 	adc.w	r1, r3, r1
 8001d18:	61f9      	str	r1, [r7, #28]
 8001d1a:	f04f 0200 	mov.w	r2, #0
 8001d1e:	f04f 0300 	mov.w	r3, #0
 8001d22:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001d26:	4649      	mov	r1, r9
 8001d28:	008b      	lsls	r3, r1, #2
 8001d2a:	46c4      	mov	ip, r8
 8001d2c:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001d30:	4641      	mov	r1, r8
 8001d32:	008a      	lsls	r2, r1, #2
 8001d34:	4610      	mov	r0, r2
 8001d36:	4619      	mov	r1, r3
 8001d38:	4603      	mov	r3, r0
 8001d3a:	4622      	mov	r2, r4
 8001d3c:	189b      	adds	r3, r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
 8001d40:	460b      	mov	r3, r1
 8001d42:	462a      	mov	r2, r5
 8001d44:	eb42 0303 	adc.w	r3, r2, r3
 8001d48:	617b      	str	r3, [r7, #20]
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	f04f 0300 	mov.w	r3, #0
 8001d52:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001d56:	4649      	mov	r1, r9
 8001d58:	008b      	lsls	r3, r1, #2
 8001d5a:	46c4      	mov	ip, r8
 8001d5c:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001d60:	4641      	mov	r1, r8
 8001d62:	008a      	lsls	r2, r1, #2
 8001d64:	4610      	mov	r0, r2
 8001d66:	4619      	mov	r1, r3
 8001d68:	4603      	mov	r3, r0
 8001d6a:	4622      	mov	r2, r4
 8001d6c:	189b      	adds	r3, r3, r2
 8001d6e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001d70:	462b      	mov	r3, r5
 8001d72:	460a      	mov	r2, r1
 8001d74:	eb42 0303 	adc.w	r3, r2, r3
 8001d78:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001d7a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001d7e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001d82:	f7ff fa89 	bl	8001298 <__aeabi_ldivmod>
 8001d86:	4602      	mov	r2, r0
 8001d88:	460b      	mov	r3, r1
 8001d8a:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	var1 = ((int64_t) devv.dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8001d8e:	4b71      	ldr	r3, [pc, #452]	@ (8001f54 <compensate_pressure+0x594>)
 8001d90:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001d94:	b21b      	sxth	r3, r3
 8001d96:	17da      	asrs	r2, r3, #31
 8001d98:	673b      	str	r3, [r7, #112]	@ 0x70
 8001d9a:	677a      	str	r2, [r7, #116]	@ 0x74
 8001d9c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001da0:	f04f 0000 	mov.w	r0, #0
 8001da4:	f04f 0100 	mov.w	r1, #0
 8001da8:	0b50      	lsrs	r0, r2, #13
 8001daa:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001dae:	1359      	asrs	r1, r3, #13
 8001db0:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001db4:	462b      	mov	r3, r5
 8001db6:	fb00 f203 	mul.w	r2, r0, r3
 8001dba:	4623      	mov	r3, r4
 8001dbc:	fb03 f301 	mul.w	r3, r3, r1
 8001dc0:	4413      	add	r3, r2
 8001dc2:	4622      	mov	r2, r4
 8001dc4:	fba2 2100 	umull	r2, r1, r2, r0
 8001dc8:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8001dcc:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001dd0:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001dd4:	4413      	add	r3, r2
 8001dd6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001dda:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001dde:	f04f 0000 	mov.w	r0, #0
 8001de2:	f04f 0100 	mov.w	r1, #0
 8001de6:	0b50      	lsrs	r0, r2, #13
 8001de8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001dec:	1359      	asrs	r1, r3, #13
 8001dee:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001df2:	462b      	mov	r3, r5
 8001df4:	fb00 f203 	mul.w	r2, r0, r3
 8001df8:	4623      	mov	r3, r4
 8001dfa:	fb03 f301 	mul.w	r3, r3, r1
 8001dfe:	4413      	add	r3, r2
 8001e00:	4622      	mov	r2, r4
 8001e02:	fba2 2100 	umull	r2, r1, r2, r0
 8001e06:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8001e0a:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001e0e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001e12:	4413      	add	r3, r2
 8001e14:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001e18:	f04f 0200 	mov.w	r2, #0
 8001e1c:	f04f 0300 	mov.w	r3, #0
 8001e20:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001e24:	4621      	mov	r1, r4
 8001e26:	0e4a      	lsrs	r2, r1, #25
 8001e28:	4620      	mov	r0, r4
 8001e2a:	4629      	mov	r1, r5
 8001e2c:	460c      	mov	r4, r1
 8001e2e:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8001e32:	164b      	asrs	r3, r1, #25
 8001e34:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	var2 = ((int64_t) devv.dig_P8 * p) >> 19;
 8001e38:	4b46      	ldr	r3, [pc, #280]	@ (8001f54 <compensate_pressure+0x594>)
 8001e3a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001e3e:	b21b      	sxth	r3, r3
 8001e40:	17da      	asrs	r2, r3, #31
 8001e42:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001e44:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001e46:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001e4a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001e4e:	462a      	mov	r2, r5
 8001e50:	fb02 f203 	mul.w	r2, r2, r3
 8001e54:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001e58:	4621      	mov	r1, r4
 8001e5a:	fb01 f303 	mul.w	r3, r1, r3
 8001e5e:	441a      	add	r2, r3
 8001e60:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001e64:	4621      	mov	r1, r4
 8001e66:	fba3 3101 	umull	r3, r1, r3, r1
 8001e6a:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 8001e6e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001e72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001e76:	18d3      	adds	r3, r2, r3
 8001e78:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001e7c:	f04f 0200 	mov.w	r2, #0
 8001e80:	f04f 0300 	mov.w	r3, #0
 8001e84:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001e88:	4621      	mov	r1, r4
 8001e8a:	0cca      	lsrs	r2, r1, #19
 8001e8c:	4620      	mov	r0, r4
 8001e8e:	4629      	mov	r1, r5
 8001e90:	460c      	mov	r4, r1
 8001e92:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8001e96:	14cb      	asrs	r3, r1, #19
 8001e98:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

	p = ((p + var1 + var2) >> 8) + ((int64_t) devv.dig_P7 << 4);
 8001e9c:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001ea0:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001ea4:	1884      	adds	r4, r0, r2
 8001ea6:	663c      	str	r4, [r7, #96]	@ 0x60
 8001ea8:	eb41 0303 	adc.w	r3, r1, r3
 8001eac:	667b      	str	r3, [r7, #100]	@ 0x64
 8001eae:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001eb2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001eb6:	4621      	mov	r1, r4
 8001eb8:	1889      	adds	r1, r1, r2
 8001eba:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001ebc:	4629      	mov	r1, r5
 8001ebe:	eb43 0101 	adc.w	r1, r3, r1
 8001ec2:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8001ec4:	f04f 0000 	mov.w	r0, #0
 8001ec8:	f04f 0100 	mov.w	r1, #0
 8001ecc:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001ed0:	4623      	mov	r3, r4
 8001ed2:	0a18      	lsrs	r0, r3, #8
 8001ed4:	462a      	mov	r2, r5
 8001ed6:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001eda:	462b      	mov	r3, r5
 8001edc:	1219      	asrs	r1, r3, #8
 8001ede:	4b1d      	ldr	r3, [pc, #116]	@ (8001f54 <compensate_pressure+0x594>)
 8001ee0:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001ee4:	b21b      	sxth	r3, r3
 8001ee6:	17da      	asrs	r2, r3, #31
 8001ee8:	653b      	str	r3, [r7, #80]	@ 0x50
 8001eea:	657a      	str	r2, [r7, #84]	@ 0x54
 8001eec:	f04f 0200 	mov.w	r2, #0
 8001ef0:	f04f 0300 	mov.w	r3, #0
 8001ef4:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001ef8:	464c      	mov	r4, r9
 8001efa:	0123      	lsls	r3, r4, #4
 8001efc:	46c4      	mov	ip, r8
 8001efe:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8001f02:	4644      	mov	r4, r8
 8001f04:	0122      	lsls	r2, r4, #4
 8001f06:	1884      	adds	r4, r0, r2
 8001f08:	60bc      	str	r4, [r7, #8]
 8001f0a:	eb41 0303 	adc.w	r3, r1, r3
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001f14:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	return p/256;
 8001f18:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	da07      	bge.n	8001f30 <compensate_pressure+0x570>
 8001f20:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001f24:	6039      	str	r1, [r7, #0]
 8001f26:	f143 0300 	adc.w	r3, r3, #0
 8001f2a:	607b      	str	r3, [r7, #4]
 8001f2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f30:	f04f 0000 	mov.w	r0, #0
 8001f34:	f04f 0100 	mov.w	r1, #0
 8001f38:	0a10      	lsrs	r0, r2, #8
 8001f3a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001f3e:	1219      	asrs	r1, r3, #8
 8001f40:	4602      	mov	r2, r0
 8001f42:	460b      	mov	r3, r1
 8001f44:	4613      	mov	r3, r2
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f52:	bf00      	nop
 8001f54:	20000104 	.word	0x20000104

08001f58 <bmp280_read_fixed>:


int32_t bmp280_read_fixed(){
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
	static int32_t temperature;
	static int32_t pressure;

	uint8_t data[3];

	if (read_data(0xf7, data,3)) {
 8001f5e:	463b      	mov	r3, r7
 8001f60:	2203      	movs	r2, #3
 8001f62:	4619      	mov	r1, r3
 8001f64:	20f7      	movs	r0, #247	@ 0xf7
 8001f66:	f7ff fb91 	bl	800168c <read_data>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <bmp280_read_fixed+0x1c>
		return false;
 8001f70:	2300      	movs	r3, #0
 8001f72:	e073      	b.n	800205c <bmp280_read_fixed+0x104>
	}
	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8001f74:	783b      	ldrb	r3, [r7, #0]
 8001f76:	031a      	lsls	r2, r3, #12
 8001f78:	787b      	ldrb	r3, [r7, #1]
 8001f7a:	011b      	lsls	r3, r3, #4
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	78ba      	ldrb	r2, [r7, #2]
 8001f80:	0912      	lsrs	r2, r2, #4
 8001f82:	b2d2      	uxtb	r2, r2
 8001f84:	4313      	orrs	r3, r2
 8001f86:	4a3c      	ldr	r2, [pc, #240]	@ (8002078 <bmp280_read_fixed+0x120>)
 8001f88:	6013      	str	r3, [r2, #0]

	if (read_data(0xfA, data,3)) {
 8001f8a:	463b      	mov	r3, r7
 8001f8c:	2203      	movs	r2, #3
 8001f8e:	4619      	mov	r1, r3
 8001f90:	20fa      	movs	r0, #250	@ 0xfa
 8001f92:	f7ff fb7b 	bl	800168c <read_data>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <bmp280_read_fixed+0x48>
		return false;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	e05d      	b.n	800205c <bmp280_read_fixed+0x104>
	}
	adc_temp = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8001fa0:	783b      	ldrb	r3, [r7, #0]
 8001fa2:	031a      	lsls	r2, r3, #12
 8001fa4:	787b      	ldrb	r3, [r7, #1]
 8001fa6:	011b      	lsls	r3, r3, #4
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	78ba      	ldrb	r2, [r7, #2]
 8001fac:	0912      	lsrs	r2, r2, #4
 8001fae:	b2d2      	uxtb	r2, r2
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	4a32      	ldr	r2, [pc, #200]	@ (800207c <bmp280_read_fixed+0x124>)
 8001fb4:	6013      	str	r3, [r2, #0]
    temperature = compensate_temperature(adc_temp, &fine_temp);
 8001fb6:	4b31      	ldr	r3, [pc, #196]	@ (800207c <bmp280_read_fixed+0x124>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4931      	ldr	r1, [pc, #196]	@ (8002080 <bmp280_read_fixed+0x128>)
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff fcc5 	bl	800194c <compensate_temperature>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	4a2f      	ldr	r2, [pc, #188]	@ (8002084 <bmp280_read_fixed+0x12c>)
 8001fc6:	6013      	str	r3, [r2, #0]
	pressure = compensate_pressure(adc_pressure, fine_temp);
 8001fc8:	4b2b      	ldr	r3, [pc, #172]	@ (8002078 <bmp280_read_fixed+0x120>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a2c      	ldr	r2, [pc, #176]	@ (8002080 <bmp280_read_fixed+0x128>)
 8001fce:	6812      	ldr	r2, [r2, #0]
 8001fd0:	4611      	mov	r1, r2
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7ff fcf4 	bl	80019c0 <compensate_pressure>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	461a      	mov	r2, r3
 8001fdc:	4b2a      	ldr	r3, [pc, #168]	@ (8002088 <bmp280_read_fixed+0x130>)
 8001fde:	601a      	str	r2, [r3, #0]
	int32_t bmp280_altitude =((44330 * (1.0 - powf((float)pressure/102416,0.1903))))*100 - 100000;// cm
 8001fe0:	4b29      	ldr	r3, [pc, #164]	@ (8002088 <bmp280_read_fixed+0x130>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7fe fee1 	bl	8000dac <__aeabi_i2f>
 8001fea:	4603      	mov	r3, r0
 8001fec:	4927      	ldr	r1, [pc, #156]	@ (800208c <bmp280_read_fixed+0x134>)
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe ffe4 	bl	8000fbc <__aeabi_fdiv>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	4926      	ldr	r1, [pc, #152]	@ (8002090 <bmp280_read_fixed+0x138>)
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f012 ffef 	bl	8014fdc <powf>
 8001ffe:	4603      	mov	r3, r0
 8002000:	4618      	mov	r0, r3
 8002002:	f7fe fa79 	bl	80004f8 <__aeabi_f2d>
 8002006:	4602      	mov	r2, r0
 8002008:	460b      	mov	r3, r1
 800200a:	f04f 0000 	mov.w	r0, #0
 800200e:	4921      	ldr	r1, [pc, #132]	@ (8002094 <bmp280_read_fixed+0x13c>)
 8002010:	f7fe f912 	bl	8000238 <__aeabi_dsub>
 8002014:	4602      	mov	r2, r0
 8002016:	460b      	mov	r3, r1
 8002018:	4610      	mov	r0, r2
 800201a:	4619      	mov	r1, r3
 800201c:	a312      	add	r3, pc, #72	@ (adr r3, 8002068 <bmp280_read_fixed+0x110>)
 800201e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002022:	f7fe fac1 	bl	80005a8 <__aeabi_dmul>
 8002026:	4602      	mov	r2, r0
 8002028:	460b      	mov	r3, r1
 800202a:	4610      	mov	r0, r2
 800202c:	4619      	mov	r1, r3
 800202e:	f04f 0200 	mov.w	r2, #0
 8002032:	4b19      	ldr	r3, [pc, #100]	@ (8002098 <bmp280_read_fixed+0x140>)
 8002034:	f7fe fab8 	bl	80005a8 <__aeabi_dmul>
 8002038:	4602      	mov	r2, r0
 800203a:	460b      	mov	r3, r1
 800203c:	4610      	mov	r0, r2
 800203e:	4619      	mov	r1, r3
 8002040:	a30b      	add	r3, pc, #44	@ (adr r3, 8002070 <bmp280_read_fixed+0x118>)
 8002042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002046:	f7fe f8f7 	bl	8000238 <__aeabi_dsub>
 800204a:	4602      	mov	r2, r0
 800204c:	460b      	mov	r3, r1
 800204e:	4610      	mov	r0, r2
 8002050:	4619      	mov	r1, r3
 8002052:	f7fe fd59 	bl	8000b08 <__aeabi_d2iz>
 8002056:	4603      	mov	r3, r0
 8002058:	607b      	str	r3, [r7, #4]
	return bmp280_altitude;
 800205a:	687b      	ldr	r3, [r7, #4]
}
 800205c:	4618      	mov	r0, r3
 800205e:	3708      	adds	r7, #8
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	f3af 8000 	nop.w
 8002068:	00000000 	.word	0x00000000
 800206c:	40e5a540 	.word	0x40e5a540
 8002070:	00000000 	.word	0x00000000
 8002074:	40f86a00 	.word	0x40f86a00
 8002078:	20000138 	.word	0x20000138
 800207c:	2000013c 	.word	0x2000013c
 8002080:	20000140 	.word	0x20000140
 8002084:	20000144 	.word	0x20000144
 8002088:	20000148 	.word	0x20000148
 800208c:	47c80800 	.word	0x47c80800
 8002090:	3e42de01 	.word	0x3e42de01
 8002094:	3ff00000 	.word	0x3ff00000
 8002098:	40590000 	.word	0x40590000

0800209c <ibus_init>:


static void ibusDataReceive(uint8_t c);

void ibus_init(UART_HandleTypeDef *uartt)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
    ibusChannelData[0] = 1500;
 80020a4:	4b12      	ldr	r3, [pc, #72]	@ (80020f0 <ibus_init+0x54>)
 80020a6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80020aa:	601a      	str	r2, [r3, #0]
    ibusChannelData[1] = 1500;
 80020ac:	4b10      	ldr	r3, [pc, #64]	@ (80020f0 <ibus_init+0x54>)
 80020ae:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80020b2:	605a      	str	r2, [r3, #4]
    for(int i = 2;i < IBUS_MAX_CHANNEL ; i++){
 80020b4:	2302      	movs	r3, #2
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	e008      	b.n	80020cc <ibus_init+0x30>
      ibusChannelData[i] = 1000;
 80020ba:	4a0d      	ldr	r2, [pc, #52]	@ (80020f0 <ibus_init+0x54>)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80020c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i = 2;i < IBUS_MAX_CHANNEL ; i++){
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	3301      	adds	r3, #1
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	2b0d      	cmp	r3, #13
 80020d0:	ddf3      	ble.n	80020ba <ibus_init+0x1e>
    }
	uart = uartt;
 80020d2:	4a08      	ldr	r2, [pc, #32]	@ (80020f4 <ibus_init+0x58>)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6013      	str	r3, [r2, #0]
#ifdef DMA_MODE
    is_receive_cpl = 0;
	HAL_UART_Receive_DMA(uart,buffer_dma,2*IBUS_BUFFSIZE);
#else 
	HAL_UART_Receive_IT(uart, &rx_buff,1);
 80020d8:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <ibus_init+0x58>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2201      	movs	r2, #1
 80020de:	4906      	ldr	r1, [pc, #24]	@ (80020f8 <ibus_init+0x5c>)
 80020e0:	4618      	mov	r0, r3
 80020e2:	f00a febe 	bl	800ce62 <HAL_UART_Receive_IT>
#endif
}
 80020e6:	bf00      	nop
 80020e8:	3710      	adds	r7, #16
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000150 	.word	0x20000150
 80020f4:	200001ac 	.word	0x200001ac
 80020f8:	200001a8 	.word	0x200001a8

080020fc <ibus_uart_port>:

UART_HandleTypeDef *ibus_uart_port(){
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
   return uart;
 8002100:	4b02      	ldr	r3, [pc, #8]	@ (800210c <ibus_uart_port+0x10>)
 8002102:	681b      	ldr	r3, [r3, #0]
}
 8002104:	4618      	mov	r0, r3
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr
 800210c:	200001ac 	.word	0x200001ac

08002110 <ibus_calback>:

   ibusFrameComplete();
#endif
}

void ibus_calback(){
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0

#ifdef DMA_MODE
	is_receive_cpl = 1;
#else 
	ibusDataReceive(rx_buff);
 8002114:	4b06      	ldr	r3, [pc, #24]	@ (8002130 <ibus_calback+0x20>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	4618      	mov	r0, r3
 800211a:	f000 f80d 	bl	8002138 <ibusDataReceive>
    HAL_UART_Receive_IT(uart, &rx_buff,1);
 800211e:	4b05      	ldr	r3, [pc, #20]	@ (8002134 <ibus_calback+0x24>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2201      	movs	r2, #1
 8002124:	4902      	ldr	r1, [pc, #8]	@ (8002130 <ibus_calback+0x20>)
 8002126:	4618      	mov	r0, r3
 8002128:	f00a fe9b 	bl	800ce62 <HAL_UART_Receive_IT>
#endif

}
 800212c:	bf00      	nop
 800212e:	bd80      	pop	{r7, pc}
 8002130:	200001a8 	.word	0x200001a8
 8002134:	200001ac 	.word	0x200001ac

08002138 <ibusDataReceive>:

static void ibusDataReceive(uint8_t c)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	71fb      	strb	r3, [r7, #7]
    uint32_t ibusTime;
    static uint32_t ibusTimeLast;
    static uint8_t ibusFramePosition;

    ibusTime = micros();
 8002142:	4b1b      	ldr	r3, [pc, #108]	@ (80021b0 <ibusDataReceive+0x78>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800214a:	4b1a      	ldr	r3, [pc, #104]	@ (80021b4 <ibusDataReceive+0x7c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4413      	add	r3, r2
 8002150:	60fb      	str	r3, [r7, #12]

    if ((ibusTime - ibusTimeLast) > 3000)
 8002152:	4b19      	ldr	r3, [pc, #100]	@ (80021b8 <ibusDataReceive+0x80>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800215e:	4293      	cmp	r3, r2
 8002160:	d902      	bls.n	8002168 <ibusDataReceive+0x30>
        ibusFramePosition = 0;
 8002162:	4b16      	ldr	r3, [pc, #88]	@ (80021bc <ibusDataReceive+0x84>)
 8002164:	2200      	movs	r2, #0
 8002166:	701a      	strb	r2, [r3, #0]

    ibusTimeLast = ibusTime;
 8002168:	4a13      	ldr	r2, [pc, #76]	@ (80021b8 <ibusDataReceive+0x80>)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6013      	str	r3, [r2, #0]

    if (ibusFramePosition == 0 && c != IBUS_SYNCBYTE)
 800216e:	4b13      	ldr	r3, [pc, #76]	@ (80021bc <ibusDataReceive+0x84>)
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d102      	bne.n	800217c <ibusDataReceive+0x44>
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	2b20      	cmp	r3, #32
 800217a:	d114      	bne.n	80021a6 <ibusDataReceive+0x6e>
        return;

    ibus[ibusFramePosition] = (uint8_t)c;
 800217c:	4b0f      	ldr	r3, [pc, #60]	@ (80021bc <ibusDataReceive+0x84>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	4619      	mov	r1, r3
 8002182:	4a0f      	ldr	r2, [pc, #60]	@ (80021c0 <ibusDataReceive+0x88>)
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	5453      	strb	r3, [r2, r1]

    if (ibusFramePosition == IBUS_BUFFSIZE - 1) {
 8002188:	4b0c      	ldr	r3, [pc, #48]	@ (80021bc <ibusDataReceive+0x84>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	2b1f      	cmp	r3, #31
 800218e:	d103      	bne.n	8002198 <ibusDataReceive+0x60>
        ibusFrameDone = TRUE;
 8002190:	4b0c      	ldr	r3, [pc, #48]	@ (80021c4 <ibusDataReceive+0x8c>)
 8002192:	2201      	movs	r2, #1
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	e007      	b.n	80021a8 <ibusDataReceive+0x70>
    } else {
        ibusFramePosition++;
 8002198:	4b08      	ldr	r3, [pc, #32]	@ (80021bc <ibusDataReceive+0x84>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	3301      	adds	r3, #1
 800219e:	b2da      	uxtb	r2, r3
 80021a0:	4b06      	ldr	r3, [pc, #24]	@ (80021bc <ibusDataReceive+0x84>)
 80021a2:	701a      	strb	r2, [r3, #0]
 80021a4:	e000      	b.n	80021a8 <ibusDataReceive+0x70>
        return;
 80021a6:	bf00      	nop
    }
}
 80021a8:	3714      	adds	r7, #20
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bc80      	pop	{r7}
 80021ae:	4770      	bx	lr
 80021b0:	200005e4 	.word	0x200005e4
 80021b4:	200005e8 	.word	0x200005e8
 80021b8:	200001b0 	.word	0x200001b0
 80021bc:	200001b4 	.word	0x200001b4
 80021c0:	20000188 	.word	0x20000188
 80021c4:	2000014c 	.word	0x2000014c

080021c8 <ibusFrameComplete>:

int ibusFrameComplete(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
	
    uint8_t i;
    uint16_t chksum, rxsum;

    if (ibusFrameDone) {
 80021ce:	4b63      	ldr	r3, [pc, #396]	@ (800235c <ibusFrameComplete+0x194>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f000 80bb 	beq.w	800234e <ibusFrameComplete+0x186>
        ibusFrameDone = FALSE;
 80021d8:	4b60      	ldr	r3, [pc, #384]	@ (800235c <ibusFrameComplete+0x194>)
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]

        chksum = 0xFFFF;
 80021de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021e2:	81bb      	strh	r3, [r7, #12]

        for (i = 0; i < 30; i++)
 80021e4:	2300      	movs	r3, #0
 80021e6:	73fb      	strb	r3, [r7, #15]
 80021e8:	e009      	b.n	80021fe <ibusFrameComplete+0x36>
            chksum -= ibus[i];
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
 80021ec:	4a5c      	ldr	r2, [pc, #368]	@ (8002360 <ibusFrameComplete+0x198>)
 80021ee:	5cd3      	ldrb	r3, [r2, r3]
 80021f0:	461a      	mov	r2, r3
 80021f2:	89bb      	ldrh	r3, [r7, #12]
 80021f4:	1a9b      	subs	r3, r3, r2
 80021f6:	81bb      	strh	r3, [r7, #12]
        for (i = 0; i < 30; i++)
 80021f8:	7bfb      	ldrb	r3, [r7, #15]
 80021fa:	3301      	adds	r3, #1
 80021fc:	73fb      	strb	r3, [r7, #15]
 80021fe:	7bfb      	ldrb	r3, [r7, #15]
 8002200:	2b1d      	cmp	r3, #29
 8002202:	d9f2      	bls.n	80021ea <ibusFrameComplete+0x22>

        rxsum = ibus[30] + (ibus[31] << 8);
 8002204:	4b56      	ldr	r3, [pc, #344]	@ (8002360 <ibusFrameComplete+0x198>)
 8002206:	7f9b      	ldrb	r3, [r3, #30]
 8002208:	461a      	mov	r2, r3
 800220a:	4b55      	ldr	r3, [pc, #340]	@ (8002360 <ibusFrameComplete+0x198>)
 800220c:	7fdb      	ldrb	r3, [r3, #31]
 800220e:	021b      	lsls	r3, r3, #8
 8002210:	b29b      	uxth	r3, r3
 8002212:	4413      	add	r3, r2
 8002214:	80fb      	strh	r3, [r7, #6]

        if (chksum == rxsum) {
 8002216:	89ba      	ldrh	r2, [r7, #12]
 8002218:	88fb      	ldrh	r3, [r7, #6]
 800221a:	429a      	cmp	r2, r3
 800221c:	f040 8097 	bne.w	800234e <ibusFrameComplete+0x186>
            ibusChannelData[0] = (ibus[ 3] << 8) + ibus[ 2];
 8002220:	4b4f      	ldr	r3, [pc, #316]	@ (8002360 <ibusFrameComplete+0x198>)
 8002222:	78db      	ldrb	r3, [r3, #3]
 8002224:	021b      	lsls	r3, r3, #8
 8002226:	4a4e      	ldr	r2, [pc, #312]	@ (8002360 <ibusFrameComplete+0x198>)
 8002228:	7892      	ldrb	r2, [r2, #2]
 800222a:	4413      	add	r3, r2
 800222c:	461a      	mov	r2, r3
 800222e:	4b4d      	ldr	r3, [pc, #308]	@ (8002364 <ibusFrameComplete+0x19c>)
 8002230:	601a      	str	r2, [r3, #0]
            ibusChannelData[1] = (ibus[ 5] << 8) + ibus[ 4];
 8002232:	4b4b      	ldr	r3, [pc, #300]	@ (8002360 <ibusFrameComplete+0x198>)
 8002234:	795b      	ldrb	r3, [r3, #5]
 8002236:	021b      	lsls	r3, r3, #8
 8002238:	4a49      	ldr	r2, [pc, #292]	@ (8002360 <ibusFrameComplete+0x198>)
 800223a:	7912      	ldrb	r2, [r2, #4]
 800223c:	4413      	add	r3, r2
 800223e:	461a      	mov	r2, r3
 8002240:	4b48      	ldr	r3, [pc, #288]	@ (8002364 <ibusFrameComplete+0x19c>)
 8002242:	605a      	str	r2, [r3, #4]
            ibusChannelData[2] = (ibus[ 7] << 8) + ibus[ 6];
 8002244:	4b46      	ldr	r3, [pc, #280]	@ (8002360 <ibusFrameComplete+0x198>)
 8002246:	79db      	ldrb	r3, [r3, #7]
 8002248:	021b      	lsls	r3, r3, #8
 800224a:	4a45      	ldr	r2, [pc, #276]	@ (8002360 <ibusFrameComplete+0x198>)
 800224c:	7992      	ldrb	r2, [r2, #6]
 800224e:	4413      	add	r3, r2
 8002250:	461a      	mov	r2, r3
 8002252:	4b44      	ldr	r3, [pc, #272]	@ (8002364 <ibusFrameComplete+0x19c>)
 8002254:	609a      	str	r2, [r3, #8]
            ibusChannelData[3] = (ibus[ 9] << 8) + ibus[ 8];
 8002256:	4b42      	ldr	r3, [pc, #264]	@ (8002360 <ibusFrameComplete+0x198>)
 8002258:	7a5b      	ldrb	r3, [r3, #9]
 800225a:	021b      	lsls	r3, r3, #8
 800225c:	4a40      	ldr	r2, [pc, #256]	@ (8002360 <ibusFrameComplete+0x198>)
 800225e:	7a12      	ldrb	r2, [r2, #8]
 8002260:	4413      	add	r3, r2
 8002262:	461a      	mov	r2, r3
 8002264:	4b3f      	ldr	r3, [pc, #252]	@ (8002364 <ibusFrameComplete+0x19c>)
 8002266:	60da      	str	r2, [r3, #12]
            ibusChannelData[4] = (ibus[11] << 8) + ibus[10];
 8002268:	4b3d      	ldr	r3, [pc, #244]	@ (8002360 <ibusFrameComplete+0x198>)
 800226a:	7adb      	ldrb	r3, [r3, #11]
 800226c:	021b      	lsls	r3, r3, #8
 800226e:	4a3c      	ldr	r2, [pc, #240]	@ (8002360 <ibusFrameComplete+0x198>)
 8002270:	7a92      	ldrb	r2, [r2, #10]
 8002272:	4413      	add	r3, r2
 8002274:	461a      	mov	r2, r3
 8002276:	4b3b      	ldr	r3, [pc, #236]	@ (8002364 <ibusFrameComplete+0x19c>)
 8002278:	611a      	str	r2, [r3, #16]
            ibusChannelData[5] = (ibus[13] << 8) + ibus[12];
 800227a:	4b39      	ldr	r3, [pc, #228]	@ (8002360 <ibusFrameComplete+0x198>)
 800227c:	7b5b      	ldrb	r3, [r3, #13]
 800227e:	021b      	lsls	r3, r3, #8
 8002280:	4a37      	ldr	r2, [pc, #220]	@ (8002360 <ibusFrameComplete+0x198>)
 8002282:	7b12      	ldrb	r2, [r2, #12]
 8002284:	4413      	add	r3, r2
 8002286:	461a      	mov	r2, r3
 8002288:	4b36      	ldr	r3, [pc, #216]	@ (8002364 <ibusFrameComplete+0x19c>)
 800228a:	615a      	str	r2, [r3, #20]
            ibusChannelData[6] = (ibus[15] << 8) + ibus[14];
 800228c:	4b34      	ldr	r3, [pc, #208]	@ (8002360 <ibusFrameComplete+0x198>)
 800228e:	7bdb      	ldrb	r3, [r3, #15]
 8002290:	021b      	lsls	r3, r3, #8
 8002292:	4a33      	ldr	r2, [pc, #204]	@ (8002360 <ibusFrameComplete+0x198>)
 8002294:	7b92      	ldrb	r2, [r2, #14]
 8002296:	4413      	add	r3, r2
 8002298:	461a      	mov	r2, r3
 800229a:	4b32      	ldr	r3, [pc, #200]	@ (8002364 <ibusFrameComplete+0x19c>)
 800229c:	619a      	str	r2, [r3, #24]
            ibusChannelData[7] = (ibus[17] << 8) + ibus[16];
 800229e:	4b30      	ldr	r3, [pc, #192]	@ (8002360 <ibusFrameComplete+0x198>)
 80022a0:	7c5b      	ldrb	r3, [r3, #17]
 80022a2:	021b      	lsls	r3, r3, #8
 80022a4:	4a2e      	ldr	r2, [pc, #184]	@ (8002360 <ibusFrameComplete+0x198>)
 80022a6:	7c12      	ldrb	r2, [r2, #16]
 80022a8:	4413      	add	r3, r2
 80022aa:	461a      	mov	r2, r3
 80022ac:	4b2d      	ldr	r3, [pc, #180]	@ (8002364 <ibusFrameComplete+0x19c>)
 80022ae:	61da      	str	r2, [r3, #28]
			ibusChannelData[8] = (ibus[19] << 8) + ibus[18];
 80022b0:	4b2b      	ldr	r3, [pc, #172]	@ (8002360 <ibusFrameComplete+0x198>)
 80022b2:	7cdb      	ldrb	r3, [r3, #19]
 80022b4:	021b      	lsls	r3, r3, #8
 80022b6:	4a2a      	ldr	r2, [pc, #168]	@ (8002360 <ibusFrameComplete+0x198>)
 80022b8:	7c92      	ldrb	r2, [r2, #18]
 80022ba:	4413      	add	r3, r2
 80022bc:	461a      	mov	r2, r3
 80022be:	4b29      	ldr	r3, [pc, #164]	@ (8002364 <ibusFrameComplete+0x19c>)
 80022c0:	621a      	str	r2, [r3, #32]
            ibusChannelData[9] = (ibus[21] << 8) + ibus[20];
 80022c2:	4b27      	ldr	r3, [pc, #156]	@ (8002360 <ibusFrameComplete+0x198>)
 80022c4:	7d5b      	ldrb	r3, [r3, #21]
 80022c6:	021b      	lsls	r3, r3, #8
 80022c8:	4a25      	ldr	r2, [pc, #148]	@ (8002360 <ibusFrameComplete+0x198>)
 80022ca:	7d12      	ldrb	r2, [r2, #20]
 80022cc:	4413      	add	r3, r2
 80022ce:	461a      	mov	r2, r3
 80022d0:	4b24      	ldr	r3, [pc, #144]	@ (8002364 <ibusFrameComplete+0x19c>)
 80022d2:	625a      	str	r2, [r3, #36]	@ 0x24
            ibusChannelData[10] = (ibus[23] << 8) + ibus[22];
 80022d4:	4b22      	ldr	r3, [pc, #136]	@ (8002360 <ibusFrameComplete+0x198>)
 80022d6:	7ddb      	ldrb	r3, [r3, #23]
 80022d8:	021b      	lsls	r3, r3, #8
 80022da:	4a21      	ldr	r2, [pc, #132]	@ (8002360 <ibusFrameComplete+0x198>)
 80022dc:	7d92      	ldrb	r2, [r2, #22]
 80022de:	4413      	add	r3, r2
 80022e0:	461a      	mov	r2, r3
 80022e2:	4b20      	ldr	r3, [pc, #128]	@ (8002364 <ibusFrameComplete+0x19c>)
 80022e4:	629a      	str	r2, [r3, #40]	@ 0x28
			ibusChannelData[11] = (ibus[25] << 8) + ibus[24];
 80022e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002360 <ibusFrameComplete+0x198>)
 80022e8:	7e5b      	ldrb	r3, [r3, #25]
 80022ea:	021b      	lsls	r3, r3, #8
 80022ec:	4a1c      	ldr	r2, [pc, #112]	@ (8002360 <ibusFrameComplete+0x198>)
 80022ee:	7e12      	ldrb	r2, [r2, #24]
 80022f0:	4413      	add	r3, r2
 80022f2:	461a      	mov	r2, r3
 80022f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002364 <ibusFrameComplete+0x19c>)
 80022f6:	62da      	str	r2, [r3, #44]	@ 0x2c
			ibusChannelData[12] = (ibus[27] << 8) + ibus[26];
 80022f8:	4b19      	ldr	r3, [pc, #100]	@ (8002360 <ibusFrameComplete+0x198>)
 80022fa:	7edb      	ldrb	r3, [r3, #27]
 80022fc:	021b      	lsls	r3, r3, #8
 80022fe:	4a18      	ldr	r2, [pc, #96]	@ (8002360 <ibusFrameComplete+0x198>)
 8002300:	7e92      	ldrb	r2, [r2, #26]
 8002302:	4413      	add	r3, r2
 8002304:	461a      	mov	r2, r3
 8002306:	4b17      	ldr	r3, [pc, #92]	@ (8002364 <ibusFrameComplete+0x19c>)
 8002308:	631a      	str	r2, [r3, #48]	@ 0x30
			ibusChannelData[13] = (ibus[29] << 8) + ibus[28];
 800230a:	4b15      	ldr	r3, [pc, #84]	@ (8002360 <ibusFrameComplete+0x198>)
 800230c:	7f5b      	ldrb	r3, [r3, #29]
 800230e:	021b      	lsls	r3, r3, #8
 8002310:	4a13      	ldr	r2, [pc, #76]	@ (8002360 <ibusFrameComplete+0x198>)
 8002312:	7f12      	ldrb	r2, [r2, #28]
 8002314:	4413      	add	r3, r2
 8002316:	461a      	mov	r2, r3
 8002318:	4b12      	ldr	r3, [pc, #72]	@ (8002364 <ibusFrameComplete+0x19c>)
 800231a:	635a      	str	r2, [r3, #52]	@ 0x34
			for(int i =0; i< IBUS_MAX_CHANNEL ;i++){
 800231c:	2300      	movs	r3, #0
 800231e:	60bb      	str	r3, [r7, #8]
 8002320:	e010      	b.n	8002344 <ibusFrameComplete+0x17c>
			    if(ibusChannelData[i] > 2100){
 8002322:	4a10      	ldr	r2, [pc, #64]	@ (8002364 <ibusFrameComplete+0x19c>)
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800232a:	f640 0234 	movw	r2, #2100	@ 0x834
 800232e:	4293      	cmp	r3, r2
 8002330:	d905      	bls.n	800233e <ibusFrameComplete+0x176>
				    ibusChannelData[i] = 1000;
 8002332:	4a0c      	ldr	r2, [pc, #48]	@ (8002364 <ibusFrameComplete+0x19c>)
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800233a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int i =0; i< IBUS_MAX_CHANNEL ;i++){
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	3301      	adds	r3, #1
 8002342:	60bb      	str	r3, [r7, #8]
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	2b0d      	cmp	r3, #13
 8002348:	ddeb      	ble.n	8002322 <ibusFrameComplete+0x15a>
				}
			}
            return TRUE;
 800234a:	2301      	movs	r3, #1
 800234c:	e000      	b.n	8002350 <ibusFrameComplete+0x188>
        }
    }
    return FALSE;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3714      	adds	r7, #20
 8002354:	46bd      	mov	sp, r7
 8002356:	bc80      	pop	{r7}
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	2000014c 	.word	0x2000014c
 8002360:	20000188 	.word	0x20000188
 8002364:	20000150 	.word	0x20000150

08002368 <mpu6050Connection>:

/* Check mpu6050 connection
 * return 1 -> not connected
 * return 0 -> connected
 */ 
int8_t mpu6050Connection(){
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
    isConnected = HAL_I2C_IsDeviceReady(i2c,IMU_DEV_ADDRES, 3, 5);
 800236c:	4b07      	ldr	r3, [pc, #28]	@ (800238c <mpu6050Connection+0x24>)
 800236e:	6818      	ldr	r0, [r3, #0]
 8002370:	2305      	movs	r3, #5
 8002372:	2203      	movs	r2, #3
 8002374:	21d0      	movs	r1, #208	@ 0xd0
 8002376:	f007 fad1 	bl	800991c <HAL_I2C_IsDeviceReady>
 800237a:	4603      	mov	r3, r0
 800237c:	b25a      	sxtb	r2, r3
 800237e:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <mpu6050Connection+0x28>)
 8002380:	701a      	strb	r2, [r3, #0]
    return isConnected;
 8002382:	4b03      	ldr	r3, [pc, #12]	@ (8002390 <mpu6050Connection+0x28>)
 8002384:	f993 3000 	ldrsb.w	r3, [r3]
}
 8002388:	4618      	mov	r0, r3
 800238a:	bd80      	pop	{r7, pc}
 800238c:	200001b8 	.word	0x200001b8
 8002390:	200001bc 	.word	0x200001bc

08002394 <mpu6050_init>:
}

/* configuration mpu6050*/


int8_t mpu6050_init(I2C_HandleTypeDef *hi2c){
 8002394:	b580      	push	{r7, lr}
 8002396:	b086      	sub	sp, #24
 8002398:	af02      	add	r7, sp, #8
 800239a:	6078      	str	r0, [r7, #4]
	data[1] = (uint8_t)(ACC_2G<<3);
    SPI_write(&data,2);
	return 0;
#endif
#ifdef I2C
  i2c = hi2c;	
 800239c:	4a25      	ldr	r2, [pc, #148]	@ (8002434 <mpu6050_init+0xa0>)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6013      	str	r3, [r2, #0]
	int8_t k = mpu6050Connection();
 80023a2:	f7ff ffe1 	bl	8002368 <mpu6050Connection>
 80023a6:	4603      	mov	r3, r0
 80023a8:	73fb      	strb	r3, [r7, #15]
	if(!k){
 80023aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d13a      	bne.n	8002428 <mpu6050_init+0x94>
		uint8_t buffer[6];	
		buffer[0] = MPU_RA_PWR_MGMT_1; 
 80023b2:	236b      	movs	r3, #107	@ 0x6b
 80023b4:	723b      	strb	r3, [r7, #8]
		buffer[1] = RESET_REG;
 80023b6:	2300      	movs	r3, #0
 80023b8:	727b      	strb	r3, [r7, #9]
		HAL_I2C_Master_Transmit(i2c,IMU_DEV_ADDRES,buffer,2,1);
 80023ba:	4b1e      	ldr	r3, [pc, #120]	@ (8002434 <mpu6050_init+0xa0>)
 80023bc:	6818      	ldr	r0, [r3, #0]
 80023be:	f107 0208 	add.w	r2, r7, #8
 80023c2:	2301      	movs	r3, #1
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	2302      	movs	r3, #2
 80023c8:	21d0      	movs	r1, #208	@ 0xd0
 80023ca:	f006 fbdb 	bl	8008b84 <HAL_I2C_Master_Transmit>
		
		//buffer[0] = CONFIGURATION;
		//buffer[1] = (HZ_5<<0);
		//HAL_I2C_Master_Transmit(i2c,IMU_DEV_ADDRES,buffer,2,1);

		buffer[0] = GYRO_REG_CONFIG;
 80023ce:	231b      	movs	r3, #27
 80023d0:	723b      	strb	r3, [r7, #8]
		buffer[1] = (GYRO_1000dps<<3);
 80023d2:	2310      	movs	r3, #16
 80023d4:	727b      	strb	r3, [r7, #9]
		HAL_I2C_Master_Transmit(i2c,IMU_DEV_ADDRES,buffer,2,1);
 80023d6:	4b17      	ldr	r3, [pc, #92]	@ (8002434 <mpu6050_init+0xa0>)
 80023d8:	6818      	ldr	r0, [r3, #0]
 80023da:	f107 0208 	add.w	r2, r7, #8
 80023de:	2301      	movs	r3, #1
 80023e0:	9300      	str	r3, [sp, #0]
 80023e2:	2302      	movs	r3, #2
 80023e4:	21d0      	movs	r1, #208	@ 0xd0
 80023e6:	f006 fbcd 	bl	8008b84 <HAL_I2C_Master_Transmit>

		buffer[0] = ACC_REG_CONFIG;
 80023ea:	231c      	movs	r3, #28
 80023ec:	723b      	strb	r3, [r7, #8]
		buffer[1] = (ACC_16G<<3);
 80023ee:	2318      	movs	r3, #24
 80023f0:	727b      	strb	r3, [r7, #9]
		HAL_I2C_Master_Transmit(i2c,IMU_DEV_ADDRES,buffer,2,1);
 80023f2:	4b10      	ldr	r3, [pc, #64]	@ (8002434 <mpu6050_init+0xa0>)
 80023f4:	6818      	ldr	r0, [r3, #0]
 80023f6:	f107 0208 	add.w	r2, r7, #8
 80023fa:	2301      	movs	r3, #1
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	2302      	movs	r3, #2
 8002400:	21d0      	movs	r1, #208	@ 0xd0
 8002402:	f006 fbbf 	bl	8008b84 <HAL_I2C_Master_Transmit>
		//buffer[1] &= ~(1<<5);
		//buffer[1] |= (1<<5);
		//HAL_I2C_Master_Transmit(i2c,IMU_DEV_ADDRES,buffer,2,1);
		
		// set aux i2c pass through mode 
		buffer[0] = INT_PIN_CFG;
 8002406:	2337      	movs	r3, #55	@ 0x37
 8002408:	723b      	strb	r3, [r7, #8]
		buffer[1] |= (1<<1);
 800240a:	7a7b      	ldrb	r3, [r7, #9]
 800240c:	f043 0302 	orr.w	r3, r3, #2
 8002410:	b2db      	uxtb	r3, r3
 8002412:	727b      	strb	r3, [r7, #9]
		HAL_I2C_Master_Transmit(i2c,IMU_DEV_ADDRES,buffer,2,1);
 8002414:	4b07      	ldr	r3, [pc, #28]	@ (8002434 <mpu6050_init+0xa0>)
 8002416:	6818      	ldr	r0, [r3, #0]
 8002418:	f107 0208 	add.w	r2, r7, #8
 800241c:	2301      	movs	r3, #1
 800241e:	9300      	str	r3, [sp, #0]
 8002420:	2302      	movs	r3, #2
 8002422:	21d0      	movs	r1, #208	@ 0xd0
 8002424:	f006 fbae 	bl	8008b84 <HAL_I2C_Master_Transmit>

	}
	return k;
 8002428:	f997 300f 	ldrsb.w	r3, [r7, #15]
#endif

}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	200001b8 	.word	0x200001b8

08002438 <mpu6050_gyro_get_raw>:
/* Gyro get raw data (Lbs/s)
 * x - rate
 * y - rate
 * z - rate   
 */
void mpu6050_gyro_get_raw(axis3_t *raw){
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af02      	add	r7, sp, #8
 800243e:	6078      	str	r0, [r7, #4]
	  uint8_t buffe[6];
	  buffe[0] = (uint8_t)GYRO_DATA_REG;
 8002440:	2343      	movs	r3, #67	@ 0x43
 8002442:	723b      	strb	r3, [r7, #8]

#ifdef I2C
	  HAL_I2C_Master_Transmit(i2c,IMU_DEV_ADDRES,buffe,1,1);
 8002444:	4b19      	ldr	r3, [pc, #100]	@ (80024ac <mpu6050_gyro_get_raw+0x74>)
 8002446:	6818      	ldr	r0, [r3, #0]
 8002448:	f107 0208 	add.w	r2, r7, #8
 800244c:	2301      	movs	r3, #1
 800244e:	9300      	str	r3, [sp, #0]
 8002450:	2301      	movs	r3, #1
 8002452:	21d0      	movs	r1, #208	@ 0xd0
 8002454:	f006 fb96 	bl	8008b84 <HAL_I2C_Master_Transmit>
	  HAL_I2C_Master_Receive(i2c,IMU_DEV_ADDRES,buffe,6,1);
 8002458:	4b14      	ldr	r3, [pc, #80]	@ (80024ac <mpu6050_gyro_get_raw+0x74>)
 800245a:	6818      	ldr	r0, [r3, #0]
 800245c:	f107 0208 	add.w	r2, r7, #8
 8002460:	2301      	movs	r3, #1
 8002462:	9300      	str	r3, [sp, #0]
 8002464:	2306      	movs	r3, #6
 8002466:	21d0      	movs	r1, #208	@ 0xd0
 8002468:	f006 fc8a 	bl	8008d80 <HAL_I2C_Master_Receive>
	  HAL_GPIO_WritePin(SPI_MPU_GPIO_PORT,SPI_MPU_GPIO_CS_PIN,GPIO_PIN_RESET);
	  HAL_SPI_Transmit(&SPI_PORT,&buffe[0],1,1);
	  HAL_SPI_Receive(&SPI_PORT,buffe,6,1);
	  HAL_GPIO_WritePin(SPI_MPU_GPIO_PORT,SPI_MPU_GPIO_CS_PIN,GPIO_PIN_SET);
#endif
	  raw->x = (int16_t)buffe[0]<<8|buffe[1];
 800246c:	7a3b      	ldrb	r3, [r7, #8]
 800246e:	021b      	lsls	r3, r3, #8
 8002470:	b21a      	sxth	r2, r3
 8002472:	7a7b      	ldrb	r3, [r7, #9]
 8002474:	b21b      	sxth	r3, r3
 8002476:	4313      	orrs	r3, r2
 8002478:	b21a      	sxth	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	801a      	strh	r2, [r3, #0]
	  raw->y = (int16_t)buffe[2]<<8|buffe[3];
 800247e:	7abb      	ldrb	r3, [r7, #10]
 8002480:	021b      	lsls	r3, r3, #8
 8002482:	b21a      	sxth	r2, r3
 8002484:	7afb      	ldrb	r3, [r7, #11]
 8002486:	b21b      	sxth	r3, r3
 8002488:	4313      	orrs	r3, r2
 800248a:	b21a      	sxth	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	805a      	strh	r2, [r3, #2]
	  raw->z = (int16_t)buffe[4]<<8|buffe[5];
 8002490:	7b3b      	ldrb	r3, [r7, #12]
 8002492:	021b      	lsls	r3, r3, #8
 8002494:	b21a      	sxth	r2, r3
 8002496:	7b7b      	ldrb	r3, [r7, #13]
 8002498:	b21b      	sxth	r3, r3
 800249a:	4313      	orrs	r3, r2
 800249c:	b21a      	sxth	r2, r3
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	809a      	strh	r2, [r3, #4]
	}
 80024a2:	bf00      	nop
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	200001b8 	.word	0x200001b8

080024b0 <mpu6050_acc_get_raw>:
/* Acc get raw data
	*  x - axis
	*  y - axis
	*  z - axis   
	*/
void mpu6050_acc_get_raw(axis3_t *k){
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b088      	sub	sp, #32
 80024b4:	af02      	add	r7, sp, #8
 80024b6:	6078      	str	r0, [r7, #4]
	axis3_t p_val =*k;
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	f107 0310 	add.w	r3, r7, #16
 80024be:	6810      	ldr	r0, [r2, #0]
 80024c0:	6018      	str	r0, [r3, #0]
 80024c2:	8892      	ldrh	r2, [r2, #4]
 80024c4:	809a      	strh	r2, [r3, #4]
	uint8_t buffe[6];
	buffe[0] = (uint8_t)ACC_DATA_REG;
 80024c6:	233b      	movs	r3, #59	@ 0x3b
 80024c8:	723b      	strb	r3, [r7, #8]
#ifdef I2C
	HAL_I2C_Master_Transmit(i2c,IMU_DEV_ADDRES,buffe,1,1);
 80024ca:	4b19      	ldr	r3, [pc, #100]	@ (8002530 <mpu6050_acc_get_raw+0x80>)
 80024cc:	6818      	ldr	r0, [r3, #0]
 80024ce:	f107 0208 	add.w	r2, r7, #8
 80024d2:	2301      	movs	r3, #1
 80024d4:	9300      	str	r3, [sp, #0]
 80024d6:	2301      	movs	r3, #1
 80024d8:	21d0      	movs	r1, #208	@ 0xd0
 80024da:	f006 fb53 	bl	8008b84 <HAL_I2C_Master_Transmit>
   HAL_I2C_Master_Receive(i2c,IMU_DEV_ADDRES,buffe,6,1);
 80024de:	4b14      	ldr	r3, [pc, #80]	@ (8002530 <mpu6050_acc_get_raw+0x80>)
 80024e0:	6818      	ldr	r0, [r3, #0]
 80024e2:	f107 0208 	add.w	r2, r7, #8
 80024e6:	2301      	movs	r3, #1
 80024e8:	9300      	str	r3, [sp, #0]
 80024ea:	2306      	movs	r3, #6
 80024ec:	21d0      	movs	r1, #208	@ 0xd0
 80024ee:	f006 fc47 	bl	8008d80 <HAL_I2C_Master_Receive>
	  HAL_SPI_Receive(&SPI_PORT,buffe,6,1);
	  HAL_GPIO_WritePin(SPI_MPU_GPIO_PORT,SPI_MPU_GPIO_CS_PIN,GPIO_PIN_SET);
*/
      SPI_read(buffe[0],buffe,14);
#endif
	  k->x = (int16_t)buffe[0]<<8|buffe[1];
 80024f2:	7a3b      	ldrb	r3, [r7, #8]
 80024f4:	021b      	lsls	r3, r3, #8
 80024f6:	b21a      	sxth	r2, r3
 80024f8:	7a7b      	ldrb	r3, [r7, #9]
 80024fa:	b21b      	sxth	r3, r3
 80024fc:	4313      	orrs	r3, r2
 80024fe:	b21a      	sxth	r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	801a      	strh	r2, [r3, #0]
	  k->y = (int16_t)buffe[2]<<8|buffe[3];
 8002504:	7abb      	ldrb	r3, [r7, #10]
 8002506:	021b      	lsls	r3, r3, #8
 8002508:	b21a      	sxth	r2, r3
 800250a:	7afb      	ldrb	r3, [r7, #11]
 800250c:	b21b      	sxth	r3, r3
 800250e:	4313      	orrs	r3, r2
 8002510:	b21a      	sxth	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	805a      	strh	r2, [r3, #2]
	  k->z = (int16_t)buffe[4]<<8|buffe[5];
 8002516:	7b3b      	ldrb	r3, [r7, #12]
 8002518:	021b      	lsls	r3, r3, #8
 800251a:	b21a      	sxth	r2, r3
 800251c:	7b7b      	ldrb	r3, [r7, #13]
 800251e:	b21b      	sxth	r3, r3
 8002520:	4313      	orrs	r3, r2
 8002522:	b21a      	sxth	r2, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	809a      	strh	r2, [r3, #4]
}
 8002528:	bf00      	nop
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	200001b8 	.word	0x200001b8

08002534 <qmc5883_init>:
#include "../Lib/axis.h"

const uint8_t qmc_addres = (0x0d<<1);
static I2C_HandleTypeDef *qmc_i2cport;

void qmc5883_init(I2C_HandleTypeDef *i2cport){
 8002534:	b580      	push	{r7, lr}
 8002536:	b086      	sub	sp, #24
 8002538:	af02      	add	r7, sp, #8
 800253a:	6078      	str	r0, [r7, #4]
	qmc_i2cport = i2cport;
 800253c:	4a12      	ldr	r2, [pc, #72]	@ (8002588 <qmc5883_init+0x54>)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6013      	str	r3, [r2, #0]
    uint8_t buf[2];
    buf[0]=0x0b;
 8002542:	230b      	movs	r3, #11
 8002544:	733b      	strb	r3, [r7, #12]
    buf[1]=0X01;
 8002546:	2301      	movs	r3, #1
 8002548:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(qmc_i2cport,qmc_addres,buf,2, 1);
 800254a:	4b0f      	ldr	r3, [pc, #60]	@ (8002588 <qmc5883_init+0x54>)
 800254c:	6818      	ldr	r0, [r3, #0]
 800254e:	231a      	movs	r3, #26
 8002550:	4619      	mov	r1, r3
 8002552:	f107 020c 	add.w	r2, r7, #12
 8002556:	2301      	movs	r3, #1
 8002558:	9300      	str	r3, [sp, #0]
 800255a:	2302      	movs	r3, #2
 800255c:	f006 fb12 	bl	8008b84 <HAL_I2C_Master_Transmit>
    buf[0]=0x09;
 8002560:	2309      	movs	r3, #9
 8002562:	733b      	strb	r3, [r7, #12]
    buf[1]=0X1D;
 8002564:	231d      	movs	r3, #29
 8002566:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(qmc_i2cport,qmc_addres,buf,2, 1);
 8002568:	4b07      	ldr	r3, [pc, #28]	@ (8002588 <qmc5883_init+0x54>)
 800256a:	6818      	ldr	r0, [r3, #0]
 800256c:	231a      	movs	r3, #26
 800256e:	4619      	mov	r1, r3
 8002570:	f107 020c 	add.w	r2, r7, #12
 8002574:	2301      	movs	r3, #1
 8002576:	9300      	str	r3, [sp, #0]
 8002578:	2302      	movs	r3, #2
 800257a:	f006 fb03 	bl	8008b84 <HAL_I2C_Master_Transmit>
}
 800257e:	bf00      	nop
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	200001c0 	.word	0x200001c0

0800258c <qmc_get_raw>:

void qmc_get_raw(axis3_t *axis){
 800258c:	b580      	push	{r7, lr}
 800258e:	b088      	sub	sp, #32
 8002590:	af04      	add	r7, sp, #16
 8002592:	6078      	str	r0, [r7, #4]
	  uint8_t buf[6]={0};
 8002594:	2300      	movs	r3, #0
 8002596:	60bb      	str	r3, [r7, #8]
 8002598:	2300      	movs	r3, #0
 800259a:	81bb      	strh	r3, [r7, #12]
	  HAL_I2C_Mem_Read(qmc_i2cport,qmc_addres,0x00,1,buf,6,1);
 800259c:	4b16      	ldr	r3, [pc, #88]	@ (80025f8 <qmc_get_raw+0x6c>)
 800259e:	6818      	ldr	r0, [r3, #0]
 80025a0:	231a      	movs	r3, #26
 80025a2:	4619      	mov	r1, r3
 80025a4:	2301      	movs	r3, #1
 80025a6:	9302      	str	r3, [sp, #8]
 80025a8:	2306      	movs	r3, #6
 80025aa:	9301      	str	r3, [sp, #4]
 80025ac:	f107 0308 	add.w	r3, r7, #8
 80025b0:	9300      	str	r3, [sp, #0]
 80025b2:	2301      	movs	r3, #1
 80025b4:	2200      	movs	r2, #0
 80025b6:	f006 ff49 	bl	800944c <HAL_I2C_Mem_Read>
	  axis->x=((int16_t)buf[1]<<8|buf[0]) ;
 80025ba:	7a7b      	ldrb	r3, [r7, #9]
 80025bc:	021b      	lsls	r3, r3, #8
 80025be:	b21a      	sxth	r2, r3
 80025c0:	7a3b      	ldrb	r3, [r7, #8]
 80025c2:	b21b      	sxth	r3, r3
 80025c4:	4313      	orrs	r3, r2
 80025c6:	b21a      	sxth	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	801a      	strh	r2, [r3, #0]
	  axis->y=((int16_t)buf[3]<<8|buf[2]);
 80025cc:	7afb      	ldrb	r3, [r7, #11]
 80025ce:	021b      	lsls	r3, r3, #8
 80025d0:	b21a      	sxth	r2, r3
 80025d2:	7abb      	ldrb	r3, [r7, #10]
 80025d4:	b21b      	sxth	r3, r3
 80025d6:	4313      	orrs	r3, r2
 80025d8:	b21a      	sxth	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	805a      	strh	r2, [r3, #2]
	  axis->z=((int16_t)buf[5]<<8|buf[4]);
 80025de:	7b7b      	ldrb	r3, [r7, #13]
 80025e0:	021b      	lsls	r3, r3, #8
 80025e2:	b21a      	sxth	r2, r3
 80025e4:	7b3b      	ldrb	r3, [r7, #12]
 80025e6:	b21b      	sxth	r3, r3
 80025e8:	4313      	orrs	r3, r2
 80025ea:	b21a      	sxth	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	809a      	strh	r2, [r3, #4]
}
 80025f0:	bf00      	nop
 80025f2:	3710      	adds	r7, #16
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	200001c0 	.word	0x200001c0

080025fc <baro_init>:
//#define MS5611

int8_t baro_calib;
int32_t alt_offset;

void baro_init(){
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
    baro_calib = FALSE;
 8002602:	4b0e      	ldr	r3, [pc, #56]	@ (800263c <baro_init+0x40>)
 8002604:	2200      	movs	r2, #0
 8002606:	701a      	strb	r2, [r3, #0]
    alt_offset = 0;
 8002608:	4b0d      	ldr	r3, [pc, #52]	@ (8002640 <baro_init+0x44>)
 800260a:	2200      	movs	r2, #0
 800260c:	601a      	str	r2, [r3, #0]
#ifdef BMP280
    bmp280_init(&hi2c2);
 800260e:	480d      	ldr	r0, [pc, #52]	@ (8002644 <baro_init+0x48>)
 8002610:	f7ff f900 	bl	8001814 <bmp280_init>
    for(int i=0; i< 100; i++){
 8002614:	2300      	movs	r3, #0
 8002616:	607b      	str	r3, [r7, #4]
 8002618:	e007      	b.n	800262a <baro_init+0x2e>
    	bmp280_read_fixed();
 800261a:	f7ff fc9d 	bl	8001f58 <bmp280_read_fixed>
    	HAL_Delay(5);
 800261e:	2005      	movs	r0, #5
 8002620:	f005 fa08 	bl	8007a34 <HAL_Delay>
    for(int i=0; i< 100; i++){
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	3301      	adds	r3, #1
 8002628:	607b      	str	r3, [r7, #4]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2b63      	cmp	r3, #99	@ 0x63
 800262e:	ddf4      	ble.n	800261a <baro_init+0x1e>
    }
#elif MS5611
    ms5611_init(&hi2c2);
#endif
}
 8002630:	bf00      	nop
 8002632:	bf00      	nop
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	200001c4 	.word	0x200001c4
 8002640:	200001c8 	.word	0x200001c8
 8002644:	200008d4 	.word	0x200008d4

08002648 <baro_zero_calibrate>:


void baro_zero_calibrate(){
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
    int32_t altitude = 0;
 800264e:	2300      	movs	r3, #0
 8002650:	607b      	str	r3, [r7, #4]
    static int16_t count = 0;
#ifdef BMP280
    altitude = bmp280_read_fixed();
 8002652:	f7ff fc81 	bl	8001f58 <bmp280_read_fixed>
 8002656:	6078      	str	r0, [r7, #4]
#elif MS5611
    altitude = ms5611_read_fixed();
#endif
    alt_offset += altitude;
 8002658:	4b13      	ldr	r3, [pc, #76]	@ (80026a8 <baro_zero_calibrate+0x60>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4413      	add	r3, r2
 8002660:	4a11      	ldr	r2, [pc, #68]	@ (80026a8 <baro_zero_calibrate+0x60>)
 8002662:	6013      	str	r3, [r2, #0]
    count ++;
 8002664:	4b11      	ldr	r3, [pc, #68]	@ (80026ac <baro_zero_calibrate+0x64>)
 8002666:	f9b3 3000 	ldrsh.w	r3, [r3]
 800266a:	b29b      	uxth	r3, r3
 800266c:	3301      	adds	r3, #1
 800266e:	b29b      	uxth	r3, r3
 8002670:	b21a      	sxth	r2, r3
 8002672:	4b0e      	ldr	r3, [pc, #56]	@ (80026ac <baro_zero_calibrate+0x64>)
 8002674:	801a      	strh	r2, [r3, #0]
    if(count > 100){
 8002676:	4b0d      	ldr	r3, [pc, #52]	@ (80026ac <baro_zero_calibrate+0x64>)
 8002678:	f9b3 3000 	ldrsh.w	r3, [r3]
 800267c:	2b64      	cmp	r3, #100	@ 0x64
 800267e:	dd0f      	ble.n	80026a0 <baro_zero_calibrate+0x58>
        alt_offset /= 100;
 8002680:	4b09      	ldr	r3, [pc, #36]	@ (80026a8 <baro_zero_calibrate+0x60>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a0a      	ldr	r2, [pc, #40]	@ (80026b0 <baro_zero_calibrate+0x68>)
 8002686:	fb82 1203 	smull	r1, r2, r2, r3
 800268a:	1152      	asrs	r2, r2, #5
 800268c:	17db      	asrs	r3, r3, #31
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	4a05      	ldr	r2, [pc, #20]	@ (80026a8 <baro_zero_calibrate+0x60>)
 8002692:	6013      	str	r3, [r2, #0]
        baro_calib = TRUE;
 8002694:	4b07      	ldr	r3, [pc, #28]	@ (80026b4 <baro_zero_calibrate+0x6c>)
 8002696:	2201      	movs	r2, #1
 8002698:	701a      	strb	r2, [r3, #0]
        count = 101;
 800269a:	4b04      	ldr	r3, [pc, #16]	@ (80026ac <baro_zero_calibrate+0x64>)
 800269c:	2265      	movs	r2, #101	@ 0x65
 800269e:	801a      	strh	r2, [r3, #0]
    }
}
 80026a0:	bf00      	nop
 80026a2:	3708      	adds	r7, #8
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	200001c8 	.word	0x200001c8
 80026ac:	200001cc 	.word	0x200001cc
 80026b0:	51eb851f 	.word	0x51eb851f
 80026b4:	200001c4 	.word	0x200001c4

080026b8 <is_baro_calibration>:

int8_t is_baro_calibration(){
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
      return baro_calib;
 80026bc:	4b03      	ldr	r3, [pc, #12]	@ (80026cc <is_baro_calibration+0x14>)
 80026be:	f993 3000 	ldrsb.w	r3, [r3]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bc80      	pop	{r7}
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	200001c4 	.word	0x200001c4

080026d0 <baro_get_altitude>:

int32_t baro_get_altitude(){
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
     if(baro_calib){
 80026d6:	4b09      	ldr	r3, [pc, #36]	@ (80026fc <baro_get_altitude+0x2c>)
 80026d8:	f993 3000 	ldrsb.w	r3, [r3]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d008      	beq.n	80026f2 <baro_get_altitude+0x22>
        int32_t alt = bmp280_read_fixed() - alt_offset;
 80026e0:	f7ff fc3a 	bl	8001f58 <bmp280_read_fixed>
 80026e4:	4602      	mov	r2, r0
 80026e6:	4b06      	ldr	r3, [pc, #24]	@ (8002700 <baro_get_altitude+0x30>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	607b      	str	r3, [r7, #4]
        return alt;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	e000      	b.n	80026f4 <baro_get_altitude+0x24>
     }
     return 0;
 80026f2:	2300      	movs	r3, #0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3708      	adds	r7, #8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	200001c4 	.word	0x200001c4
 8002700:	200001c8 	.word	0x200001c8

08002704 <black_box_init>:
FRESULT open_state;
int32_t puts_state;
/*
 * init black box
 */
void black_box_init(){
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
	fs.file = &SDFile;
 8002708:	4b0e      	ldr	r3, [pc, #56]	@ (8002744 <black_box_init+0x40>)
 800270a:	4a0f      	ldr	r2, [pc, #60]	@ (8002748 <black_box_init+0x44>)
 800270c:	605a      	str	r2, [r3, #4]
    mount_state = f_mount(&SDFatFS,"",1);
 800270e:	2201      	movs	r2, #1
 8002710:	490e      	ldr	r1, [pc, #56]	@ (800274c <black_box_init+0x48>)
 8002712:	480f      	ldr	r0, [pc, #60]	@ (8002750 <black_box_init+0x4c>)
 8002714:	f00e fa96 	bl	8010c44 <f_mount>
 8002718:	4603      	mov	r3, r0
 800271a:	461a      	mov	r2, r3
 800271c:	4b0d      	ldr	r3, [pc, #52]	@ (8002754 <black_box_init+0x50>)
 800271e:	701a      	strb	r2, [r3, #0]
    open_state = f_open(&SDFile,"flight.txt", FA_OPEN_ALWAYS | FA_WRITE | FA_READ);
 8002720:	2213      	movs	r2, #19
 8002722:	490d      	ldr	r1, [pc, #52]	@ (8002758 <black_box_init+0x54>)
 8002724:	4808      	ldr	r0, [pc, #32]	@ (8002748 <black_box_init+0x44>)
 8002726:	f00e faf5 	bl	8010d14 <f_open>
 800272a:	4603      	mov	r3, r0
 800272c:	461a      	mov	r2, r3
 800272e:	4b0b      	ldr	r3, [pc, #44]	@ (800275c <black_box_init+0x58>)
 8002730:	701a      	strb	r2, [r3, #0]
    f_lseek (&SDFile,SDFile.fsize);
 8002732:	4b05      	ldr	r3, [pc, #20]	@ (8002748 <black_box_init+0x44>)
 8002734:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8002738:	4619      	mov	r1, r3
 800273a:	4803      	ldr	r0, [pc, #12]	@ (8002748 <black_box_init+0x44>)
 800273c:	f00f f833 	bl	80117a6 <f_lseek>
}
 8002740:	bf00      	nop
 8002742:	bd80      	pop	{r7, pc}
 8002744:	200001d0 	.word	0x200001d0
 8002748:	200010cc 	.word	0x200010cc
 800274c:	08015af8 	.word	0x08015af8
 8002750:	20000e98 	.word	0x20000e98
 8002754:	200003dc 	.word	0x200003dc
 8002758:	08015afc 	.word	0x08015afc
 800275c:	200003dd 	.word	0x200003dd

08002760 <black_box_get_file_size>:

uint32_t black_box_get_file_size(){
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
    return SDFile.fsize;
 8002764:	4b03      	ldr	r3, [pc, #12]	@ (8002774 <black_box_get_file_size+0x14>)
 8002766:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
}
 800276a:	4618      	mov	r0, r3
 800276c:	46bd      	mov	sp, r7
 800276e:	bc80      	pop	{r7}
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	200010cc 	.word	0x200010cc

08002778 <black_box_pack_int>:
    fs.buffer_index += index;
}



void black_box_pack_int(int val){
 8002778:	b580      	push	{r7, lr}
 800277a:	b08c      	sub	sp, #48	@ 0x30
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]

	fs.indexx=0;
 8002780:	4b48      	ldr	r3, [pc, #288]	@ (80028a4 <black_box_pack_int+0x12c>)
 8002782:	2200      	movs	r2, #0
 8002784:	601a      	str	r2, [r3, #0]
	int len_str;
	int val_ = val;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	617b      	str	r3, [r7, #20]
	char str_[11];
	memset(str_,0,11);
 800278a:	f107 0308 	add.w	r3, r7, #8
 800278e:	220b      	movs	r2, #11
 8002790:	2100      	movs	r1, #0
 8002792:	4618      	mov	r0, r3
 8002794:	f012 fbac 	bl	8014ef0 <memset>
	if(val != 0){
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d02a      	beq.n	80027f4 <black_box_pack_int+0x7c>
		val = abs(val);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	bfb8      	it	lt
 80027a4:	425b      	neglt	r3, r3
 80027a6:	607b      	str	r3, [r7, #4]
		len_str = intToStr(val,str_,0);
 80027a8:	f107 0308 	add.w	r3, r7, #8
 80027ac:	2200      	movs	r2, #0
 80027ae:	4619      	mov	r1, r3
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f000 f91b 	bl	80029ec <intToStr>
 80027b6:	62f8      	str	r0, [r7, #44]	@ 0x2c
		if(val_ < 0){
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	da2a      	bge.n	8002814 <black_box_pack_int+0x9c>
			for(int i = len_str; i > 0; i--){
 80027be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027c2:	e00e      	b.n	80027e2 <black_box_pack_int+0x6a>
				str_[i] = str_[i - 1];
 80027c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027c6:	3b01      	subs	r3, #1
 80027c8:	3330      	adds	r3, #48	@ 0x30
 80027ca:	443b      	add	r3, r7
 80027cc:	f813 1c28 	ldrb.w	r1, [r3, #-40]
 80027d0:	f107 0208 	add.w	r2, r7, #8
 80027d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027d6:	4413      	add	r3, r2
 80027d8:	460a      	mov	r2, r1
 80027da:	701a      	strb	r2, [r3, #0]
			for(int i = len_str; i > 0; i--){
 80027dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027de:	3b01      	subs	r3, #1
 80027e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	dced      	bgt.n	80027c4 <black_box_pack_int+0x4c>
			}
			len_str ++;
 80027e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ea:	3301      	adds	r3, #1
 80027ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
			str_[0] = '-';
 80027ee:	232d      	movs	r3, #45	@ 0x2d
 80027f0:	723b      	strb	r3, [r7, #8]
 80027f2:	e00f      	b.n	8002814 <black_box_pack_int+0x9c>
		}
	}
	else{
	   fs.buffer[fs.buffer_index] ='0';
 80027f4:	4b2b      	ldr	r3, [pc, #172]	@ (80028a4 <black_box_pack_int+0x12c>)
 80027f6:	891b      	ldrh	r3, [r3, #8]
 80027f8:	461a      	mov	r2, r3
 80027fa:	4b2a      	ldr	r3, [pc, #168]	@ (80028a4 <black_box_pack_int+0x12c>)
 80027fc:	4413      	add	r3, r2
 80027fe:	2230      	movs	r2, #48	@ 0x30
 8002800:	729a      	strb	r2, [r3, #10]
	   len_str = 1;
 8002802:	2301      	movs	r3, #1
 8002804:	62fb      	str	r3, [r7, #44]	@ 0x2c
	   fs.buffer_index ++;
 8002806:	4b27      	ldr	r3, [pc, #156]	@ (80028a4 <black_box_pack_int+0x12c>)
 8002808:	891b      	ldrh	r3, [r3, #8]
 800280a:	3301      	adds	r3, #1
 800280c:	b29a      	uxth	r2, r3
 800280e:	4b25      	ldr	r3, [pc, #148]	@ (80028a4 <black_box_pack_int+0x12c>)
 8002810:	811a      	strh	r2, [r3, #8]
 8002812:	e044      	b.n	800289e <black_box_pack_int+0x126>
		return;
	}
	// copy str to buffer
	int str_idx = 0;
 8002814:	2300      	movs	r3, #0
 8002816:	627b      	str	r3, [r7, #36]	@ 0x24
	int index_flag;
	int max_index = fs.buffer_index + len_str;
 8002818:	4b22      	ldr	r3, [pc, #136]	@ (80028a4 <black_box_pack_int+0x12c>)
 800281a:	891b      	ldrh	r3, [r3, #8]
 800281c:	461a      	mov	r2, r3
 800281e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002820:	4413      	add	r3, r2
 8002822:	61fb      	str	r3, [r7, #28]
	if(max_index <=  MAX_BUFFER_SIZE){
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800282a:	dc08      	bgt.n	800283e <black_box_pack_int+0xc6>
		max_index = fs.buffer_index + len_str;
 800282c:	4b1d      	ldr	r3, [pc, #116]	@ (80028a4 <black_box_pack_int+0x12c>)
 800282e:	891b      	ldrh	r3, [r3, #8]
 8002830:	461a      	mov	r2, r3
 8002832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002834:	4413      	add	r3, r2
 8002836:	61fb      	str	r3, [r7, #28]
		index_flag = 1;
 8002838:	2301      	movs	r3, #1
 800283a:	623b      	str	r3, [r7, #32]
 800283c:	e004      	b.n	8002848 <black_box_pack_int+0xd0>
	}
	else{
		max_index = MAX_BUFFER_SIZE;
 800283e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002842:	61fb      	str	r3, [r7, #28]
		index_flag = 0;
 8002844:	2300      	movs	r3, #0
 8002846:	623b      	str	r3, [r7, #32]
	}
	for(int j = fs.buffer_index ; j < max_index; j++ ){
 8002848:	4b16      	ldr	r3, [pc, #88]	@ (80028a4 <black_box_pack_int+0x12c>)
 800284a:	891b      	ldrh	r3, [r3, #8]
 800284c:	61bb      	str	r3, [r7, #24]
 800284e:	e00f      	b.n	8002870 <black_box_pack_int+0xf8>
			fs.buffer[j] = str_[str_idx ++];
 8002850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002852:	1c5a      	adds	r2, r3, #1
 8002854:	627a      	str	r2, [r7, #36]	@ 0x24
 8002856:	3330      	adds	r3, #48	@ 0x30
 8002858:	443b      	add	r3, r7
 800285a:	f813 1c28 	ldrb.w	r1, [r3, #-40]
 800285e:	4a11      	ldr	r2, [pc, #68]	@ (80028a4 <black_box_pack_int+0x12c>)
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	4413      	add	r3, r2
 8002864:	330a      	adds	r3, #10
 8002866:	460a      	mov	r2, r1
 8002868:	701a      	strb	r2, [r3, #0]
	for(int j = fs.buffer_index ; j < max_index; j++ ){
 800286a:	69bb      	ldr	r3, [r7, #24]
 800286c:	3301      	adds	r3, #1
 800286e:	61bb      	str	r3, [r7, #24]
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	429a      	cmp	r2, r3
 8002876:	dbeb      	blt.n	8002850 <black_box_pack_int+0xd8>
	}
	
	if(index_flag){
 8002878:	6a3b      	ldr	r3, [r7, #32]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d008      	beq.n	8002890 <black_box_pack_int+0x118>
		fs.buffer_index += len_str;
 800287e:	4b09      	ldr	r3, [pc, #36]	@ (80028a4 <black_box_pack_int+0x12c>)
 8002880:	891a      	ldrh	r2, [r3, #8]
 8002882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002884:	b29b      	uxth	r3, r3
 8002886:	4413      	add	r3, r2
 8002888:	b29a      	uxth	r2, r3
 800288a:	4b06      	ldr	r3, [pc, #24]	@ (80028a4 <black_box_pack_int+0x12c>)
 800288c:	811a      	strh	r2, [r3, #8]
 800288e:	e006      	b.n	800289e <black_box_pack_int+0x126>
	}
	else{
		fs.buffer_index += MAX_BUFFER_SIZE;
 8002890:	4b04      	ldr	r3, [pc, #16]	@ (80028a4 <black_box_pack_int+0x12c>)
 8002892:	891b      	ldrh	r3, [r3, #8]
 8002894:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002898:	b29a      	uxth	r2, r3
 800289a:	4b02      	ldr	r3, [pc, #8]	@ (80028a4 <black_box_pack_int+0x12c>)
 800289c:	811a      	strh	r2, [r3, #8]
	}
}
 800289e:	3730      	adds	r7, #48	@ 0x30
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	200001d0 	.word	0x200001d0

080028a8 <black_box_pack_str>:


void black_box_pack_str(char *c){
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]

    int i = 0;
 80028b0:	2300      	movs	r3, #0
 80028b2:	60fb      	str	r3, [r7, #12]
    while (c[i]){
 80028b4:	e01c      	b.n	80028f0 <black_box_pack_str+0x48>
        if((fs.buffer_index + i) > MAX_BUFFER_SIZE){
 80028b6:	4b17      	ldr	r3, [pc, #92]	@ (8002914 <black_box_pack_str+0x6c>)
 80028b8:	891b      	ldrh	r3, [r3, #8]
 80028ba:	461a      	mov	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	4413      	add	r3, r2
 80028c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028c4:	dd04      	ble.n	80028d0 <black_box_pack_str+0x28>
                fs.buffer_index = MAX_BUFFER_SIZE;
 80028c6:	4b13      	ldr	r3, [pc, #76]	@ (8002914 <black_box_pack_str+0x6c>)
 80028c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028cc:	811a      	strh	r2, [r3, #8]
                return;
 80028ce:	e01d      	b.n	800290c <black_box_pack_str+0x64>
        }
        fs.buffer[fs.buffer_index + i] = c[i];
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	441a      	add	r2, r3
 80028d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002914 <black_box_pack_str+0x6c>)
 80028d8:	891b      	ldrh	r3, [r3, #8]
 80028da:	4619      	mov	r1, r3
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	440b      	add	r3, r1
 80028e0:	7811      	ldrb	r1, [r2, #0]
 80028e2:	4a0c      	ldr	r2, [pc, #48]	@ (8002914 <black_box_pack_str+0x6c>)
 80028e4:	4413      	add	r3, r2
 80028e6:	460a      	mov	r2, r1
 80028e8:	729a      	strb	r2, [r3, #10]
        i ++;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	3301      	adds	r3, #1
 80028ee:	60fb      	str	r3, [r7, #12]
    while (c[i]){
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	4413      	add	r3, r2
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d1dc      	bne.n	80028b6 <black_box_pack_str+0xe>
    }
    fs.buffer_index += i;
 80028fc:	4b05      	ldr	r3, [pc, #20]	@ (8002914 <black_box_pack_str+0x6c>)
 80028fe:	891a      	ldrh	r2, [r3, #8]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	b29b      	uxth	r3, r3
 8002904:	4413      	add	r3, r2
 8002906:	b29a      	uxth	r2, r3
 8002908:	4b02      	ldr	r3, [pc, #8]	@ (8002914 <black_box_pack_str+0x6c>)
 800290a:	811a      	strh	r2, [r3, #8]
}
 800290c:	3714      	adds	r7, #20
 800290e:	46bd      	mov	sp, r7
 8002910:	bc80      	pop	{r7}
 8002912:	4770      	bx	lr
 8002914:	200001d0 	.word	0x200001d0

08002918 <black_box_pack_char>:

void black_box_pack_char(char c){
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	71fb      	strb	r3, [r7, #7]
    fs.buffer[fs.buffer_index ] = c;
 8002922:	4b09      	ldr	r3, [pc, #36]	@ (8002948 <black_box_pack_char+0x30>)
 8002924:	891b      	ldrh	r3, [r3, #8]
 8002926:	461a      	mov	r2, r3
 8002928:	4b07      	ldr	r3, [pc, #28]	@ (8002948 <black_box_pack_char+0x30>)
 800292a:	4413      	add	r3, r2
 800292c:	79fa      	ldrb	r2, [r7, #7]
 800292e:	729a      	strb	r2, [r3, #10]
    fs.buffer_index ++;
 8002930:	4b05      	ldr	r3, [pc, #20]	@ (8002948 <black_box_pack_char+0x30>)
 8002932:	891b      	ldrh	r3, [r3, #8]
 8002934:	3301      	adds	r3, #1
 8002936:	b29a      	uxth	r2, r3
 8002938:	4b03      	ldr	r3, [pc, #12]	@ (8002948 <black_box_pack_char+0x30>)
 800293a:	811a      	strh	r2, [r3, #8]
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	bc80      	pop	{r7}
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	200001d0 	.word	0x200001d0

0800294c <black_box_load>:



void black_box_load()
 {
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
	  puts_state = f_puts(fs.buffer,fs.file);
 8002950:	4b0c      	ldr	r3, [pc, #48]	@ (8002984 <black_box_load+0x38>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	4619      	mov	r1, r3
 8002956:	480c      	ldr	r0, [pc, #48]	@ (8002988 <black_box_load+0x3c>)
 8002958:	f00f fa31 	bl	8011dbe <f_puts>
 800295c:	4603      	mov	r3, r0
 800295e:	4a0b      	ldr	r2, [pc, #44]	@ (800298c <black_box_load+0x40>)
 8002960:	6013      	str	r3, [r2, #0]
      f_sync(fs.file);
 8002962:	4b08      	ldr	r3, [pc, #32]	@ (8002984 <black_box_load+0x38>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	4618      	mov	r0, r3
 8002968:	f00e fe54 	bl	8011614 <f_sync>
      memset(fs.buffer,0,MAX_BUFFER_SIZE);
 800296c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002970:	2100      	movs	r1, #0
 8002972:	4805      	ldr	r0, [pc, #20]	@ (8002988 <black_box_load+0x3c>)
 8002974:	f012 fabc 	bl	8014ef0 <memset>
      fs.buffer_index = 0;
 8002978:	4b02      	ldr	r3, [pc, #8]	@ (8002984 <black_box_load+0x38>)
 800297a:	2200      	movs	r2, #0
 800297c:	811a      	strh	r2, [r3, #8]
 }
 800297e:	bf00      	nop
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	200001d0 	.word	0x200001d0
 8002988:	200001da 	.word	0x200001da
 800298c:	200003e0 	.word	0x200003e0

08002990 <reverse>:




static void reverse( char *str, int len)
{
 8002990:	b480      	push	{r7}
 8002992:	b087      	sub	sp, #28
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
    int i = 0, j = len - 1, temp;
 800299a:	2300      	movs	r3, #0
 800299c:	617b      	str	r3, [r7, #20]
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	3b01      	subs	r3, #1
 80029a2:	613b      	str	r3, [r7, #16]
    while (i < j) {
 80029a4:	e018      	b.n	80029d8 <reverse+0x48>
        temp = str[i];
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	4413      	add	r3, r2
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	441a      	add	r2, r3
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	6879      	ldr	r1, [r7, #4]
 80029ba:	440b      	add	r3, r1
 80029bc:	7812      	ldrb	r2, [r2, #0]
 80029be:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	4413      	add	r3, r2
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	b2d2      	uxtb	r2, r2
 80029ca:	701a      	strb	r2, [r3, #0]
        i++;
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	3301      	adds	r3, #1
 80029d0:	617b      	str	r3, [r7, #20]
        j--;
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	3b01      	subs	r3, #1
 80029d6:	613b      	str	r3, [r7, #16]
    while (i < j) {
 80029d8:	697a      	ldr	r2, [r7, #20]
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	429a      	cmp	r2, r3
 80029de:	dbe2      	blt.n	80029a6 <reverse+0x16>
    }
}
 80029e0:	bf00      	nop
 80029e2:	bf00      	nop
 80029e4:	371c      	adds	r7, #28
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bc80      	pop	{r7}
 80029ea:	4770      	bx	lr

080029ec <intToStr>:

 static int intToStr(int x,  char *str, int d)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
    while (x) {
 80029f8:	e01f      	b.n	8002a3a <intToStr+0x4e>
        str[fs.indexx++] = (x % 10) + '0';
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	4b1e      	ldr	r3, [pc, #120]	@ (8002a78 <intToStr+0x8c>)
 80029fe:	fb83 1302 	smull	r1, r3, r3, r2
 8002a02:	1099      	asrs	r1, r3, #2
 8002a04:	17d3      	asrs	r3, r2, #31
 8002a06:	1ac9      	subs	r1, r1, r3
 8002a08:	460b      	mov	r3, r1
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	1ad1      	subs	r1, r2, r3
 8002a12:	b2ca      	uxtb	r2, r1
 8002a14:	4b19      	ldr	r3, [pc, #100]	@ (8002a7c <intToStr+0x90>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	1c59      	adds	r1, r3, #1
 8002a1a:	4818      	ldr	r0, [pc, #96]	@ (8002a7c <intToStr+0x90>)
 8002a1c:	6001      	str	r1, [r0, #0]
 8002a1e:	4619      	mov	r1, r3
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	440b      	add	r3, r1
 8002a24:	3230      	adds	r2, #48	@ 0x30
 8002a26:	b2d2      	uxtb	r2, r2
 8002a28:	701a      	strb	r2, [r3, #0]
        x = x / 10;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	4a12      	ldr	r2, [pc, #72]	@ (8002a78 <intToStr+0x8c>)
 8002a2e:	fb82 1203 	smull	r1, r2, r2, r3
 8002a32:	1092      	asrs	r2, r2, #2
 8002a34:	17db      	asrs	r3, r3, #31
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	60fb      	str	r3, [r7, #12]
    while (x) {
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1dc      	bne.n	80029fa <intToStr+0xe>
    }

    while (fs.indexx < d)
 8002a40:	e009      	b.n	8002a56 <intToStr+0x6a>
        str[fs.indexx++] = '0';
 8002a42:	4b0e      	ldr	r3, [pc, #56]	@ (8002a7c <intToStr+0x90>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	1c5a      	adds	r2, r3, #1
 8002a48:	490c      	ldr	r1, [pc, #48]	@ (8002a7c <intToStr+0x90>)
 8002a4a:	600a      	str	r2, [r1, #0]
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	4413      	add	r3, r2
 8002a52:	2230      	movs	r2, #48	@ 0x30
 8002a54:	701a      	strb	r2, [r3, #0]
    while (fs.indexx < d)
 8002a56:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <intToStr+0x90>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	dcf0      	bgt.n	8002a42 <intToStr+0x56>
    reverse(str,fs.indexx);
 8002a60:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <intToStr+0x90>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4619      	mov	r1, r3
 8002a66:	68b8      	ldr	r0, [r7, #8]
 8002a68:	f7ff ff92 	bl	8002990 <reverse>
    return fs.indexx;
 8002a6c:	4b03      	ldr	r3, [pc, #12]	@ (8002a7c <intToStr+0x90>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	66666667 	.word	0x66666667
 8002a7c:	200001d0 	.word	0x200001d0

08002a80 <compassInit>:
int8_t file_open;


/*  Init compass
 */
void compassInit(){
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  calibrate_value.scale_factor_axis[X] = 1.0f;
 8002a84:	4b17      	ldr	r3, [pc, #92]	@ (8002ae4 <compassInit+0x64>)
 8002a86:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002a8a:	60da      	str	r2, [r3, #12]
  calibrate_value.scale_factor_axis[Y] = 1.0f;
 8002a8c:	4b15      	ldr	r3, [pc, #84]	@ (8002ae4 <compassInit+0x64>)
 8002a8e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002a92:	611a      	str	r2, [r3, #16]
  calibrate_value.scale_factor_axis[Z] = 1.0f;
 8002a94:	4b13      	ldr	r3, [pc, #76]	@ (8002ae4 <compassInit+0x64>)
 8002a96:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002a9a:	615a      	str	r2, [r3, #20]

  calibrate_value.hard_iron_calibrate_value[X] = 0;
 8002a9c:	4b11      	ldr	r3, [pc, #68]	@ (8002ae4 <compassInit+0x64>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	601a      	str	r2, [r3, #0]
  calibrate_value.hard_iron_calibrate_value[Y] = 0;
 8002aa2:	4b10      	ldr	r3, [pc, #64]	@ (8002ae4 <compassInit+0x64>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	605a      	str	r2, [r3, #4]
  calibrate_value.hard_iron_calibrate_value[Z] = 0;
 8002aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae4 <compassInit+0x64>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	609a      	str	r2, [r3, #8]
	
  //file_open = black_box_create_file(&calib_file,file_name);
	 
 // epprom init
  AT24Cxx_init(&device_array, 0x00, &hi2c2);
 8002aae:	4a0e      	ldr	r2, [pc, #56]	@ (8002ae8 <compassInit+0x68>)
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	480e      	ldr	r0, [pc, #56]	@ (8002aec <compassInit+0x6c>)
 8002ab4:	f003 fc62 	bl	800637c <AT24Cxx_init>
  AT24Cxx_add_dev(&device_array, 0x01, &hi2c2);
 8002ab8:	4a0b      	ldr	r2, [pc, #44]	@ (8002ae8 <compassInit+0x68>)
 8002aba:	2101      	movs	r1, #1
 8002abc:	480b      	ldr	r0, [pc, #44]	@ (8002aec <compassInit+0x6c>)
 8002abe:	f003 fc9d 	bl	80063fc <AT24Cxx_add_dev>

  // init sensor
#ifdef QMC5883
  qmc5883_init(&hi2c1);
 8002ac2:	480b      	ldr	r0, [pc, #44]	@ (8002af0 <compassInit+0x70>)
 8002ac4:	f7ff fd36 	bl	8002534 <qmc5883_init>
#else
  hmc5883_init(&hi2c2);
#endif
  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5)){
 8002ac8:	2120      	movs	r1, #32
 8002aca:	480a      	ldr	r0, [pc, #40]	@ (8002af4 <compassInit+0x74>)
 8002acc:	f005 fece 	bl	800886c <HAL_GPIO_ReadPin>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d002      	beq.n	8002adc <compassInit+0x5c>
      compass_calibrate();
 8002ad6:	f000 f8f3 	bl	8002cc0 <compass_calibrate>
  }
  else{
      read_calibrate_file();
  }
}
 8002ada:	e001      	b.n	8002ae0 <compassInit+0x60>
      read_calibrate_file();
 8002adc:	f000 f87c 	bl	8002bd8 <read_calibrate_file>
}
 8002ae0:	bf00      	nop
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	2000040c 	.word	0x2000040c
 8002ae8:	200008d4 	.word	0x200008d4
 8002aec:	200003e8 	.word	0x200003e8
 8002af0:	20000880 	.word	0x20000880
 8002af4:	40010c00 	.word	0x40010c00

08002af8 <compass_get>:

void compass_get(axis3_t *out){
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
	axis3_t as;
#ifdef QMC5883
         qmc_get_raw(&as);
 8002b00:	f107 0308 	add.w	r3, r7, #8
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff fd41 	bl	800258c <qmc_get_raw>
#else
         hmc_get_raw(&as);
#endif
    // calibrate ouput
	out->x = (as.x - calibrate_value.hard_iron_calibrate_value[X]);
 8002b0a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	4b30      	ldr	r3, [pc, #192]	@ (8002bd4 <compass_get+0xdc>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	b29b      	uxth	r3, r3
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	b21a      	sxth	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	801a      	strh	r2, [r3, #0]
	out->y = (as.y - calibrate_value.hard_iron_calibrate_value[Y]);
 8002b20:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	4b2b      	ldr	r3, [pc, #172]	@ (8002bd4 <compass_get+0xdc>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	b21a      	sxth	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	805a      	strh	r2, [r3, #2]
	out->z = (as.z - calibrate_value.hard_iron_calibrate_value[Z]);
 8002b36:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002b3a:	b29a      	uxth	r2, r3
 8002b3c:	4b25      	ldr	r3, [pc, #148]	@ (8002bd4 <compass_get+0xdc>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	b21a      	sxth	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	809a      	strh	r2, [r3, #4]

    out->x *= calibrate_value.scale_factor_axis[X];
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7fe f92a 	bl	8000dac <__aeabi_i2f>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	4b1e      	ldr	r3, [pc, #120]	@ (8002bd4 <compass_get+0xdc>)
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	4619      	mov	r1, r3
 8002b60:	4610      	mov	r0, r2
 8002b62:	f7fe f977 	bl	8000e54 <__aeabi_fmul>
 8002b66:	4603      	mov	r3, r0
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7fe fb4f 	bl	800120c <__aeabi_f2iz>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	b21a      	sxth	r2, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	801a      	strh	r2, [r3, #0]
    out->y *= calibrate_value.scale_factor_axis[Y];
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fe f915 	bl	8000dac <__aeabi_i2f>
 8002b82:	4602      	mov	r2, r0
 8002b84:	4b13      	ldr	r3, [pc, #76]	@ (8002bd4 <compass_get+0xdc>)
 8002b86:	691b      	ldr	r3, [r3, #16]
 8002b88:	4619      	mov	r1, r3
 8002b8a:	4610      	mov	r0, r2
 8002b8c:	f7fe f962 	bl	8000e54 <__aeabi_fmul>
 8002b90:	4603      	mov	r3, r0
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7fe fb3a 	bl	800120c <__aeabi_f2iz>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	b21a      	sxth	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	805a      	strh	r2, [r3, #2]
    out->z *= calibrate_value.scale_factor_axis[Z];
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7fe f900 	bl	8000dac <__aeabi_i2f>
 8002bac:	4602      	mov	r2, r0
 8002bae:	4b09      	ldr	r3, [pc, #36]	@ (8002bd4 <compass_get+0xdc>)
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4610      	mov	r0, r2
 8002bb6:	f7fe f94d 	bl	8000e54 <__aeabi_fmul>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fe fb25 	bl	800120c <__aeabi_f2iz>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	b21a      	sxth	r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	809a      	strh	r2, [r3, #4]
}
 8002bca:	bf00      	nop
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	2000040c 	.word	0x2000040c

08002bd8 <read_calibrate_file>:

/* read calibrate data from eprrom
 * 
 */

void read_calibrate_file(){
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
	int32_t sum_all = 0;
 8002bde:	2300      	movs	r3, #0
 8002be0:	607b      	str	r3, [r7, #4]
    AT24Cxx_read_byte_buffer(device_array.devices[0],(uint8_t*)&calibrate_value,0x0010,sizeof(cali_mag_t));
 8002be2:	4b33      	ldr	r3, [pc, #204]	@ (8002cb0 <read_calibrate_file+0xd8>)
 8002be4:	6818      	ldr	r0, [r3, #0]
 8002be6:	231c      	movs	r3, #28
 8002be8:	2210      	movs	r2, #16
 8002bea:	4932      	ldr	r1, [pc, #200]	@ (8002cb4 <read_calibrate_file+0xdc>)
 8002bec:	f003 fd5f 	bl	80066ae <AT24Cxx_read_byte_buffer>
   	sum_all += calibrate_value.scale_factor_axis[X];
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f7fe f8db 	bl	8000dac <__aeabi_i2f>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	4b2e      	ldr	r3, [pc, #184]	@ (8002cb4 <read_calibrate_file+0xdc>)
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4610      	mov	r0, r2
 8002c00:	f7fe f820 	bl	8000c44 <__addsf3>
 8002c04:	4603      	mov	r3, r0
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7fe fb00 	bl	800120c <__aeabi_f2iz>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	607b      	str	r3, [r7, #4]
    sum_all += calibrate_value.scale_factor_axis[Y];
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f7fe f8cb 	bl	8000dac <__aeabi_i2f>
 8002c16:	4602      	mov	r2, r0
 8002c18:	4b26      	ldr	r3, [pc, #152]	@ (8002cb4 <read_calibrate_file+0xdc>)
 8002c1a:	691b      	ldr	r3, [r3, #16]
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4610      	mov	r0, r2
 8002c20:	f7fe f810 	bl	8000c44 <__addsf3>
 8002c24:	4603      	mov	r3, r0
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7fe faf0 	bl	800120c <__aeabi_f2iz>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	607b      	str	r3, [r7, #4]
    sum_all += calibrate_value.scale_factor_axis[Z];
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f7fe f8bb 	bl	8000dac <__aeabi_i2f>
 8002c36:	4602      	mov	r2, r0
 8002c38:	4b1e      	ldr	r3, [pc, #120]	@ (8002cb4 <read_calibrate_file+0xdc>)
 8002c3a:	695b      	ldr	r3, [r3, #20]
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	4610      	mov	r0, r2
 8002c40:	f7fe f800 	bl	8000c44 <__addsf3>
 8002c44:	4603      	mov	r3, r0
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fe fae0 	bl	800120c <__aeabi_f2iz>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	607b      	str	r3, [r7, #4]

    sum_all += (int)calibrate_value.hard_iron_calibrate_value[X];
 8002c50:	4b18      	ldr	r3, [pc, #96]	@ (8002cb4 <read_calibrate_file+0xdc>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	4413      	add	r3, r2
 8002c58:	607b      	str	r3, [r7, #4]
    sum_all += (int)calibrate_value.hard_iron_calibrate_value[Y];
 8002c5a:	4b16      	ldr	r3, [pc, #88]	@ (8002cb4 <read_calibrate_file+0xdc>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	4413      	add	r3, r2
 8002c62:	607b      	str	r3, [r7, #4]
    sum_all += (int)calibrate_value.hard_iron_calibrate_value[Z];
 8002c64:	4b13      	ldr	r3, [pc, #76]	@ (8002cb4 <read_calibrate_file+0xdc>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	4413      	add	r3, r2
 8002c6c:	607b      	str	r3, [r7, #4]

    if(ABS(sum_all - (int)calibrate_value.sum_all_value) > 40){
 8002c6e:	4b11      	ldr	r3, [pc, #68]	@ (8002cb4 <read_calibrate_file+0xdc>)
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	603b      	str	r3, [r7, #0]
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	bfb8      	it	lt
 8002c7e:	425b      	neglt	r3, r3
 8002c80:	2b28      	cmp	r3, #40	@ 0x28
 8002c82:	dd11      	ble.n	8002ca8 <read_calibrate_file+0xd0>
      while(1){
	   HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002c84:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002c88:	480b      	ldr	r0, [pc, #44]	@ (8002cb8 <read_calibrate_file+0xe0>)
 8002c8a:	f005 fe1e 	bl	80088ca <HAL_GPIO_TogglePin>
	   HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8002c8e:	2120      	movs	r1, #32
 8002c90:	480a      	ldr	r0, [pc, #40]	@ (8002cbc <read_calibrate_file+0xe4>)
 8002c92:	f005 fe1a 	bl	80088ca <HAL_GPIO_TogglePin>
       HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8002c96:	2110      	movs	r1, #16
 8002c98:	4808      	ldr	r0, [pc, #32]	@ (8002cbc <read_calibrate_file+0xe4>)
 8002c9a:	f005 fe16 	bl	80088ca <HAL_GPIO_TogglePin>
       HAL_Delay(50); // 10 Hz loop
 8002c9e:	2032      	movs	r0, #50	@ 0x32
 8002ca0:	f004 fec8 	bl	8007a34 <HAL_Delay>
	   HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002ca4:	bf00      	nop
 8002ca6:	e7ed      	b.n	8002c84 <read_calibrate_file+0xac>
      }
    }
}
 8002ca8:	bf00      	nop
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	200003e8 	.word	0x200003e8
 8002cb4:	2000040c 	.word	0x2000040c
 8002cb8:	40011000 	.word	0x40011000
 8002cbc:	40010800 	.word	0x40010800

08002cc0 <compass_calibrate>:


/* Calibrate function
 * write calibrate value to sd card
 */
static void compass_calibrate(){
 8002cc0:	b590      	push	{r4, r7, lr}
 8002cc2:	b095      	sub	sp, #84	@ 0x54
 8002cc4:	af00      	add	r7, sp, #0
    int16_t max_val[] = {-32767,-32767,-32767};
 8002cc6:	4a9f      	ldr	r2, [pc, #636]	@ (8002f44 <compass_calibrate+0x284>)
 8002cc8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002ccc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002cd0:	6018      	str	r0, [r3, #0]
 8002cd2:	3304      	adds	r3, #4
 8002cd4:	8019      	strh	r1, [r3, #0]
    int16_t min_val[] = {32767, 32767, 32767};
 8002cd6:	4a9c      	ldr	r2, [pc, #624]	@ (8002f48 <compass_calibrate+0x288>)
 8002cd8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002cdc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ce0:	6018      	str	r0, [r3, #0]
 8002ce2:	3304      	adds	r3, #4
 8002ce4:	8019      	strh	r1, [r3, #0]
    uint8_t fist_data = TRUE;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    cali_mag_t calibrate_temp;
    ignore_data = 0;
 8002cec:	4b97      	ldr	r3, [pc, #604]	@ (8002f4c <compass_calibrate+0x28c>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	801a      	strh	r2, [r3, #0]
    int16_t last_axis[3];
    axis3_t as;

	while(!file_open){
 8002cf2:	e0b5      	b.n	8002e60 <compass_calibrate+0x1a0>
 // read data from sensor
#ifdef QMC5883
         qmc_get_raw(&as);
 8002cf4:	1d3b      	adds	r3, r7, #4
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7ff fc48 	bl	800258c <qmc_get_raw>
#else
         hmc_get_raw(&as);
#endif
        if(fist_data){
 8002cfc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d00c      	beq.n	8002d1e <compass_calibrate+0x5e>
          last_axis[X] = as.x;
 8002d04:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002d08:	81bb      	strh	r3, [r7, #12]
          last_axis[Y] = as.y;
 8002d0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d0e:	81fb      	strh	r3, [r7, #14]
          last_axis[Z] = as.z;
 8002d10:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002d14:	823b      	strh	r3, [r7, #16]
          fist_data = FALSE;
 8002d16:	2300      	movs	r3, #0
 8002d18:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          continue;
 8002d1c:	e0a0      	b.n	8002e60 <compass_calibrate+0x1a0>
        }
        int16_t delta_x_ = as.x -  last_axis[X];
 8002d1e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
        int16_t delta_y_ = as.y -  last_axis[Y];
 8002d32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d36:	b29a      	uxth	r2, r3
 8002d38:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
        int16_t delta_z_ = as.z -  last_axis[Z];
 8002d46:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        // ignore wrong value and set to zero
        int16_t ckec = sqrt(sq(delta_x_) + sq(delta_y_) + sq(delta_z_));
 8002d5a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002d5e:	f9b7 204a 	ldrsh.w	r2, [r7, #74]	@ 0x4a
 8002d62:	fb03 f202 	mul.w	r2, r3, r2
 8002d66:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8002d6a:	f9b7 1048 	ldrsh.w	r1, [r7, #72]	@ 0x48
 8002d6e:	fb01 f303 	mul.w	r3, r1, r3
 8002d72:	441a      	add	r2, r3
 8002d74:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8002d78:	f9b7 1046 	ldrsh.w	r1, [r7, #70]	@ 0x46
 8002d7c:	fb01 f303 	mul.w	r3, r1, r3
 8002d80:	4413      	add	r3, r2
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fd fba6 	bl	80004d4 <__aeabi_i2d>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	4610      	mov	r0, r2
 8002d8e:	4619      	mov	r1, r3
 8002d90:	f012 f900 	bl	8014f94 <sqrt>
 8002d94:	4602      	mov	r2, r0
 8002d96:	460b      	mov	r3, r1
 8002d98:	4610      	mov	r0, r2
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	f7fd feb4 	bl	8000b08 <__aeabi_d2iz>
 8002da0:	4603      	mov	r3, r0
 8002da2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
        if(ckec > max_change){
 8002da6:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8002daa:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 8002dae:	4293      	cmp	r3, r2
 8002db0:	dd09      	ble.n	8002dc6 <compass_calibrate+0x106>
            fist_data = TRUE; 
 8002db2:	2301      	movs	r3, #1
 8002db4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            ignore_data ++;
 8002db8:	4b64      	ldr	r3, [pc, #400]	@ (8002f4c <compass_calibrate+0x28c>)
 8002dba:	881b      	ldrh	r3, [r3, #0]
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	4b62      	ldr	r3, [pc, #392]	@ (8002f4c <compass_calibrate+0x28c>)
 8002dc2:	801a      	strh	r2, [r3, #0]
            continue;
 8002dc4:	e04c      	b.n	8002e60 <compass_calibrate+0x1a0>
        }
        last_axis[X] = as.x;
 8002dc6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002dca:	81bb      	strh	r3, [r7, #12]
        last_axis[Y] = as.y;
 8002dcc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dd0:	81fb      	strh	r3, [r7, #14]
        last_axis[Z] = as.z;
 8002dd2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002dd6:	823b      	strh	r3, [r7, #16]
        // get max value each axis
        if(as.x > max_val[X]) max_val[X] = as.x;
 8002dd8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002ddc:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 8002de0:	429a      	cmp	r2, r3
 8002de2:	dd02      	ble.n	8002dea <compass_calibrate+0x12a>
 8002de4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002de8:	873b      	strh	r3, [r7, #56]	@ 0x38
        if(as.y > max_val[Y]) max_val[Y] = as.y;
 8002dea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002dee:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8002df2:	429a      	cmp	r2, r3
 8002df4:	dd02      	ble.n	8002dfc <compass_calibrate+0x13c>
 8002df6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dfa:	877b      	strh	r3, [r7, #58]	@ 0x3a
        if(as.z > max_val[Z]) max_val[Z] = as.z;
 8002dfc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002e00:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 8002e04:	429a      	cmp	r2, r3
 8002e06:	dd02      	ble.n	8002e0e <compass_calibrate+0x14e>
 8002e08:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002e0c:	87bb      	strh	r3, [r7, #60]	@ 0x3c

        // min value
        if(as.x < min_val[X]) min_val[X] = as.x;
 8002e0e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002e12:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8002e16:	429a      	cmp	r2, r3
 8002e18:	da02      	bge.n	8002e20 <compass_calibrate+0x160>
 8002e1a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002e1e:	863b      	strh	r3, [r7, #48]	@ 0x30
        if(as.y < min_val[Y]) min_val[Y] = as.y;
 8002e20:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002e24:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	da02      	bge.n	8002e32 <compass_calibrate+0x172>
 8002e2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e30:	867b      	strh	r3, [r7, #50]	@ 0x32
        if(as.z < min_val[Z]) min_val[Z] = as.z;
 8002e32:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002e36:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	da02      	bge.n	8002e44 <compass_calibrate+0x184>
 8002e3e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002e42:	86bb      	strh	r3, [r7, #52]	@ 0x34
        black_box_pack_str(&calib_file,"\n");
		
		black_box_load(&calib_file);
        black_box_sync(&calib_file);
        */
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8002e44:	2110      	movs	r1, #16
 8002e46:	4842      	ldr	r0, [pc, #264]	@ (8002f50 <compass_calibrate+0x290>)
 8002e48:	f005 fd3f 	bl	80088ca <HAL_GPIO_TogglePin>
        HAL_Delay(20); // 10 Hz loop
 8002e4c:	2014      	movs	r0, #20
 8002e4e:	f004 fdf1 	bl	8007a34 <HAL_Delay>

       if(HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_5) == 0){
 8002e52:	2120      	movs	r1, #32
 8002e54:	483f      	ldr	r0, [pc, #252]	@ (8002f54 <compass_calibrate+0x294>)
 8002e56:	f005 fd09 	bl	800886c <HAL_GPIO_ReadPin>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d006      	beq.n	8002e6e <compass_calibrate+0x1ae>
	while(!file_open){
 8002e60:	4b3d      	ldr	r3, [pc, #244]	@ (8002f58 <compass_calibrate+0x298>)
 8002e62:	f993 3000 	ldrsb.w	r3, [r3]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f43f af44 	beq.w	8002cf4 <compass_calibrate+0x34>
 8002e6c:	e000      	b.n	8002e70 <compass_calibrate+0x1b0>
              break;
 8002e6e:	bf00      	nop
          }
	  }

    // check all min value is negative sign
    if(min_val[X] > 0 || min_val[Y] > 0 || min_val[Z] > 0){
 8002e70:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	dc02      	bgt.n	8002e7e <compass_calibrate+0x1be>
 8002e78:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002e7c:	2b00      	cmp	r3, #0
          // error
    }
    // check all max value is positive sign
    if(max_val[X] < 0 || max_val[Y] < 0 || max_val[Z] < 0){
 8002e7e:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	db02      	blt.n	8002e8c <compass_calibrate+0x1cc>
 8002e86:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8002e8a:	2b00      	cmp	r3, #0
          // error
    }
    // calibrate value for each axis
    calibrate_temp.hard_iron_calibrate_value[X] = (int)(max_val[X] + min_val[X])/2;
 8002e8c:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 8002e90:	461a      	mov	r2, r3
 8002e92:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8002e96:	4413      	add	r3, r2
 8002e98:	0fda      	lsrs	r2, r3, #31
 8002e9a:	4413      	add	r3, r2
 8002e9c:	105b      	asrs	r3, r3, #1
 8002e9e:	617b      	str	r3, [r7, #20]
    calibrate_temp.hard_iron_calibrate_value[Y] = (int)(max_val[Y] + min_val[Y])/2;
 8002ea0:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002eaa:	4413      	add	r3, r2
 8002eac:	0fda      	lsrs	r2, r3, #31
 8002eae:	4413      	add	r3, r2
 8002eb0:	105b      	asrs	r3, r3, #1
 8002eb2:	61bb      	str	r3, [r7, #24]
    calibrate_temp.hard_iron_calibrate_value[Z] = (int)(max_val[Z] + min_val[Z])/2;
 8002eb4:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 8002eb8:	461a      	mov	r2, r3
 8002eba:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8002ebe:	4413      	add	r3, r2
 8002ec0:	0fda      	lsrs	r2, r3, #31
 8002ec2:	4413      	add	r3, r2
 8002ec4:	105b      	asrs	r3, r3, #1
 8002ec6:	61fb      	str	r3, [r7, #28]

    // calculate scale factor for each axis
    int16_t x_ = abs(max_val[X]) + abs(min_val[X]);
 8002ec8:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	bfb8      	it	lt
 8002ed0:	425b      	neglt	r3, r3
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	bfb8      	it	lt
 8002edc:	425b      	neglt	r3, r3
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	4413      	add	r3, r2
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    int16_t y_ = abs(max_val[Y]) + abs(min_val[Y]);
 8002ee8:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	bfb8      	it	lt
 8002ef0:	425b      	neglt	r3, r3
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	bfb8      	it	lt
 8002efc:	425b      	neglt	r3, r3
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	4413      	add	r3, r2
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    int16_t z_ = abs(max_val[Z]) + abs(min_val[Z]);
 8002f08:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	bfb8      	it	lt
 8002f10:	425b      	neglt	r3, r3
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	bfb8      	it	lt
 8002f1c:	425b      	neglt	r3, r3
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	4413      	add	r3, r2
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    // get largest value
    int16_t max_value = 0;
 8002f26:	2300      	movs	r3, #0
 8002f28:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    if(x_ > y_)
 8002f2c:	f9b7 2042 	ldrsh.w	r2, [r7, #66]	@ 0x42
 8002f30:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8002f34:	429a      	cmp	r2, r3
 8002f36:	dd11      	ble.n	8002f5c <compass_calibrate+0x29c>
        max_value = x_;
 8002f38:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002f3c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8002f40:	e010      	b.n	8002f64 <compass_calibrate+0x2a4>
 8002f42:	bf00      	nop
 8002f44:	08015b08 	.word	0x08015b08
 8002f48:	08015b10 	.word	0x08015b10
 8002f4c:	200003e4 	.word	0x200003e4
 8002f50:	40010800 	.word	0x40010800
 8002f54:	40010c00 	.word	0x40010c00
 8002f58:	20000428 	.word	0x20000428
    else
        max_value = y_;
 8002f5c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002f60:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    if(max_value < z_)
 8002f64:	f9b7 204c 	ldrsh.w	r2, [r7, #76]	@ 0x4c
 8002f68:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	da02      	bge.n	8002f76 <compass_calibrate+0x2b6>
        max_value = z_;
 8002f70:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002f72:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

    // caculate scale
    calibrate_temp.scale_factor_axis[X] = (float)x_/max_value;
 8002f76:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7fd ff16 	bl	8000dac <__aeabi_i2f>
 8002f80:	4604      	mov	r4, r0
 8002f82:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7fd ff10 	bl	8000dac <__aeabi_i2f>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	4619      	mov	r1, r3
 8002f90:	4620      	mov	r0, r4
 8002f92:	f7fe f813 	bl	8000fbc <__aeabi_fdiv>
 8002f96:	4603      	mov	r3, r0
 8002f98:	623b      	str	r3, [r7, #32]
    calibrate_temp.scale_factor_axis[Y] = (float)y_/max_value;
 8002f9a:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7fd ff04 	bl	8000dac <__aeabi_i2f>
 8002fa4:	4604      	mov	r4, r0
 8002fa6:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7fd fefe 	bl	8000dac <__aeabi_i2f>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	4620      	mov	r0, r4
 8002fb6:	f7fe f801 	bl	8000fbc <__aeabi_fdiv>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	627b      	str	r3, [r7, #36]	@ 0x24
    calibrate_temp.scale_factor_axis[Z] = (float)z_/max_value;
 8002fbe:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f7fd fef2 	bl	8000dac <__aeabi_i2f>
 8002fc8:	4604      	mov	r4, r0
 8002fca:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7fd feec 	bl	8000dac <__aeabi_i2f>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	4620      	mov	r0, r4
 8002fda:	f7fd ffef 	bl	8000fbc <__aeabi_fdiv>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	62bb      	str	r3, [r7, #40]	@ 0x28

    calibrate_temp.sum_all_value = 0;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	calibrate_temp.sum_all_value += calibrate_temp.scale_factor_axis[X];
 8002fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7fd fedf 	bl	8000dac <__aeabi_i2f>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	6a3b      	ldr	r3, [r7, #32]
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	4610      	mov	r0, r2
 8002ff6:	f7fd fe25 	bl	8000c44 <__addsf3>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7fe f905 	bl	800120c <__aeabi_f2iz>
 8003002:	4603      	mov	r3, r0
 8003004:	62fb      	str	r3, [r7, #44]	@ 0x2c
    calibrate_temp.sum_all_value += calibrate_temp.scale_factor_axis[Y];
 8003006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003008:	4618      	mov	r0, r3
 800300a:	f7fd fecf 	bl	8000dac <__aeabi_i2f>
 800300e:	4602      	mov	r2, r0
 8003010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003012:	4619      	mov	r1, r3
 8003014:	4610      	mov	r0, r2
 8003016:	f7fd fe15 	bl	8000c44 <__addsf3>
 800301a:	4603      	mov	r3, r0
 800301c:	4618      	mov	r0, r3
 800301e:	f7fe f8f5 	bl	800120c <__aeabi_f2iz>
 8003022:	4603      	mov	r3, r0
 8003024:	62fb      	str	r3, [r7, #44]	@ 0x2c
    calibrate_temp.sum_all_value += calibrate_temp.scale_factor_axis[Z];
 8003026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003028:	4618      	mov	r0, r3
 800302a:	f7fd febf 	bl	8000dac <__aeabi_i2f>
 800302e:	4602      	mov	r2, r0
 8003030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003032:	4619      	mov	r1, r3
 8003034:	4610      	mov	r0, r2
 8003036:	f7fd fe05 	bl	8000c44 <__addsf3>
 800303a:	4603      	mov	r3, r0
 800303c:	4618      	mov	r0, r3
 800303e:	f7fe f8e5 	bl	800120c <__aeabi_f2iz>
 8003042:	4603      	mov	r3, r0
 8003044:	62fb      	str	r3, [r7, #44]	@ 0x2c

    calibrate_temp.sum_all_value += (int)calibrate_temp.hard_iron_calibrate_value[X];
 8003046:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	4413      	add	r3, r2
 800304c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    calibrate_temp.sum_all_value += (int)calibrate_temp.hard_iron_calibrate_value[Y];
 800304e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	4413      	add	r3, r2
 8003054:	62fb      	str	r3, [r7, #44]	@ 0x2c
    calibrate_temp.sum_all_value += (int)calibrate_temp.hard_iron_calibrate_value[Z];
 8003056:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	4413      	add	r3, r2
 800305c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    // write data to eprrom
    AT24Cxx_write_byte_buffer(device_array.devices[0],(uint8_t*)&calibrate_temp, 0x0010, sizeof(cali_mag_t));
 800305e:	4b09      	ldr	r3, [pc, #36]	@ (8003084 <compass_calibrate+0x3c4>)
 8003060:	6818      	ldr	r0, [r3, #0]
 8003062:	f107 0114 	add.w	r1, r7, #20
 8003066:	231c      	movs	r3, #28
 8003068:	2210      	movs	r2, #16
 800306a:	f003 fa1e 	bl	80064aa <AT24Cxx_write_byte_buffer>
  
   // black_box_load(&calib_file);
   // black_box_close(&calib_file);
	
	while(1){
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800306e:	2120      	movs	r1, #32
 8003070:	4805      	ldr	r0, [pc, #20]	@ (8003088 <compass_calibrate+0x3c8>)
 8003072:	f005 fc2a 	bl	80088ca <HAL_GPIO_TogglePin>
      HAL_Delay(1000); // 10 Hz loop
 8003076:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800307a:	f004 fcdb 	bl	8007a34 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800307e:	bf00      	nop
 8003080:	e7f5      	b.n	800306e <compass_calibrate+0x3ae>
 8003082:	bf00      	nop
 8003084:	200003e8 	.word	0x200003e8
 8003088:	40010800 	.word	0x40010800

0800308c <gps_init>:

/*  
 * Init function 
 */
void gps_init(UART_HandleTypeDef *uart,uint32_t baudrate)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
    terrain_altitude = 0;
 8003096:	4b2a      	ldr	r3, [pc, #168]	@ (8003140 <gps_init+0xb4>)
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]
    gps_alt_zero_calibrate = FALSE;
 800309c:	4b29      	ldr	r3, [pc, #164]	@ (8003144 <gps_init+0xb8>)
 800309e:	2200      	movs	r2, #0
 80030a0:	701a      	strb	r2, [r3, #0]
	_gpsUartPort = uart;
 80030a2:	4a29      	ldr	r2, [pc, #164]	@ (8003148 <gps_init+0xbc>)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6013      	str	r3, [r2, #0]
    _gps.timer_ = millis();
 80030a8:	4b28      	ldr	r3, [pc, #160]	@ (800314c <gps_init+0xc0>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80030b0:	4b27      	ldr	r3, [pc, #156]	@ (8003150 <gps_init+0xc4>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4413      	add	r3, r2
 80030b6:	4a27      	ldr	r2, [pc, #156]	@ (8003154 <gps_init+0xc8>)
 80030b8:	fba2 2303 	umull	r2, r3, r2, r3
 80030bc:	099b      	lsrs	r3, r3, #6
 80030be:	4a26      	ldr	r2, [pc, #152]	@ (8003158 <gps_init+0xcc>)
 80030c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    // reset all viriables
    _payload_length = 0;
 80030c2:	4b26      	ldr	r3, [pc, #152]	@ (800315c <gps_init+0xd0>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	801a      	strh	r2, [r3, #0]
    _payload_counter = 0;
 80030c8:	4b25      	ldr	r3, [pc, #148]	@ (8003160 <gps_init+0xd4>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	801a      	strh	r2, [r3, #0]
    _msg_id = 0;
 80030ce:	4b25      	ldr	r3, [pc, #148]	@ (8003164 <gps_init+0xd8>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	701a      	strb	r2, [r3, #0]

    // Configuration _gps module
    HAL_UART_Transmit(_gpsUartPort,ubloxInit,sizeof(ubloxInit),1000);
 80030d4:	4b1c      	ldr	r3, [pc, #112]	@ (8003148 <gps_init+0xbc>)
 80030d6:	6818      	ldr	r0, [r3, #0]
 80030d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030dc:	22a8      	movs	r2, #168	@ 0xa8
 80030de:	4922      	ldr	r1, [pc, #136]	@ (8003168 <gps_init+0xdc>)
 80030e0:	f009 fe3c 	bl	800cd5c <HAL_UART_Transmit>
    HAL_Delay(10);
 80030e4:	200a      	movs	r0, #10
 80030e6:	f004 fca5 	bl	8007a34 <HAL_Delay>
    HAL_UART_Transmit(_gpsUartPort,ubloxSbasInit,sizeof(ubloxSbasInit),1000);
 80030ea:	4b17      	ldr	r3, [pc, #92]	@ (8003148 <gps_init+0xbc>)
 80030ec:	6818      	ldr	r0, [r3, #0]
 80030ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030f2:	2210      	movs	r2, #16
 80030f4:	491d      	ldr	r1, [pc, #116]	@ (800316c <gps_init+0xe0>)
 80030f6:	f009 fe31 	bl	800cd5c <HAL_UART_Transmit>
    HAL_Delay(10);
 80030fa:	200a      	movs	r0, #10
 80030fc:	f004 fc9a 	bl	8007a34 <HAL_Delay>
    HAL_UART_Transmit(_gpsUartPort,uart57600,sizeof(uart57600),1000);
 8003100:	4b11      	ldr	r3, [pc, #68]	@ (8003148 <gps_init+0xbc>)
 8003102:	6818      	ldr	r0, [r3, #0]
 8003104:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003108:	221c      	movs	r2, #28
 800310a:	4919      	ldr	r1, [pc, #100]	@ (8003170 <gps_init+0xe4>)
 800310c:	f009 fe26 	bl	800cd5c <HAL_UART_Transmit>
    HAL_Delay(10);
 8003110:	200a      	movs	r0, #10
 8003112:	f004 fc8f 	bl	8007a34 <HAL_Delay>
    // set baudrate
    _gpsUartPort->Init.BaudRate = baudrate;
 8003116:	4b0c      	ldr	r3, [pc, #48]	@ (8003148 <gps_init+0xbc>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	605a      	str	r2, [r3, #4]
	HAL_UART_Init(_gpsUartPort); 
 800311e:	4b0a      	ldr	r3, [pc, #40]	@ (8003148 <gps_init+0xbc>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4618      	mov	r0, r3
 8003124:	f009 fdca 	bl	800ccbc <HAL_UART_Init>

    // read gps using interrup
	HAL_UART_Receive_IT(_gpsUartPort, &_char,ONE_BYTE);
 8003128:	4b07      	ldr	r3, [pc, #28]	@ (8003148 <gps_init+0xbc>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2201      	movs	r2, #1
 800312e:	4911      	ldr	r1, [pc, #68]	@ (8003174 <gps_init+0xe8>)
 8003130:	4618      	mov	r0, r3
 8003132:	f009 fe96 	bl	800ce62 <HAL_UART_Receive_IT>
}
 8003136:	bf00      	nop
 8003138:	3708      	adds	r7, #8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	2000047c 	.word	0x2000047c
 8003144:	20000480 	.word	0x20000480
 8003148:	20000468 	.word	0x20000468
 800314c:	200005e4 	.word	0x200005e4
 8003150:	200005e8 	.word	0x200005e8
 8003154:	10624dd3 	.word	0x10624dd3
 8003158:	2000042c 	.word	0x2000042c
 800315c:	20000476 	.word	0x20000476
 8003160:	20000478 	.word	0x20000478
 8003164:	20000474 	.word	0x20000474
 8003168:	08015c84 	.word	0x08015c84
 800316c:	20000000 	.word	0x20000000
 8003170:	08015d2c 	.word	0x08015d2c
 8003174:	2000046c 	.word	0x2000046c

08003178 <gps_uart_port>:

UART_HandleTypeDef *gps_uart_port(){
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
    return _gpsUartPort;
 800317c:	4b02      	ldr	r3, [pc, #8]	@ (8003188 <gps_uart_port+0x10>)
 800317e:	681b      	ldr	r3, [r3, #0]
}
 8003180:	4618      	mov	r0, r3
 8003182:	46bd      	mov	sp, r7
 8003184:	bc80      	pop	{r7}
 8003186:	4770      	bx	lr
 8003188:	20000468 	.word	0x20000468

0800318c <gps_callback>:

}

uint32_t gps_interrupt_count;
void gps_callback()
{
 800318c:	b580      	push	{r7, lr}
 800318e:	af00      	add	r7, sp, #0
   // parse data
   gps_interrupt_count++;
 8003190:	4b09      	ldr	r3, [pc, #36]	@ (80031b8 <gps_callback+0x2c>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	3301      	adds	r3, #1
 8003196:	4a08      	ldr	r2, [pc, #32]	@ (80031b8 <gps_callback+0x2c>)
 8003198:	6013      	str	r3, [r2, #0]
   newdata(_char);
 800319a:	4b08      	ldr	r3, [pc, #32]	@ (80031bc <gps_callback+0x30>)
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	4618      	mov	r0, r3
 80031a0:	f000 f916 	bl	80033d0 <newdata>
   HAL_UART_Receive_IT(_gpsUartPort, &_char,ONE_BYTE);
 80031a4:	4b06      	ldr	r3, [pc, #24]	@ (80031c0 <gps_callback+0x34>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2201      	movs	r2, #1
 80031aa:	4904      	ldr	r1, [pc, #16]	@ (80031bc <gps_callback+0x30>)
 80031ac:	4618      	mov	r0, r3
 80031ae:	f009 fe58 	bl	800ce62 <HAL_UART_Receive_IT>
}
 80031b2:	bf00      	nop
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	2000054c 	.word	0x2000054c
 80031bc:	2000046c 	.word	0x2000046c
 80031c0:	20000468 	.word	0x20000468

080031c4 <parse_msg>:
        *ck_b += *ck_a;
        data++;
    }
}
*/
static uint8_t parse_msg(){
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0
    static uint8_t _new_speed;
    //static uint8_t next_fix;
    static uint32_t lastPosUpdateTime;
    static uint8_t _new_position;
    static uint8_t gps_cali_count = 0;
    switch (_msg_id) {
 80031c8:	4b74      	ldr	r3, [pc, #464]	@ (800339c <parse_msg+0x1d8>)
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	2b12      	cmp	r3, #18
 80031ce:	dc2b      	bgt.n	8003228 <parse_msg+0x64>
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	f2c0 80c7 	blt.w	8003364 <parse_msg+0x1a0>
 80031d6:	3b02      	subs	r3, #2
 80031d8:	2b10      	cmp	r3, #16
 80031da:	f200 80c3 	bhi.w	8003364 <parse_msg+0x1a0>
 80031de:	a201      	add	r2, pc, #4	@ (adr r2, 80031e4 <parse_msg+0x20>)
 80031e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e4:	08003231 	.word	0x08003231
 80031e8:	080032f9 	.word	0x080032f9
 80031ec:	08003365 	.word	0x08003365
 80031f0:	08003365 	.word	0x08003365
 80031f4:	08003305 	.word	0x08003305
 80031f8:	08003365 	.word	0x08003365
 80031fc:	08003365 	.word	0x08003365
 8003200:	08003365 	.word	0x08003365
 8003204:	08003365 	.word	0x08003365
 8003208:	08003365 	.word	0x08003365
 800320c:	08003365 	.word	0x08003365
 8003210:	08003365 	.word	0x08003365
 8003214:	08003365 	.word	0x08003365
 8003218:	08003365 	.word	0x08003365
 800321c:	08003365 	.word	0x08003365
 8003220:	08003365 	.word	0x08003365
 8003224:	0800331d 	.word	0x0800331d
 8003228:	2b30      	cmp	r3, #48	@ 0x30
 800322a:	f000 809d 	beq.w	8003368 <parse_msg+0x1a4>
 800322e:	e099      	b.n	8003364 <parse_msg+0x1a0>
        case MSG_POSLLH:
            _gps.position[LON] = _buffer.posllh.longitude;
 8003230:	4b5b      	ldr	r3, [pc, #364]	@ (80033a0 <parse_msg+0x1dc>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	4a5b      	ldr	r2, [pc, #364]	@ (80033a4 <parse_msg+0x1e0>)
 8003236:	6013      	str	r3, [r2, #0]
            _gps.position[LAT] = _buffer.posllh.latitude;
 8003238:	4b59      	ldr	r3, [pc, #356]	@ (80033a0 <parse_msg+0x1dc>)
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	4a59      	ldr	r2, [pc, #356]	@ (80033a4 <parse_msg+0x1e0>)
 800323e:	6053      	str	r3, [r2, #4]
            if(gps_alt_zero_calibrate == FALSE){
 8003240:	4b59      	ldr	r3, [pc, #356]	@ (80033a8 <parse_msg+0x1e4>)
 8003242:	f993 3000 	ldrsb.w	r3, [r3]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d115      	bne.n	8003276 <parse_msg+0xb2>
                if(gps_cali_count < 20){
 800324a:	4b58      	ldr	r3, [pc, #352]	@ (80033ac <parse_msg+0x1e8>)
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	2b13      	cmp	r3, #19
 8003250:	d80d      	bhi.n	800326e <parse_msg+0xaa>
                    terrain_altitude += _buffer.posllh.altitude_msl;
 8003252:	4b53      	ldr	r3, [pc, #332]	@ (80033a0 <parse_msg+0x1dc>)
 8003254:	691a      	ldr	r2, [r3, #16]
 8003256:	4b56      	ldr	r3, [pc, #344]	@ (80033b0 <parse_msg+0x1ec>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4413      	add	r3, r2
 800325c:	4a54      	ldr	r2, [pc, #336]	@ (80033b0 <parse_msg+0x1ec>)
 800325e:	6013      	str	r3, [r2, #0]
                    gps_cali_count ++;
 8003260:	4b52      	ldr	r3, [pc, #328]	@ (80033ac <parse_msg+0x1e8>)
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	3301      	adds	r3, #1
 8003266:	b2da      	uxtb	r2, r3
 8003268:	4b50      	ldr	r3, [pc, #320]	@ (80033ac <parse_msg+0x1e8>)
 800326a:	701a      	strb	r2, [r3, #0]
 800326c:	e010      	b.n	8003290 <parse_msg+0xcc>
                }
                else{
                    gps_alt_zero_calibrate = TRUE;
 800326e:	4b4e      	ldr	r3, [pc, #312]	@ (80033a8 <parse_msg+0x1e4>)
 8003270:	2201      	movs	r2, #1
 8003272:	701a      	strb	r2, [r3, #0]
 8003274:	e00c      	b.n	8003290 <parse_msg+0xcc>
                }
            }
            else{
               _gps.altitude_mgl = _buffer.posllh.altitude_msl - terrain_altitude/20; 
 8003276:	4b4a      	ldr	r3, [pc, #296]	@ (80033a0 <parse_msg+0x1dc>)
 8003278:	691a      	ldr	r2, [r3, #16]
 800327a:	4b4d      	ldr	r3, [pc, #308]	@ (80033b0 <parse_msg+0x1ec>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	494d      	ldr	r1, [pc, #308]	@ (80033b4 <parse_msg+0x1f0>)
 8003280:	fb81 0103 	smull	r0, r1, r1, r3
 8003284:	10c9      	asrs	r1, r1, #3
 8003286:	17db      	asrs	r3, r3, #31
 8003288:	1a5b      	subs	r3, r3, r1
 800328a:	4413      	add	r3, r2
 800328c:	4a45      	ldr	r2, [pc, #276]	@ (80033a4 <parse_msg+0x1e0>)
 800328e:	6353      	str	r3, [r2, #52]	@ 0x34
            }
            _gps.altitude_msl = _buffer.posllh.altitude_msl - terrain_altitude; 
 8003290:	4b43      	ldr	r3, [pc, #268]	@ (80033a0 <parse_msg+0x1dc>)
 8003292:	691a      	ldr	r2, [r3, #16]
 8003294:	4b46      	ldr	r3, [pc, #280]	@ (80033b0 <parse_msg+0x1ec>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	4a42      	ldr	r2, [pc, #264]	@ (80033a4 <parse_msg+0x1e0>)
 800329c:	6313      	str	r3, [r2, #48]	@ 0x30
            _gps.horizontalAccuracy = _buffer.posllh.horizontal_accuracy;
 800329e:	4b40      	ldr	r3, [pc, #256]	@ (80033a0 <parse_msg+0x1dc>)
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	4a40      	ldr	r2, [pc, #256]	@ (80033a4 <parse_msg+0x1e0>)
 80032a4:	6213      	str	r3, [r2, #32]
            _gps.VerticalAccuracy = _buffer.posllh.vertical_accuracy;
 80032a6:	4b3e      	ldr	r3, [pc, #248]	@ (80033a0 <parse_msg+0x1dc>)
 80032a8:	699b      	ldr	r3, [r3, #24]
 80032aa:	4a3e      	ldr	r2, [pc, #248]	@ (80033a4 <parse_msg+0x1e0>)
 80032ac:	6253      	str	r3, [r2, #36]	@ 0x24
            /* time update position */
            if(lastPosUpdateTime == 0){
 80032ae:	4b42      	ldr	r3, [pc, #264]	@ (80033b8 <parse_msg+0x1f4>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d05a      	beq.n	800336c <parse_msg+0x1a8>
                break;
                lastPosUpdateTime = millis();
            }
            _gps.posUpdateTime = millis() - lastPosUpdateTime;
 80032b6:	4b41      	ldr	r3, [pc, #260]	@ (80033bc <parse_msg+0x1f8>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032be:	4b40      	ldr	r3, [pc, #256]	@ (80033c0 <parse_msg+0x1fc>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4413      	add	r3, r2
 80032c4:	4a3f      	ldr	r2, [pc, #252]	@ (80033c4 <parse_msg+0x200>)
 80032c6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ca:	099a      	lsrs	r2, r3, #6
 80032cc:	4b3a      	ldr	r3, [pc, #232]	@ (80033b8 <parse_msg+0x1f4>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	4a34      	ldr	r2, [pc, #208]	@ (80033a4 <parse_msg+0x1e0>)
 80032d4:	6293      	str	r3, [r2, #40]	@ 0x28
            lastPosUpdateTime = millis();
 80032d6:	4b39      	ldr	r3, [pc, #228]	@ (80033bc <parse_msg+0x1f8>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032de:	4b38      	ldr	r3, [pc, #224]	@ (80033c0 <parse_msg+0x1fc>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4413      	add	r3, r2
 80032e4:	4a37      	ldr	r2, [pc, #220]	@ (80033c4 <parse_msg+0x200>)
 80032e6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ea:	099b      	lsrs	r3, r3, #6
 80032ec:	4a32      	ldr	r2, [pc, #200]	@ (80033b8 <parse_msg+0x1f4>)
 80032ee:	6013      	str	r3, [r2, #0]
            /* flag set */
            _new_position = TRUE;
 80032f0:	4b35      	ldr	r3, [pc, #212]	@ (80033c8 <parse_msg+0x204>)
 80032f2:	2201      	movs	r2, #1
 80032f4:	701a      	strb	r2, [r3, #0]
            break;
 80032f6:	e03a      	b.n	800336e <parse_msg+0x1aa>
        case MSG_STATUS:
            //next_fix = (_buffer.status.fix_status & NAV_STATUS_FIX_VALID) && (_buffer.status.fix_type == FIX_3D);
            //if (!next_fix)
            //    _gps.fix = FALSE;
            _gps.fix = _buffer.status.fix_type;
 80032f8:	4b29      	ldr	r3, [pc, #164]	@ (80033a0 <parse_msg+0x1dc>)
 80032fa:	791a      	ldrb	r2, [r3, #4]
 80032fc:	4b29      	ldr	r3, [pc, #164]	@ (80033a4 <parse_msg+0x1e0>)
 80032fe:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
            break;
 8003302:	e034      	b.n	800336e <parse_msg+0x1aa>
        case MSG_SOL:
            //next_fix = (_buffer.solution.fix_status & NAV_STATUS_FIX_VALID) && (_buffer.solution.fix_type == FIX_3D);
            //if (!next_fix)
            //    _gps.fix = FALSE;
            _gps.fix = _buffer.solution.fix_type;
 8003304:	4b26      	ldr	r3, [pc, #152]	@ (80033a0 <parse_msg+0x1dc>)
 8003306:	7a9a      	ldrb	r2, [r3, #10]
 8003308:	4b26      	ldr	r3, [pc, #152]	@ (80033a4 <parse_msg+0x1e0>)
 800330a:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
            _gps.numSat = _buffer.solution.satellites;
 800330e:	4b24      	ldr	r3, [pc, #144]	@ (80033a0 <parse_msg+0x1dc>)
 8003310:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8003314:	4b23      	ldr	r3, [pc, #140]	@ (80033a4 <parse_msg+0x1e0>)
 8003316:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            break;
 800331a:	e028      	b.n	800336e <parse_msg+0x1aa>
        case MSG_VELNED:
            _gps.velocity[LAT] = _buffer.velned.ned_north;
 800331c:	4b20      	ldr	r3, [pc, #128]	@ (80033a0 <parse_msg+0x1dc>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	4a20      	ldr	r2, [pc, #128]	@ (80033a4 <parse_msg+0x1e0>)
 8003322:	60d3      	str	r3, [r2, #12]
            _gps.velocity[LON] = _buffer.velned.ned_east;
 8003324:	4b1e      	ldr	r3, [pc, #120]	@ (80033a0 <parse_msg+0x1dc>)
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	4a1e      	ldr	r2, [pc, #120]	@ (80033a4 <parse_msg+0x1e0>)
 800332a:	6093      	str	r3, [r2, #8]
            _gps.velocity[DOWN] = _buffer.velned.ned_down;
 800332c:	4b1c      	ldr	r3, [pc, #112]	@ (80033a0 <parse_msg+0x1dc>)
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	4a1c      	ldr	r2, [pc, #112]	@ (80033a4 <parse_msg+0x1e0>)
 8003332:	6113      	str	r3, [r2, #16]
            _gps.Gspeed = _buffer.velned.speed_2d;
 8003334:	4b1a      	ldr	r3, [pc, #104]	@ (80033a0 <parse_msg+0x1dc>)
 8003336:	695b      	ldr	r3, [r3, #20]
 8003338:	461a      	mov	r2, r3
 800333a:	4b1a      	ldr	r3, [pc, #104]	@ (80033a4 <parse_msg+0x1e0>)
 800333c:	615a      	str	r2, [r3, #20]
            _gps.ground_course = _buffer.velned.heading_2d;
 800333e:	4b18      	ldr	r3, [pc, #96]	@ (80033a0 <parse_msg+0x1dc>)
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	b29a      	uxth	r2, r3
 8003344:	4b17      	ldr	r3, [pc, #92]	@ (80033a4 <parse_msg+0x1e0>)
 8003346:	871a      	strh	r2, [r3, #56]	@ 0x38
            _gps.speedAccuracy = _buffer.velned.speed_accuracy;
 8003348:	4b15      	ldr	r3, [pc, #84]	@ (80033a0 <parse_msg+0x1dc>)
 800334a:	69db      	ldr	r3, [r3, #28]
 800334c:	461a      	mov	r2, r3
 800334e:	4b15      	ldr	r3, [pc, #84]	@ (80033a4 <parse_msg+0x1e0>)
 8003350:	619a      	str	r2, [r3, #24]
            _gps.headingAccuracy = _buffer.velned.heading_accuracy;
 8003352:	4b13      	ldr	r3, [pc, #76]	@ (80033a0 <parse_msg+0x1dc>)
 8003354:	6a1b      	ldr	r3, [r3, #32]
 8003356:	461a      	mov	r2, r3
 8003358:	4b12      	ldr	r3, [pc, #72]	@ (80033a4 <parse_msg+0x1e0>)
 800335a:	61da      	str	r2, [r3, #28]
            _new_speed = TRUE;
 800335c:	4b1b      	ldr	r3, [pc, #108]	@ (80033cc <parse_msg+0x208>)
 800335e:	2201      	movs	r2, #1
 8003360:	701a      	strb	r2, [r3, #0]
            break;
 8003362:	e004      	b.n	800336e <parse_msg+0x1aa>
            svinfo_rate[0] = svinfo_rate[1];
            svinfo_rate[1] = millis();
            */
            break;
        default:
            return FALSE;
 8003364:	2300      	movs	r3, #0
 8003366:	e014      	b.n	8003392 <parse_msg+0x1ce>
            break;
 8003368:	bf00      	nop
 800336a:	e000      	b.n	800336e <parse_msg+0x1aa>
                break;
 800336c:	bf00      	nop
    }
    if (_new_position && _new_speed) {
 800336e:	4b16      	ldr	r3, [pc, #88]	@ (80033c8 <parse_msg+0x204>)
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00c      	beq.n	8003390 <parse_msg+0x1cc>
 8003376:	4b15      	ldr	r3, [pc, #84]	@ (80033cc <parse_msg+0x208>)
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d008      	beq.n	8003390 <parse_msg+0x1cc>
        _new_speed = _new_position = FALSE;
 800337e:	4b12      	ldr	r3, [pc, #72]	@ (80033c8 <parse_msg+0x204>)
 8003380:	2200      	movs	r2, #0
 8003382:	701a      	strb	r2, [r3, #0]
 8003384:	4b10      	ldr	r3, [pc, #64]	@ (80033c8 <parse_msg+0x204>)
 8003386:	781a      	ldrb	r2, [r3, #0]
 8003388:	4b10      	ldr	r3, [pc, #64]	@ (80033cc <parse_msg+0x208>)
 800338a:	701a      	strb	r2, [r3, #0]
        return TRUE;
 800338c:	2301      	movs	r3, #1
 800338e:	e000      	b.n	8003392 <parse_msg+0x1ce>
    }
    return FALSE;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	46bd      	mov	sp, r7
 8003396:	bc80      	pop	{r7}
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	20000474 	.word	0x20000474
 80033a0:	20000484 	.word	0x20000484
 80033a4:	2000042c 	.word	0x2000042c
 80033a8:	20000480 	.word	0x20000480
 80033ac:	20000550 	.word	0x20000550
 80033b0:	2000047c 	.word	0x2000047c
 80033b4:	66666667 	.word	0x66666667
 80033b8:	20000554 	.word	0x20000554
 80033bc:	200005e4 	.word	0x200005e4
 80033c0:	200005e8 	.word	0x200005e8
 80033c4:	10624dd3 	.word	0x10624dd3
 80033c8:	20000558 	.word	0x20000558
 80033cc:	20000559 	.word	0x20000559

080033d0 <newdata>:

int parse_ok;
static uint8_t newdata(uint8_t data){
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	4603      	mov	r3, r0
 80033d8:	71fb      	strb	r3, [r7, #7]
    uint8_t parsed = FALSE;
 80033da:	2300      	movs	r3, #0
 80033dc:	73fb      	strb	r3, [r7, #15]
    static uint8_t _ck_a;
    static uint8_t _ck_b;
    static uint8_t _step = 0;
    static uint32_t current_time_ms = 0;
    switch (_step) {
 80033de:	4b85      	ldr	r3, [pc, #532]	@ (80035f4 <newdata+0x224>)
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	2b08      	cmp	r3, #8
 80033e4:	f200 8100 	bhi.w	80035e8 <newdata+0x218>
 80033e8:	a201      	add	r2, pc, #4	@ (adr r2, 80033f0 <newdata+0x20>)
 80033ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ee:	bf00      	nop
 80033f0:	08003415 	.word	0x08003415
 80033f4:	0800342b 	.word	0x0800342b
 80033f8:	0800343f 	.word	0x0800343f
 80033fc:	0800345b 	.word	0x0800345b
 8003400:	0800348d 	.word	0x0800348d
 8003404:	080034c1 	.word	0x080034c1
 8003408:	0800351b 	.word	0x0800351b
 800340c:	08003573 	.word	0x08003573
 8003410:	08003591 	.word	0x08003591
        case 0: // Sync char 1 (0xB5)
            if (PREAMBLE1 == data)
 8003414:	79fb      	ldrb	r3, [r7, #7]
 8003416:	2bb5      	cmp	r3, #181	@ 0xb5
 8003418:	f040 80df 	bne.w	80035da <newdata+0x20a>
                _step++;
 800341c:	4b75      	ldr	r3, [pc, #468]	@ (80035f4 <newdata+0x224>)
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	3301      	adds	r3, #1
 8003422:	b2da      	uxtb	r2, r3
 8003424:	4b73      	ldr	r3, [pc, #460]	@ (80035f4 <newdata+0x224>)
 8003426:	701a      	strb	r2, [r3, #0]
            break;
 8003428:	e0d7      	b.n	80035da <newdata+0x20a>
        case 1: // Sync char 2 (0x62)
            if (PREAMBLE2 == data) {
 800342a:	79fb      	ldrb	r3, [r7, #7]
 800342c:	2b62      	cmp	r3, #98	@ 0x62
 800342e:	d106      	bne.n	800343e <newdata+0x6e>
                _step++;
 8003430:	4b70      	ldr	r3, [pc, #448]	@ (80035f4 <newdata+0x224>)
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	3301      	adds	r3, #1
 8003436:	b2da      	uxtb	r2, r3
 8003438:	4b6e      	ldr	r3, [pc, #440]	@ (80035f4 <newdata+0x224>)
 800343a:	701a      	strb	r2, [r3, #0]
                break;
 800343c:	e0d4      	b.n	80035e8 <newdata+0x218>
            }
        case 2: // Class
            _step++;
 800343e:	4b6d      	ldr	r3, [pc, #436]	@ (80035f4 <newdata+0x224>)
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	3301      	adds	r3, #1
 8003444:	b2da      	uxtb	r2, r3
 8003446:	4b6b      	ldr	r3, [pc, #428]	@ (80035f4 <newdata+0x224>)
 8003448:	701a      	strb	r2, [r3, #0]
            _ck_b = _ck_a = data;  
 800344a:	4a6b      	ldr	r2, [pc, #428]	@ (80035f8 <newdata+0x228>)
 800344c:	79fb      	ldrb	r3, [r7, #7]
 800344e:	7013      	strb	r3, [r2, #0]
 8003450:	4b69      	ldr	r3, [pc, #420]	@ (80035f8 <newdata+0x228>)
 8003452:	781a      	ldrb	r2, [r3, #0]
 8003454:	4b69      	ldr	r3, [pc, #420]	@ (80035fc <newdata+0x22c>)
 8003456:	701a      	strb	r2, [r3, #0]
            break;
 8003458:	e0c6      	b.n	80035e8 <newdata+0x218>
        case 3: // ID
            _step++;
 800345a:	4b66      	ldr	r3, [pc, #408]	@ (80035f4 <newdata+0x224>)
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	3301      	adds	r3, #1
 8003460:	b2da      	uxtb	r2, r3
 8003462:	4b64      	ldr	r3, [pc, #400]	@ (80035f4 <newdata+0x224>)
 8003464:	701a      	strb	r2, [r3, #0]
            _ck_b += (_ck_a += data);       
 8003466:	4b64      	ldr	r3, [pc, #400]	@ (80035f8 <newdata+0x228>)
 8003468:	781a      	ldrb	r2, [r3, #0]
 800346a:	79fb      	ldrb	r3, [r7, #7]
 800346c:	4413      	add	r3, r2
 800346e:	b2da      	uxtb	r2, r3
 8003470:	4b61      	ldr	r3, [pc, #388]	@ (80035f8 <newdata+0x228>)
 8003472:	701a      	strb	r2, [r3, #0]
 8003474:	4b60      	ldr	r3, [pc, #384]	@ (80035f8 <newdata+0x228>)
 8003476:	781a      	ldrb	r2, [r3, #0]
 8003478:	4b60      	ldr	r3, [pc, #384]	@ (80035fc <newdata+0x22c>)
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	4413      	add	r3, r2
 800347e:	b2da      	uxtb	r2, r3
 8003480:	4b5e      	ldr	r3, [pc, #376]	@ (80035fc <newdata+0x22c>)
 8003482:	701a      	strb	r2, [r3, #0]
            _msg_id = data;
 8003484:	4a5e      	ldr	r2, [pc, #376]	@ (8003600 <newdata+0x230>)
 8003486:	79fb      	ldrb	r3, [r7, #7]
 8003488:	7013      	strb	r3, [r2, #0]
            break;
 800348a:	e0ad      	b.n	80035e8 <newdata+0x218>
        case 4: 
            _step++;
 800348c:	4b59      	ldr	r3, [pc, #356]	@ (80035f4 <newdata+0x224>)
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	3301      	adds	r3, #1
 8003492:	b2da      	uxtb	r2, r3
 8003494:	4b57      	ldr	r3, [pc, #348]	@ (80035f4 <newdata+0x224>)
 8003496:	701a      	strb	r2, [r3, #0]
            _ck_b += (_ck_a += data);       
 8003498:	4b57      	ldr	r3, [pc, #348]	@ (80035f8 <newdata+0x228>)
 800349a:	781a      	ldrb	r2, [r3, #0]
 800349c:	79fb      	ldrb	r3, [r7, #7]
 800349e:	4413      	add	r3, r2
 80034a0:	b2da      	uxtb	r2, r3
 80034a2:	4b55      	ldr	r3, [pc, #340]	@ (80035f8 <newdata+0x228>)
 80034a4:	701a      	strb	r2, [r3, #0]
 80034a6:	4b54      	ldr	r3, [pc, #336]	@ (80035f8 <newdata+0x228>)
 80034a8:	781a      	ldrb	r2, [r3, #0]
 80034aa:	4b54      	ldr	r3, [pc, #336]	@ (80035fc <newdata+0x22c>)
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	4413      	add	r3, r2
 80034b0:	b2da      	uxtb	r2, r3
 80034b2:	4b52      	ldr	r3, [pc, #328]	@ (80035fc <newdata+0x22c>)
 80034b4:	701a      	strb	r2, [r3, #0]
            _payload_length = data; 
 80034b6:	79fb      	ldrb	r3, [r7, #7]
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	4b52      	ldr	r3, [pc, #328]	@ (8003604 <newdata+0x234>)
 80034bc:	801a      	strh	r2, [r3, #0]
            break;
 80034be:	e093      	b.n	80035e8 <newdata+0x218>
        case 5: 
            _step++;
 80034c0:	4b4c      	ldr	r3, [pc, #304]	@ (80035f4 <newdata+0x224>)
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	3301      	adds	r3, #1
 80034c6:	b2da      	uxtb	r2, r3
 80034c8:	4b4a      	ldr	r3, [pc, #296]	@ (80035f4 <newdata+0x224>)
 80034ca:	701a      	strb	r2, [r3, #0]
            _ck_b += (_ck_a += data);      
 80034cc:	4b4a      	ldr	r3, [pc, #296]	@ (80035f8 <newdata+0x228>)
 80034ce:	781a      	ldrb	r2, [r3, #0]
 80034d0:	79fb      	ldrb	r3, [r7, #7]
 80034d2:	4413      	add	r3, r2
 80034d4:	b2da      	uxtb	r2, r3
 80034d6:	4b48      	ldr	r3, [pc, #288]	@ (80035f8 <newdata+0x228>)
 80034d8:	701a      	strb	r2, [r3, #0]
 80034da:	4b47      	ldr	r3, [pc, #284]	@ (80035f8 <newdata+0x228>)
 80034dc:	781a      	ldrb	r2, [r3, #0]
 80034de:	4b47      	ldr	r3, [pc, #284]	@ (80035fc <newdata+0x22c>)
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	4413      	add	r3, r2
 80034e4:	b2da      	uxtb	r2, r3
 80034e6:	4b45      	ldr	r3, [pc, #276]	@ (80035fc <newdata+0x22c>)
 80034e8:	701a      	strb	r2, [r3, #0]
            _payload_length += (uint16_t)(data << 8);
 80034ea:	79fb      	ldrb	r3, [r7, #7]
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	021b      	lsls	r3, r3, #8
 80034f0:	b29a      	uxth	r2, r3
 80034f2:	4b44      	ldr	r3, [pc, #272]	@ (8003604 <newdata+0x234>)
 80034f4:	881b      	ldrh	r3, [r3, #0]
 80034f6:	4413      	add	r3, r2
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	4b42      	ldr	r3, [pc, #264]	@ (8003604 <newdata+0x234>)
 80034fc:	801a      	strh	r2, [r3, #0]
            if (_payload_length > UBLOX_BUFFER_SIZE) {
 80034fe:	4b41      	ldr	r3, [pc, #260]	@ (8003604 <newdata+0x234>)
 8003500:	881b      	ldrh	r3, [r3, #0]
 8003502:	2bc8      	cmp	r3, #200	@ 0xc8
 8003504:	d905      	bls.n	8003512 <newdata+0x142>
                _payload_length = 0;
 8003506:	4b3f      	ldr	r3, [pc, #252]	@ (8003604 <newdata+0x234>)
 8003508:	2200      	movs	r2, #0
 800350a:	801a      	strh	r2, [r3, #0]
                _step = 0;
 800350c:	4b39      	ldr	r3, [pc, #228]	@ (80035f4 <newdata+0x224>)
 800350e:	2200      	movs	r2, #0
 8003510:	701a      	strb	r2, [r3, #0]
            }
            _payload_counter = 0;   
 8003512:	4b3d      	ldr	r3, [pc, #244]	@ (8003608 <newdata+0x238>)
 8003514:	2200      	movs	r2, #0
 8003516:	801a      	strh	r2, [r3, #0]
            break;
 8003518:	e066      	b.n	80035e8 <newdata+0x218>
        case 6:
            _ck_b += (_ck_a += data);     
 800351a:	4b37      	ldr	r3, [pc, #220]	@ (80035f8 <newdata+0x228>)
 800351c:	781a      	ldrb	r2, [r3, #0]
 800351e:	79fb      	ldrb	r3, [r7, #7]
 8003520:	4413      	add	r3, r2
 8003522:	b2da      	uxtb	r2, r3
 8003524:	4b34      	ldr	r3, [pc, #208]	@ (80035f8 <newdata+0x228>)
 8003526:	701a      	strb	r2, [r3, #0]
 8003528:	4b33      	ldr	r3, [pc, #204]	@ (80035f8 <newdata+0x228>)
 800352a:	781a      	ldrb	r2, [r3, #0]
 800352c:	4b33      	ldr	r3, [pc, #204]	@ (80035fc <newdata+0x22c>)
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	4413      	add	r3, r2
 8003532:	b2da      	uxtb	r2, r3
 8003534:	4b31      	ldr	r3, [pc, #196]	@ (80035fc <newdata+0x22c>)
 8003536:	701a      	strb	r2, [r3, #0]
            if (_payload_counter < UBLOX_BUFFER_SIZE) {
 8003538:	4b33      	ldr	r3, [pc, #204]	@ (8003608 <newdata+0x238>)
 800353a:	881b      	ldrh	r3, [r3, #0]
 800353c:	2bc7      	cmp	r3, #199	@ 0xc7
 800353e:	d805      	bhi.n	800354c <newdata+0x17c>
                _buffer.bytes[_payload_counter] = data;
 8003540:	4b31      	ldr	r3, [pc, #196]	@ (8003608 <newdata+0x238>)
 8003542:	881b      	ldrh	r3, [r3, #0]
 8003544:	4619      	mov	r1, r3
 8003546:	4a31      	ldr	r2, [pc, #196]	@ (800360c <newdata+0x23c>)
 8003548:	79fb      	ldrb	r3, [r7, #7]
 800354a:	5453      	strb	r3, [r2, r1]
            }
            if (++_payload_counter == _payload_length)
 800354c:	4b2e      	ldr	r3, [pc, #184]	@ (8003608 <newdata+0x238>)
 800354e:	881b      	ldrh	r3, [r3, #0]
 8003550:	3301      	adds	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	4b2c      	ldr	r3, [pc, #176]	@ (8003608 <newdata+0x238>)
 8003556:	801a      	strh	r2, [r3, #0]
 8003558:	4b2b      	ldr	r3, [pc, #172]	@ (8003608 <newdata+0x238>)
 800355a:	881a      	ldrh	r2, [r3, #0]
 800355c:	4b29      	ldr	r3, [pc, #164]	@ (8003604 <newdata+0x234>)
 800355e:	881b      	ldrh	r3, [r3, #0]
 8003560:	429a      	cmp	r2, r3
 8003562:	d13c      	bne.n	80035de <newdata+0x20e>
                _step++;
 8003564:	4b23      	ldr	r3, [pc, #140]	@ (80035f4 <newdata+0x224>)
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	3301      	adds	r3, #1
 800356a:	b2da      	uxtb	r2, r3
 800356c:	4b21      	ldr	r3, [pc, #132]	@ (80035f4 <newdata+0x224>)
 800356e:	701a      	strb	r2, [r3, #0]
            break;
 8003570:	e035      	b.n	80035de <newdata+0x20e>
        case 7:
            _step++;
 8003572:	4b20      	ldr	r3, [pc, #128]	@ (80035f4 <newdata+0x224>)
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	3301      	adds	r3, #1
 8003578:	b2da      	uxtb	r2, r3
 800357a:	4b1e      	ldr	r3, [pc, #120]	@ (80035f4 <newdata+0x224>)
 800357c:	701a      	strb	r2, [r3, #0]
            if (_ck_a != data)
 800357e:	4b1e      	ldr	r3, [pc, #120]	@ (80035f8 <newdata+0x228>)
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	79fa      	ldrb	r2, [r7, #7]
 8003584:	429a      	cmp	r2, r3
 8003586:	d02c      	beq.n	80035e2 <newdata+0x212>
                _step = 0;         
 8003588:	4b1a      	ldr	r3, [pc, #104]	@ (80035f4 <newdata+0x224>)
 800358a:	2200      	movs	r2, #0
 800358c:	701a      	strb	r2, [r3, #0]
            break;
 800358e:	e028      	b.n	80035e2 <newdata+0x212>
        case 8:
            _step = 0;
 8003590:	4b18      	ldr	r3, [pc, #96]	@ (80035f4 <newdata+0x224>)
 8003592:	2200      	movs	r2, #0
 8003594:	701a      	strb	r2, [r3, #0]
            if (_ck_b != data)
 8003596:	4b19      	ldr	r3, [pc, #100]	@ (80035fc <newdata+0x22c>)
 8003598:	781b      	ldrb	r3, [r3, #0]
 800359a:	79fa      	ldrb	r2, [r7, #7]
 800359c:	429a      	cmp	r2, r3
 800359e:	d122      	bne.n	80035e6 <newdata+0x216>
                break;   
			 _therad_read_time_ms = micros() - current_time_ms;
 80035a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003610 <newdata+0x240>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035a8:	4b1a      	ldr	r3, [pc, #104]	@ (8003614 <newdata+0x244>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	441a      	add	r2, r3
 80035ae:	4b1a      	ldr	r3, [pc, #104]	@ (8003618 <newdata+0x248>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	4a19      	ldr	r2, [pc, #100]	@ (800361c <newdata+0x24c>)
 80035b6:	6013      	str	r3, [r2, #0]
			 current_time_ms = micros();
 80035b8:	4b15      	ldr	r3, [pc, #84]	@ (8003610 <newdata+0x240>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035c0:	4b14      	ldr	r3, [pc, #80]	@ (8003614 <newdata+0x244>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4413      	add	r3, r2
 80035c6:	4a14      	ldr	r2, [pc, #80]	@ (8003618 <newdata+0x248>)
 80035c8:	6013      	str	r3, [r2, #0]
            if (parse_msg())
 80035ca:	f7ff fdfb 	bl	80031c4 <parse_msg>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d009      	beq.n	80035e8 <newdata+0x218>
            {
                parsed = TRUE;
 80035d4:	2301      	movs	r3, #1
 80035d6:	73fb      	strb	r3, [r7, #15]
 80035d8:	e006      	b.n	80035e8 <newdata+0x218>
            break;
 80035da:	bf00      	nop
 80035dc:	e004      	b.n	80035e8 <newdata+0x218>
            break;
 80035de:	bf00      	nop
 80035e0:	e002      	b.n	80035e8 <newdata+0x218>
            break;
 80035e2:	bf00      	nop
 80035e4:	e000      	b.n	80035e8 <newdata+0x218>
                break;   
 80035e6:	bf00      	nop
            }
    } 
    return parsed;
 80035e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3710      	adds	r7, #16
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	2000055a 	.word	0x2000055a
 80035f8:	2000055b 	.word	0x2000055b
 80035fc:	2000055c 	.word	0x2000055c
 8003600:	20000474 	.word	0x20000474
 8003604:	20000476 	.word	0x20000476
 8003608:	20000478 	.word	0x20000478
 800360c:	20000484 	.word	0x20000484
 8003610:	200005e4 	.word	0x200005e4
 8003614:	200005e8 	.word	0x200005e8
 8003618:	20000560 	.word	0x20000560
 800361c:	20000470 	.word	0x20000470

08003620 <imu_calibrate>:
  .gyr_lsb = 32.8f
};


static int32_t store_gyro[3];
void imu_calibrate(int16_t *offsx,int16_t *offsy,int16_t *offsz){
 8003620:	b580      	push	{r7, lr}
 8003622:	b088      	sub	sp, #32
 8003624:	af00      	add	r7, sp, #0
 8003626:	60f8      	str	r0, [r7, #12]
 8003628:	60b9      	str	r1, [r7, #8]
 800362a:	607a      	str	r2, [r7, #4]
	axis3_t gyro_;
	integralFBx = 0;
 800362c:	4b32      	ldr	r3, [pc, #200]	@ (80036f8 <imu_calibrate+0xd8>)
 800362e:	f04f 0200 	mov.w	r2, #0
 8003632:	601a      	str	r2, [r3, #0]
	integralFBy = 0;
 8003634:	4b31      	ldr	r3, [pc, #196]	@ (80036fc <imu_calibrate+0xdc>)
 8003636:	f04f 0200 	mov.w	r2, #0
 800363a:	601a      	str	r2, [r3, #0]
	integralFBz = 0;
 800363c:	4b30      	ldr	r3, [pc, #192]	@ (8003700 <imu_calibrate+0xe0>)
 800363e:	f04f 0200 	mov.w	r2, #0
 8003642:	601a      	str	r2, [r3, #0]
	for(int i = 0;i < OFFSET_CYCLE; i++){
 8003644:	2300      	movs	r3, #0
 8003646:	61fb      	str	r3, [r7, #28]
 8003648:	e01f      	b.n	800368a <imu_calibrate+0x6a>
		mpu6050_gyro_get_raw(&gyro_);
 800364a:	f107 0314 	add.w	r3, r7, #20
 800364e:	4618      	mov	r0, r3
 8003650:	f7fe fef2 	bl	8002438 <mpu6050_gyro_get_raw>
		store_gyro[X] += gyro_.x;
 8003654:	4b2b      	ldr	r3, [pc, #172]	@ (8003704 <imu_calibrate+0xe4>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800365c:	4413      	add	r3, r2
 800365e:	4a29      	ldr	r2, [pc, #164]	@ (8003704 <imu_calibrate+0xe4>)
 8003660:	6013      	str	r3, [r2, #0]
    	store_gyro[Y] += gyro_.y;
 8003662:	4b28      	ldr	r3, [pc, #160]	@ (8003704 <imu_calibrate+0xe4>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800366a:	4413      	add	r3, r2
 800366c:	4a25      	ldr	r2, [pc, #148]	@ (8003704 <imu_calibrate+0xe4>)
 800366e:	6053      	str	r3, [r2, #4]
    	store_gyro[Z] += gyro_.z;
 8003670:	4b24      	ldr	r3, [pc, #144]	@ (8003704 <imu_calibrate+0xe4>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003678:	4413      	add	r3, r2
 800367a:	4a22      	ldr	r2, [pc, #136]	@ (8003704 <imu_calibrate+0xe4>)
 800367c:	6093      	str	r3, [r2, #8]
		HAL_Delay(1); // delay 1 ms
 800367e:	2001      	movs	r0, #1
 8003680:	f004 f9d8 	bl	8007a34 <HAL_Delay>
	for(int i = 0;i < OFFSET_CYCLE; i++){
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	3301      	adds	r3, #1
 8003688:	61fb      	str	r3, [r7, #28]
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003690:	dbdb      	blt.n	800364a <imu_calibrate+0x2a>
	}
	*offsx = store_gyro[X] / OFFSET_CYCLE;
 8003692:	4b1c      	ldr	r3, [pc, #112]	@ (8003704 <imu_calibrate+0xe4>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a1c      	ldr	r2, [pc, #112]	@ (8003708 <imu_calibrate+0xe8>)
 8003698:	fb82 1203 	smull	r1, r2, r2, r3
 800369c:	1192      	asrs	r2, r2, #6
 800369e:	17db      	asrs	r3, r3, #31
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	b21a      	sxth	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	801a      	strh	r2, [r3, #0]
	*offsy = store_gyro[Y] / OFFSET_CYCLE;
 80036a8:	4b16      	ldr	r3, [pc, #88]	@ (8003704 <imu_calibrate+0xe4>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	4a16      	ldr	r2, [pc, #88]	@ (8003708 <imu_calibrate+0xe8>)
 80036ae:	fb82 1203 	smull	r1, r2, r2, r3
 80036b2:	1192      	asrs	r2, r2, #6
 80036b4:	17db      	asrs	r3, r3, #31
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	b21a      	sxth	r2, r3
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	801a      	strh	r2, [r3, #0]
	*offsz = store_gyro[Z] / OFFSET_CYCLE;
 80036be:	4b11      	ldr	r3, [pc, #68]	@ (8003704 <imu_calibrate+0xe4>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	4a11      	ldr	r2, [pc, #68]	@ (8003708 <imu_calibrate+0xe8>)
 80036c4:	fb82 1203 	smull	r1, r2, r2, r3
 80036c8:	1192      	asrs	r2, r2, #6
 80036ca:	17db      	asrs	r3, r3, #31
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	b21a      	sxth	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	801a      	strh	r2, [r3, #0]
	init_us = millis();
 80036d4:	4b0d      	ldr	r3, [pc, #52]	@ (800370c <imu_calibrate+0xec>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003710 <imu_calibrate+0xf0>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4413      	add	r3, r2
 80036e2:	4a09      	ldr	r2, [pc, #36]	@ (8003708 <imu_calibrate+0xe8>)
 80036e4:	fba2 2303 	umull	r2, r3, r2, r3
 80036e8:	099b      	lsrs	r3, r3, #6
 80036ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003714 <imu_calibrate+0xf4>)
 80036ec:	6013      	str	r3, [r2, #0]
}
 80036ee:	bf00      	nop
 80036f0:	3720      	adds	r7, #32
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	2000057c 	.word	0x2000057c
 80036fc:	20000580 	.word	0x20000580
 8003700:	20000584 	.word	0x20000584
 8003704:	200005c8 	.word	0x200005c8
 8003708:	10624dd3 	.word	0x10624dd3
 800370c:	200005e4 	.word	0x200005e4
 8003710:	200005e8 	.word	0x200005e8
 8003714:	200005c4 	.word	0x200005c4

08003718 <update_ahrs>:
	m->roll   = atan2_approx(-acc.x, (1/invSqrt_(acc.y * acc.y + acc.z * acc.z)))*180/M_PIf;
}

static int8_t reset_state = 1;
// mahony filter
void update_ahrs(int16_t gx_, int16_t gy_, int16_t gz_, int16_t accx_, int16_t accy_, int16_t accz_,int16_t magx,int16_t magy,int16_t magz,uint32_t micros){
 8003718:	b5b0      	push	{r4, r5, r7, lr}
 800371a:	b0a8      	sub	sp, #160	@ 0xa0
 800371c:	af00      	add	r7, sp, #0
 800371e:	4604      	mov	r4, r0
 8003720:	4608      	mov	r0, r1
 8003722:	4611      	mov	r1, r2
 8003724:	461a      	mov	r2, r3
 8003726:	4623      	mov	r3, r4
 8003728:	80fb      	strh	r3, [r7, #6]
 800372a:	4603      	mov	r3, r0
 800372c:	80bb      	strh	r3, [r7, #4]
 800372e:	460b      	mov	r3, r1
 8003730:	807b      	strh	r3, [r7, #2]
 8003732:	4613      	mov	r3, r2
 8003734:	803b      	strh	r3, [r7, #0]
    float vx, vy, vz;
    float emz,wx,wy;
    float mx,my,mz,hx,hy,bx,bz;

    static uint32_t last_time_us;
    float dt = (micros - last_time_us)*(1e-6f);
 8003736:	4bb2      	ldr	r3, [pc, #712]	@ (8003a00 <update_ahrs+0x2e8>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	4618      	mov	r0, r3
 8003742:	f7fd fb2f 	bl	8000da4 <__aeabi_ui2f>
 8003746:	4603      	mov	r3, r0
 8003748:	49ae      	ldr	r1, [pc, #696]	@ (8003a04 <update_ahrs+0x2ec>)
 800374a:	4618      	mov	r0, r3
 800374c:	f7fd fb82 	bl	8000e54 <__aeabi_fmul>
 8003750:	4603      	mov	r3, r0
 8003752:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    last_time_us = micros;
 8003756:	4aaa      	ldr	r2, [pc, #680]	@ (8003a00 <update_ahrs+0x2e8>)
 8003758:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800375c:	6013      	str	r3, [r2, #0]

	gx = (gx_/config.gyr_lsb) * RAD;
 800375e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003762:	4618      	mov	r0, r3
 8003764:	f7fd fb22 	bl	8000dac <__aeabi_i2f>
 8003768:	4602      	mov	r2, r0
 800376a:	4ba7      	ldr	r3, [pc, #668]	@ (8003a08 <update_ahrs+0x2f0>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	4619      	mov	r1, r3
 8003770:	4610      	mov	r0, r2
 8003772:	f7fd fc23 	bl	8000fbc <__aeabi_fdiv>
 8003776:	4603      	mov	r3, r0
 8003778:	49a4      	ldr	r1, [pc, #656]	@ (8003a0c <update_ahrs+0x2f4>)
 800377a:	4618      	mov	r0, r3
 800377c:	f7fd fb6a 	bl	8000e54 <__aeabi_fmul>
 8003780:	4603      	mov	r3, r0
 8003782:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	gy = (gy_/config.gyr_lsb) * RAD;
 8003786:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800378a:	4618      	mov	r0, r3
 800378c:	f7fd fb0e 	bl	8000dac <__aeabi_i2f>
 8003790:	4602      	mov	r2, r0
 8003792:	4b9d      	ldr	r3, [pc, #628]	@ (8003a08 <update_ahrs+0x2f0>)
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	4619      	mov	r1, r3
 8003798:	4610      	mov	r0, r2
 800379a:	f7fd fc0f 	bl	8000fbc <__aeabi_fdiv>
 800379e:	4603      	mov	r3, r0
 80037a0:	499a      	ldr	r1, [pc, #616]	@ (8003a0c <update_ahrs+0x2f4>)
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fd fb56 	bl	8000e54 <__aeabi_fmul>
 80037a8:	4603      	mov	r3, r0
 80037aa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	gz = (gz_/config.gyr_lsb) * RAD;
 80037ae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7fd fafa 	bl	8000dac <__aeabi_i2f>
 80037b8:	4602      	mov	r2, r0
 80037ba:	4b93      	ldr	r3, [pc, #588]	@ (8003a08 <update_ahrs+0x2f0>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	4619      	mov	r1, r3
 80037c0:	4610      	mov	r0, r2
 80037c2:	f7fd fbfb 	bl	8000fbc <__aeabi_fdiv>
 80037c6:	4603      	mov	r3, r0
 80037c8:	4990      	ldr	r1, [pc, #576]	@ (8003a0c <update_ahrs+0x2f4>)
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fd fb42 	bl	8000e54 <__aeabi_fmul>
 80037d0:	4603      	mov	r3, r0
 80037d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

	if(!((accx_ == 0) && (accy_ == 0) && ( accz_ == 0))) {
 80037d6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d108      	bne.n	80037f0 <update_ahrs+0xd8>
 80037de:	f9b7 30b0 	ldrsh.w	r3, [r7, #176]	@ 0xb0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d104      	bne.n	80037f0 <update_ahrs+0xd8>
 80037e6:	f9b7 30b4 	ldrsh.w	r3, [r7, #180]	@ 0xb4
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f000 825d 	beq.w	8003caa <update_ahrs+0x592>
		norm = invSqrt_(accx_ * accx_ + accy_ * accy_ + accz_ * accz_);
 80037f0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80037f4:	f9b7 2000 	ldrsh.w	r2, [r7]
 80037f8:	fb03 f202 	mul.w	r2, r3, r2
 80037fc:	f9b7 30b0 	ldrsh.w	r3, [r7, #176]	@ 0xb0
 8003800:	f9b7 10b0 	ldrsh.w	r1, [r7, #176]	@ 0xb0
 8003804:	fb01 f303 	mul.w	r3, r1, r3
 8003808:	441a      	add	r2, r3
 800380a:	f9b7 30b4 	ldrsh.w	r3, [r7, #180]	@ 0xb4
 800380e:	f9b7 10b4 	ldrsh.w	r1, [r7, #180]	@ 0xb4
 8003812:	fb01 f303 	mul.w	r3, r1, r3
 8003816:	4413      	add	r3, r2
 8003818:	4618      	mov	r0, r3
 800381a:	f7fd fac7 	bl	8000dac <__aeabi_i2f>
 800381e:	4603      	mov	r3, r0
 8003820:	4618      	mov	r0, r3
 8003822:	f000 ff47 	bl	80046b4 <invSqrt_>
 8003826:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
		acc_x = (float)accx_ * norm;
 800382a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800382e:	4618      	mov	r0, r3
 8003830:	f7fd fabc 	bl	8000dac <__aeabi_i2f>
 8003834:	4603      	mov	r3, r0
 8003836:	4619      	mov	r1, r3
 8003838:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800383c:	f7fd fb0a 	bl	8000e54 <__aeabi_fmul>
 8003840:	4603      	mov	r3, r0
 8003842:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		acc_y = (float)accy_ * norm;
 8003846:	f9b7 30b0 	ldrsh.w	r3, [r7, #176]	@ 0xb0
 800384a:	4618      	mov	r0, r3
 800384c:	f7fd faae 	bl	8000dac <__aeabi_i2f>
 8003850:	4603      	mov	r3, r0
 8003852:	4619      	mov	r1, r3
 8003854:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8003858:	f7fd fafc 	bl	8000e54 <__aeabi_fmul>
 800385c:	4603      	mov	r3, r0
 800385e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
		acc_z = (float)accz_ * norm;
 8003862:	f9b7 30b4 	ldrsh.w	r3, [r7, #180]	@ 0xb4
 8003866:	4618      	mov	r0, r3
 8003868:	f7fd faa0 	bl	8000dac <__aeabi_i2f>
 800386c:	4603      	mov	r3, r0
 800386e:	4619      	mov	r1, r3
 8003870:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8003874:	f7fd faee 	bl	8000e54 <__aeabi_fmul>
 8003878:	4603      	mov	r3, r0
 800387a:	67fb      	str	r3, [r7, #124]	@ 0x7c

		if(reset_state){
 800387c:	4b64      	ldr	r3, [pc, #400]	@ (8003a10 <update_ahrs+0x2f8>)
 800387e:	f993 3000 	ldrsb.w	r3, [r3]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00d      	beq.n	80038a2 <update_ahrs+0x18a>
			dcm[0][2] = acc_x;
 8003886:	4a63      	ldr	r2, [pc, #396]	@ (8003a14 <update_ahrs+0x2fc>)
 8003888:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800388c:	6093      	str	r3, [r2, #8]
			dcm[1][2] = acc_y;
 800388e:	4a61      	ldr	r2, [pc, #388]	@ (8003a14 <update_ahrs+0x2fc>)
 8003890:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003894:	6153      	str	r3, [r2, #20]
			dcm[2][2] = acc_z;
 8003896:	4a5f      	ldr	r2, [pc, #380]	@ (8003a14 <update_ahrs+0x2fc>)
 8003898:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800389a:	6213      	str	r3, [r2, #32]
			reset_state = 0;
 800389c:	4b5c      	ldr	r3, [pc, #368]	@ (8003a10 <update_ahrs+0x2f8>)
 800389e:	2200      	movs	r2, #0
 80038a0:	701a      	strb	r2, [r3, #0]
		}

        if(USE_MAG){
			norm = invSqrt_(magx * magx + magy * magy + magz * magz);
 80038a2:	f9b7 30b8 	ldrsh.w	r3, [r7, #184]	@ 0xb8
 80038a6:	f9b7 20b8 	ldrsh.w	r2, [r7, #184]	@ 0xb8
 80038aa:	fb03 f202 	mul.w	r2, r3, r2
 80038ae:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 80038b2:	f9b7 10bc 	ldrsh.w	r1, [r7, #188]	@ 0xbc
 80038b6:	fb01 f303 	mul.w	r3, r1, r3
 80038ba:	441a      	add	r2, r3
 80038bc:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 80038c0:	f9b7 10c0 	ldrsh.w	r1, [r7, #192]	@ 0xc0
 80038c4:	fb01 f303 	mul.w	r3, r1, r3
 80038c8:	4413      	add	r3, r2
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fd fa6e 	bl	8000dac <__aeabi_i2f>
 80038d0:	4603      	mov	r3, r0
 80038d2:	4618      	mov	r0, r3
 80038d4:	f000 feee 	bl	80046b4 <invSqrt_>
 80038d8:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
			mx = magx * norm;
 80038dc:	f9b7 30b8 	ldrsh.w	r3, [r7, #184]	@ 0xb8
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7fd fa63 	bl	8000dac <__aeabi_i2f>
 80038e6:	4603      	mov	r3, r0
 80038e8:	4619      	mov	r1, r3
 80038ea:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 80038ee:	f7fd fab1 	bl	8000e54 <__aeabi_fmul>
 80038f2:	4603      	mov	r3, r0
 80038f4:	67bb      	str	r3, [r7, #120]	@ 0x78
			my = magy * norm;
 80038f6:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7fd fa56 	bl	8000dac <__aeabi_i2f>
 8003900:	4603      	mov	r3, r0
 8003902:	4619      	mov	r1, r3
 8003904:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8003908:	f7fd faa4 	bl	8000e54 <__aeabi_fmul>
 800390c:	4603      	mov	r3, r0
 800390e:	677b      	str	r3, [r7, #116]	@ 0x74
			mz = magz * norm;
 8003910:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8003914:	4618      	mov	r0, r3
 8003916:	f7fd fa49 	bl	8000dac <__aeabi_i2f>
 800391a:	4603      	mov	r3, r0
 800391c:	4619      	mov	r1, r3
 800391e:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8003922:	f7fd fa97 	bl	8000e54 <__aeabi_fmul>
 8003926:	4603      	mov	r3, r0
 8003928:	673b      	str	r3, [r7, #112]	@ 0x70

			hx = mx * dcm[0][0] + my * dcm[1][0] + mz * dcm[2][0];
 800392a:	4b3a      	ldr	r3, [pc, #232]	@ (8003a14 <update_ahrs+0x2fc>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8003930:	4618      	mov	r0, r3
 8003932:	f7fd fa8f 	bl	8000e54 <__aeabi_fmul>
 8003936:	4603      	mov	r3, r0
 8003938:	461c      	mov	r4, r3
 800393a:	4b36      	ldr	r3, [pc, #216]	@ (8003a14 <update_ahrs+0x2fc>)
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003940:	4618      	mov	r0, r3
 8003942:	f7fd fa87 	bl	8000e54 <__aeabi_fmul>
 8003946:	4603      	mov	r3, r0
 8003948:	4619      	mov	r1, r3
 800394a:	4620      	mov	r0, r4
 800394c:	f7fd f97a 	bl	8000c44 <__addsf3>
 8003950:	4603      	mov	r3, r0
 8003952:	461c      	mov	r4, r3
 8003954:	4b2f      	ldr	r3, [pc, #188]	@ (8003a14 <update_ahrs+0x2fc>)
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800395a:	4618      	mov	r0, r3
 800395c:	f7fd fa7a 	bl	8000e54 <__aeabi_fmul>
 8003960:	4603      	mov	r3, r0
 8003962:	4619      	mov	r1, r3
 8003964:	4620      	mov	r0, r4
 8003966:	f7fd f96d 	bl	8000c44 <__addsf3>
 800396a:	4603      	mov	r3, r0
 800396c:	66fb      	str	r3, [r7, #108]	@ 0x6c
			hy = mx * dcm[0][1] + my * dcm[1][1] + mz * dcm[2][1];
 800396e:	4b29      	ldr	r3, [pc, #164]	@ (8003a14 <update_ahrs+0x2fc>)
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8003974:	4618      	mov	r0, r3
 8003976:	f7fd fa6d 	bl	8000e54 <__aeabi_fmul>
 800397a:	4603      	mov	r3, r0
 800397c:	461c      	mov	r4, r3
 800397e:	4b25      	ldr	r3, [pc, #148]	@ (8003a14 <update_ahrs+0x2fc>)
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003984:	4618      	mov	r0, r3
 8003986:	f7fd fa65 	bl	8000e54 <__aeabi_fmul>
 800398a:	4603      	mov	r3, r0
 800398c:	4619      	mov	r1, r3
 800398e:	4620      	mov	r0, r4
 8003990:	f7fd f958 	bl	8000c44 <__addsf3>
 8003994:	4603      	mov	r3, r0
 8003996:	461c      	mov	r4, r3
 8003998:	4b1e      	ldr	r3, [pc, #120]	@ (8003a14 <update_ahrs+0x2fc>)
 800399a:	69db      	ldr	r3, [r3, #28]
 800399c:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800399e:	4618      	mov	r0, r3
 80039a0:	f7fd fa58 	bl	8000e54 <__aeabi_fmul>
 80039a4:	4603      	mov	r3, r0
 80039a6:	4619      	mov	r1, r3
 80039a8:	4620      	mov	r0, r4
 80039aa:	f7fd f94b 	bl	8000c44 <__addsf3>
 80039ae:	4603      	mov	r3, r0
 80039b0:	66bb      	str	r3, [r7, #104]	@ 0x68
			bz = mx * dcm[0][2] + my * dcm[1][2] + mz * dcm[2][2];
 80039b2:	4b18      	ldr	r3, [pc, #96]	@ (8003a14 <update_ahrs+0x2fc>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7fd fa4b 	bl	8000e54 <__aeabi_fmul>
 80039be:	4603      	mov	r3, r0
 80039c0:	461c      	mov	r4, r3
 80039c2:	4b14      	ldr	r3, [pc, #80]	@ (8003a14 <update_ahrs+0x2fc>)
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80039c8:	4618      	mov	r0, r3
 80039ca:	f7fd fa43 	bl	8000e54 <__aeabi_fmul>
 80039ce:	4603      	mov	r3, r0
 80039d0:	4619      	mov	r1, r3
 80039d2:	4620      	mov	r0, r4
 80039d4:	f7fd f936 	bl	8000c44 <__addsf3>
 80039d8:	4603      	mov	r3, r0
 80039da:	461c      	mov	r4, r3
 80039dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003a14 <update_ahrs+0x2fc>)
 80039de:	6a1b      	ldr	r3, [r3, #32]
 80039e0:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7fd fa36 	bl	8000e54 <__aeabi_fmul>
 80039e8:	4603      	mov	r3, r0
 80039ea:	4619      	mov	r1, r3
 80039ec:	4620      	mov	r0, r4
 80039ee:	f7fd f929 	bl	8000c44 <__addsf3>
 80039f2:	4603      	mov	r3, r0
 80039f4:	667b      	str	r3, [r7, #100]	@ 0x64

			bx = sqrtf(hx * hx + hy * hy);
 80039f6:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80039f8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80039fa:	f7fd fa2b 	bl	8000e54 <__aeabi_fmul>
 80039fe:	e00b      	b.n	8003a18 <update_ahrs+0x300>
 8003a00:	200005d4 	.word	0x200005d4
 8003a04:	358637bd 	.word	0x358637bd
 8003a08:	20000018 	.word	0x20000018
 8003a0c:	3c8efa35 	.word	0x3c8efa35
 8003a10:	20000024 	.word	0x20000024
 8003a14:	200005a0 	.word	0x200005a0
 8003a18:	4603      	mov	r3, r0
 8003a1a:	461c      	mov	r4, r3
 8003a1c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003a1e:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8003a20:	f7fd fa18 	bl	8000e54 <__aeabi_fmul>
 8003a24:	4603      	mov	r3, r0
 8003a26:	4619      	mov	r1, r3
 8003a28:	4620      	mov	r0, r4
 8003a2a:	f7fd f90b 	bl	8000c44 <__addsf3>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	4618      	mov	r0, r3
 8003a32:	f011 fb20 	bl	8015076 <sqrtf>
 8003a36:	6638      	str	r0, [r7, #96]	@ 0x60

			wx = bx * dcm[0][0] + bz * dcm[0][2];
 8003a38:	4b75      	ldr	r3, [pc, #468]	@ (8003c10 <update_ahrs+0x4f8>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f7fd fa08 	bl	8000e54 <__aeabi_fmul>
 8003a44:	4603      	mov	r3, r0
 8003a46:	461c      	mov	r4, r3
 8003a48:	4b71      	ldr	r3, [pc, #452]	@ (8003c10 <update_ahrs+0x4f8>)
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7fd fa00 	bl	8000e54 <__aeabi_fmul>
 8003a54:	4603      	mov	r3, r0
 8003a56:	4619      	mov	r1, r3
 8003a58:	4620      	mov	r0, r4
 8003a5a:	f7fd f8f3 	bl	8000c44 <__addsf3>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	65fb      	str	r3, [r7, #92]	@ 0x5c
			wy = bx * dcm[1][0] + bz * dcm[1][2];
 8003a62:	4b6b      	ldr	r3, [pc, #428]	@ (8003c10 <update_ahrs+0x4f8>)
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f7fd f9f3 	bl	8000e54 <__aeabi_fmul>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	461c      	mov	r4, r3
 8003a72:	4b67      	ldr	r3, [pc, #412]	@ (8003c10 <update_ahrs+0x4f8>)
 8003a74:	695b      	ldr	r3, [r3, #20]
 8003a76:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7fd f9eb 	bl	8000e54 <__aeabi_fmul>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	4619      	mov	r1, r3
 8003a82:	4620      	mov	r0, r4
 8003a84:	f7fd f8de 	bl	8000c44 <__addsf3>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	65bb      	str	r3, [r7, #88]	@ 0x58
			emz = mx * wy - my * wx;
 8003a8c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003a8e:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8003a90:	f7fd f9e0 	bl	8000e54 <__aeabi_fmul>
 8003a94:	4603      	mov	r3, r0
 8003a96:	461c      	mov	r4, r3
 8003a98:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8003a9a:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8003a9c:	f7fd f9da 	bl	8000e54 <__aeabi_fmul>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	4620      	mov	r0, r4
 8003aa6:	f7fd f8cb 	bl	8000c40 <__aeabi_fsub>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	657b      	str	r3, [r7, #84]	@ 0x54
		}
		else{
			emz = 0.0f;
		}

		vx = dcm[0][2];
 8003aae:	4b58      	ldr	r3, [pc, #352]	@ (8003c10 <update_ahrs+0x4f8>)
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	653b      	str	r3, [r7, #80]	@ 0x50
		vy = dcm[1][2];
 8003ab4:	4b56      	ldr	r3, [pc, #344]	@ (8003c10 <update_ahrs+0x4f8>)
 8003ab6:	695b      	ldr	r3, [r3, #20]
 8003ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
		vz = dcm[2][2];
 8003aba:	4b55      	ldr	r3, [pc, #340]	@ (8003c10 <update_ahrs+0x4f8>)
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	64bb      	str	r3, [r7, #72]	@ 0x48

		ex = acc_y * vz - acc_z * vy;
 8003ac0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003ac2:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003ac6:	f7fd f9c5 	bl	8000e54 <__aeabi_fmul>
 8003aca:	4603      	mov	r3, r0
 8003acc:	461c      	mov	r4, r3
 8003ace:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8003ad0:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8003ad2:	f7fd f9bf 	bl	8000e54 <__aeabi_fmul>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	4619      	mov	r1, r3
 8003ada:	4620      	mov	r0, r4
 8003adc:	f7fd f8b0 	bl	8000c40 <__aeabi_fsub>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	647b      	str	r3, [r7, #68]	@ 0x44
		ey = acc_z * vx - acc_x * vz;
 8003ae4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003ae6:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8003ae8:	f7fd f9b4 	bl	8000e54 <__aeabi_fmul>
 8003aec:	4603      	mov	r3, r0
 8003aee:	461c      	mov	r4, r3
 8003af0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003af2:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8003af6:	f7fd f9ad 	bl	8000e54 <__aeabi_fmul>
 8003afa:	4603      	mov	r3, r0
 8003afc:	4619      	mov	r1, r3
 8003afe:	4620      	mov	r0, r4
 8003b00:	f7fd f89e 	bl	8000c40 <__aeabi_fsub>
 8003b04:	4603      	mov	r3, r0
 8003b06:	643b      	str	r3, [r7, #64]	@ 0x40
		ez = acc_x * vy - acc_y * vx;
 8003b08:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8003b0a:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8003b0e:	f7fd f9a1 	bl	8000e54 <__aeabi_fmul>
 8003b12:	4603      	mov	r3, r0
 8003b14:	461c      	mov	r4, r3
 8003b16:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003b18:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003b1c:	f7fd f99a 	bl	8000e54 <__aeabi_fmul>
 8003b20:	4603      	mov	r3, r0
 8003b22:	4619      	mov	r1, r3
 8003b24:	4620      	mov	r0, r4
 8003b26:	f7fd f88b 	bl	8000c40 <__aeabi_fsub>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	63fb      	str	r3, [r7, #60]	@ 0x3c

		if( Ki_imu  > 0.0f) {
 8003b2e:	f04f 0300 	mov.w	r3, #0
 8003b32:	f04f 0100 	mov.w	r1, #0
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7fd fb48 	bl	80011cc <__aeabi_fcmpgt>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d06e      	beq.n	8003c20 <update_ahrs+0x508>
			integralFBx +=  Ki_imu  * ex * dt;
 8003b42:	f04f 0300 	mov.w	r3, #0
 8003b46:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7fd f983 	bl	8000e54 <__aeabi_fmul>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7fd f97d 	bl	8000e54 <__aeabi_fmul>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	4b2d      	ldr	r3, [pc, #180]	@ (8003c14 <update_ahrs+0x4fc>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4619      	mov	r1, r3
 8003b64:	4610      	mov	r0, r2
 8003b66:	f7fd f86d 	bl	8000c44 <__addsf3>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	4b29      	ldr	r3, [pc, #164]	@ (8003c14 <update_ahrs+0x4fc>)
 8003b70:	601a      	str	r2, [r3, #0]
			integralFBy +=  Ki_imu  * ey * dt;
 8003b72:	f04f 0300 	mov.w	r3, #0
 8003b76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7fd f96b 	bl	8000e54 <__aeabi_fmul>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7fd f965 	bl	8000e54 <__aeabi_fmul>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	4b22      	ldr	r3, [pc, #136]	@ (8003c18 <update_ahrs+0x500>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4619      	mov	r1, r3
 8003b94:	4610      	mov	r0, r2
 8003b96:	f7fd f855 	bl	8000c44 <__addsf3>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003c18 <update_ahrs+0x500>)
 8003ba0:	601a      	str	r2, [r3, #0]
			integralFBz +=  Ki_imu  * ez * dt;
 8003ba2:	f04f 0300 	mov.w	r3, #0
 8003ba6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7fd f953 	bl	8000e54 <__aeabi_fmul>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7fd f94d 	bl	8000e54 <__aeabi_fmul>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	4b17      	ldr	r3, [pc, #92]	@ (8003c1c <update_ahrs+0x504>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	4610      	mov	r0, r2
 8003bc6:	f7fd f83d 	bl	8000c44 <__addsf3>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	461a      	mov	r2, r3
 8003bce:	4b13      	ldr	r3, [pc, #76]	@ (8003c1c <update_ahrs+0x504>)
 8003bd0:	601a      	str	r2, [r3, #0]
			gx += integralFBx;
 8003bd2:	4b10      	ldr	r3, [pc, #64]	@ (8003c14 <update_ahrs+0x4fc>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8003bdc:	f7fd f832 	bl	8000c44 <__addsf3>
 8003be0:	4603      	mov	r3, r0
 8003be2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
			gy += integralFBy;
 8003be6:	4b0c      	ldr	r3, [pc, #48]	@ (8003c18 <update_ahrs+0x500>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4619      	mov	r1, r3
 8003bec:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003bf0:	f7fd f828 	bl	8000c44 <__addsf3>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			gz += integralFBz;
 8003bfa:	4b08      	ldr	r3, [pc, #32]	@ (8003c1c <update_ahrs+0x504>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4619      	mov	r1, r3
 8003c00:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8003c04:	f7fd f81e 	bl	8000c44 <__addsf3>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003c0e:	e013      	b.n	8003c38 <update_ahrs+0x520>
 8003c10:	200005a0 	.word	0x200005a0
 8003c14:	2000057c 	.word	0x2000057c
 8003c18:	20000580 	.word	0x20000580
 8003c1c:	20000584 	.word	0x20000584
		} else {
			integralFBx = 0.0f;
 8003c20:	4ba4      	ldr	r3, [pc, #656]	@ (8003eb4 <update_ahrs+0x79c>)
 8003c22:	f04f 0200 	mov.w	r2, #0
 8003c26:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 8003c28:	4ba3      	ldr	r3, [pc, #652]	@ (8003eb8 <update_ahrs+0x7a0>)
 8003c2a:	f04f 0200 	mov.w	r2, #0
 8003c2e:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 8003c30:	4ba2      	ldr	r3, [pc, #648]	@ (8003ebc <update_ahrs+0x7a4>)
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	601a      	str	r2, [r3, #0]
		}

		gx += Kp_imu * ex;
 8003c38:	4ba1      	ldr	r3, [pc, #644]	@ (8003ec0 <update_ahrs+0x7a8>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7fd f908 	bl	8000e54 <__aeabi_fmul>
 8003c44:	4603      	mov	r3, r0
 8003c46:	4619      	mov	r1, r3
 8003c48:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8003c4c:	f7fc fffa 	bl	8000c44 <__addsf3>
 8003c50:	4603      	mov	r3, r0
 8003c52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		gy += Kp_imu * ey;
 8003c56:	4b9a      	ldr	r3, [pc, #616]	@ (8003ec0 <update_ahrs+0x7a8>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7fd f8f9 	bl	8000e54 <__aeabi_fmul>
 8003c62:	4603      	mov	r3, r0
 8003c64:	4619      	mov	r1, r3
 8003c66:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003c6a:	f7fc ffeb 	bl	8000c44 <__addsf3>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		gz += Kp_imu * ez + emz * Kp_mag;
 8003c74:	4b92      	ldr	r3, [pc, #584]	@ (8003ec0 <update_ahrs+0x7a8>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7fd f8ea 	bl	8000e54 <__aeabi_fmul>
 8003c80:	4603      	mov	r3, r0
 8003c82:	461c      	mov	r4, r3
 8003c84:	4b8f      	ldr	r3, [pc, #572]	@ (8003ec4 <update_ahrs+0x7ac>)
 8003c86:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7fd f8e3 	bl	8000e54 <__aeabi_fmul>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	4619      	mov	r1, r3
 8003c92:	4620      	mov	r0, r4
 8003c94:	f7fc ffd6 	bl	8000c44 <__addsf3>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8003ca0:	f7fc ffd0 	bl	8000c44 <__addsf3>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	}

	gx *= (0.5f * dt);
 8003caa:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8003cae:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8003cb2:	f7fd f8cf 	bl	8000e54 <__aeabi_fmul>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	4619      	mov	r1, r3
 8003cba:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8003cbe:	f7fd f8c9 	bl	8000e54 <__aeabi_fmul>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	gy *= (0.5f * dt);
 8003cc8:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8003ccc:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8003cd0:	f7fd f8c0 	bl	8000e54 <__aeabi_fmul>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003cdc:	f7fd f8ba 	bl	8000e54 <__aeabi_fmul>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	gz *= (0.5f * dt);
 8003ce6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8003cea:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8003cee:	f7fd f8b1 	bl	8000e54 <__aeabi_fmul>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8003cfa:	f7fd f8ab 	bl	8000e54 <__aeabi_fmul>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

	q0 += (-q1 * gx - q2 * gy - q3 * gz);
 8003d04:	4b70      	ldr	r3, [pc, #448]	@ (8003ec8 <update_ahrs+0x7b0>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003d0c:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7fd f89f 	bl	8000e54 <__aeabi_fmul>
 8003d16:	4603      	mov	r3, r0
 8003d18:	461c      	mov	r4, r3
 8003d1a:	4b6c      	ldr	r3, [pc, #432]	@ (8003ecc <update_ahrs+0x7b4>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7fd f896 	bl	8000e54 <__aeabi_fmul>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	4620      	mov	r0, r4
 8003d2e:	f7fc ff87 	bl	8000c40 <__aeabi_fsub>
 8003d32:	4603      	mov	r3, r0
 8003d34:	461c      	mov	r4, r3
 8003d36:	4b66      	ldr	r3, [pc, #408]	@ (8003ed0 <update_ahrs+0x7b8>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7fd f888 	bl	8000e54 <__aeabi_fmul>
 8003d44:	4603      	mov	r3, r0
 8003d46:	4619      	mov	r1, r3
 8003d48:	4620      	mov	r0, r4
 8003d4a:	f7fc ff79 	bl	8000c40 <__aeabi_fsub>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	461a      	mov	r2, r3
 8003d52:	4b60      	ldr	r3, [pc, #384]	@ (8003ed4 <update_ahrs+0x7bc>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4619      	mov	r1, r3
 8003d58:	4610      	mov	r0, r2
 8003d5a:	f7fc ff73 	bl	8000c44 <__addsf3>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	461a      	mov	r2, r3
 8003d62:	4b5c      	ldr	r3, [pc, #368]	@ (8003ed4 <update_ahrs+0x7bc>)
 8003d64:	601a      	str	r2, [r3, #0]
	q1 += ( q0 * gx + q2 * gz - q3 * gy);
 8003d66:	4b5b      	ldr	r3, [pc, #364]	@ (8003ed4 <update_ahrs+0x7bc>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fd f870 	bl	8000e54 <__aeabi_fmul>
 8003d74:	4603      	mov	r3, r0
 8003d76:	461c      	mov	r4, r3
 8003d78:	4b54      	ldr	r3, [pc, #336]	@ (8003ecc <update_ahrs+0x7b4>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7fd f867 	bl	8000e54 <__aeabi_fmul>
 8003d86:	4603      	mov	r3, r0
 8003d88:	4619      	mov	r1, r3
 8003d8a:	4620      	mov	r0, r4
 8003d8c:	f7fc ff5a 	bl	8000c44 <__addsf3>
 8003d90:	4603      	mov	r3, r0
 8003d92:	461c      	mov	r4, r3
 8003d94:	4b4e      	ldr	r3, [pc, #312]	@ (8003ed0 <update_ahrs+0x7b8>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7fd f859 	bl	8000e54 <__aeabi_fmul>
 8003da2:	4603      	mov	r3, r0
 8003da4:	4619      	mov	r1, r3
 8003da6:	4620      	mov	r0, r4
 8003da8:	f7fc ff4a 	bl	8000c40 <__aeabi_fsub>
 8003dac:	4603      	mov	r3, r0
 8003dae:	461a      	mov	r2, r3
 8003db0:	4b45      	ldr	r3, [pc, #276]	@ (8003ec8 <update_ahrs+0x7b0>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4619      	mov	r1, r3
 8003db6:	4610      	mov	r0, r2
 8003db8:	f7fc ff44 	bl	8000c44 <__addsf3>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	4b41      	ldr	r3, [pc, #260]	@ (8003ec8 <update_ahrs+0x7b0>)
 8003dc2:	601a      	str	r2, [r3, #0]
	q2 += ( q0 * gy - q1 * gz + q3 * gx);
 8003dc4:	4b43      	ldr	r3, [pc, #268]	@ (8003ed4 <update_ahrs+0x7bc>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f7fd f841 	bl	8000e54 <__aeabi_fmul>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	461c      	mov	r4, r3
 8003dd6:	4b3c      	ldr	r3, [pc, #240]	@ (8003ec8 <update_ahrs+0x7b0>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fd f838 	bl	8000e54 <__aeabi_fmul>
 8003de4:	4603      	mov	r3, r0
 8003de6:	4619      	mov	r1, r3
 8003de8:	4620      	mov	r0, r4
 8003dea:	f7fc ff29 	bl	8000c40 <__aeabi_fsub>
 8003dee:	4603      	mov	r3, r0
 8003df0:	461c      	mov	r4, r3
 8003df2:	4b37      	ldr	r3, [pc, #220]	@ (8003ed0 <update_ahrs+0x7b8>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7fd f82a 	bl	8000e54 <__aeabi_fmul>
 8003e00:	4603      	mov	r3, r0
 8003e02:	4619      	mov	r1, r3
 8003e04:	4620      	mov	r0, r4
 8003e06:	f7fc ff1d 	bl	8000c44 <__addsf3>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	4b2f      	ldr	r3, [pc, #188]	@ (8003ecc <update_ahrs+0x7b4>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4619      	mov	r1, r3
 8003e14:	4610      	mov	r0, r2
 8003e16:	f7fc ff15 	bl	8000c44 <__addsf3>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	4b2b      	ldr	r3, [pc, #172]	@ (8003ecc <update_ahrs+0x7b4>)
 8003e20:	601a      	str	r2, [r3, #0]
	q3 += ( q0 * gz + q1 * gy - q2 * gx);
 8003e22:	4b2c      	ldr	r3, [pc, #176]	@ (8003ed4 <update_ahrs+0x7bc>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7fd f812 	bl	8000e54 <__aeabi_fmul>
 8003e30:	4603      	mov	r3, r0
 8003e32:	461c      	mov	r4, r3
 8003e34:	4b24      	ldr	r3, [pc, #144]	@ (8003ec8 <update_ahrs+0x7b0>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7fd f809 	bl	8000e54 <__aeabi_fmul>
 8003e42:	4603      	mov	r3, r0
 8003e44:	4619      	mov	r1, r3
 8003e46:	4620      	mov	r0, r4
 8003e48:	f7fc fefc 	bl	8000c44 <__addsf3>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	461c      	mov	r4, r3
 8003e50:	4b1e      	ldr	r3, [pc, #120]	@ (8003ecc <update_ahrs+0x7b4>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7fc fffb 	bl	8000e54 <__aeabi_fmul>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	4619      	mov	r1, r3
 8003e62:	4620      	mov	r0, r4
 8003e64:	f7fc feec 	bl	8000c40 <__aeabi_fsub>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	4b18      	ldr	r3, [pc, #96]	@ (8003ed0 <update_ahrs+0x7b8>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4619      	mov	r1, r3
 8003e72:	4610      	mov	r0, r2
 8003e74:	f7fc fee6 	bl	8000c44 <__addsf3>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	4b14      	ldr	r3, [pc, #80]	@ (8003ed0 <update_ahrs+0x7b8>)
 8003e7e:	601a      	str	r2, [r3, #0]

	norm = invSqrt_(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8003e80:	4b14      	ldr	r3, [pc, #80]	@ (8003ed4 <update_ahrs+0x7bc>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a13      	ldr	r2, [pc, #76]	@ (8003ed4 <update_ahrs+0x7bc>)
 8003e86:	6812      	ldr	r2, [r2, #0]
 8003e88:	4611      	mov	r1, r2
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f7fc ffe2 	bl	8000e54 <__aeabi_fmul>
 8003e90:	4603      	mov	r3, r0
 8003e92:	461c      	mov	r4, r3
 8003e94:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec8 <update_ahrs+0x7b0>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a0b      	ldr	r2, [pc, #44]	@ (8003ec8 <update_ahrs+0x7b0>)
 8003e9a:	6812      	ldr	r2, [r2, #0]
 8003e9c:	4611      	mov	r1, r2
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7fc ffd8 	bl	8000e54 <__aeabi_fmul>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	4620      	mov	r0, r4
 8003eaa:	f7fc fecb 	bl	8000c44 <__addsf3>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	461c      	mov	r4, r3
 8003eb2:	e011      	b.n	8003ed8 <update_ahrs+0x7c0>
 8003eb4:	2000057c 	.word	0x2000057c
 8003eb8:	20000580 	.word	0x20000580
 8003ebc:	20000584 	.word	0x20000584
 8003ec0:	20000010 	.word	0x20000010
 8003ec4:	40a00000 	.word	0x40a00000
 8003ec8:	20000594 	.word	0x20000594
 8003ecc:	20000598 	.word	0x20000598
 8003ed0:	2000059c 	.word	0x2000059c
 8003ed4:	20000014 	.word	0x20000014
 8003ed8:	4b96      	ldr	r3, [pc, #600]	@ (8004134 <update_ahrs+0xa1c>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a95      	ldr	r2, [pc, #596]	@ (8004134 <update_ahrs+0xa1c>)
 8003ede:	6812      	ldr	r2, [r2, #0]
 8003ee0:	4611      	mov	r1, r2
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7fc ffb6 	bl	8000e54 <__aeabi_fmul>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	4619      	mov	r1, r3
 8003eec:	4620      	mov	r0, r4
 8003eee:	f7fc fea9 	bl	8000c44 <__addsf3>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	461c      	mov	r4, r3
 8003ef6:	4b90      	ldr	r3, [pc, #576]	@ (8004138 <update_ahrs+0xa20>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a8f      	ldr	r2, [pc, #572]	@ (8004138 <update_ahrs+0xa20>)
 8003efc:	6812      	ldr	r2, [r2, #0]
 8003efe:	4611      	mov	r1, r2
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7fc ffa7 	bl	8000e54 <__aeabi_fmul>
 8003f06:	4603      	mov	r3, r0
 8003f08:	4619      	mov	r1, r3
 8003f0a:	4620      	mov	r0, r4
 8003f0c:	f7fc fe9a 	bl	8000c44 <__addsf3>
 8003f10:	4603      	mov	r3, r0
 8003f12:	4618      	mov	r0, r3
 8003f14:	f000 fbce 	bl	80046b4 <invSqrt_>
 8003f18:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
	q0 *= norm;
 8003f1c:	4b87      	ldr	r3, [pc, #540]	@ (800413c <update_ahrs+0xa24>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7fc ff95 	bl	8000e54 <__aeabi_fmul>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	4b83      	ldr	r3, [pc, #524]	@ (800413c <update_ahrs+0xa24>)
 8003f30:	601a      	str	r2, [r3, #0]
	q1 *= norm;
 8003f32:	4b83      	ldr	r3, [pc, #524]	@ (8004140 <update_ahrs+0xa28>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7fc ff8a 	bl	8000e54 <__aeabi_fmul>
 8003f40:	4603      	mov	r3, r0
 8003f42:	461a      	mov	r2, r3
 8003f44:	4b7e      	ldr	r3, [pc, #504]	@ (8004140 <update_ahrs+0xa28>)
 8003f46:	601a      	str	r2, [r3, #0]
	q2 *= norm;
 8003f48:	4b7a      	ldr	r3, [pc, #488]	@ (8004134 <update_ahrs+0xa1c>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7fc ff7f 	bl	8000e54 <__aeabi_fmul>
 8003f56:	4603      	mov	r3, r0
 8003f58:	461a      	mov	r2, r3
 8003f5a:	4b76      	ldr	r3, [pc, #472]	@ (8004134 <update_ahrs+0xa1c>)
 8003f5c:	601a      	str	r2, [r3, #0]
	q3 *= norm;
 8003f5e:	4b76      	ldr	r3, [pc, #472]	@ (8004138 <update_ahrs+0xa20>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7fc ff74 	bl	8000e54 <__aeabi_fmul>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	461a      	mov	r2, r3
 8003f70:	4b71      	ldr	r3, [pc, #452]	@ (8004138 <update_ahrs+0xa20>)
 8003f72:	601a      	str	r2, [r3, #0]
	
	float q0q1 = q0*q1;
 8003f74:	4b71      	ldr	r3, [pc, #452]	@ (800413c <update_ahrs+0xa24>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a71      	ldr	r2, [pc, #452]	@ (8004140 <update_ahrs+0xa28>)
 8003f7a:	6812      	ldr	r2, [r2, #0]
 8003f7c:	4611      	mov	r1, r2
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7fc ff68 	bl	8000e54 <__aeabi_fmul>
 8003f84:	4603      	mov	r3, r0
 8003f86:	63bb      	str	r3, [r7, #56]	@ 0x38
	float q0q2 = q0*q2;
 8003f88:	4b6c      	ldr	r3, [pc, #432]	@ (800413c <update_ahrs+0xa24>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a69      	ldr	r2, [pc, #420]	@ (8004134 <update_ahrs+0xa1c>)
 8003f8e:	6812      	ldr	r2, [r2, #0]
 8003f90:	4611      	mov	r1, r2
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7fc ff5e 	bl	8000e54 <__aeabi_fmul>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	637b      	str	r3, [r7, #52]	@ 0x34
	float q0q3 = q0*q3;
 8003f9c:	4b67      	ldr	r3, [pc, #412]	@ (800413c <update_ahrs+0xa24>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a65      	ldr	r2, [pc, #404]	@ (8004138 <update_ahrs+0xa20>)
 8003fa2:	6812      	ldr	r2, [r2, #0]
 8003fa4:	4611      	mov	r1, r2
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7fc ff54 	bl	8000e54 <__aeabi_fmul>
 8003fac:	4603      	mov	r3, r0
 8003fae:	633b      	str	r3, [r7, #48]	@ 0x30
	float q1q1 = q1*q1;
 8003fb0:	4b63      	ldr	r3, [pc, #396]	@ (8004140 <update_ahrs+0xa28>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a62      	ldr	r2, [pc, #392]	@ (8004140 <update_ahrs+0xa28>)
 8003fb6:	6812      	ldr	r2, [r2, #0]
 8003fb8:	4611      	mov	r1, r2
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7fc ff4a 	bl	8000e54 <__aeabi_fmul>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float q1q2 = q1*q2;
 8003fc4:	4b5e      	ldr	r3, [pc, #376]	@ (8004140 <update_ahrs+0xa28>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a5a      	ldr	r2, [pc, #360]	@ (8004134 <update_ahrs+0xa1c>)
 8003fca:	6812      	ldr	r2, [r2, #0]
 8003fcc:	4611      	mov	r1, r2
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7fc ff40 	bl	8000e54 <__aeabi_fmul>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
	float q1q3 = q1*q3;
 8003fd8:	4b59      	ldr	r3, [pc, #356]	@ (8004140 <update_ahrs+0xa28>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a56      	ldr	r2, [pc, #344]	@ (8004138 <update_ahrs+0xa20>)
 8003fde:	6812      	ldr	r2, [r2, #0]
 8003fe0:	4611      	mov	r1, r2
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fc ff36 	bl	8000e54 <__aeabi_fmul>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	627b      	str	r3, [r7, #36]	@ 0x24
	float q2q2 = q2*q2;
 8003fec:	4b51      	ldr	r3, [pc, #324]	@ (8004134 <update_ahrs+0xa1c>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a50      	ldr	r2, [pc, #320]	@ (8004134 <update_ahrs+0xa1c>)
 8003ff2:	6812      	ldr	r2, [r2, #0]
 8003ff4:	4611      	mov	r1, r2
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7fc ff2c 	bl	8000e54 <__aeabi_fmul>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	623b      	str	r3, [r7, #32]
	float q2q3 = q2*q3;
 8004000:	4b4c      	ldr	r3, [pc, #304]	@ (8004134 <update_ahrs+0xa1c>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a4c      	ldr	r2, [pc, #304]	@ (8004138 <update_ahrs+0xa20>)
 8004006:	6812      	ldr	r2, [r2, #0]
 8004008:	4611      	mov	r1, r2
 800400a:	4618      	mov	r0, r3
 800400c:	f7fc ff22 	bl	8000e54 <__aeabi_fmul>
 8004010:	4603      	mov	r3, r0
 8004012:	61fb      	str	r3, [r7, #28]
	float q3q3 = q3*q3;
 8004014:	4b48      	ldr	r3, [pc, #288]	@ (8004138 <update_ahrs+0xa20>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a47      	ldr	r2, [pc, #284]	@ (8004138 <update_ahrs+0xa20>)
 800401a:	6812      	ldr	r2, [r2, #0]
 800401c:	4611      	mov	r1, r2
 800401e:	4618      	mov	r0, r3
 8004020:	f7fc ff18 	bl	8000e54 <__aeabi_fmul>
 8004024:	4603      	mov	r3, r0
 8004026:	61bb      	str	r3, [r7, #24]

	// Quaternion to Rotation matrix
	dcm[0][0] = 2.0f*(0.5f - q2q2  - q3q3);
 8004028:	6a39      	ldr	r1, [r7, #32]
 800402a:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 800402e:	f7fc fe07 	bl	8000c40 <__aeabi_fsub>
 8004032:	4603      	mov	r3, r0
 8004034:	69b9      	ldr	r1, [r7, #24]
 8004036:	4618      	mov	r0, r3
 8004038:	f7fc fe02 	bl	8000c40 <__aeabi_fsub>
 800403c:	4603      	mov	r3, r0
 800403e:	4619      	mov	r1, r3
 8004040:	4618      	mov	r0, r3
 8004042:	f7fc fdff 	bl	8000c44 <__addsf3>
 8004046:	4603      	mov	r3, r0
 8004048:	461a      	mov	r2, r3
 800404a:	4b3e      	ldr	r3, [pc, #248]	@ (8004144 <update_ahrs+0xa2c>)
 800404c:	601a      	str	r2, [r3, #0]
	dcm[1][0] = 2.0f*(q1q2 - q0q3);
 800404e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004050:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004052:	f7fc fdf5 	bl	8000c40 <__aeabi_fsub>
 8004056:	4603      	mov	r3, r0
 8004058:	4619      	mov	r1, r3
 800405a:	4618      	mov	r0, r3
 800405c:	f7fc fdf2 	bl	8000c44 <__addsf3>
 8004060:	4603      	mov	r3, r0
 8004062:	461a      	mov	r2, r3
 8004064:	4b37      	ldr	r3, [pc, #220]	@ (8004144 <update_ahrs+0xa2c>)
 8004066:	60da      	str	r2, [r3, #12]
	dcm[2][0] = 2.0f*(q1q3 + q0q2);
 8004068:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800406a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800406c:	f7fc fdea 	bl	8000c44 <__addsf3>
 8004070:	4603      	mov	r3, r0
 8004072:	4619      	mov	r1, r3
 8004074:	4618      	mov	r0, r3
 8004076:	f7fc fde5 	bl	8000c44 <__addsf3>
 800407a:	4603      	mov	r3, r0
 800407c:	461a      	mov	r2, r3
 800407e:	4b31      	ldr	r3, [pc, #196]	@ (8004144 <update_ahrs+0xa2c>)
 8004080:	619a      	str	r2, [r3, #24]
	dcm[0][1] = 2.0f*(q1q2 + q0q3);
 8004082:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004084:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004086:	f7fc fddd 	bl	8000c44 <__addsf3>
 800408a:	4603      	mov	r3, r0
 800408c:	4619      	mov	r1, r3
 800408e:	4618      	mov	r0, r3
 8004090:	f7fc fdd8 	bl	8000c44 <__addsf3>
 8004094:	4603      	mov	r3, r0
 8004096:	461a      	mov	r2, r3
 8004098:	4b2a      	ldr	r3, [pc, #168]	@ (8004144 <update_ahrs+0xa2c>)
 800409a:	605a      	str	r2, [r3, #4]
	dcm[1][1] = 2.0f*(0.5f - q1q1 - q3q3);
 800409c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800409e:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 80040a2:	f7fc fdcd 	bl	8000c40 <__aeabi_fsub>
 80040a6:	4603      	mov	r3, r0
 80040a8:	69b9      	ldr	r1, [r7, #24]
 80040aa:	4618      	mov	r0, r3
 80040ac:	f7fc fdc8 	bl	8000c40 <__aeabi_fsub>
 80040b0:	4603      	mov	r3, r0
 80040b2:	4619      	mov	r1, r3
 80040b4:	4618      	mov	r0, r3
 80040b6:	f7fc fdc5 	bl	8000c44 <__addsf3>
 80040ba:	4603      	mov	r3, r0
 80040bc:	461a      	mov	r2, r3
 80040be:	4b21      	ldr	r3, [pc, #132]	@ (8004144 <update_ahrs+0xa2c>)
 80040c0:	611a      	str	r2, [r3, #16]
	dcm[2][1] = 2.0f*(q2q3 - q0q1);
 80040c2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80040c4:	69f8      	ldr	r0, [r7, #28]
 80040c6:	f7fc fdbb 	bl	8000c40 <__aeabi_fsub>
 80040ca:	4603      	mov	r3, r0
 80040cc:	4619      	mov	r1, r3
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7fc fdb8 	bl	8000c44 <__addsf3>
 80040d4:	4603      	mov	r3, r0
 80040d6:	461a      	mov	r2, r3
 80040d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004144 <update_ahrs+0xa2c>)
 80040da:	61da      	str	r2, [r3, #28]
	dcm[0][2] = 2.0f*(q1q3 - q0q2);
 80040dc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80040de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80040e0:	f7fc fdae 	bl	8000c40 <__aeabi_fsub>
 80040e4:	4603      	mov	r3, r0
 80040e6:	4619      	mov	r1, r3
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7fc fdab 	bl	8000c44 <__addsf3>
 80040ee:	4603      	mov	r3, r0
 80040f0:	461a      	mov	r2, r3
 80040f2:	4b14      	ldr	r3, [pc, #80]	@ (8004144 <update_ahrs+0xa2c>)
 80040f4:	609a      	str	r2, [r3, #8]
	dcm[1][2] = 2.0f*(q2q3 + q0q1);
 80040f6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80040f8:	69f8      	ldr	r0, [r7, #28]
 80040fa:	f7fc fda3 	bl	8000c44 <__addsf3>
 80040fe:	4603      	mov	r3, r0
 8004100:	4619      	mov	r1, r3
 8004102:	4618      	mov	r0, r3
 8004104:	f7fc fd9e 	bl	8000c44 <__addsf3>
 8004108:	4603      	mov	r3, r0
 800410a:	461a      	mov	r2, r3
 800410c:	4b0d      	ldr	r3, [pc, #52]	@ (8004144 <update_ahrs+0xa2c>)
 800410e:	615a      	str	r2, [r3, #20]
	dcm[2][2] = 2.0f*(0.5f - q1q1 - q2q2);
 8004110:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004112:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8004116:	f7fc fd93 	bl	8000c40 <__aeabi_fsub>
 800411a:	4603      	mov	r3, r0
 800411c:	6a39      	ldr	r1, [r7, #32]
 800411e:	4618      	mov	r0, r3
 8004120:	f7fc fd8e 	bl	8000c40 <__aeabi_fsub>
 8004124:	4603      	mov	r3, r0
 8004126:	4619      	mov	r1, r3
 8004128:	4618      	mov	r0, r3
 800412a:	f7fc fd8b 	bl	8000c44 <__addsf3>
 800412e:	4603      	mov	r3, r0
 8004130:	461a      	mov	r2, r3
 8004132:	e009      	b.n	8004148 <update_ahrs+0xa30>
 8004134:	20000598 	.word	0x20000598
 8004138:	2000059c 	.word	0x2000059c
 800413c:	20000014 	.word	0x20000014
 8004140:	20000594 	.word	0x20000594
 8004144:	200005a0 	.word	0x200005a0
 8004148:	4ba3      	ldr	r3, [pc, #652]	@ (80043d8 <update_ahrs+0xcc0>)
 800414a:	621a      	str	r2, [r3, #32]
	
    // Rotate acceleration from Body frame to earth frame
	int16_t acc_Eframex = dcm[0][0]*accx_ + dcm[1][0]*accy_ + dcm[2][0]*accz_;
 800414c:	4ba2      	ldr	r3, [pc, #648]	@ (80043d8 <update_ahrs+0xcc0>)
 800414e:	681c      	ldr	r4, [r3, #0]
 8004150:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004154:	4618      	mov	r0, r3
 8004156:	f7fc fe29 	bl	8000dac <__aeabi_i2f>
 800415a:	4603      	mov	r3, r0
 800415c:	4619      	mov	r1, r3
 800415e:	4620      	mov	r0, r4
 8004160:	f7fc fe78 	bl	8000e54 <__aeabi_fmul>
 8004164:	4603      	mov	r3, r0
 8004166:	461d      	mov	r5, r3
 8004168:	4b9b      	ldr	r3, [pc, #620]	@ (80043d8 <update_ahrs+0xcc0>)
 800416a:	68dc      	ldr	r4, [r3, #12]
 800416c:	f9b7 30b0 	ldrsh.w	r3, [r7, #176]	@ 0xb0
 8004170:	4618      	mov	r0, r3
 8004172:	f7fc fe1b 	bl	8000dac <__aeabi_i2f>
 8004176:	4603      	mov	r3, r0
 8004178:	4619      	mov	r1, r3
 800417a:	4620      	mov	r0, r4
 800417c:	f7fc fe6a 	bl	8000e54 <__aeabi_fmul>
 8004180:	4603      	mov	r3, r0
 8004182:	4619      	mov	r1, r3
 8004184:	4628      	mov	r0, r5
 8004186:	f7fc fd5d 	bl	8000c44 <__addsf3>
 800418a:	4603      	mov	r3, r0
 800418c:	461d      	mov	r5, r3
 800418e:	4b92      	ldr	r3, [pc, #584]	@ (80043d8 <update_ahrs+0xcc0>)
 8004190:	699c      	ldr	r4, [r3, #24]
 8004192:	f9b7 30b4 	ldrsh.w	r3, [r7, #180]	@ 0xb4
 8004196:	4618      	mov	r0, r3
 8004198:	f7fc fe08 	bl	8000dac <__aeabi_i2f>
 800419c:	4603      	mov	r3, r0
 800419e:	4619      	mov	r1, r3
 80041a0:	4620      	mov	r0, r4
 80041a2:	f7fc fe57 	bl	8000e54 <__aeabi_fmul>
 80041a6:	4603      	mov	r3, r0
 80041a8:	4619      	mov	r1, r3
 80041aa:	4628      	mov	r0, r5
 80041ac:	f7fc fd4a 	bl	8000c44 <__addsf3>
 80041b0:	4603      	mov	r3, r0
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7fd f82a 	bl	800120c <__aeabi_f2iz>
 80041b8:	4603      	mov	r3, r0
 80041ba:	82fb      	strh	r3, [r7, #22]
	int16_t acc_Eframey = dcm[0][1]*accx_ + dcm[1][1]*accy_ + dcm[2][1]*accz_;
 80041bc:	4b86      	ldr	r3, [pc, #536]	@ (80043d8 <update_ahrs+0xcc0>)
 80041be:	685c      	ldr	r4, [r3, #4]
 80041c0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80041c4:	4618      	mov	r0, r3
 80041c6:	f7fc fdf1 	bl	8000dac <__aeabi_i2f>
 80041ca:	4603      	mov	r3, r0
 80041cc:	4619      	mov	r1, r3
 80041ce:	4620      	mov	r0, r4
 80041d0:	f7fc fe40 	bl	8000e54 <__aeabi_fmul>
 80041d4:	4603      	mov	r3, r0
 80041d6:	461d      	mov	r5, r3
 80041d8:	4b7f      	ldr	r3, [pc, #508]	@ (80043d8 <update_ahrs+0xcc0>)
 80041da:	691c      	ldr	r4, [r3, #16]
 80041dc:	f9b7 30b0 	ldrsh.w	r3, [r7, #176]	@ 0xb0
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7fc fde3 	bl	8000dac <__aeabi_i2f>
 80041e6:	4603      	mov	r3, r0
 80041e8:	4619      	mov	r1, r3
 80041ea:	4620      	mov	r0, r4
 80041ec:	f7fc fe32 	bl	8000e54 <__aeabi_fmul>
 80041f0:	4603      	mov	r3, r0
 80041f2:	4619      	mov	r1, r3
 80041f4:	4628      	mov	r0, r5
 80041f6:	f7fc fd25 	bl	8000c44 <__addsf3>
 80041fa:	4603      	mov	r3, r0
 80041fc:	461d      	mov	r5, r3
 80041fe:	4b76      	ldr	r3, [pc, #472]	@ (80043d8 <update_ahrs+0xcc0>)
 8004200:	69dc      	ldr	r4, [r3, #28]
 8004202:	f9b7 30b4 	ldrsh.w	r3, [r7, #180]	@ 0xb4
 8004206:	4618      	mov	r0, r3
 8004208:	f7fc fdd0 	bl	8000dac <__aeabi_i2f>
 800420c:	4603      	mov	r3, r0
 800420e:	4619      	mov	r1, r3
 8004210:	4620      	mov	r0, r4
 8004212:	f7fc fe1f 	bl	8000e54 <__aeabi_fmul>
 8004216:	4603      	mov	r3, r0
 8004218:	4619      	mov	r1, r3
 800421a:	4628      	mov	r0, r5
 800421c:	f7fc fd12 	bl	8000c44 <__addsf3>
 8004220:	4603      	mov	r3, r0
 8004222:	4618      	mov	r0, r3
 8004224:	f7fc fff2 	bl	800120c <__aeabi_f2iz>
 8004228:	4603      	mov	r3, r0
 800422a:	82bb      	strh	r3, [r7, #20]
	int16_t acc_Eframez = dcm[0][2]*accx_ + dcm[1][2]*accy_ + dcm[2][2]*accz_;
 800422c:	4b6a      	ldr	r3, [pc, #424]	@ (80043d8 <update_ahrs+0xcc0>)
 800422e:	689c      	ldr	r4, [r3, #8]
 8004230:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004234:	4618      	mov	r0, r3
 8004236:	f7fc fdb9 	bl	8000dac <__aeabi_i2f>
 800423a:	4603      	mov	r3, r0
 800423c:	4619      	mov	r1, r3
 800423e:	4620      	mov	r0, r4
 8004240:	f7fc fe08 	bl	8000e54 <__aeabi_fmul>
 8004244:	4603      	mov	r3, r0
 8004246:	461d      	mov	r5, r3
 8004248:	4b63      	ldr	r3, [pc, #396]	@ (80043d8 <update_ahrs+0xcc0>)
 800424a:	695c      	ldr	r4, [r3, #20]
 800424c:	f9b7 30b0 	ldrsh.w	r3, [r7, #176]	@ 0xb0
 8004250:	4618      	mov	r0, r3
 8004252:	f7fc fdab 	bl	8000dac <__aeabi_i2f>
 8004256:	4603      	mov	r3, r0
 8004258:	4619      	mov	r1, r3
 800425a:	4620      	mov	r0, r4
 800425c:	f7fc fdfa 	bl	8000e54 <__aeabi_fmul>
 8004260:	4603      	mov	r3, r0
 8004262:	4619      	mov	r1, r3
 8004264:	4628      	mov	r0, r5
 8004266:	f7fc fced 	bl	8000c44 <__addsf3>
 800426a:	4603      	mov	r3, r0
 800426c:	461d      	mov	r5, r3
 800426e:	4b5a      	ldr	r3, [pc, #360]	@ (80043d8 <update_ahrs+0xcc0>)
 8004270:	6a1c      	ldr	r4, [r3, #32]
 8004272:	f9b7 30b4 	ldrsh.w	r3, [r7, #180]	@ 0xb4
 8004276:	4618      	mov	r0, r3
 8004278:	f7fc fd98 	bl	8000dac <__aeabi_i2f>
 800427c:	4603      	mov	r3, r0
 800427e:	4619      	mov	r1, r3
 8004280:	4620      	mov	r0, r4
 8004282:	f7fc fde7 	bl	8000e54 <__aeabi_fmul>
 8004286:	4603      	mov	r3, r0
 8004288:	4619      	mov	r1, r3
 800428a:	4628      	mov	r0, r5
 800428c:	f7fc fcda 	bl	8000c44 <__addsf3>
 8004290:	4603      	mov	r3, r0
 8004292:	4618      	mov	r0, r3
 8004294:	f7fc ffba 	bl	800120c <__aeabi_f2iz>
 8004298:	4603      	mov	r3, r0
 800429a:	827b      	strh	r3, [r7, #18]
	acc_Eframez -= 2000;
 800429c:	8a7b      	ldrh	r3, [r7, #18]
 800429e:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	827b      	strh	r3, [r7, #18]


	const float accTrueScale = 9.81f/2000.0f; // 2048
 80042a6:	4b4d      	ldr	r3, [pc, #308]	@ (80043dc <update_ahrs+0xcc4>)
 80042a8:	60fb      	str	r3, [r7, #12]
	acc_Eframe[X] = acc_Eframex*accTrueScale;
 80042aa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f7fc fd7c 	bl	8000dac <__aeabi_i2f>
 80042b4:	4603      	mov	r3, r0
 80042b6:	68f9      	ldr	r1, [r7, #12]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f7fc fdcb 	bl	8000e54 <__aeabi_fmul>
 80042be:	4603      	mov	r3, r0
 80042c0:	461a      	mov	r2, r3
 80042c2:	4b47      	ldr	r3, [pc, #284]	@ (80043e0 <update_ahrs+0xcc8>)
 80042c4:	601a      	str	r2, [r3, #0]
	acc_Eframe[Y] = acc_Eframey*accTrueScale;
 80042c6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fc fd6e 	bl	8000dac <__aeabi_i2f>
 80042d0:	4603      	mov	r3, r0
 80042d2:	68f9      	ldr	r1, [r7, #12]
 80042d4:	4618      	mov	r0, r3
 80042d6:	f7fc fdbd 	bl	8000e54 <__aeabi_fmul>
 80042da:	4603      	mov	r3, r0
 80042dc:	461a      	mov	r2, r3
 80042de:	4b40      	ldr	r3, [pc, #256]	@ (80043e0 <update_ahrs+0xcc8>)
 80042e0:	605a      	str	r2, [r3, #4]
	acc_Eframe[Z] = acc_Eframez*accTrueScale;
 80042e2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7fc fd60 	bl	8000dac <__aeabi_i2f>
 80042ec:	4603      	mov	r3, r0
 80042ee:	68f9      	ldr	r1, [r7, #12]
 80042f0:	4618      	mov	r0, r3
 80042f2:	f7fc fdaf 	bl	8000e54 <__aeabi_fmul>
 80042f6:	4603      	mov	r3, r0
 80042f8:	461a      	mov	r2, r3
 80042fa:	4b39      	ldr	r3, [pc, #228]	@ (80043e0 <update_ahrs+0xcc8>)
 80042fc:	609a      	str	r2, [r3, #8]

	acc_Eframe[X] = fapplyDeadband(acc_Eframe[X],0.02);
 80042fe:	4b38      	ldr	r3, [pc, #224]	@ (80043e0 <update_ahrs+0xcc8>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4938      	ldr	r1, [pc, #224]	@ (80043e4 <update_ahrs+0xccc>)
 8004304:	4618      	mov	r0, r3
 8004306:	f000 f9ab 	bl	8004660 <fapplyDeadband>
 800430a:	4603      	mov	r3, r0
 800430c:	4a34      	ldr	r2, [pc, #208]	@ (80043e0 <update_ahrs+0xcc8>)
 800430e:	6013      	str	r3, [r2, #0]
	acc_Eframe[Y] = fapplyDeadband(acc_Eframe[Y],0.02);
 8004310:	4b33      	ldr	r3, [pc, #204]	@ (80043e0 <update_ahrs+0xcc8>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	4933      	ldr	r1, [pc, #204]	@ (80043e4 <update_ahrs+0xccc>)
 8004316:	4618      	mov	r0, r3
 8004318:	f000 f9a2 	bl	8004660 <fapplyDeadband>
 800431c:	4603      	mov	r3, r0
 800431e:	4a30      	ldr	r2, [pc, #192]	@ (80043e0 <update_ahrs+0xcc8>)
 8004320:	6053      	str	r3, [r2, #4]
	acc_Eframe[Z] = fapplyDeadband(acc_Eframe[Z],0.02);
 8004322:	4b2f      	ldr	r3, [pc, #188]	@ (80043e0 <update_ahrs+0xcc8>)
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	492f      	ldr	r1, [pc, #188]	@ (80043e4 <update_ahrs+0xccc>)
 8004328:	4618      	mov	r0, r3
 800432a:	f000 f999 	bl	8004660 <fapplyDeadband>
 800432e:	4603      	mov	r3, r0
 8004330:	4a2b      	ldr	r2, [pc, #172]	@ (80043e0 <update_ahrs+0xcc8>)
 8004332:	6093      	str	r3, [r2, #8]

    if(millis() - init_us < 5000){
 8004334:	4b2c      	ldr	r3, [pc, #176]	@ (80043e8 <update_ahrs+0xcd0>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800433c:	4b2b      	ldr	r3, [pc, #172]	@ (80043ec <update_ahrs+0xcd4>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4413      	add	r3, r2
 8004342:	4a2b      	ldr	r2, [pc, #172]	@ (80043f0 <update_ahrs+0xcd8>)
 8004344:	fba2 2303 	umull	r2, r3, r2, r3
 8004348:	099a      	lsrs	r2, r3, #6
 800434a:	4b2a      	ldr	r3, [pc, #168]	@ (80043f4 <update_ahrs+0xcdc>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	f241 3287 	movw	r2, #4999	@ 0x1387
 8004354:	4293      	cmp	r3, r2
 8004356:	d80b      	bhi.n	8004370 <update_ahrs+0xc58>
    	acc_Eframe[X] = 0;
 8004358:	4b21      	ldr	r3, [pc, #132]	@ (80043e0 <update_ahrs+0xcc8>)
 800435a:	f04f 0200 	mov.w	r2, #0
 800435e:	601a      	str	r2, [r3, #0]
    	acc_Eframe[Y] = 0;
 8004360:	4b1f      	ldr	r3, [pc, #124]	@ (80043e0 <update_ahrs+0xcc8>)
 8004362:	f04f 0200 	mov.w	r2, #0
 8004366:	605a      	str	r2, [r3, #4]
    	acc_Eframe[Z] = 0;
 8004368:	4b1d      	ldr	r3, [pc, #116]	@ (80043e0 <update_ahrs+0xcc8>)
 800436a:	f04f 0200 	mov.w	r2, #0
 800436e:	609a      	str	r2, [r3, #8]

	//position_test += velocity_test*0.01f + 0.5* acc_Eframe[Z]* 0.01f * 0.01f;

	//velocity_test += acc_Eframe[Z]*0.01f;

	AHRS.pitch = -atan2_approx(-dcm[0][2],sqrtf(1 - dcm[0][2]*dcm[0][2]))*DEG;
 8004370:	4b19      	ldr	r3, [pc, #100]	@ (80043d8 <update_ahrs+0xcc0>)
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 8004378:	4b17      	ldr	r3, [pc, #92]	@ (80043d8 <update_ahrs+0xcc0>)
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	4a16      	ldr	r2, [pc, #88]	@ (80043d8 <update_ahrs+0xcc0>)
 800437e:	6892      	ldr	r2, [r2, #8]
 8004380:	4611      	mov	r1, r2
 8004382:	4618      	mov	r0, r3
 8004384:	f7fc fd66 	bl	8000e54 <__aeabi_fmul>
 8004388:	4603      	mov	r3, r0
 800438a:	4619      	mov	r1, r3
 800438c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8004390:	f7fc fc56 	bl	8000c40 <__aeabi_fsub>
 8004394:	4603      	mov	r3, r0
 8004396:	4618      	mov	r0, r3
 8004398:	f010 fe6d 	bl	8015076 <sqrtf>
 800439c:	4603      	mov	r3, r0
 800439e:	4619      	mov	r1, r3
 80043a0:	4620      	mov	r0, r4
 80043a2:	f000 f89d 	bl	80044e0 <atan2_approx>
 80043a6:	4603      	mov	r3, r0
 80043a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80043ac:	4912      	ldr	r1, [pc, #72]	@ (80043f8 <update_ahrs+0xce0>)
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fc fd50 	bl	8000e54 <__aeabi_fmul>
 80043b4:	4603      	mov	r3, r0
 80043b6:	461a      	mov	r2, r3
 80043b8:	4b10      	ldr	r3, [pc, #64]	@ (80043fc <update_ahrs+0xce4>)
 80043ba:	605a      	str	r2, [r3, #4]
	AHRS.roll = -atan2_approx(-dcm[1][2],dcm[2][2])*DEG;
 80043bc:	4b06      	ldr	r3, [pc, #24]	@ (80043d8 <update_ahrs+0xcc0>)
 80043be:	695b      	ldr	r3, [r3, #20]
 80043c0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80043c4:	4a04      	ldr	r2, [pc, #16]	@ (80043d8 <update_ahrs+0xcc0>)
 80043c6:	6a12      	ldr	r2, [r2, #32]
 80043c8:	4611      	mov	r1, r2
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 f888 	bl	80044e0 <atan2_approx>
 80043d0:	4603      	mov	r3, r0
 80043d2:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80043d6:	e013      	b.n	8004400 <update_ahrs+0xce8>
 80043d8:	200005a0 	.word	0x200005a0
 80043dc:	3ba0ba20 	.word	0x3ba0ba20
 80043e0:	20000588 	.word	0x20000588
 80043e4:	3ca3d70a 	.word	0x3ca3d70a
 80043e8:	200005e4 	.word	0x200005e4
 80043ec:	200005e8 	.word	0x200005e8
 80043f0:	10624dd3 	.word	0x10624dd3
 80043f4:	200005c4 	.word	0x200005c4
 80043f8:	42652ee0 	.word	0x42652ee0
 80043fc:	20000564 	.word	0x20000564
 8004400:	4932      	ldr	r1, [pc, #200]	@ (80044cc <update_ahrs+0xdb4>)
 8004402:	4618      	mov	r0, r3
 8004404:	f7fc fd26 	bl	8000e54 <__aeabi_fmul>
 8004408:	4603      	mov	r3, r0
 800440a:	461a      	mov	r2, r3
 800440c:	4b30      	ldr	r3, [pc, #192]	@ (80044d0 <update_ahrs+0xdb8>)
 800440e:	601a      	str	r2, [r3, #0]
	float yaw_ = -atan2_approx(dcm[0][1],dcm[0][0])*DEG;
 8004410:	4b30      	ldr	r3, [pc, #192]	@ (80044d4 <update_ahrs+0xdbc>)
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	4a2f      	ldr	r2, [pc, #188]	@ (80044d4 <update_ahrs+0xdbc>)
 8004416:	6812      	ldr	r2, [r2, #0]
 8004418:	4611      	mov	r1, r2
 800441a:	4618      	mov	r0, r3
 800441c:	f000 f860 	bl	80044e0 <atan2_approx>
 8004420:	4603      	mov	r3, r0
 8004422:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8004426:	4929      	ldr	r1, [pc, #164]	@ (80044cc <update_ahrs+0xdb4>)
 8004428:	4618      	mov	r0, r3
 800442a:	f7fc fd13 	bl	8000e54 <__aeabi_fmul>
 800442e:	4603      	mov	r3, r0
 8004430:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	if(yaw_ < 0){
 8004434:	f04f 0100 	mov.w	r1, #0
 8004438:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800443c:	f7fc fea8 	bl	8001190 <__aeabi_fcmplt>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d007      	beq.n	8004456 <update_ahrs+0xd3e>
		 yaw_ = 360 + yaw_;
 8004446:	4924      	ldr	r1, [pc, #144]	@ (80044d8 <update_ahrs+0xdc0>)
 8004448:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800444c:	f7fc fbfa 	bl	8000c44 <__addsf3>
 8004450:	4603      	mov	r3, r0
 8004452:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	}
	AHRS.yaw =  yaw_;
 8004456:	4a1e      	ldr	r2, [pc, #120]	@ (80044d0 <update_ahrs+0xdb8>)
 8004458:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800445c:	6093      	str	r3, [r2, #8]
	AHRS.roll_rate  = gx_/config.gyr_lsb;
 800445e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004462:	4618      	mov	r0, r3
 8004464:	f7fc fca2 	bl	8000dac <__aeabi_i2f>
 8004468:	4602      	mov	r2, r0
 800446a:	4b1c      	ldr	r3, [pc, #112]	@ (80044dc <update_ahrs+0xdc4>)
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	4619      	mov	r1, r3
 8004470:	4610      	mov	r0, r2
 8004472:	f7fc fda3 	bl	8000fbc <__aeabi_fdiv>
 8004476:	4603      	mov	r3, r0
 8004478:	461a      	mov	r2, r3
 800447a:	4b15      	ldr	r3, [pc, #84]	@ (80044d0 <update_ahrs+0xdb8>)
 800447c:	60da      	str	r2, [r3, #12]
	AHRS.pitch_rate = -gy_/config.gyr_lsb;
 800447e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004482:	425b      	negs	r3, r3
 8004484:	4618      	mov	r0, r3
 8004486:	f7fc fc91 	bl	8000dac <__aeabi_i2f>
 800448a:	4602      	mov	r2, r0
 800448c:	4b13      	ldr	r3, [pc, #76]	@ (80044dc <update_ahrs+0xdc4>)
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	4619      	mov	r1, r3
 8004492:	4610      	mov	r0, r2
 8004494:	f7fc fd92 	bl	8000fbc <__aeabi_fdiv>
 8004498:	4603      	mov	r3, r0
 800449a:	461a      	mov	r2, r3
 800449c:	4b0c      	ldr	r3, [pc, #48]	@ (80044d0 <update_ahrs+0xdb8>)
 800449e:	611a      	str	r2, [r3, #16]
	AHRS.yaw_rate   = -gz_/config.gyr_lsb;
 80044a0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80044a4:	425b      	negs	r3, r3
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7fc fc80 	bl	8000dac <__aeabi_i2f>
 80044ac:	4602      	mov	r2, r0
 80044ae:	4b0b      	ldr	r3, [pc, #44]	@ (80044dc <update_ahrs+0xdc4>)
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	4619      	mov	r1, r3
 80044b4:	4610      	mov	r0, r2
 80044b6:	f7fc fd81 	bl	8000fbc <__aeabi_fdiv>
 80044ba:	4603      	mov	r3, r0
 80044bc:	461a      	mov	r2, r3
 80044be:	4b04      	ldr	r3, [pc, #16]	@ (80044d0 <update_ahrs+0xdb8>)
 80044c0:	615a      	str	r2, [r3, #20]

}
 80044c2:	bf00      	nop
 80044c4:	37a0      	adds	r7, #160	@ 0xa0
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bdb0      	pop	{r4, r5, r7, pc}
 80044ca:	bf00      	nop
 80044cc:	42652ee0 	.word	0x42652ee0
 80044d0:	20000564 	.word	0x20000564
 80044d4:	200005a0 	.word	0x200005a0
 80044d8:	43b40000 	.word	0x43b40000
 80044dc:	20000018 	.word	0x20000018

080044e0 <atan2_approx>:
// Initial implementation by Crashpilot1000 (https://github.com/Crashpilot1000/HarakiriWebstore1/blob/396715f73c6fcf859e0db0f34e12fe44bace6483/src/mw.c#L1292)
// Polynomial coefficients by Andor (http://www.dsprelated.com/showthread/comp.dsp/21872-1.php) optimized by Ledvinap to save one multiplication
// Max absolute error 0,000027 degree
// atan2_approx maximum absolute error = 7.152557e-07 rads (4.098114e-05 degree)
float atan2_approx(float y, float x)
{
 80044e0:	b590      	push	{r4, r7, lr}
 80044e2:	b08b      	sub	sp, #44	@ 0x2c
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
    #define atanPolyCoef5  0.05030176425872175f
    #define atanPolyCoef6  0.1471039133652469f
    #define atanPolyCoef7  0.6444640676891548f

    float res, absX, absY;
    absX = fabsf(x);
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80044f0:	623b      	str	r3, [r7, #32]
    absY = fabsf(y);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80044f8:	61fb      	str	r3, [r7, #28]
    res  = MAX(absX, absY);
 80044fa:	6a3b      	ldr	r3, [r7, #32]
 80044fc:	61bb      	str	r3, [r7, #24]
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	617b      	str	r3, [r7, #20]
 8004502:	6979      	ldr	r1, [r7, #20]
 8004504:	69b8      	ldr	r0, [r7, #24]
 8004506:	f7fc fe61 	bl	80011cc <__aeabi_fcmpgt>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d001      	beq.n	8004514 <atan2_approx+0x34>
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	e000      	b.n	8004516 <atan2_approx+0x36>
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	627b      	str	r3, [r7, #36]	@ 0x24
    if (res) res = MIN(absX, absY) / res;
 8004518:	f04f 0100 	mov.w	r1, #0
 800451c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800451e:	f7fc fe2d 	bl	800117c <__aeabi_fcmpeq>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d114      	bne.n	8004552 <atan2_approx+0x72>
 8004528:	6a3b      	ldr	r3, [r7, #32]
 800452a:	613b      	str	r3, [r7, #16]
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	60fb      	str	r3, [r7, #12]
 8004530:	68f9      	ldr	r1, [r7, #12]
 8004532:	6938      	ldr	r0, [r7, #16]
 8004534:	f7fc fe2c 	bl	8001190 <__aeabi_fcmplt>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d001      	beq.n	8004542 <atan2_approx+0x62>
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	e000      	b.n	8004544 <atan2_approx+0x64>
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004546:	4618      	mov	r0, r3
 8004548:	f7fc fd38 	bl	8000fbc <__aeabi_fdiv>
 800454c:	4603      	mov	r3, r0
 800454e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004550:	e002      	b.n	8004558 <atan2_approx+0x78>
    else res = 0.0f;
 8004552:	f04f 0300 	mov.w	r3, #0
 8004556:	627b      	str	r3, [r7, #36]	@ 0x24
    res = -((((atanPolyCoef5 * res - atanPolyCoef4) * res - atanPolyCoef3) * res - atanPolyCoef2) * res - atanPolyCoef1) / ((atanPolyCoef7 * res + atanPolyCoef6) * res + 1.0f);
 8004558:	4938      	ldr	r1, [pc, #224]	@ (800463c <atan2_approx+0x15c>)
 800455a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800455c:	f7fc fc7a 	bl	8000e54 <__aeabi_fmul>
 8004560:	4603      	mov	r3, r0
 8004562:	4937      	ldr	r1, [pc, #220]	@ (8004640 <atan2_approx+0x160>)
 8004564:	4618      	mov	r0, r3
 8004566:	f7fc fb6b 	bl	8000c40 <__aeabi_fsub>
 800456a:	4603      	mov	r3, r0
 800456c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800456e:	4618      	mov	r0, r3
 8004570:	f7fc fc70 	bl	8000e54 <__aeabi_fmul>
 8004574:	4603      	mov	r3, r0
 8004576:	4933      	ldr	r1, [pc, #204]	@ (8004644 <atan2_approx+0x164>)
 8004578:	4618      	mov	r0, r3
 800457a:	f7fc fb61 	bl	8000c40 <__aeabi_fsub>
 800457e:	4603      	mov	r3, r0
 8004580:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004582:	4618      	mov	r0, r3
 8004584:	f7fc fc66 	bl	8000e54 <__aeabi_fmul>
 8004588:	4603      	mov	r3, r0
 800458a:	492f      	ldr	r1, [pc, #188]	@ (8004648 <atan2_approx+0x168>)
 800458c:	4618      	mov	r0, r3
 800458e:	f7fc fb57 	bl	8000c40 <__aeabi_fsub>
 8004592:	4603      	mov	r3, r0
 8004594:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004596:	4618      	mov	r0, r3
 8004598:	f7fc fc5c 	bl	8000e54 <__aeabi_fmul>
 800459c:	4603      	mov	r3, r0
 800459e:	492b      	ldr	r1, [pc, #172]	@ (800464c <atan2_approx+0x16c>)
 80045a0:	4618      	mov	r0, r3
 80045a2:	f7fc fb4d 	bl	8000c40 <__aeabi_fsub>
 80045a6:	4603      	mov	r3, r0
 80045a8:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 80045ac:	4928      	ldr	r1, [pc, #160]	@ (8004650 <atan2_approx+0x170>)
 80045ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80045b0:	f7fc fc50 	bl	8000e54 <__aeabi_fmul>
 80045b4:	4603      	mov	r3, r0
 80045b6:	4927      	ldr	r1, [pc, #156]	@ (8004654 <atan2_approx+0x174>)
 80045b8:	4618      	mov	r0, r3
 80045ba:	f7fc fb43 	bl	8000c44 <__addsf3>
 80045be:	4603      	mov	r3, r0
 80045c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7fc fc46 	bl	8000e54 <__aeabi_fmul>
 80045c8:	4603      	mov	r3, r0
 80045ca:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7fc fb38 	bl	8000c44 <__addsf3>
 80045d4:	4603      	mov	r3, r0
 80045d6:	4619      	mov	r1, r3
 80045d8:	4620      	mov	r0, r4
 80045da:	f7fc fcef 	bl	8000fbc <__aeabi_fdiv>
 80045de:	4603      	mov	r3, r0
 80045e0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (absY > absX) res = (M_PIf / 2.0f) - res;
 80045e2:	6a39      	ldr	r1, [r7, #32]
 80045e4:	69f8      	ldr	r0, [r7, #28]
 80045e6:	f7fc fdf1 	bl	80011cc <__aeabi_fcmpgt>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d005      	beq.n	80045fc <atan2_approx+0x11c>
 80045f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045f2:	4819      	ldr	r0, [pc, #100]	@ (8004658 <atan2_approx+0x178>)
 80045f4:	f7fc fb24 	bl	8000c40 <__aeabi_fsub>
 80045f8:	4603      	mov	r3, r0
 80045fa:	627b      	str	r3, [r7, #36]	@ 0x24
    if (x < 0) res = M_PIf - res;
 80045fc:	f04f 0100 	mov.w	r1, #0
 8004600:	6838      	ldr	r0, [r7, #0]
 8004602:	f7fc fdc5 	bl	8001190 <__aeabi_fcmplt>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d005      	beq.n	8004618 <atan2_approx+0x138>
 800460c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800460e:	4813      	ldr	r0, [pc, #76]	@ (800465c <atan2_approx+0x17c>)
 8004610:	f7fc fb16 	bl	8000c40 <__aeabi_fsub>
 8004614:	4603      	mov	r3, r0
 8004616:	627b      	str	r3, [r7, #36]	@ 0x24
    if (y < 0) res = -res;
 8004618:	f04f 0100 	mov.w	r1, #0
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f7fc fdb7 	bl	8001190 <__aeabi_fcmplt>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d003      	beq.n	8004630 <atan2_approx+0x150>
 8004628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800462e:	627b      	str	r3, [r7, #36]	@ 0x24
    return res;
 8004630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004632:	4618      	mov	r0, r3
 8004634:	372c      	adds	r7, #44	@ 0x2c
 8004636:	46bd      	mov	sp, r7
 8004638:	bd90      	pop	{r4, r7, pc}
 800463a:	bf00      	nop
 800463c:	3d4e0939 	.word	0x3d4e0939
 8004640:	3e9eb5e3 	.word	0x3e9eb5e3
 8004644:	3e16fa88 	.word	0x3e16fa88
 8004648:	3f7ffe45 	.word	0x3f7ffe45
 800464c:	34a8dfa7 	.word	0x34a8dfa7
 8004650:	3f24fb99 	.word	0x3f24fb99
 8004654:	3e16a269 	.word	0x3e16a269
 8004658:	3fc90fdb 	.word	0x3fc90fdb
 800465c:	40490fdb 	.word	0x40490fdb

08004660 <fapplyDeadband>:

    return value >= 0 ? value - deadband : value + deadband;
}

float fapplyDeadband(const float value, const float deadband)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
    if (fabsf(value) < deadband) {
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004670:	4619      	mov	r1, r3
 8004672:	6838      	ldr	r0, [r7, #0]
 8004674:	f7fc fdaa 	bl	80011cc <__aeabi_fcmpgt>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d002      	beq.n	8004684 <fapplyDeadband+0x24>
        return 0;
 800467e:	f04f 0300 	mov.w	r3, #0
 8004682:	e012      	b.n	80046aa <fapplyDeadband+0x4a>
    }

    return value >= 0 ? value - deadband : value + deadband;
 8004684:	f04f 0100 	mov.w	r1, #0
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f7fc fd95 	bl	80011b8 <__aeabi_fcmpge>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d005      	beq.n	80046a0 <fapplyDeadband+0x40>
 8004694:	6839      	ldr	r1, [r7, #0]
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f7fc fad2 	bl	8000c40 <__aeabi_fsub>
 800469c:	4603      	mov	r3, r0
 800469e:	e004      	b.n	80046aa <fapplyDeadband+0x4a>
 80046a0:	6839      	ldr	r1, [r7, #0]
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f7fc face 	bl	8000c44 <__addsf3>
 80046a8:	4603      	mov	r3, r0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3708      	adds	r7, #8
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
	...

080046b4 <invSqrt_>:
    return (num << 12) / den;
}


float invSqrt_(float x)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b086      	sub	sp, #24
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
	float halfx = 0.5f * x;
 80046bc:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f7fc fbc7 	bl	8000e54 <__aeabi_fmul>
 80046c6:	4603      	mov	r3, r0
 80046c8:	617b      	str	r3, [r7, #20]
	float y = x;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 80046ce:	f107 0310 	add.w	r3, r7, #16
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	105a      	asrs	r2, r3, #1
 80046da:	4b13      	ldr	r3, [pc, #76]	@ (8004728 <invSqrt_+0x74>)
 80046dc:	1a9b      	subs	r3, r3, r2
 80046de:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 80046e0:	f107 030c 	add.w	r3, r7, #12
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	6979      	ldr	r1, [r7, #20]
 80046ec:	4618      	mov	r0, r3
 80046ee:	f7fc fbb1 	bl	8000e54 <__aeabi_fmul>
 80046f2:	4603      	mov	r3, r0
 80046f4:	461a      	mov	r2, r3
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	4619      	mov	r1, r3
 80046fa:	4610      	mov	r0, r2
 80046fc:	f7fc fbaa 	bl	8000e54 <__aeabi_fmul>
 8004700:	4603      	mov	r3, r0
 8004702:	4619      	mov	r1, r3
 8004704:	f04f 507f 	mov.w	r0, #1069547520	@ 0x3fc00000
 8004708:	f7fc fa9a 	bl	8000c40 <__aeabi_fsub>
 800470c:	4603      	mov	r3, r0
 800470e:	461a      	mov	r2, r3
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	4619      	mov	r1, r3
 8004714:	4610      	mov	r0, r2
 8004716:	f7fc fb9d 	bl	8000e54 <__aeabi_fmul>
 800471a:	4603      	mov	r3, r0
 800471c:	613b      	str	r3, [r7, #16]
	//y = y * (1.5f - (halfx * y * y));
	return y;
 800471e:	693b      	ldr	r3, [r7, #16]
}
 8004720:	4618      	mov	r0, r3
 8004722:	3718      	adds	r7, #24
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}
 8004728:	5f3759df 	.word	0x5f3759df

0800472c <constrainf>:
    else
        return amt;
}

static inline float constrainf(float amt, float low, float high)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
    if (amt < low)
 8004738:	68b9      	ldr	r1, [r7, #8]
 800473a:	68f8      	ldr	r0, [r7, #12]
 800473c:	f7fc fd28 	bl	8001190 <__aeabi_fcmplt>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <constrainf+0x1e>
        return low;
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	e009      	b.n	800475e <constrainf+0x32>
    else if (amt > high)
 800474a:	6879      	ldr	r1, [r7, #4]
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f7fc fd3d 	bl	80011cc <__aeabi_fcmpgt>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d001      	beq.n	800475c <constrainf+0x30>
        return high;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	e000      	b.n	800475e <constrainf+0x32>
    else
        return amt;
 800475c:	68fb      	ldr	r3, [r7, #12]
}
 800475e:	4618      	mov	r0, r3
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <pid_init>:
#include "filter.h"
#include "maths.h"
#include "timer.h"
#include "string.h"

void pid_init(pid_t  *pid_in,float kp, float ki, float kd, float f_cut_D, float maxI){
 8004766:	b580      	push	{r7, lr}
 8004768:	b084      	sub	sp, #16
 800476a:	af00      	add	r7, sp, #0
 800476c:	60f8      	str	r0, [r7, #12]
 800476e:	60b9      	str	r1, [r7, #8]
 8004770:	607a      	str	r2, [r7, #4]
 8004772:	603b      	str	r3, [r7, #0]
  memset(pid_in,0,sizeof(pid_t));
 8004774:	2224      	movs	r2, #36	@ 0x24
 8004776:	2100      	movs	r1, #0
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f010 fbb9 	bl	8014ef0 <memset>
  pid_in->kp = kp;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	68ba      	ldr	r2, [r7, #8]
 8004782:	601a      	str	r2, [r3, #0]
  pid_in->ki = ki;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	605a      	str	r2, [r3, #4]
  pid_in->kd = kd;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	609a      	str	r2, [r3, #8]
  pid_in->f_cut_D = f_cut_D;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	69ba      	ldr	r2, [r7, #24]
 8004794:	61da      	str	r2, [r3, #28]
  pid_in->I_range = maxI;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	69fa      	ldr	r2, [r7, #28]
 800479a:	619a      	str	r2, [r3, #24]
  pid_in->last_input = 0;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f04f 0200 	mov.w	r2, #0
 80047a2:	611a      	str	r2, [r3, #16]
  pid_in->D_filted = 0;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f04f 0200 	mov.w	r2, #0
 80047aa:	615a      	str	r2, [r3, #20]
  pid_in->init = 1;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 2020 	strb.w	r2, [r3, #32]
}
 80047b4:	bf00      	nop
 80047b6:	3710      	adds	r7, #16
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <pid_calculate>:

float pid_calculate(pid_t *pid_in,float input, float setpoint,float scaler,float dt){
 80047bc:	b590      	push	{r4, r7, lr}
 80047be:	b08b      	sub	sp, #44	@ 0x2c
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]
 80047c8:	603b      	str	r3, [r7, #0]
   if(pid_in->init){
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d009      	beq.n	80047e8 <pid_calculate+0x2c>
       pid_in->last_input = input;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	68ba      	ldr	r2, [r7, #8]
 80047d8:	611a      	str	r2, [r3, #16]
       pid_in->init = 0;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 2020 	strb.w	r2, [r3, #32]
       return 0.0f;
 80047e2:	f04f 0300 	mov.w	r3, #0
 80047e6:	e0a8      	b.n	800493a <pid_calculate+0x17e>
   }
   // Caculate P term
   float error = setpoint - input;
 80047e8:	68b9      	ldr	r1, [r7, #8]
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fc fa28 	bl	8000c40 <__aeabi_fsub>
 80047f0:	4603      	mov	r3, r0
 80047f2:	623b      	str	r3, [r7, #32]
   float output = error*pid_in->kp*scaler;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	6a39      	ldr	r1, [r7, #32]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f7fc fb2a 	bl	8000e54 <__aeabi_fmul>
 8004800:	4603      	mov	r3, r0
 8004802:	4619      	mov	r1, r3
 8004804:	6838      	ldr	r0, [r7, #0]
 8004806:	f7fc fb25 	bl	8000e54 <__aeabi_fmul>
 800480a:	4603      	mov	r3, r0
 800480c:	627b      	str	r3, [r7, #36]	@ 0x24

   // Caculate I term
   if(pid_in->ki > 0){
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f04f 0100 	mov.w	r1, #0
 8004816:	4618      	mov	r0, r3
 8004818:	f7fc fcd8 	bl	80011cc <__aeabi_fcmpgt>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d02b      	beq.n	800487a <pid_calculate+0xbe>
      pid_in->i_term += error *pid_in->ki *dt;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	68dc      	ldr	r4, [r3, #12]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	6a39      	ldr	r1, [r7, #32]
 800482c:	4618      	mov	r0, r3
 800482e:	f7fc fb11 	bl	8000e54 <__aeabi_fmul>
 8004832:	4603      	mov	r3, r0
 8004834:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004836:	4618      	mov	r0, r3
 8004838:	f7fc fb0c 	bl	8000e54 <__aeabi_fmul>
 800483c:	4603      	mov	r3, r0
 800483e:	4619      	mov	r1, r3
 8004840:	4620      	mov	r0, r4
 8004842:	f7fc f9ff 	bl	8000c44 <__addsf3>
 8004846:	4603      	mov	r3, r0
 8004848:	461a      	mov	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	60da      	str	r2, [r3, #12]
      pid_in->i_term = constrainf(pid_in->i_term,-pid_in->I_range,pid_in->I_range);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	68d8      	ldr	r0, [r3, #12]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	f083 4100 	eor.w	r1, r3, #2147483648	@ 0x80000000
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	461a      	mov	r2, r3
 8004860:	f7ff ff64 	bl	800472c <constrainf>
 8004864:	4602      	mov	r2, r0
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	60da      	str	r2, [r3, #12]
      output += pid_in->i_term;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	4619      	mov	r1, r3
 8004870:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004872:	f7fc f9e7 	bl	8000c44 <__addsf3>
 8004876:	4603      	mov	r3, r0
 8004878:	627b      	str	r3, [r7, #36]	@ 0x24
   }
   // Caculate D term
   if(pid_in->kd > 0){
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f04f 0100 	mov.w	r1, #0
 8004882:	4618      	mov	r0, r3
 8004884:	f7fc fca2 	bl	80011cc <__aeabi_fcmpgt>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d054      	beq.n	8004938 <pid_calculate+0x17c>
        // low pass filter
        float RC = 1.0f / (2 *M_PIf *pid_in->f_cut_D);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	69db      	ldr	r3, [r3, #28]
 8004892:	492c      	ldr	r1, [pc, #176]	@ (8004944 <pid_calculate+0x188>)
 8004894:	4618      	mov	r0, r3
 8004896:	f7fc fadd 	bl	8000e54 <__aeabi_fmul>
 800489a:	4603      	mov	r3, r0
 800489c:	4619      	mov	r1, r3
 800489e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80048a2:	f7fc fb8b 	bl	8000fbc <__aeabi_fdiv>
 80048a6:	4603      	mov	r3, r0
 80048a8:	61fb      	str	r3, [r7, #28]
        float gain_lpf = dt/(RC + dt);
 80048aa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80048ac:	69f8      	ldr	r0, [r7, #28]
 80048ae:	f7fc f9c9 	bl	8000c44 <__addsf3>
 80048b2:	4603      	mov	r3, r0
 80048b4:	4619      	mov	r1, r3
 80048b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80048b8:	f7fc fb80 	bl	8000fbc <__aeabi_fdiv>
 80048bc:	4603      	mov	r3, r0
 80048be:	61bb      	str	r3, [r7, #24]
        float delta =  (input - pid_in->last_input)*pid_in->kd;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	691b      	ldr	r3, [r3, #16]
 80048c4:	4619      	mov	r1, r3
 80048c6:	68b8      	ldr	r0, [r7, #8]
 80048c8:	f7fc f9ba 	bl	8000c40 <__aeabi_fsub>
 80048cc:	4603      	mov	r3, r0
 80048ce:	461a      	mov	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	4619      	mov	r1, r3
 80048d6:	4610      	mov	r0, r2
 80048d8:	f7fc fabc 	bl	8000e54 <__aeabi_fmul>
 80048dc:	4603      	mov	r3, r0
 80048de:	617b      	str	r3, [r7, #20]
        pid_in->last_input = input;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	68ba      	ldr	r2, [r7, #8]
 80048e4:	611a      	str	r2, [r3, #16]
        delta /= dt;
 80048e6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80048e8:	6978      	ldr	r0, [r7, #20]
 80048ea:	f7fc fb67 	bl	8000fbc <__aeabi_fdiv>
 80048ee:	4603      	mov	r3, r0
 80048f0:	617b      	str	r3, [r7, #20]
        pid_in->D_filted += gain_lpf*(delta - pid_in->D_filted);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	695c      	ldr	r4, [r3, #20]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	4619      	mov	r1, r3
 80048fc:	6978      	ldr	r0, [r7, #20]
 80048fe:	f7fc f99f 	bl	8000c40 <__aeabi_fsub>
 8004902:	4603      	mov	r3, r0
 8004904:	69b9      	ldr	r1, [r7, #24]
 8004906:	4618      	mov	r0, r3
 8004908:	f7fc faa4 	bl	8000e54 <__aeabi_fmul>
 800490c:	4603      	mov	r3, r0
 800490e:	4619      	mov	r1, r3
 8004910:	4620      	mov	r0, r4
 8004912:	f7fc f997 	bl	8000c44 <__addsf3>
 8004916:	4603      	mov	r3, r0
 8004918:	461a      	mov	r2, r3
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	615a      	str	r2, [r3, #20]
        output -= pid_in->D_filted*scaler;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	695b      	ldr	r3, [r3, #20]
 8004922:	6839      	ldr	r1, [r7, #0]
 8004924:	4618      	mov	r0, r3
 8004926:	f7fc fa95 	bl	8000e54 <__aeabi_fmul>
 800492a:	4603      	mov	r3, r0
 800492c:	4619      	mov	r1, r3
 800492e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004930:	f7fc f986 	bl	8000c40 <__aeabi_fsub>
 8004934:	4603      	mov	r3, r0
 8004936:	627b      	str	r3, [r7, #36]	@ 0x24
   }
   return output;
 8004938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800493a:	4618      	mov	r0, r3
 800493c:	372c      	adds	r7, #44	@ 0x2c
 800493e:	46bd      	mov	sp, r7
 8004940:	bd90      	pop	{r4, r7, pc}
 8004942:	bf00      	nop
 8004944:	40c90fdb 	.word	0x40c90fdb

08004948 <constrain>:
{
 8004948:	b480      	push	{r7}
 800494a:	b085      	sub	sp, #20
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
    if (amt < low)
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	429a      	cmp	r2, r3
 800495a:	da01      	bge.n	8004960 <constrain+0x18>
        return low;
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	e006      	b.n	800496e <constrain+0x26>
    else if (amt > high)
 8004960:	68fa      	ldr	r2, [r7, #12]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	429a      	cmp	r2, r3
 8004966:	dd01      	ble.n	800496c <constrain+0x24>
        return high;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	e000      	b.n	800496e <constrain+0x26>
        return amt;
 800496c:	68fb      	ldr	r3, [r7, #12]
}
 800496e:	4618      	mov	r0, r3
 8004970:	3714      	adds	r7, #20
 8004972:	46bd      	mov	sp, r7
 8004974:	bc80      	pop	{r7}
 8004976:	4770      	bx	lr

08004978 <initPWM>:
uint8_t pwm_lock_status;

/*
 * init pwm 
 */
void initPWM(TIM_HandleTypeDef *htim){
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
	htimm = htim;
 8004980:	4a1c      	ldr	r2, [pc, #112]	@ (80049f4 <initPWM+0x7c>)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6013      	str	r3, [r2, #0]
	pr_status = 1;
 8004986:	4b1c      	ldr	r3, [pc, #112]	@ (80049f8 <initPWM+0x80>)
 8004988:	2201      	movs	r2, #1
 800498a:	701a      	strb	r2, [r3, #0]
	pwm_lock_status = 0;
 800498c:	4b1b      	ldr	r3, [pc, #108]	@ (80049fc <initPWM+0x84>)
 800498e:	2200      	movs	r2, #0
 8004990:	701a      	strb	r2, [r3, #0]
	pwm_last_update_ms= 0;
 8004992:	4b1b      	ldr	r3, [pc, #108]	@ (8004a00 <initPWM+0x88>)
 8004994:	2200      	movs	r2, #0
 8004996:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start(htim,ch1);
 8004998:	2100      	movs	r1, #0
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f007 fac0 	bl	800bf20 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim,ch2);
 80049a0:	2104      	movs	r1, #4
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f007 fabc 	bl	800bf20 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim,ch3);
 80049a8:	2108      	movs	r1, #8
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f007 fab8 	bl	800bf20 <HAL_TIM_PWM_Start>
	//HAL_TIM_PWM_Start(htim,ch4);
	__HAL_TIM_SetAutoreload(htimm,PWM_RELOAD_AFFTER);
 80049b0:	4b10      	ldr	r3, [pc, #64]	@ (80049f4 <initPWM+0x7c>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80049ba:	62da      	str	r2, [r3, #44]	@ 0x2c
 80049bc:	4b0d      	ldr	r3, [pc, #52]	@ (80049f4 <initPWM+0x7c>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80049c4:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SetCompare (htimm,ch1,1000);
 80049c6:	4b0b      	ldr	r3, [pc, #44]	@ (80049f4 <initPWM+0x7c>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80049d0:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SetCompare (htimm,ch2,1500);
 80049d2:	4b08      	ldr	r3, [pc, #32]	@ (80049f4 <initPWM+0x7c>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80049dc:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SetCompare (htimm,ch3,1500);
 80049de:	4b05      	ldr	r3, [pc, #20]	@ (80049f4 <initPWM+0x7c>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80049e8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80049ea:	bf00      	nop
 80049ec:	3708      	adds	r7, #8
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	200005d8 	.word	0x200005d8
 80049f8:	200005e0 	.word	0x200005e0
 80049fc:	200005e1 	.word	0x200005e1
 8004a00:	200005dc 	.word	0x200005dc

08004a04 <writePwm>:


void writePwm(uint32_t Channel,int16_t dulty,int8_t invert)
{     if( invert){
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	807b      	strh	r3, [r7, #2]
 8004a10:	4613      	mov	r3, r2
 8004a12:	707b      	strb	r3, [r7, #1]
 8004a14:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d009      	beq.n	8004a30 <writePwm+0x2c>
	    dulty -= 1000;
 8004a1c:	887b      	ldrh	r3, [r7, #2]
 8004a1e:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	807b      	strh	r3, [r7, #2]
	    dulty  = 2000 - dulty; 
 8004a26:	887b      	ldrh	r3, [r7, #2]
 8004a28:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	807b      	strh	r3, [r7, #2]
      }
	  dulty = constrain(dulty,1000,2000);
 8004a30:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a34:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004a38:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f7ff ff83 	bl	8004948 <constrain>
 8004a42:	4603      	mov	r3, r0
 8004a44:	807b      	strh	r3, [r7, #2]
	__HAL_TIM_SetCompare (htimm,Channel,dulty);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d106      	bne.n	8004a5a <writePwm+0x56>
 8004a4c:	4b12      	ldr	r3, [pc, #72]	@ (8004a98 <writePwm+0x94>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004a56:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8004a58:	e019      	b.n	8004a8e <writePwm+0x8a>
	__HAL_TIM_SetCompare (htimm,Channel,dulty);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2b04      	cmp	r3, #4
 8004a5e:	d106      	bne.n	8004a6e <writePwm+0x6a>
 8004a60:	4b0d      	ldr	r3, [pc, #52]	@ (8004a98 <writePwm+0x94>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a6a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8004a6c:	e00f      	b.n	8004a8e <writePwm+0x8a>
	__HAL_TIM_SetCompare (htimm,Channel,dulty);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2b08      	cmp	r3, #8
 8004a72:	d106      	bne.n	8004a82 <writePwm+0x7e>
 8004a74:	4b08      	ldr	r3, [pc, #32]	@ (8004a98 <writePwm+0x94>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a7e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8004a80:	e005      	b.n	8004a8e <writePwm+0x8a>
	__HAL_TIM_SetCompare (htimm,Channel,dulty);
 8004a82:	4b05      	ldr	r3, [pc, #20]	@ (8004a98 <writePwm+0x94>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a8c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8004a8e:	bf00      	nop
 8004a90:	3708      	adds	r7, #8
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	200005d8 	.word	0x200005d8

08004a9c <write_pwm_ctrl>:

void write_pwm_ctrl(uint16_t throtlle,uint16_t servoL,uint16_t servoR){
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b082      	sub	sp, #8
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	80fb      	strh	r3, [r7, #6]
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	80bb      	strh	r3, [r7, #4]
 8004aaa:	4613      	mov	r3, r2
 8004aac:	807b      	strh	r3, [r7, #2]
      if(pr_status || pwm_lock_status){
 8004aae:	4b17      	ldr	r3, [pc, #92]	@ (8004b0c <write_pwm_ctrl+0x70>)
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d103      	bne.n	8004abe <write_pwm_ctrl+0x22>
 8004ab6:	4b16      	ldr	r3, [pc, #88]	@ (8004b10 <write_pwm_ctrl+0x74>)
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d008      	beq.n	8004ad0 <write_pwm_ctrl+0x34>
           pwm_last_update_ms = HAL_GetTick();
 8004abe:	f002 ffaf 	bl	8007a20 <HAL_GetTick>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	4a13      	ldr	r2, [pc, #76]	@ (8004b14 <write_pwm_ctrl+0x78>)
 8004ac6:	6013      	str	r3, [r2, #0]
		   pr_status = 0;
 8004ac8:	4b10      	ldr	r3, [pc, #64]	@ (8004b0c <write_pwm_ctrl+0x70>)
 8004aca:	2200      	movs	r2, #0
 8004acc:	701a      	strb	r2, [r3, #0]
		   return;
 8004ace:	e019      	b.n	8004b04 <write_pwm_ctrl+0x68>
	  }
	 writePwm(TIM_CHANNEL_1,throtlle,INVERT);
 8004ad0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	2000      	movs	r0, #0
 8004ada:	f7ff ff93 	bl	8004a04 <writePwm>
     writePwm(TIM_CHANNEL_2,servoL,INVERT);
 8004ade:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	2004      	movs	r0, #4
 8004ae8:	f7ff ff8c 	bl	8004a04 <writePwm>
     writePwm(TIM_CHANNEL_3,servoR,NOT_INVERT);
 8004aec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004af0:	2200      	movs	r2, #0
 8004af2:	4619      	mov	r1, r3
 8004af4:	2008      	movs	r0, #8
 8004af6:	f7ff ff85 	bl	8004a04 <writePwm>
	pwm_last_update_ms = HAL_GetTick();
 8004afa:	f002 ff91 	bl	8007a20 <HAL_GetTick>
 8004afe:	4603      	mov	r3, r0
 8004b00:	4a04      	ldr	r2, [pc, #16]	@ (8004b14 <write_pwm_ctrl+0x78>)
 8004b02:	6013      	str	r3, [r2, #0]
}
 8004b04:	3708      	adds	r7, #8
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	200005e0 	.word	0x200005e0
 8004b10:	200005e1 	.word	0x200005e1
 8004b14:	200005dc 	.word	0x200005dc

08004b18 <timer_start>:
  boottime.sec   = setoverFlow(sec_L,59);
  boottime.min   = setoverFlow((sec_L/60),59);
  boottime.hour  = setoverFlow((sec_L/3600),23);
}

void timer_start(TIM_HandleTypeDef *htimz){
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b082      	sub	sp, #8
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
	htimmz = htimz;
 8004b20:	4a05      	ldr	r2, [pc, #20]	@ (8004b38 <timer_start+0x20>)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(htimmz);
 8004b26:	4b04      	ldr	r3, [pc, #16]	@ (8004b38 <timer_start+0x20>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f007 f940 	bl	800bdb0 <HAL_TIM_Base_Start_IT>
}
 8004b30:	bf00      	nop
 8004b32:	3708      	adds	r7, #8
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	200005e4 	.word	0x200005e4

08004b3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b082      	sub	sp, #8
 8004b40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004b42:	4b0c      	ldr	r3, [pc, #48]	@ (8004b74 <MX_DMA_Init+0x38>)
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	4a0b      	ldr	r2, [pc, #44]	@ (8004b74 <MX_DMA_Init+0x38>)
 8004b48:	f043 0301 	orr.w	r3, r3, #1
 8004b4c:	6153      	str	r3, [r2, #20]
 8004b4e:	4b09      	ldr	r3, [pc, #36]	@ (8004b74 <MX_DMA_Init+0x38>)
 8004b50:	695b      	ldr	r3, [r3, #20]
 8004b52:	f003 0301 	and.w	r3, r3, #1
 8004b56:	607b      	str	r3, [r7, #4]
 8004b58:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	2105      	movs	r1, #5
 8004b5e:	200e      	movs	r0, #14
 8004b60:	f003 f841 	bl	8007be6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8004b64:	200e      	movs	r0, #14
 8004b66:	f003 f85a 	bl	8007c1e <HAL_NVIC_EnableIRQ>

}
 8004b6a:	bf00      	nop
 8004b6c:	3708      	adds	r7, #8
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	40021000 	.word	0x40021000

08004b78 <HAL_UART_RxCpltCallback>:
#include "../flight/plane.h"

// IQR function
//----------------------------------IQR--Handler-----------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
    if(huart == ibus_uart_port())
 8004b80:	f7fd fabc 	bl	80020fc <ibus_uart_port>
 8004b84:	4602      	mov	r2, r0
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d102      	bne.n	8004b92 <HAL_UART_RxCpltCallback+0x1a>
	{
		ibus_calback();
 8004b8c:	f7fd fac0 	bl	8002110 <ibus_calback>
    }
    else if(huart == gps_uart_port()){
        gps_callback();
    }
}
 8004b90:	e007      	b.n	8004ba2 <HAL_UART_RxCpltCallback+0x2a>
    else if(huart == gps_uart_port()){
 8004b92:	f7fe faf1 	bl	8003178 <gps_uart_port>
 8004b96:	4602      	mov	r2, r0
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d101      	bne.n	8004ba2 <HAL_UART_RxCpltCallback+0x2a>
        gps_callback();
 8004b9e:	f7fe faf5 	bl	800318c <gps_callback>
}
 8004ba2:	bf00      	nop
 8004ba4:	3708      	adds	r7, #8
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
	...

08004bac <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
    if(huart == &huart1)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a04      	ldr	r2, [pc, #16]	@ (8004bc8 <HAL_UART_TxCpltCallback+0x1c>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d101      	bne.n	8004bc0 <HAL_UART_TxCpltCallback+0x14>
	{
		mavlink_tx_cpl_callback();
 8004bbc:	f002 fefc 	bl	80079b8 <mavlink_tx_cpl_callback>
    }
}
 8004bc0:	bf00      	nop
 8004bc2:	3708      	adds	r7, #8
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	20000a88 	.word	0x20000a88

08004bcc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b085      	sub	sp, #20
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	4a06      	ldr	r2, [pc, #24]	@ (8004bf4 <vApplicationGetIdleTaskMemory+0x28>)
 8004bdc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	4a05      	ldr	r2, [pc, #20]	@ (8004bf8 <vApplicationGetIdleTaskMemory+0x2c>)
 8004be2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2280      	movs	r2, #128	@ 0x80
 8004be8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8004bea:	bf00      	nop
 8004bec:	3714      	adds	r7, #20
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bc80      	pop	{r7}
 8004bf2:	4770      	bx	lr
 8004bf4:	20000600 	.word	0x20000600
 8004bf8:	20000654 	.word	0x20000654

08004bfc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8004bfc:	b5b0      	push	{r4, r5, r7, lr}
 8004bfe:	b0a4      	sub	sp, #144	@ 0x90
 8004c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	 timer_start(&htim7);
 8004c02:	4832      	ldr	r0, [pc, #200]	@ (8004ccc <MX_FREERTOS_Init+0xd0>)
 8004c04:	f7ff ff88 	bl	8004b18 <timer_start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of task1 */
  osThreadDef(task1, ahrs_task, osPriorityHigh, 0, 128);
 8004c08:	4b31      	ldr	r3, [pc, #196]	@ (8004cd0 <MX_FREERTOS_Init+0xd4>)
 8004c0a:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 8004c0e:	461d      	mov	r5, r3
 8004c10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c14:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004c18:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task1Handle = osThreadCreate(osThread(task1), NULL);
 8004c1c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8004c20:	2100      	movs	r1, #0
 8004c22:	4618      	mov	r0, r3
 8004c24:	f00d fb2f 	bl	8012286 <osThreadCreate>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	4a2a      	ldr	r2, [pc, #168]	@ (8004cd4 <MX_FREERTOS_Init+0xd8>)
 8004c2c:	6013      	str	r3, [r2, #0]

  /* definition and creation of task2 */
  osThreadDef(task2, blackbox, osPriorityLow, 0, 512);
 8004c2e:	4b2a      	ldr	r3, [pc, #168]	@ (8004cd8 <MX_FREERTOS_Init+0xdc>)
 8004c30:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8004c34:	461d      	mov	r5, r3
 8004c36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004c3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task2Handle = osThreadCreate(osThread(task2), NULL);
 8004c42:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004c46:	2100      	movs	r1, #0
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f00d fb1c 	bl	8012286 <osThreadCreate>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	4a22      	ldr	r2, [pc, #136]	@ (8004cdc <MX_FREERTOS_Init+0xe0>)
 8004c52:	6013      	str	r3, [r2, #0]

  /* definition and creation of task3 */
  osThreadDef(task3, led_indicate, osPriorityLow, 0, 128);
 8004c54:	4b22      	ldr	r3, [pc, #136]	@ (8004ce0 <MX_FREERTOS_Init+0xe4>)
 8004c56:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8004c5a:	461d      	mov	r5, r3
 8004c5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c60:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004c64:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task3Handle = osThreadCreate(osThread(task3), NULL);
 8004c68:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f00d fb09 	bl	8012286 <osThreadCreate>
 8004c74:	4603      	mov	r3, r0
 8004c76:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce4 <MX_FREERTOS_Init+0xe8>)
 8004c78:	6013      	str	r3, [r2, #0]

  /* definition and creation of task4 */
  osThreadDef(task4, read_sensor, osPriorityRealtime, 0, 128);
 8004c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ce8 <MX_FREERTOS_Init+0xec>)
 8004c7c:	f107 0420 	add.w	r4, r7, #32
 8004c80:	461d      	mov	r5, r3
 8004c82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c86:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004c8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task4Handle = osThreadCreate(osThread(task4), NULL);
 8004c8e:	f107 0320 	add.w	r3, r7, #32
 8004c92:	2100      	movs	r1, #0
 8004c94:	4618      	mov	r0, r3
 8004c96:	f00d faf6 	bl	8012286 <osThreadCreate>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	4a13      	ldr	r2, [pc, #76]	@ (8004cec <MX_FREERTOS_Init+0xf0>)
 8004c9e:	6013      	str	r3, [r2, #0]

  /* definition and creation of task5 */
  osThreadDef(task5, mavlinkOSD, osPriorityNormal, 0, 128);
 8004ca0:	4b13      	ldr	r3, [pc, #76]	@ (8004cf0 <MX_FREERTOS_Init+0xf4>)
 8004ca2:	1d3c      	adds	r4, r7, #4
 8004ca4:	461d      	mov	r5, r3
 8004ca6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ca8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004caa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004cae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task5Handle = osThreadCreate(osThread(task5), NULL);
 8004cb2:	1d3b      	adds	r3, r7, #4
 8004cb4:	2100      	movs	r1, #0
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f00d fae5 	bl	8012286 <osThreadCreate>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	4a0d      	ldr	r2, [pc, #52]	@ (8004cf4 <MX_FREERTOS_Init+0xf8>)
 8004cc0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8004cc2:	bf00      	nop
 8004cc4:	3790      	adds	r7, #144	@ 0x90
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bdb0      	pop	{r4, r5, r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	20000a40 	.word	0x20000a40
 8004cd0:	08015b20 	.word	0x08015b20
 8004cd4:	200005ec 	.word	0x200005ec
 8004cd8:	08015b44 	.word	0x08015b44
 8004cdc:	200005f0 	.word	0x200005f0
 8004ce0:	08015b68 	.word	0x08015b68
 8004ce4:	200005f4 	.word	0x200005f4
 8004ce8:	08015b8c 	.word	0x08015b8c
 8004cec:	200005f8 	.word	0x200005f8
 8004cf0:	08015bb0 	.word	0x08015bb0
 8004cf4:	200005fc 	.word	0x200005fc

08004cf8 <ahrs_task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_ahrs_task */
void ahrs_task(void const * argument)
{
 8004cf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004cfc:	b08b      	sub	sp, #44	@ 0x2c
 8004cfe:	af06      	add	r7, sp, #24
 8004d00:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ahrs_task */
	ibus_init(&huart2);
 8004d02:	4849      	ldr	r0, [pc, #292]	@ (8004e28 <ahrs_task+0x130>)
 8004d04:	f7fd f9ca 	bl	800209c <ibus_init>
	gps_init(&huart3,57600);
 8004d08:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 8004d0c:	4847      	ldr	r0, [pc, #284]	@ (8004e2c <ahrs_task+0x134>)
 8004d0e:	f7fe f9bd 	bl	800308c <gps_init>
	attitude_ctrl_init();
 8004d12:	f001 fd5b 	bl	80067cc <attitude_ctrl_init>
	initPWM(&htim3);
 8004d16:	4846      	ldr	r0, [pc, #280]	@ (8004e30 <ahrs_task+0x138>)
 8004d18:	f7ff fe2e 	bl	8004978 <initPWM>
    baro_init();
 8004d1c:	f7fd fc6e 	bl	80025fc <baro_init>
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 10; // 100 hz loop
 8004d20:	230a      	movs	r3, #10
 8004d22:	60fb      	str	r3, [r7, #12]
	xLastWakeTime = xTaskGetTickCount();
 8004d24:	f00e feee 	bl	8013b04 <xTaskGetTickCount>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4); // for debug
	//timer_calculate_boottime();
    if(is_baro_calibration() == FALSE){
 8004d2c:	f7fd fcc4 	bl	80026b8 <is_baro_calibration>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <ahrs_task+0x42>
		baro_zero_calibrate();
 8004d36:	f7fd fc87 	bl	8002648 <baro_zero_calibrate>
	}
    alt_baro = baro_get_altitude();
 8004d3a:	f7fd fcc9 	bl	80026d0 <baro_get_altitude>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	4a3c      	ldr	r2, [pc, #240]	@ (8004e34 <ahrs_task+0x13c>)
 8004d42:	6013      	str	r3, [r2, #0]
    ibusFrameComplete();
 8004d44:	f7fd fa40 	bl	80021c8 <ibusFrameComplete>
    update_ahrs(gyro_imu[0],gyro_imu[1],gyro_imu[2],acc_imu[0],acc_imu[1],acc_imu[2],mag_raw[0],mag_raw[1],mag_raw[2],micros());
 8004d48:	4b3b      	ldr	r3, [pc, #236]	@ (8004e38 <ahrs_task+0x140>)
 8004d4a:	f9b3 c000 	ldrsh.w	ip, [r3]
 8004d4e:	4b3a      	ldr	r3, [pc, #232]	@ (8004e38 <ahrs_task+0x140>)
 8004d50:	f9b3 e002 	ldrsh.w	lr, [r3, #2]
 8004d54:	4b38      	ldr	r3, [pc, #224]	@ (8004e38 <ahrs_task+0x140>)
 8004d56:	f9b3 8004 	ldrsh.w	r8, [r3, #4]
 8004d5a:	4b38      	ldr	r3, [pc, #224]	@ (8004e3c <ahrs_task+0x144>)
 8004d5c:	f9b3 9000 	ldrsh.w	r9, [r3]
 8004d60:	4b36      	ldr	r3, [pc, #216]	@ (8004e3c <ahrs_task+0x144>)
 8004d62:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004d66:	4a35      	ldr	r2, [pc, #212]	@ (8004e3c <ahrs_task+0x144>)
 8004d68:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8004d6c:	4934      	ldr	r1, [pc, #208]	@ (8004e40 <ahrs_task+0x148>)
 8004d6e:	f9b1 1000 	ldrsh.w	r1, [r1]
 8004d72:	4833      	ldr	r0, [pc, #204]	@ (8004e40 <ahrs_task+0x148>)
 8004d74:	f9b0 0002 	ldrsh.w	r0, [r0, #2]
 8004d78:	4c31      	ldr	r4, [pc, #196]	@ (8004e40 <ahrs_task+0x148>)
 8004d7a:	f9b4 4004 	ldrsh.w	r4, [r4, #4]
 8004d7e:	4d31      	ldr	r5, [pc, #196]	@ (8004e44 <ahrs_task+0x14c>)
 8004d80:	682d      	ldr	r5, [r5, #0]
 8004d82:	682d      	ldr	r5, [r5, #0]
 8004d84:	6a6e      	ldr	r6, [r5, #36]	@ 0x24
 8004d86:	4d30      	ldr	r5, [pc, #192]	@ (8004e48 <ahrs_task+0x150>)
 8004d88:	682d      	ldr	r5, [r5, #0]
 8004d8a:	4435      	add	r5, r6
 8004d8c:	9505      	str	r5, [sp, #20]
 8004d8e:	9404      	str	r4, [sp, #16]
 8004d90:	9003      	str	r0, [sp, #12]
 8004d92:	9102      	str	r1, [sp, #8]
 8004d94:	9201      	str	r2, [sp, #4]
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	464b      	mov	r3, r9
 8004d9a:	4642      	mov	r2, r8
 8004d9c:	4671      	mov	r1, lr
 8004d9e:	4660      	mov	r0, ip
 8004da0:	f7fe fcba 	bl	8003718 <update_ahrs>
    attitude_ctrl(micros());
 8004da4:	4b27      	ldr	r3, [pc, #156]	@ (8004e44 <ahrs_task+0x14c>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004dac:	4b26      	ldr	r3, [pc, #152]	@ (8004e48 <ahrs_task+0x150>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4413      	add	r3, r2
 8004db2:	4618      	mov	r0, r3
 8004db4:	f001 fd80 	bl	80068b8 <attitude_ctrl>

    /*** Altitude estimate ****/
    static int8_t count_ = 0;
	if(count_ >= 9){
 8004db8:	4b24      	ldr	r3, [pc, #144]	@ (8004e4c <ahrs_task+0x154>)
 8004dba:	f993 3000 	ldrsb.w	r3, [r3]
 8004dbe:	2b08      	cmp	r3, #8
 8004dc0:	dd07      	ble.n	8004dd2 <ahrs_task+0xda>
		altitude_estimate(0.1);
 8004dc2:	a117      	add	r1, pc, #92	@ (adr r1, 8004e20 <ahrs_task+0x128>)
 8004dc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004dc8:	f002 f982 	bl	80070d0 <altitude_estimate>
		count_ = 0;
 8004dcc:	4b1f      	ldr	r3, [pc, #124]	@ (8004e4c <ahrs_task+0x154>)
 8004dce:	2200      	movs	r2, #0
 8004dd0:	701a      	strb	r2, [r3, #0]
	}
	count_ ++;
 8004dd2:	4b1e      	ldr	r3, [pc, #120]	@ (8004e4c <ahrs_task+0x154>)
 8004dd4:	f993 3000 	ldrsb.w	r3, [r3]
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	3301      	adds	r3, #1
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	b25a      	sxtb	r2, r3
 8004de0:	4b1a      	ldr	r3, [pc, #104]	@ (8004e4c <ahrs_task+0x154>)
 8004de2:	701a      	strb	r2, [r3, #0]

    if(ibusChannelData[CH5] < CHANNEL_HIGH ){
 8004de4:	4b1a      	ldr	r3, [pc, #104]	@ (8004e50 <ahrs_task+0x158>)
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d808      	bhi.n	8004e02 <ahrs_task+0x10a>
    	 vTaskSuspend(task2Handle);
 8004df0:	4b18      	ldr	r3, [pc, #96]	@ (8004e54 <ahrs_task+0x15c>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4618      	mov	r0, r3
 8004df6:	f00e fc49 	bl	801368c <vTaskSuspend>
    	 black_box_reset = TRUE;
 8004dfa:	4b17      	ldr	r3, [pc, #92]	@ (8004e58 <ahrs_task+0x160>)
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	701a      	strb	r2, [r3, #0]
 8004e00:	e004      	b.n	8004e0c <ahrs_task+0x114>
    }else{
    	 vTaskResume(task2Handle);
 8004e02:	4b14      	ldr	r3, [pc, #80]	@ (8004e54 <ahrs_task+0x15c>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f00e fd10 	bl	801382c <vTaskResume>
    }

    //vTaskSuspend(NULL);
    vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8004e0c:	f107 0308 	add.w	r3, r7, #8
 8004e10:	68f9      	ldr	r1, [r7, #12]
 8004e12:	4618      	mov	r0, r3
 8004e14:	f00e fb84 	bl	8013520 <vTaskDelayUntil>
  {
 8004e18:	e788      	b.n	8004d2c <ahrs_task+0x34>
 8004e1a:	bf00      	nop
 8004e1c:	f3af 8000 	nop.w
 8004e20:	9999999a 	.word	0x9999999a
 8004e24:	3fb99999 	.word	0x3fb99999
 8004e28:	20000ad0 	.word	0x20000ad0
 8004e2c:	20000b18 	.word	0x20000b18
 8004e30:	200009f8 	.word	0x200009f8
 8004e34:	20000854 	.word	0x20000854
 8004e38:	20000858 	.word	0x20000858
 8004e3c:	20000860 	.word	0x20000860
 8004e40:	20000868 	.word	0x20000868
 8004e44:	200005e4 	.word	0x200005e4
 8004e48:	200005e8 	.word	0x200005e8
 8004e4c:	20000878 	.word	0x20000878
 8004e50:	20000150 	.word	0x20000150
 8004e54:	200005f0 	.word	0x200005f0
 8004e58:	2000086e 	.word	0x2000086e
 8004e5c:	00000000 	.word	0x00000000

08004e60 <blackbox>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_blackbox */
void blackbox(void const * argument)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b08c      	sub	sp, #48	@ 0x30
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN blackbox */

	//vTaskSuspend(NULL);
	black_box_init();
 8004e68:	f7fd fc4c 	bl	8002704 <black_box_init>
	black_box_reset = TRUE;
 8004e6c:	4bc0      	ldr	r3, [pc, #768]	@ (8005170 <blackbox+0x310>)
 8004e6e:	2201      	movs	r2, #1
 8004e70:	701a      	strb	r2, [r3, #0]
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 50;  // 25 ms
 8004e72:	2332      	movs	r3, #50	@ 0x32
 8004e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
	xLastWakeTime = xTaskGetTickCount();
 8004e76:	f00e fe45 	bl	8013b04 <xTaskGetTickCount>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	static uint32_t start_time_ms;
	uint32_t current_time = micros();
 8004e7e:	4bbd      	ldr	r3, [pc, #756]	@ (8005174 <blackbox+0x314>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004e86:	4bbc      	ldr	r3, [pc, #752]	@ (8005178 <blackbox+0x318>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4413      	add	r3, r2
 8004e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    if(black_box_reset){
 8004e8e:	4bb8      	ldr	r3, [pc, #736]	@ (8005170 <blackbox+0x310>)
 8004e90:	781b      	ldrb	r3, [r3, #0]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d012      	beq.n	8004ebc <blackbox+0x5c>
    	black_box_pack_str("----------------------------new data----------------------------------------------------------------\n");
 8004e96:	48b9      	ldr	r0, [pc, #740]	@ (800517c <blackbox+0x31c>)
 8004e98:	f7fd fd06 	bl	80028a8 <black_box_pack_str>
    	black_box_reset = FALSE;
 8004e9c:	4bb4      	ldr	r3, [pc, #720]	@ (8005170 <blackbox+0x310>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	701a      	strb	r2, [r3, #0]
    	start_time_ms = millis();
 8004ea2:	4bb4      	ldr	r3, [pc, #720]	@ (8005174 <blackbox+0x314>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004eaa:	4bb3      	ldr	r3, [pc, #716]	@ (8005178 <blackbox+0x318>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4413      	add	r3, r2
 8004eb0:	4ab3      	ldr	r2, [pc, #716]	@ (8005180 <blackbox+0x320>)
 8004eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb6:	099b      	lsrs	r3, r3, #6
 8004eb8:	4ab2      	ldr	r2, [pc, #712]	@ (8005184 <blackbox+0x324>)
 8004eba:	6013      	str	r3, [r2, #0]
    }
    uint32_t time_ms =  millis() - start_time_ms;
 8004ebc:	4bad      	ldr	r3, [pc, #692]	@ (8005174 <blackbox+0x314>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ec4:	4bac      	ldr	r3, [pc, #688]	@ (8005178 <blackbox+0x318>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4413      	add	r3, r2
 8004eca:	4aad      	ldr	r2, [pc, #692]	@ (8005180 <blackbox+0x320>)
 8004ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ed0:	099a      	lsrs	r2, r3, #6
 8004ed2:	4bac      	ldr	r3, [pc, #688]	@ (8005184 <blackbox+0x324>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	627b      	str	r3, [r7, #36]	@ 0x24

	// control thortle 0 -> 100%
	int throtle = ((int)ibusChannelData[CH3] - 1000)*0.1;
 8004eda:	4bab      	ldr	r3, [pc, #684]	@ (8005188 <blackbox+0x328>)
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7fb faf6 	bl	80004d4 <__aeabi_i2d>
 8004ee8:	a39f      	add	r3, pc, #636	@ (adr r3, 8005168 <blackbox+0x308>)
 8004eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eee:	f7fb fb5b 	bl	80005a8 <__aeabi_dmul>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	4610      	mov	r0, r2
 8004ef8:	4619      	mov	r1, r3
 8004efa:	f7fb fe05 	bl	8000b08 <__aeabi_d2iz>
 8004efe:	4603      	mov	r3, r0
 8004f00:	623b      	str	r3, [r7, #32]

	// tx signal 0 -> 100 %
	int srri = ((int)ibusChannelData[CH11] - 1000)*0.1;
 8004f02:	4ba1      	ldr	r3, [pc, #644]	@ (8005188 <blackbox+0x328>)
 8004f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f06:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f7fb fae2 	bl	80004d4 <__aeabi_i2d>
 8004f10:	a395      	add	r3, pc, #596	@ (adr r3, 8005168 <blackbox+0x308>)
 8004f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f16:	f7fb fb47 	bl	80005a8 <__aeabi_dmul>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	460b      	mov	r3, r1
 8004f1e:	4610      	mov	r0, r2
 8004f20:	4619      	mov	r1, r3
 8004f22:	f7fb fdf1 	bl	8000b08 <__aeabi_d2iz>
 8004f26:	4603      	mov	r3, r0
 8004f28:	61fb      	str	r3, [r7, #28]

	/*** write time  ***/
    black_box_pack_int(time_ms);
 8004f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f7fd fc23 	bl	8002778 <black_box_pack_int>
    black_box_pack_char(' ');
 8004f32:	2020      	movs	r0, #32
 8004f34:	f7fd fcf0 	bl	8002918 <black_box_pack_char>

	/*---- control parameters ---*/
	black_box_pack_int((int)servoL);
 8004f38:	4b94      	ldr	r3, [pc, #592]	@ (800518c <blackbox+0x32c>)
 8004f3a:	881b      	ldrh	r3, [r3, #0]
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f7fd fc1b 	bl	8002778 <black_box_pack_int>
    black_box_pack_char(' ');
 8004f42:	2020      	movs	r0, #32
 8004f44:	f7fd fce8 	bl	8002918 <black_box_pack_char>
	black_box_pack_int((int)servoR);
 8004f48:	4b91      	ldr	r3, [pc, #580]	@ (8005190 <blackbox+0x330>)
 8004f4a:	881b      	ldrh	r3, [r3, #0]
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f7fd fc13 	bl	8002778 <black_box_pack_int>
    black_box_pack_char(' ');
 8004f52:	2020      	movs	r0, #32
 8004f54:	f7fd fce0 	bl	8002918 <black_box_pack_char>
	black_box_pack_int(throtle);
 8004f58:	6a38      	ldr	r0, [r7, #32]
 8004f5a:	f7fd fc0d 	bl	8002778 <black_box_pack_int>
    black_box_pack_char(' ');
 8004f5e:	2020      	movs	r0, #32
 8004f60:	f7fd fcda 	bl	8002918 <black_box_pack_char>
	black_box_pack_int(srri);
 8004f64:	69f8      	ldr	r0, [r7, #28]
 8004f66:	f7fd fc07 	bl	8002778 <black_box_pack_int>
    black_box_pack_char(' ');
 8004f6a:	2020      	movs	r0, #32
 8004f6c:	f7fd fcd4 	bl	8002918 <black_box_pack_char>

	/*----- atitude ---------------------*/
	black_box_pack_int((int)(AHRS.roll*100));
 8004f70:	4b88      	ldr	r3, [pc, #544]	@ (8005194 <blackbox+0x334>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4988      	ldr	r1, [pc, #544]	@ (8005198 <blackbox+0x338>)
 8004f76:	4618      	mov	r0, r3
 8004f78:	f7fb ff6c 	bl	8000e54 <__aeabi_fmul>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f7fc f944 	bl	800120c <__aeabi_f2iz>
 8004f84:	4603      	mov	r3, r0
 8004f86:	4618      	mov	r0, r3
 8004f88:	f7fd fbf6 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' ');
 8004f8c:	2020      	movs	r0, #32
 8004f8e:	f7fd fcc3 	bl	8002918 <black_box_pack_char>
	black_box_pack_int((int)(roll_desired*100));
 8004f92:	4b82      	ldr	r3, [pc, #520]	@ (800519c <blackbox+0x33c>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4980      	ldr	r1, [pc, #512]	@ (8005198 <blackbox+0x338>)
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f7fb ff5b 	bl	8000e54 <__aeabi_fmul>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f7fc f933 	bl	800120c <__aeabi_f2iz>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7fd fbe5 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' ');
 8004fae:	2020      	movs	r0, #32
 8004fb0:	f7fd fcb2 	bl	8002918 <black_box_pack_char>
	black_box_pack_int((int)(AHRS.pitch*100));// cm
 8004fb4:	4b77      	ldr	r3, [pc, #476]	@ (8005194 <blackbox+0x334>)
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	4977      	ldr	r1, [pc, #476]	@ (8005198 <blackbox+0x338>)
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f7fb ff4a 	bl	8000e54 <__aeabi_fmul>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f7fc f922 	bl	800120c <__aeabi_f2iz>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f7fd fbd4 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' ');
 8004fd0:	2020      	movs	r0, #32
 8004fd2:	f7fd fca1 	bl	8002918 <black_box_pack_char>
	black_box_pack_int((int)(pitch_desired*100));
 8004fd6:	4b72      	ldr	r3, [pc, #456]	@ (80051a0 <blackbox+0x340>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	496f      	ldr	r1, [pc, #444]	@ (8005198 <blackbox+0x338>)
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f7fb ff39 	bl	8000e54 <__aeabi_fmul>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f7fc f911 	bl	800120c <__aeabi_f2iz>
 8004fea:	4603      	mov	r3, r0
 8004fec:	4618      	mov	r0, r3
 8004fee:	f7fd fbc3 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' ');
 8004ff2:	2020      	movs	r0, #32
 8004ff4:	f7fd fc90 	bl	8002918 <black_box_pack_char>
	black_box_pack_int((int)(AHRS.yaw*100));
 8004ff8:	4b66      	ldr	r3, [pc, #408]	@ (8005194 <blackbox+0x334>)
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	4966      	ldr	r1, [pc, #408]	@ (8005198 <blackbox+0x338>)
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7fb ff28 	bl	8000e54 <__aeabi_fmul>
 8005004:	4603      	mov	r3, r0
 8005006:	4618      	mov	r0, r3
 8005008:	f7fc f900 	bl	800120c <__aeabi_f2iz>
 800500c:	4603      	mov	r3, r0
 800500e:	4618      	mov	r0, r3
 8005010:	f7fd fbb2 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' ');
 8005014:	2020      	movs	r0, #32
 8005016:	f7fd fc7f 	bl	8002918 <black_box_pack_char>
	black_box_pack_int((int)(AHRS.yaw_rate*100));
 800501a:	4b5e      	ldr	r3, [pc, #376]	@ (8005194 <blackbox+0x334>)
 800501c:	695b      	ldr	r3, [r3, #20]
 800501e:	495e      	ldr	r1, [pc, #376]	@ (8005198 <blackbox+0x338>)
 8005020:	4618      	mov	r0, r3
 8005022:	f7fb ff17 	bl	8000e54 <__aeabi_fmul>
 8005026:	4603      	mov	r3, r0
 8005028:	4618      	mov	r0, r3
 800502a:	f7fc f8ef 	bl	800120c <__aeabi_f2iz>
 800502e:	4603      	mov	r3, r0
 8005030:	4618      	mov	r0, r3
 8005032:	f7fd fba1 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' ');
 8005036:	2020      	movs	r0, #32
 8005038:	f7fd fc6e 	bl	8002918 <black_box_pack_char>

	/*------- GPS ----------------------*/
	int16_t vx = _gps.velocity[0];  // cm/s
 800503c:	4b59      	ldr	r3, [pc, #356]	@ (80051a4 <blackbox+0x344>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	837b      	strh	r3, [r7, #26]
    int16_t vy = _gps.velocity[1];  // cm/s
 8005042:	4b58      	ldr	r3, [pc, #352]	@ (80051a4 <blackbox+0x344>)
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	833b      	strh	r3, [r7, #24]
    int16_t vz = _gps.velocity[2];  // cm/s
 8005048:	4b56      	ldr	r3, [pc, #344]	@ (80051a4 <blackbox+0x344>)
 800504a:	691b      	ldr	r3, [r3, #16]
 800504c:	82fb      	strh	r3, [r7, #22]
    int32_t ground_speed = sqrt(sq(vx) + sq(vy)) ;
 800504e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8005052:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8005056:	fb03 f202 	mul.w	r2, r3, r2
 800505a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800505e:	f9b7 1018 	ldrsh.w	r1, [r7, #24]
 8005062:	fb01 f303 	mul.w	r3, r1, r3
 8005066:	4413      	add	r3, r2
 8005068:	4618      	mov	r0, r3
 800506a:	f7fb fa33 	bl	80004d4 <__aeabi_i2d>
 800506e:	4602      	mov	r2, r0
 8005070:	460b      	mov	r3, r1
 8005072:	4610      	mov	r0, r2
 8005074:	4619      	mov	r1, r3
 8005076:	f00f ff8d 	bl	8014f94 <sqrt>
 800507a:	4602      	mov	r2, r0
 800507c:	460b      	mov	r3, r1
 800507e:	4610      	mov	r0, r2
 8005080:	4619      	mov	r1, r3
 8005082:	f7fb fd41 	bl	8000b08 <__aeabi_d2iz>
 8005086:	4603      	mov	r3, r0
 8005088:	613b      	str	r3, [r7, #16]

	black_box_pack_int(_gps.position[0]);
 800508a:	4b46      	ldr	r3, [pc, #280]	@ (80051a4 <blackbox+0x344>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4618      	mov	r0, r3
 8005090:	f7fd fb72 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' ');
 8005094:	2020      	movs	r0, #32
 8005096:	f7fd fc3f 	bl	8002918 <black_box_pack_char>
	black_box_pack_int(_gps.position[1]);
 800509a:	4b42      	ldr	r3, [pc, #264]	@ (80051a4 <blackbox+0x344>)
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	4618      	mov	r0, r3
 80050a0:	f7fd fb6a 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' ');
 80050a4:	2020      	movs	r0, #32
 80050a6:	f7fd fc37 	bl	8002918 <black_box_pack_char>
	black_box_pack_int(_gps.altitude_msl);
 80050aa:	4b3e      	ldr	r3, [pc, #248]	@ (80051a4 <blackbox+0x344>)
 80050ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ae:	4618      	mov	r0, r3
 80050b0:	f7fd fb62 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' ');
 80050b4:	2020      	movs	r0, #32
 80050b6:	f7fd fc2f 	bl	8002918 <black_box_pack_char>
	black_box_pack_int(_gps.altitude_mgl);
 80050ba:	4b3a      	ldr	r3, [pc, #232]	@ (80051a4 <blackbox+0x344>)
 80050bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050be:	4618      	mov	r0, r3
 80050c0:	f7fd fb5a 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' ');
 80050c4:	2020      	movs	r0, #32
 80050c6:	f7fd fc27 	bl	8002918 <black_box_pack_char>
	black_box_pack_int(_gps.numSat);
 80050ca:	4b36      	ldr	r3, [pc, #216]	@ (80051a4 <blackbox+0x344>)
 80050cc:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80050d0:	4618      	mov	r0, r3
 80050d2:	f7fd fb51 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' ');
 80050d6:	2020      	movs	r0, #32
 80050d8:	f7fd fc1e 	bl	8002918 <black_box_pack_char>
	black_box_pack_int(_gps.fix);
 80050dc:	4b31      	ldr	r3, [pc, #196]	@ (80051a4 <blackbox+0x344>)
 80050de:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 80050e2:	4618      	mov	r0, r3
 80050e4:	f7fd fb48 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' ');
 80050e8:	2020      	movs	r0, #32
 80050ea:	f7fd fc15 	bl	8002918 <black_box_pack_char>
	black_box_pack_int(ground_speed);
 80050ee:	6938      	ldr	r0, [r7, #16]
 80050f0:	f7fd fb42 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' ');
 80050f4:	2020      	movs	r0, #32
 80050f6:	f7fd fc0f 	bl	8002918 <black_box_pack_char>
	black_box_pack_int(vz);
 80050fa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80050fe:	4618      	mov	r0, r3
 8005100:	f7fd fb3a 	bl	8002778 <black_box_pack_int>

	/*---- estimate ---------------------------*/
	black_box_pack_char(' ');
 8005104:	2020      	movs	r0, #32
 8005106:	f7fd fc07 	bl	8002918 <black_box_pack_char>
	black_box_pack_int((int)(alt_estimate*100)); //cm
 800510a:	4b27      	ldr	r3, [pc, #156]	@ (80051a8 <blackbox+0x348>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4922      	ldr	r1, [pc, #136]	@ (8005198 <blackbox+0x338>)
 8005110:	4618      	mov	r0, r3
 8005112:	f7fb fe9f 	bl	8000e54 <__aeabi_fmul>
 8005116:	4603      	mov	r3, r0
 8005118:	4618      	mov	r0, r3
 800511a:	f7fc f877 	bl	800120c <__aeabi_f2iz>
 800511e:	4603      	mov	r3, r0
 8005120:	4618      	mov	r0, r3
 8005122:	f7fd fb29 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' '); 
 8005126:	2020      	movs	r0, #32
 8005128:	f7fd fbf6 	bl	8002918 <black_box_pack_char>
	black_box_pack_int((int)(climb_rate*100));   // cm/s
 800512c:	4b1f      	ldr	r3, [pc, #124]	@ (80051ac <blackbox+0x34c>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4919      	ldr	r1, [pc, #100]	@ (8005198 <blackbox+0x338>)
 8005132:	4618      	mov	r0, r3
 8005134:	f7fb fe8e 	bl	8000e54 <__aeabi_fmul>
 8005138:	4603      	mov	r3, r0
 800513a:	4618      	mov	r0, r3
 800513c:	f7fc f866 	bl	800120c <__aeabi_f2iz>
 8005140:	4603      	mov	r3, r0
 8005142:	4618      	mov	r0, r3
 8005144:	f7fd fb18 	bl	8002778 <black_box_pack_int>
	black_box_pack_char(' '); 
 8005148:	2020      	movs	r0, #32
 800514a:	f7fd fbe5 	bl	8002918 <black_box_pack_char>
	black_box_pack_int(alt_baro);   // cm
 800514e:	4b18      	ldr	r3, [pc, #96]	@ (80051b0 <blackbox+0x350>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4618      	mov	r0, r3
 8005154:	f7fd fb10 	bl	8002778 <black_box_pack_int>

	black_box_pack_char(' ');
 8005158:	2020      	movs	r0, #32
 800515a:	f7fd fbdd 	bl	8002918 <black_box_pack_char>
	black_box_pack_int((int)(pid_velo_scale*1000));   // cm
 800515e:	4b15      	ldr	r3, [pc, #84]	@ (80051b4 <blackbox+0x354>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	e029      	b.n	80051b8 <blackbox+0x358>
 8005164:	f3af 8000 	nop.w
 8005168:	9999999a 	.word	0x9999999a
 800516c:	3fb99999 	.word	0x3fb99999
 8005170:	2000086e 	.word	0x2000086e
 8005174:	200005e4 	.word	0x200005e4
 8005178:	200005e8 	.word	0x200005e8
 800517c:	08015bcc 	.word	0x08015bcc
 8005180:	10624dd3 	.word	0x10624dd3
 8005184:	2000087c 	.word	0x2000087c
 8005188:	20000150 	.word	0x20000150
 800518c:	20000bac 	.word	0x20000bac
 8005190:	20000bae 	.word	0x20000bae
 8005194:	20000564 	.word	0x20000564
 8005198:	42c80000 	.word	0x42c80000
 800519c:	20000ba4 	.word	0x20000ba4
 80051a0:	20000ba8 	.word	0x20000ba8
 80051a4:	2000042c 	.word	0x2000042c
 80051a8:	20000c6c 	.word	0x20000c6c
 80051ac:	20000c70 	.word	0x20000c70
 80051b0:	20000854 	.word	0x20000854
 80051b4:	20000c5c 	.word	0x20000c5c
 80051b8:	491a      	ldr	r1, [pc, #104]	@ (8005224 <blackbox+0x3c4>)
 80051ba:	4618      	mov	r0, r3
 80051bc:	f7fb fe4a 	bl	8000e54 <__aeabi_fmul>
 80051c0:	4603      	mov	r3, r0
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7fc f822 	bl	800120c <__aeabi_f2iz>
 80051c8:	4603      	mov	r3, r0
 80051ca:	4618      	mov	r0, r3
 80051cc:	f7fd fad4 	bl	8002778 <black_box_pack_int>

	/*----- end line && load data to sd card- -----*/
	sdcard_fsize = black_box_get_file_size();
 80051d0:	f7fd fac6 	bl	8002760 <black_box_get_file_size>
 80051d4:	4603      	mov	r3, r0
 80051d6:	4a14      	ldr	r2, [pc, #80]	@ (8005228 <blackbox+0x3c8>)
 80051d8:	6013      	str	r3, [r2, #0]
	black_box_pack_char('\n');
 80051da:	200a      	movs	r0, #10
 80051dc:	f7fd fb9c 	bl	8002918 <black_box_pack_char>
	black_box_load();
 80051e0:	f7fd fbb4 	bl	800294c <black_box_load>

	write_time = micros() - current_time;
 80051e4:	4b11      	ldr	r3, [pc, #68]	@ (800522c <blackbox+0x3cc>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051ec:	4b10      	ldr	r3, [pc, #64]	@ (8005230 <blackbox+0x3d0>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	441a      	add	r2, r3
 80051f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	4a0f      	ldr	r2, [pc, #60]	@ (8005234 <blackbox+0x3d4>)
 80051f8:	6013      	str	r3, [r2, #0]
	if(write_time > 10 && puts_state != -1){
 80051fa:	4b0e      	ldr	r3, [pc, #56]	@ (8005234 <blackbox+0x3d4>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2b0a      	cmp	r3, #10
 8005200:	d908      	bls.n	8005214 <blackbox+0x3b4>
 8005202:	4b0d      	ldr	r3, [pc, #52]	@ (8005238 <blackbox+0x3d8>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520a:	d003      	beq.n	8005214 <blackbox+0x3b4>
	   HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 800520c:	2110      	movs	r1, #16
 800520e:	480b      	ldr	r0, [pc, #44]	@ (800523c <blackbox+0x3dc>)
 8005210:	f003 fb5b 	bl	80088ca <HAL_GPIO_TogglePin>
	}

	vTaskDelayUntil( &xLastWakeTime, xFrequency);
 8005214:	f107 030c 	add.w	r3, r7, #12
 8005218:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800521a:	4618      	mov	r0, r3
 800521c:	f00e f980 	bl	8013520 <vTaskDelayUntil>
  {
 8005220:	e62d      	b.n	8004e7e <blackbox+0x1e>
 8005222:	bf00      	nop
 8005224:	447a0000 	.word	0x447a0000
 8005228:	20000874 	.word	0x20000874
 800522c:	200005e4 	.word	0x200005e4
 8005230:	200005e8 	.word	0x200005e8
 8005234:	20000870 	.word	0x20000870
 8005238:	200003e0 	.word	0x200003e0
 800523c:	40010800 	.word	0x40010800

08005240 <led_indicate>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_led_indicate */
void led_indicate(void const * argument)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
		delay = 500;
		vTaskSuspend(task2Handle);
	}
	*/
	if(_gps.fix > 1){
 8005248:	4b08      	ldr	r3, [pc, #32]	@ (800526c <led_indicate+0x2c>)
 800524a:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800524e:	2b01      	cmp	r3, #1
 8005250:	d903      	bls.n	800525a <led_indicate+0x1a>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8005252:	2120      	movs	r1, #32
 8005254:	4806      	ldr	r0, [pc, #24]	@ (8005270 <led_indicate+0x30>)
 8005256:	f003 fb38 	bl	80088ca <HAL_GPIO_TogglePin>
	}
#ifdef STACK_DEBUG
	stack_task_led = uxTaskGetStackHighWaterMark( NULL );
#endif
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800525a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800525e:	4805      	ldr	r0, [pc, #20]	@ (8005274 <led_indicate+0x34>)
 8005260:	f003 fb33 	bl	80088ca <HAL_GPIO_TogglePin>
    osDelay(100);
 8005264:	2064      	movs	r0, #100	@ 0x64
 8005266:	f00d f85a 	bl	801231e <osDelay>
	if(_gps.fix > 1){
 800526a:	e7ed      	b.n	8005248 <led_indicate+0x8>
 800526c:	2000042c 	.word	0x2000042c
 8005270:	40010800 	.word	0x40010800
 8005274:	40011000 	.word	0x40011000

08005278 <read_sensor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_read_sensor */
void read_sensor(void const * argument)
{
 8005278:	b5b0      	push	{r4, r5, r7, lr}
 800527a:	b08e      	sub	sp, #56	@ 0x38
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN read_sensor */
  /* Infinite loop */
	int16_t gyso_offset[3] = {0,0,0};
 8005280:	2300      	movs	r3, #0
 8005282:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005284:	2300      	movs	r3, #0
 8005286:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005288:	2300      	movs	r3, #0
 800528a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	axis3_t raw;
	uint8_t sample_count = 0;
 800528c:	2300      	movs	r3, #0
 800528e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	int32_t gyro_add[3] = {0,0,0};
 8005292:	2300      	movs	r3, #0
 8005294:	617b      	str	r3, [r7, #20]
 8005296:	2300      	movs	r3, #0
 8005298:	61bb      	str	r3, [r7, #24]
 800529a:	2300      	movs	r3, #0
 800529c:	61fb      	str	r3, [r7, #28]
	uint8_t first_loop = 1;
 800529e:	2301      	movs	r3, #1
 80052a0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	compassInit();
 80052a4:	f7fd fbec 	bl	8002a80 <compassInit>
	mpu6050_init(&hi2c2);
 80052a8:	488b      	ldr	r0, [pc, #556]	@ (80054d8 <read_sensor+0x260>)
 80052aa:	f7fd f873 	bl	8002394 <mpu6050_init>
	HAL_Delay(2000);
 80052ae:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80052b2:	f002 fbbf 	bl	8007a34 <HAL_Delay>
	imu_calibrate(&gyso_offset[0],&gyso_offset[1],&gyso_offset[2]);
 80052b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80052ba:	1d1a      	adds	r2, r3, #4
 80052bc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80052c0:	1c99      	adds	r1, r3, #2
 80052c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80052c6:	4618      	mov	r0, r3
 80052c8:	f7fe f9aa 	bl	8003620 <imu_calibrate>
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 2;
 80052cc:	2302      	movs	r3, #2
 80052ce:	633b      	str	r3, [r7, #48]	@ 0x30
	xLastWakeTime = xTaskGetTickCount();
 80052d0:	f00e fc18 	bl	8013b04 <xTaskGetTickCount>
 80052d4:	4603      	mov	r3, r0
 80052d6:	613b      	str	r3, [r7, #16]

	for(;;)
	{
		mpu6050_gyro_get_raw(&raw);
 80052d8:	f107 0320 	add.w	r3, r7, #32
 80052dc:	4618      	mov	r0, r3
 80052de:	f7fd f8ab 	bl	8002438 <mpu6050_gyro_get_raw>
		gyro_add[0] += (raw.x - gyso_offset[0]);
 80052e2:	697a      	ldr	r2, [r7, #20]
 80052e4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80052e8:	4619      	mov	r1, r3
 80052ea:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80052ee:	1acb      	subs	r3, r1, r3
 80052f0:	4413      	add	r3, r2
 80052f2:	617b      	str	r3, [r7, #20]
		gyro_add[1] += (raw.y - gyso_offset[1]);
 80052f4:	69ba      	ldr	r2, [r7, #24]
 80052f6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80052fa:	4619      	mov	r1, r3
 80052fc:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8005300:	1acb      	subs	r3, r1, r3
 8005302:	4413      	add	r3, r2
 8005304:	61bb      	str	r3, [r7, #24]
		gyro_add[2] += (raw.z - gyso_offset[2]);
 8005306:	69fa      	ldr	r2, [r7, #28]
 8005308:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800530c:	4619      	mov	r1, r3
 800530e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8005312:	1acb      	subs	r3, r1, r3
 8005314:	4413      	add	r3, r2
 8005316:	61fb      	str	r3, [r7, #28]
		sample_count ++;
 8005318:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800531c:	3301      	adds	r3, #1
 800531e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if(sample_count >= 5){
 8005322:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005326:	2b04      	cmp	r3, #4
 8005328:	d937      	bls.n	800539a <read_sensor+0x122>
		   axis3_t mag;
		   compass_get(&mag);
 800532a:	f107 0308 	add.w	r3, r7, #8
 800532e:	4618      	mov	r0, r3
 8005330:	f7fd fbe2 	bl	8002af8 <compass_get>
		   mag_raw[0] = mag.x;
 8005334:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8005338:	4b68      	ldr	r3, [pc, #416]	@ (80054dc <read_sensor+0x264>)
 800533a:	801a      	strh	r2, [r3, #0]
		   mag_raw[1] = mag.y;
 800533c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005340:	4b66      	ldr	r3, [pc, #408]	@ (80054dc <read_sensor+0x264>)
 8005342:	805a      	strh	r2, [r3, #2]
		   mag_raw[2] = mag.z;
 8005344:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005348:	4b64      	ldr	r3, [pc, #400]	@ (80054dc <read_sensor+0x264>)
 800534a:	809a      	strh	r2, [r3, #4]

		   gyro_imu[0] = (int16_t)(gyro_add[0]/5);
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	4a64      	ldr	r2, [pc, #400]	@ (80054e0 <read_sensor+0x268>)
 8005350:	fb82 1203 	smull	r1, r2, r2, r3
 8005354:	1052      	asrs	r2, r2, #1
 8005356:	17db      	asrs	r3, r3, #31
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	b21a      	sxth	r2, r3
 800535c:	4b61      	ldr	r3, [pc, #388]	@ (80054e4 <read_sensor+0x26c>)
 800535e:	801a      	strh	r2, [r3, #0]
		   gyro_imu[1] = (int16_t)(gyro_add[1]/5);
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	4a5f      	ldr	r2, [pc, #380]	@ (80054e0 <read_sensor+0x268>)
 8005364:	fb82 1203 	smull	r1, r2, r2, r3
 8005368:	1052      	asrs	r2, r2, #1
 800536a:	17db      	asrs	r3, r3, #31
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	b21a      	sxth	r2, r3
 8005370:	4b5c      	ldr	r3, [pc, #368]	@ (80054e4 <read_sensor+0x26c>)
 8005372:	805a      	strh	r2, [r3, #2]
		   gyro_imu[2] = (int16_t)(gyro_add[2]/5);
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	4a5a      	ldr	r2, [pc, #360]	@ (80054e0 <read_sensor+0x268>)
 8005378:	fb82 1203 	smull	r1, r2, r2, r3
 800537c:	1052      	asrs	r2, r2, #1
 800537e:	17db      	asrs	r3, r3, #31
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	b21a      	sxth	r2, r3
 8005384:	4b57      	ldr	r3, [pc, #348]	@ (80054e4 <read_sensor+0x26c>)
 8005386:	809a      	strh	r2, [r3, #4]
		   gyro_add[0] = 0;
 8005388:	2300      	movs	r3, #0
 800538a:	617b      	str	r3, [r7, #20]
		   gyro_add[1] = 0;
 800538c:	2300      	movs	r3, #0
 800538e:	61bb      	str	r3, [r7, #24]
		   gyro_add[2] = 0;
 8005390:	2300      	movs	r3, #0
 8005392:	61fb      	str	r3, [r7, #28]
		   sample_count = 0;
 8005394:	2300      	movs	r3, #0
 8005396:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		   //vTaskResume(task1Handle);
		}

		raw.x = 0;
 800539a:	2300      	movs	r3, #0
 800539c:	843b      	strh	r3, [r7, #32]
		raw.y = 0;
 800539e:	2300      	movs	r3, #0
 80053a0:	847b      	strh	r3, [r7, #34]	@ 0x22
		raw.z = 0;
 80053a2:	2300      	movs	r3, #0
 80053a4:	84bb      	strh	r3, [r7, #36]	@ 0x24

		mpu6050_acc_get_raw(&raw);
 80053a6:	f107 0320 	add.w	r3, r7, #32
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7fd f880 	bl	80024b0 <mpu6050_acc_get_raw>
		if(first_loop){
 80053b0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d00e      	beq.n	80053d6 <read_sensor+0x15e>
			acc_imu[0] = raw.x;
 80053b8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80053bc:	4b4a      	ldr	r3, [pc, #296]	@ (80054e8 <read_sensor+0x270>)
 80053be:	801a      	strh	r2, [r3, #0]
			acc_imu[1] = raw.y;
 80053c0:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 80053c4:	4b48      	ldr	r3, [pc, #288]	@ (80054e8 <read_sensor+0x270>)
 80053c6:	805a      	strh	r2, [r3, #2]
			acc_imu[2] = raw.z;
 80053c8:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 80053cc:	4b46      	ldr	r3, [pc, #280]	@ (80054e8 <read_sensor+0x270>)
 80053ce:	809a      	strh	r2, [r3, #4]
			first_loop = 0;
 80053d0:	2300      	movs	r3, #0
 80053d2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
		}
		// low pass filter
		acc_imu[0] += 0.1*(raw.x - acc_imu[0]);
 80053d6:	4b44      	ldr	r3, [pc, #272]	@ (80054e8 <read_sensor+0x270>)
 80053d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80053dc:	4618      	mov	r0, r3
 80053de:	f7fb f879 	bl	80004d4 <__aeabi_i2d>
 80053e2:	4604      	mov	r4, r0
 80053e4:	460d      	mov	r5, r1
 80053e6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80053ea:	461a      	mov	r2, r3
 80053ec:	4b3e      	ldr	r3, [pc, #248]	@ (80054e8 <read_sensor+0x270>)
 80053ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80053f2:	1ad3      	subs	r3, r2, r3
 80053f4:	4618      	mov	r0, r3
 80053f6:	f7fb f86d 	bl	80004d4 <__aeabi_i2d>
 80053fa:	a335      	add	r3, pc, #212	@ (adr r3, 80054d0 <read_sensor+0x258>)
 80053fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005400:	f7fb f8d2 	bl	80005a8 <__aeabi_dmul>
 8005404:	4602      	mov	r2, r0
 8005406:	460b      	mov	r3, r1
 8005408:	4620      	mov	r0, r4
 800540a:	4629      	mov	r1, r5
 800540c:	f7fa ff16 	bl	800023c <__adddf3>
 8005410:	4602      	mov	r2, r0
 8005412:	460b      	mov	r3, r1
 8005414:	4610      	mov	r0, r2
 8005416:	4619      	mov	r1, r3
 8005418:	f7fb fb76 	bl	8000b08 <__aeabi_d2iz>
 800541c:	4603      	mov	r3, r0
 800541e:	b21a      	sxth	r2, r3
 8005420:	4b31      	ldr	r3, [pc, #196]	@ (80054e8 <read_sensor+0x270>)
 8005422:	801a      	strh	r2, [r3, #0]
		acc_imu[1] += 0.1*(raw.y - acc_imu[1]);
 8005424:	4b30      	ldr	r3, [pc, #192]	@ (80054e8 <read_sensor+0x270>)
 8005426:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800542a:	4618      	mov	r0, r3
 800542c:	f7fb f852 	bl	80004d4 <__aeabi_i2d>
 8005430:	4604      	mov	r4, r0
 8005432:	460d      	mov	r5, r1
 8005434:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8005438:	461a      	mov	r2, r3
 800543a:	4b2b      	ldr	r3, [pc, #172]	@ (80054e8 <read_sensor+0x270>)
 800543c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	4618      	mov	r0, r3
 8005444:	f7fb f846 	bl	80004d4 <__aeabi_i2d>
 8005448:	a321      	add	r3, pc, #132	@ (adr r3, 80054d0 <read_sensor+0x258>)
 800544a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544e:	f7fb f8ab 	bl	80005a8 <__aeabi_dmul>
 8005452:	4602      	mov	r2, r0
 8005454:	460b      	mov	r3, r1
 8005456:	4620      	mov	r0, r4
 8005458:	4629      	mov	r1, r5
 800545a:	f7fa feef 	bl	800023c <__adddf3>
 800545e:	4602      	mov	r2, r0
 8005460:	460b      	mov	r3, r1
 8005462:	4610      	mov	r0, r2
 8005464:	4619      	mov	r1, r3
 8005466:	f7fb fb4f 	bl	8000b08 <__aeabi_d2iz>
 800546a:	4603      	mov	r3, r0
 800546c:	b21a      	sxth	r2, r3
 800546e:	4b1e      	ldr	r3, [pc, #120]	@ (80054e8 <read_sensor+0x270>)
 8005470:	805a      	strh	r2, [r3, #2]
		acc_imu[2] += 0.1*(raw.z - acc_imu[2]);
 8005472:	4b1d      	ldr	r3, [pc, #116]	@ (80054e8 <read_sensor+0x270>)
 8005474:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005478:	4618      	mov	r0, r3
 800547a:	f7fb f82b 	bl	80004d4 <__aeabi_i2d>
 800547e:	4604      	mov	r4, r0
 8005480:	460d      	mov	r5, r1
 8005482:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8005486:	461a      	mov	r2, r3
 8005488:	4b17      	ldr	r3, [pc, #92]	@ (80054e8 <read_sensor+0x270>)
 800548a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800548e:	1ad3      	subs	r3, r2, r3
 8005490:	4618      	mov	r0, r3
 8005492:	f7fb f81f 	bl	80004d4 <__aeabi_i2d>
 8005496:	a30e      	add	r3, pc, #56	@ (adr r3, 80054d0 <read_sensor+0x258>)
 8005498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549c:	f7fb f884 	bl	80005a8 <__aeabi_dmul>
 80054a0:	4602      	mov	r2, r0
 80054a2:	460b      	mov	r3, r1
 80054a4:	4620      	mov	r0, r4
 80054a6:	4629      	mov	r1, r5
 80054a8:	f7fa fec8 	bl	800023c <__adddf3>
 80054ac:	4602      	mov	r2, r0
 80054ae:	460b      	mov	r3, r1
 80054b0:	4610      	mov	r0, r2
 80054b2:	4619      	mov	r1, r3
 80054b4:	f7fb fb28 	bl	8000b08 <__aeabi_d2iz>
 80054b8:	4603      	mov	r3, r0
 80054ba:	b21a      	sxth	r2, r3
 80054bc:	4b0a      	ldr	r3, [pc, #40]	@ (80054e8 <read_sensor+0x270>)
 80054be:	809a      	strh	r2, [r3, #4]
#ifdef STACK_DEBUG
	    stack_task_sensor = uxTaskGetStackHighWaterMark( NULL );
#endif
		vTaskDelayUntil( &xLastWakeTime, xFrequency );
 80054c0:	f107 0310 	add.w	r3, r7, #16
 80054c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80054c6:	4618      	mov	r0, r3
 80054c8:	f00e f82a 	bl	8013520 <vTaskDelayUntil>
		mpu6050_gyro_get_raw(&raw);
 80054cc:	e704      	b.n	80052d8 <read_sensor+0x60>
 80054ce:	bf00      	nop
 80054d0:	9999999a 	.word	0x9999999a
 80054d4:	3fb99999 	.word	0x3fb99999
 80054d8:	200008d4 	.word	0x200008d4
 80054dc:	20000868 	.word	0x20000868
 80054e0:	66666667 	.word	0x66666667
 80054e4:	20000858 	.word	0x20000858
 80054e8:	20000860 	.word	0x20000860

080054ec <mavlinkOSD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_mavlinkOSD */
void mavlinkOSD(void const * argument)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b084      	sub	sp, #16
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN mavlinkOSD */
	mavlinkInit(1,1,&huart1,57600);
 80054f4:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 80054f8:	4a0a      	ldr	r2, [pc, #40]	@ (8005524 <mavlinkOSD+0x38>)
 80054fa:	2101      	movs	r1, #1
 80054fc:	2001      	movs	r0, #1
 80054fe:	f002 f909 	bl	8007714 <mavlinkInit>
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 50;  // 25 ms
 8005502:	2332      	movs	r3, #50	@ 0x32
 8005504:	60fb      	str	r3, [r7, #12]
	xLastWakeTime = xTaskGetTickCount();
 8005506:	f00e fafd 	bl	8013b04 <xTaskGetTickCount>
 800550a:	4603      	mov	r3, r0
 800550c:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
	mavlink_osd();
 800550e:	f002 f937 	bl	8007780 <mavlink_osd>
	//mavlink_send_heartbeat();
	vTaskDelayUntil( &xLastWakeTime, xFrequency);
 8005512:	f107 0308 	add.w	r3, r7, #8
 8005516:	68f9      	ldr	r1, [r7, #12]
 8005518:	4618      	mov	r0, r3
 800551a:	f00e f801 	bl	8013520 <vTaskDelayUntil>
	mavlink_osd();
 800551e:	bf00      	nop
 8005520:	e7f5      	b.n	800550e <mavlinkOSD+0x22>
 8005522:	bf00      	nop
 8005524:	20000a88 	.word	0x20000a88

08005528 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b088      	sub	sp, #32
 800552c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800552e:	f107 0310 	add.w	r3, r7, #16
 8005532:	2200      	movs	r2, #0
 8005534:	601a      	str	r2, [r3, #0]
 8005536:	605a      	str	r2, [r3, #4]
 8005538:	609a      	str	r2, [r3, #8]
 800553a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800553c:	4b46      	ldr	r3, [pc, #280]	@ (8005658 <MX_GPIO_Init+0x130>)
 800553e:	699b      	ldr	r3, [r3, #24]
 8005540:	4a45      	ldr	r2, [pc, #276]	@ (8005658 <MX_GPIO_Init+0x130>)
 8005542:	f043 0310 	orr.w	r3, r3, #16
 8005546:	6193      	str	r3, [r2, #24]
 8005548:	4b43      	ldr	r3, [pc, #268]	@ (8005658 <MX_GPIO_Init+0x130>)
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	f003 0310 	and.w	r3, r3, #16
 8005550:	60fb      	str	r3, [r7, #12]
 8005552:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005554:	4b40      	ldr	r3, [pc, #256]	@ (8005658 <MX_GPIO_Init+0x130>)
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	4a3f      	ldr	r2, [pc, #252]	@ (8005658 <MX_GPIO_Init+0x130>)
 800555a:	f043 0304 	orr.w	r3, r3, #4
 800555e:	6193      	str	r3, [r2, #24]
 8005560:	4b3d      	ldr	r3, [pc, #244]	@ (8005658 <MX_GPIO_Init+0x130>)
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	f003 0304 	and.w	r3, r3, #4
 8005568:	60bb      	str	r3, [r7, #8]
 800556a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800556c:	4b3a      	ldr	r3, [pc, #232]	@ (8005658 <MX_GPIO_Init+0x130>)
 800556e:	699b      	ldr	r3, [r3, #24]
 8005570:	4a39      	ldr	r2, [pc, #228]	@ (8005658 <MX_GPIO_Init+0x130>)
 8005572:	f043 0308 	orr.w	r3, r3, #8
 8005576:	6193      	str	r3, [r2, #24]
 8005578:	4b37      	ldr	r3, [pc, #220]	@ (8005658 <MX_GPIO_Init+0x130>)
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	f003 0308 	and.w	r3, r3, #8
 8005580:	607b      	str	r3, [r7, #4]
 8005582:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005584:	4b34      	ldr	r3, [pc, #208]	@ (8005658 <MX_GPIO_Init+0x130>)
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	4a33      	ldr	r2, [pc, #204]	@ (8005658 <MX_GPIO_Init+0x130>)
 800558a:	f043 0320 	orr.w	r3, r3, #32
 800558e:	6193      	str	r3, [r2, #24]
 8005590:	4b31      	ldr	r3, [pc, #196]	@ (8005658 <MX_GPIO_Init+0x130>)
 8005592:	699b      	ldr	r3, [r3, #24]
 8005594:	f003 0320 	and.w	r3, r3, #32
 8005598:	603b      	str	r3, [r7, #0]
 800559a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800559c:	2200      	movs	r2, #0
 800559e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80055a2:	482e      	ldr	r0, [pc, #184]	@ (800565c <MX_GPIO_Init+0x134>)
 80055a4:	f003 f979 	bl	800889a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80055a8:	2200      	movs	r2, #0
 80055aa:	2130      	movs	r1, #48	@ 0x30
 80055ac:	482c      	ldr	r0, [pc, #176]	@ (8005660 <MX_GPIO_Init+0x138>)
 80055ae:	f003 f974 	bl	800889a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80055b2:	2200      	movs	r2, #0
 80055b4:	21c0      	movs	r1, #192	@ 0xc0
 80055b6:	482b      	ldr	r0, [pc, #172]	@ (8005664 <MX_GPIO_Init+0x13c>)
 80055b8:	f003 f96f 	bl	800889a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 80055bc:	2200      	movs	r2, #0
 80055be:	2118      	movs	r1, #24
 80055c0:	4829      	ldr	r0, [pc, #164]	@ (8005668 <MX_GPIO_Init+0x140>)
 80055c2:	f003 f96a 	bl	800889a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80055c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80055ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80055cc:	2301      	movs	r3, #1
 80055ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055d0:	2300      	movs	r3, #0
 80055d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055d4:	2302      	movs	r3, #2
 80055d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055d8:	f107 0310 	add.w	r3, r7, #16
 80055dc:	4619      	mov	r1, r3
 80055de:	481f      	ldr	r0, [pc, #124]	@ (800565c <MX_GPIO_Init+0x134>)
 80055e0:	f002 ffb0 	bl	8008544 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80055e4:	2330      	movs	r3, #48	@ 0x30
 80055e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80055e8:	2301      	movs	r3, #1
 80055ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055ec:	2300      	movs	r3, #0
 80055ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055f0:	2302      	movs	r3, #2
 80055f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055f4:	f107 0310 	add.w	r3, r7, #16
 80055f8:	4619      	mov	r1, r3
 80055fa:	4819      	ldr	r0, [pc, #100]	@ (8005660 <MX_GPIO_Init+0x138>)
 80055fc:	f002 ffa2 	bl	8008544 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005600:	23c0      	movs	r3, #192	@ 0xc0
 8005602:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005604:	2301      	movs	r3, #1
 8005606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005608:	2300      	movs	r3, #0
 800560a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800560c:	2302      	movs	r3, #2
 800560e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005610:	f107 0310 	add.w	r3, r7, #16
 8005614:	4619      	mov	r1, r3
 8005616:	4813      	ldr	r0, [pc, #76]	@ (8005664 <MX_GPIO_Init+0x13c>)
 8005618:	f002 ff94 	bl	8008544 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800561c:	2318      	movs	r3, #24
 800561e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005620:	2301      	movs	r3, #1
 8005622:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005624:	2300      	movs	r3, #0
 8005626:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005628:	2302      	movs	r3, #2
 800562a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800562c:	f107 0310 	add.w	r3, r7, #16
 8005630:	4619      	mov	r1, r3
 8005632:	480d      	ldr	r0, [pc, #52]	@ (8005668 <MX_GPIO_Init+0x140>)
 8005634:	f002 ff86 	bl	8008544 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005638:	2320      	movs	r3, #32
 800563a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800563c:	2300      	movs	r3, #0
 800563e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005640:	2302      	movs	r3, #2
 8005642:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005644:	f107 0310 	add.w	r3, r7, #16
 8005648:	4619      	mov	r1, r3
 800564a:	4807      	ldr	r0, [pc, #28]	@ (8005668 <MX_GPIO_Init+0x140>)
 800564c:	f002 ff7a 	bl	8008544 <HAL_GPIO_Init>

}
 8005650:	bf00      	nop
 8005652:	3720      	adds	r7, #32
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}
 8005658:	40021000 	.word	0x40021000
 800565c:	40011000 	.word	0x40011000
 8005660:	40010800 	.word	0x40010800
 8005664:	40011400 	.word	0x40011400
 8005668:	40010c00 	.word	0x40010c00

0800566c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005670:	4b12      	ldr	r3, [pc, #72]	@ (80056bc <MX_I2C1_Init+0x50>)
 8005672:	4a13      	ldr	r2, [pc, #76]	@ (80056c0 <MX_I2C1_Init+0x54>)
 8005674:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8005676:	4b11      	ldr	r3, [pc, #68]	@ (80056bc <MX_I2C1_Init+0x50>)
 8005678:	4a12      	ldr	r2, [pc, #72]	@ (80056c4 <MX_I2C1_Init+0x58>)
 800567a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800567c:	4b0f      	ldr	r3, [pc, #60]	@ (80056bc <MX_I2C1_Init+0x50>)
 800567e:	2200      	movs	r2, #0
 8005680:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8005682:	4b0e      	ldr	r3, [pc, #56]	@ (80056bc <MX_I2C1_Init+0x50>)
 8005684:	2200      	movs	r2, #0
 8005686:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005688:	4b0c      	ldr	r3, [pc, #48]	@ (80056bc <MX_I2C1_Init+0x50>)
 800568a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800568e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005690:	4b0a      	ldr	r3, [pc, #40]	@ (80056bc <MX_I2C1_Init+0x50>)
 8005692:	2200      	movs	r2, #0
 8005694:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005696:	4b09      	ldr	r3, [pc, #36]	@ (80056bc <MX_I2C1_Init+0x50>)
 8005698:	2200      	movs	r2, #0
 800569a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800569c:	4b07      	ldr	r3, [pc, #28]	@ (80056bc <MX_I2C1_Init+0x50>)
 800569e:	2200      	movs	r2, #0
 80056a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80056a2:	4b06      	ldr	r3, [pc, #24]	@ (80056bc <MX_I2C1_Init+0x50>)
 80056a4:	2200      	movs	r2, #0
 80056a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80056a8:	4804      	ldr	r0, [pc, #16]	@ (80056bc <MX_I2C1_Init+0x50>)
 80056aa:	f003 f927 	bl	80088fc <HAL_I2C_Init>
 80056ae:	4603      	mov	r3, r0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80056b4:	f000 f92a 	bl	800590c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80056b8:	bf00      	nop
 80056ba:	bd80      	pop	{r7, pc}
 80056bc:	20000880 	.word	0x20000880
 80056c0:	40005400 	.word	0x40005400
 80056c4:	00061a80 	.word	0x00061a80

080056c8 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80056cc:	4b12      	ldr	r3, [pc, #72]	@ (8005718 <MX_I2C2_Init+0x50>)
 80056ce:	4a13      	ldr	r2, [pc, #76]	@ (800571c <MX_I2C2_Init+0x54>)
 80056d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80056d2:	4b11      	ldr	r3, [pc, #68]	@ (8005718 <MX_I2C2_Init+0x50>)
 80056d4:	4a12      	ldr	r2, [pc, #72]	@ (8005720 <MX_I2C2_Init+0x58>)
 80056d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80056d8:	4b0f      	ldr	r3, [pc, #60]	@ (8005718 <MX_I2C2_Init+0x50>)
 80056da:	2200      	movs	r2, #0
 80056dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80056de:	4b0e      	ldr	r3, [pc, #56]	@ (8005718 <MX_I2C2_Init+0x50>)
 80056e0:	2200      	movs	r2, #0
 80056e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80056e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005718 <MX_I2C2_Init+0x50>)
 80056e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80056ea:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80056ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005718 <MX_I2C2_Init+0x50>)
 80056ee:	2200      	movs	r2, #0
 80056f0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80056f2:	4b09      	ldr	r3, [pc, #36]	@ (8005718 <MX_I2C2_Init+0x50>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80056f8:	4b07      	ldr	r3, [pc, #28]	@ (8005718 <MX_I2C2_Init+0x50>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80056fe:	4b06      	ldr	r3, [pc, #24]	@ (8005718 <MX_I2C2_Init+0x50>)
 8005700:	2200      	movs	r2, #0
 8005702:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8005704:	4804      	ldr	r0, [pc, #16]	@ (8005718 <MX_I2C2_Init+0x50>)
 8005706:	f003 f8f9 	bl	80088fc <HAL_I2C_Init>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d001      	beq.n	8005714 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8005710:	f000 f8fc 	bl	800590c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8005714:	bf00      	nop
 8005716:	bd80      	pop	{r7, pc}
 8005718:	200008d4 	.word	0x200008d4
 800571c:	40005800 	.word	0x40005800
 8005720:	00061a80 	.word	0x00061a80

08005724 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b08a      	sub	sp, #40	@ 0x28
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800572c:	f107 0318 	add.w	r3, r7, #24
 8005730:	2200      	movs	r2, #0
 8005732:	601a      	str	r2, [r3, #0]
 8005734:	605a      	str	r2, [r3, #4]
 8005736:	609a      	str	r2, [r3, #8]
 8005738:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a2b      	ldr	r2, [pc, #172]	@ (80057ec <HAL_I2C_MspInit+0xc8>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d124      	bne.n	800578e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005744:	4b2a      	ldr	r3, [pc, #168]	@ (80057f0 <HAL_I2C_MspInit+0xcc>)
 8005746:	699b      	ldr	r3, [r3, #24]
 8005748:	4a29      	ldr	r2, [pc, #164]	@ (80057f0 <HAL_I2C_MspInit+0xcc>)
 800574a:	f043 0308 	orr.w	r3, r3, #8
 800574e:	6193      	str	r3, [r2, #24]
 8005750:	4b27      	ldr	r3, [pc, #156]	@ (80057f0 <HAL_I2C_MspInit+0xcc>)
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	f003 0308 	and.w	r3, r3, #8
 8005758:	617b      	str	r3, [r7, #20]
 800575a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800575c:	23c0      	movs	r3, #192	@ 0xc0
 800575e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005760:	2312      	movs	r3, #18
 8005762:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005764:	2303      	movs	r3, #3
 8005766:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005768:	f107 0318 	add.w	r3, r7, #24
 800576c:	4619      	mov	r1, r3
 800576e:	4821      	ldr	r0, [pc, #132]	@ (80057f4 <HAL_I2C_MspInit+0xd0>)
 8005770:	f002 fee8 	bl	8008544 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005774:	4b1e      	ldr	r3, [pc, #120]	@ (80057f0 <HAL_I2C_MspInit+0xcc>)
 8005776:	69db      	ldr	r3, [r3, #28]
 8005778:	4a1d      	ldr	r2, [pc, #116]	@ (80057f0 <HAL_I2C_MspInit+0xcc>)
 800577a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800577e:	61d3      	str	r3, [r2, #28]
 8005780:	4b1b      	ldr	r3, [pc, #108]	@ (80057f0 <HAL_I2C_MspInit+0xcc>)
 8005782:	69db      	ldr	r3, [r3, #28]
 8005784:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005788:	613b      	str	r3, [r7, #16]
 800578a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800578c:	e029      	b.n	80057e2 <HAL_I2C_MspInit+0xbe>
  else if(i2cHandle->Instance==I2C2)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a19      	ldr	r2, [pc, #100]	@ (80057f8 <HAL_I2C_MspInit+0xd4>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d124      	bne.n	80057e2 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005798:	4b15      	ldr	r3, [pc, #84]	@ (80057f0 <HAL_I2C_MspInit+0xcc>)
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	4a14      	ldr	r2, [pc, #80]	@ (80057f0 <HAL_I2C_MspInit+0xcc>)
 800579e:	f043 0308 	orr.w	r3, r3, #8
 80057a2:	6193      	str	r3, [r2, #24]
 80057a4:	4b12      	ldr	r3, [pc, #72]	@ (80057f0 <HAL_I2C_MspInit+0xcc>)
 80057a6:	699b      	ldr	r3, [r3, #24]
 80057a8:	f003 0308 	and.w	r3, r3, #8
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80057b0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80057b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80057b6:	2312      	movs	r3, #18
 80057b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80057ba:	2303      	movs	r3, #3
 80057bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057be:	f107 0318 	add.w	r3, r7, #24
 80057c2:	4619      	mov	r1, r3
 80057c4:	480b      	ldr	r0, [pc, #44]	@ (80057f4 <HAL_I2C_MspInit+0xd0>)
 80057c6:	f002 febd 	bl	8008544 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80057ca:	4b09      	ldr	r3, [pc, #36]	@ (80057f0 <HAL_I2C_MspInit+0xcc>)
 80057cc:	69db      	ldr	r3, [r3, #28]
 80057ce:	4a08      	ldr	r2, [pc, #32]	@ (80057f0 <HAL_I2C_MspInit+0xcc>)
 80057d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80057d4:	61d3      	str	r3, [r2, #28]
 80057d6:	4b06      	ldr	r3, [pc, #24]	@ (80057f0 <HAL_I2C_MspInit+0xcc>)
 80057d8:	69db      	ldr	r3, [r3, #28]
 80057da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057de:	60bb      	str	r3, [r7, #8]
 80057e0:	68bb      	ldr	r3, [r7, #8]
}
 80057e2:	bf00      	nop
 80057e4:	3728      	adds	r7, #40	@ 0x28
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	40005400 	.word	0x40005400
 80057f0:	40021000 	.word	0x40021000
 80057f4:	40010c00 	.word	0x40010c00
 80057f8:	40005800 	.word	0x40005800

080057fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005800:	f002 f8e6 	bl	80079d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005804:	f000 f81c 	bl	8005840 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005808:	f7ff fe8e 	bl	8005528 <MX_GPIO_Init>
  MX_DMA_Init();
 800580c:	f7ff f996 	bl	8004b3c <MX_DMA_Init>
  MX_I2C1_Init();
 8005810:	f7ff ff2c 	bl	800566c <MX_I2C1_Init>
  MX_I2C2_Init();
 8005814:	f7ff ff58 	bl	80056c8 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8005818:	f000 f87e 	bl	8005918 <MX_SDIO_SD_Init>
  MX_TIM7_Init();
 800581c:	f000 fad4 	bl	8005dc8 <MX_TIM7_Init>
  MX_USART1_UART_Init();
 8005820:	f000 fb96 	bl	8005f50 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005824:	f000 fbbe 	bl	8005fa4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8005828:	f000 fbe6 	bl	8005ff8 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 800582c:	f000 fa40 	bl	8005cb0 <MX_TIM3_Init>
  MX_FATFS_Init();
 8005830:	f008 ff1c 	bl	800e66c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8005834:	f7ff f9e2 	bl	8004bfc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8005838:	f00c fd1e 	bl	8012278 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800583c:	bf00      	nop
 800583e:	e7fd      	b.n	800583c <main+0x40>

08005840 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b090      	sub	sp, #64	@ 0x40
 8005844:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005846:	f107 0318 	add.w	r3, r7, #24
 800584a:	2228      	movs	r2, #40	@ 0x28
 800584c:	2100      	movs	r1, #0
 800584e:	4618      	mov	r0, r3
 8005850:	f00f fb4e 	bl	8014ef0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005854:	1d3b      	adds	r3, r7, #4
 8005856:	2200      	movs	r2, #0
 8005858:	601a      	str	r2, [r3, #0]
 800585a:	605a      	str	r2, [r3, #4]
 800585c:	609a      	str	r2, [r3, #8]
 800585e:	60da      	str	r2, [r3, #12]
 8005860:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005862:	2301      	movs	r3, #1
 8005864:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005866:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800586a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800586c:	2300      	movs	r3, #0
 800586e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005870:	2301      	movs	r3, #1
 8005872:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005874:	2302      	movs	r3, #2
 8005876:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005878:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800587c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800587e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8005882:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005884:	f107 0318 	add.w	r3, r7, #24
 8005888:	4618      	mov	r0, r3
 800588a:	f004 fe79 	bl	800a580 <HAL_RCC_OscConfig>
 800588e:	4603      	mov	r3, r0
 8005890:	2b00      	cmp	r3, #0
 8005892:	d001      	beq.n	8005898 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8005894:	f000 f83a 	bl	800590c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005898:	230f      	movs	r3, #15
 800589a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800589c:	2302      	movs	r3, #2
 800589e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80058a0:	2300      	movs	r3, #0
 80058a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80058a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80058a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80058aa:	2300      	movs	r3, #0
 80058ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80058ae:	1d3b      	adds	r3, r7, #4
 80058b0:	2102      	movs	r1, #2
 80058b2:	4618      	mov	r0, r3
 80058b4:	f005 f8e6 	bl	800aa84 <HAL_RCC_ClockConfig>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d001      	beq.n	80058c2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80058be:	f000 f825 	bl	800590c <Error_Handler>
  }
}
 80058c2:	bf00      	nop
 80058c4:	3740      	adds	r7, #64	@ 0x40
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
	...

080058cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b082      	sub	sp, #8
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058dc:	d102      	bne.n	80058e4 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 80058de:	f002 f88d 	bl	80079fc <HAL_IncTick>
  else if(htim->Instance == TIM7){
	  TIMER_CALLBACK();
  }

  /* USER CODE END Callback 1 */
}
 80058e2:	e00b      	b.n	80058fc <HAL_TIM_PeriodElapsedCallback+0x30>
  else if(htim->Instance == TIM7){
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a06      	ldr	r2, [pc, #24]	@ (8005904 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d106      	bne.n	80058fc <HAL_TIM_PeriodElapsedCallback+0x30>
	  TIMER_CALLBACK();
 80058ee:	4b06      	ldr	r3, [pc, #24]	@ (8005908 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80058f6:	33ff      	adds	r3, #255	@ 0xff
 80058f8:	4a03      	ldr	r2, [pc, #12]	@ (8005908 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80058fa:	6013      	str	r3, [r2, #0]
}
 80058fc:	bf00      	nop
 80058fe:	3708      	adds	r7, #8
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}
 8005904:	40001400 	.word	0x40001400
 8005908:	200005e8 	.word	0x200005e8

0800590c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800590c:	b480      	push	{r7}
 800590e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005910:	b672      	cpsid	i
}
 8005912:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005914:	bf00      	nop
 8005916:	e7fd      	b.n	8005914 <Error_Handler+0x8>

08005918 <MX_SDIO_SD_Init>:
SD_HandleTypeDef hsd;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8005918:	b480      	push	{r7}
 800591a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800591c:	4b0d      	ldr	r3, [pc, #52]	@ (8005954 <MX_SDIO_SD_Init+0x3c>)
 800591e:	4a0e      	ldr	r2, [pc, #56]	@ (8005958 <MX_SDIO_SD_Init+0x40>)
 8005920:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8005922:	4b0c      	ldr	r3, [pc, #48]	@ (8005954 <MX_SDIO_SD_Init+0x3c>)
 8005924:	2200      	movs	r2, #0
 8005926:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8005928:	4b0a      	ldr	r3, [pc, #40]	@ (8005954 <MX_SDIO_SD_Init+0x3c>)
 800592a:	2200      	movs	r2, #0
 800592c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800592e:	4b09      	ldr	r3, [pc, #36]	@ (8005954 <MX_SDIO_SD_Init+0x3c>)
 8005930:	2200      	movs	r2, #0
 8005932:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8005934:	4b07      	ldr	r3, [pc, #28]	@ (8005954 <MX_SDIO_SD_Init+0x3c>)
 8005936:	2200      	movs	r2, #0
 8005938:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800593a:	4b06      	ldr	r3, [pc, #24]	@ (8005954 <MX_SDIO_SD_Init+0x3c>)
 800593c:	2200      	movs	r2, #0
 800593e:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 255;
 8005940:	4b04      	ldr	r3, [pc, #16]	@ (8005954 <MX_SDIO_SD_Init+0x3c>)
 8005942:	22ff      	movs	r2, #255	@ 0xff
 8005944:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */
  hsd.Init.ClockDiv = 255;
 8005946:	4b03      	ldr	r3, [pc, #12]	@ (8005954 <MX_SDIO_SD_Init+0x3c>)
 8005948:	22ff      	movs	r2, #255	@ 0xff
 800594a:	619a      	str	r2, [r3, #24]
  /* USER CODE END SDIO_Init 2 */

}
 800594c:	bf00      	nop
 800594e:	46bd      	mov	sp, r7
 8005950:	bc80      	pop	{r7}
 8005952:	4770      	bx	lr
 8005954:	20000928 	.word	0x20000928
 8005958:	40018000 	.word	0x40018000

0800595c <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b08a      	sub	sp, #40	@ 0x28
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005964:	f107 0318 	add.w	r3, r7, #24
 8005968:	2200      	movs	r2, #0
 800596a:	601a      	str	r2, [r3, #0]
 800596c:	605a      	str	r2, [r3, #4]
 800596e:	609a      	str	r2, [r3, #8]
 8005970:	60da      	str	r2, [r3, #12]
  if(sdHandle->Instance==SDIO)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a22      	ldr	r2, [pc, #136]	@ (8005a00 <HAL_SD_MspInit+0xa4>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d13c      	bne.n	80059f6 <HAL_SD_MspInit+0x9a>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800597c:	4b21      	ldr	r3, [pc, #132]	@ (8005a04 <HAL_SD_MspInit+0xa8>)
 800597e:	695b      	ldr	r3, [r3, #20]
 8005980:	4a20      	ldr	r2, [pc, #128]	@ (8005a04 <HAL_SD_MspInit+0xa8>)
 8005982:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005986:	6153      	str	r3, [r2, #20]
 8005988:	4b1e      	ldr	r3, [pc, #120]	@ (8005a04 <HAL_SD_MspInit+0xa8>)
 800598a:	695b      	ldr	r3, [r3, #20]
 800598c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005990:	617b      	str	r3, [r7, #20]
 8005992:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005994:	4b1b      	ldr	r3, [pc, #108]	@ (8005a04 <HAL_SD_MspInit+0xa8>)
 8005996:	699b      	ldr	r3, [r3, #24]
 8005998:	4a1a      	ldr	r2, [pc, #104]	@ (8005a04 <HAL_SD_MspInit+0xa8>)
 800599a:	f043 0310 	orr.w	r3, r3, #16
 800599e:	6193      	str	r3, [r2, #24]
 80059a0:	4b18      	ldr	r3, [pc, #96]	@ (8005a04 <HAL_SD_MspInit+0xa8>)
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	f003 0310 	and.w	r3, r3, #16
 80059a8:	613b      	str	r3, [r7, #16]
 80059aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80059ac:	4b15      	ldr	r3, [pc, #84]	@ (8005a04 <HAL_SD_MspInit+0xa8>)
 80059ae:	699b      	ldr	r3, [r3, #24]
 80059b0:	4a14      	ldr	r2, [pc, #80]	@ (8005a04 <HAL_SD_MspInit+0xa8>)
 80059b2:	f043 0320 	orr.w	r3, r3, #32
 80059b6:	6193      	str	r3, [r2, #24]
 80059b8:	4b12      	ldr	r3, [pc, #72]	@ (8005a04 <HAL_SD_MspInit+0xa8>)
 80059ba:	699b      	ldr	r3, [r3, #24]
 80059bc:	f003 0320 	and.w	r3, r3, #32
 80059c0:	60fb      	str	r3, [r7, #12]
 80059c2:	68fb      	ldr	r3, [r7, #12]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 80059c4:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 80059c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059ca:	2302      	movs	r3, #2
 80059cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80059ce:	2303      	movs	r3, #3
 80059d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80059d2:	f107 0318 	add.w	r3, r7, #24
 80059d6:	4619      	mov	r1, r3
 80059d8:	480b      	ldr	r0, [pc, #44]	@ (8005a08 <HAL_SD_MspInit+0xac>)
 80059da:	f002 fdb3 	bl	8008544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80059de:	2304      	movs	r3, #4
 80059e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059e2:	2302      	movs	r3, #2
 80059e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80059e6:	2303      	movs	r3, #3
 80059e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80059ea:	f107 0318 	add.w	r3, r7, #24
 80059ee:	4619      	mov	r1, r3
 80059f0:	4806      	ldr	r0, [pc, #24]	@ (8005a0c <HAL_SD_MspInit+0xb0>)
 80059f2:	f002 fda7 	bl	8008544 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 80059f6:	bf00      	nop
 80059f8:	3728      	adds	r7, #40	@ 0x28
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
 80059fe:	bf00      	nop
 8005a00:	40018000 	.word	0x40018000
 8005a04:	40021000 	.word	0x40021000
 8005a08:	40011000 	.word	0x40011000
 8005a0c:	40011400 	.word	0x40011400

08005a10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005a16:	4b18      	ldr	r3, [pc, #96]	@ (8005a78 <HAL_MspInit+0x68>)
 8005a18:	699b      	ldr	r3, [r3, #24]
 8005a1a:	4a17      	ldr	r2, [pc, #92]	@ (8005a78 <HAL_MspInit+0x68>)
 8005a1c:	f043 0301 	orr.w	r3, r3, #1
 8005a20:	6193      	str	r3, [r2, #24]
 8005a22:	4b15      	ldr	r3, [pc, #84]	@ (8005a78 <HAL_MspInit+0x68>)
 8005a24:	699b      	ldr	r3, [r3, #24]
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	60bb      	str	r3, [r7, #8]
 8005a2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005a2e:	4b12      	ldr	r3, [pc, #72]	@ (8005a78 <HAL_MspInit+0x68>)
 8005a30:	69db      	ldr	r3, [r3, #28]
 8005a32:	4a11      	ldr	r2, [pc, #68]	@ (8005a78 <HAL_MspInit+0x68>)
 8005a34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a38:	61d3      	str	r3, [r2, #28]
 8005a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8005a78 <HAL_MspInit+0x68>)
 8005a3c:	69db      	ldr	r3, [r3, #28]
 8005a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a42:	607b      	str	r3, [r7, #4]
 8005a44:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005a46:	2200      	movs	r2, #0
 8005a48:	210f      	movs	r1, #15
 8005a4a:	f06f 0001 	mvn.w	r0, #1
 8005a4e:	f002 f8ca 	bl	8007be6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005a52:	4b0a      	ldr	r3, [pc, #40]	@ (8005a7c <HAL_MspInit+0x6c>)
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	60fb      	str	r3, [r7, #12]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8005a5e:	60fb      	str	r3, [r7, #12]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005a66:	60fb      	str	r3, [r7, #12]
 8005a68:	4a04      	ldr	r2, [pc, #16]	@ (8005a7c <HAL_MspInit+0x6c>)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005a6e:	bf00      	nop
 8005a70:	3710      	adds	r7, #16
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	40021000 	.word	0x40021000
 8005a7c:	40010000 	.word	0x40010000

08005a80 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b08e      	sub	sp, #56	@ 0x38
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8005a90:	2300      	movs	r3, #0
 8005a92:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8005a96:	4b34      	ldr	r3, [pc, #208]	@ (8005b68 <HAL_InitTick+0xe8>)
 8005a98:	69db      	ldr	r3, [r3, #28]
 8005a9a:	4a33      	ldr	r2, [pc, #204]	@ (8005b68 <HAL_InitTick+0xe8>)
 8005a9c:	f043 0301 	orr.w	r3, r3, #1
 8005aa0:	61d3      	str	r3, [r2, #28]
 8005aa2:	4b31      	ldr	r3, [pc, #196]	@ (8005b68 <HAL_InitTick+0xe8>)
 8005aa4:	69db      	ldr	r3, [r3, #28]
 8005aa6:	f003 0301 	and.w	r3, r3, #1
 8005aaa:	60fb      	str	r3, [r7, #12]
 8005aac:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005aae:	f107 0210 	add.w	r2, r7, #16
 8005ab2:	f107 0314 	add.w	r3, r7, #20
 8005ab6:	4611      	mov	r1, r2
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f005 f953 	bl	800ad64 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8005abe:	6a3b      	ldr	r3, [r7, #32]
 8005ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8005ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d103      	bne.n	8005ad0 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8005ac8:	f005 f924 	bl	800ad14 <HAL_RCC_GetPCLK1Freq>
 8005acc:	6378      	str	r0, [r7, #52]	@ 0x34
 8005ace:	e004      	b.n	8005ada <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8005ad0:	f005 f920 	bl	800ad14 <HAL_RCC_GetPCLK1Freq>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	005b      	lsls	r3, r3, #1
 8005ad8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005ada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005adc:	4a23      	ldr	r2, [pc, #140]	@ (8005b6c <HAL_InitTick+0xec>)
 8005ade:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae2:	0c9b      	lsrs	r3, r3, #18
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8005ae8:	4b21      	ldr	r3, [pc, #132]	@ (8005b70 <HAL_InitTick+0xf0>)
 8005aea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005aee:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8005af0:	4b1f      	ldr	r3, [pc, #124]	@ (8005b70 <HAL_InitTick+0xf0>)
 8005af2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005af6:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8005af8:	4a1d      	ldr	r2, [pc, #116]	@ (8005b70 <HAL_InitTick+0xf0>)
 8005afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005afc:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8005afe:	4b1c      	ldr	r3, [pc, #112]	@ (8005b70 <HAL_InitTick+0xf0>)
 8005b00:	2200      	movs	r2, #0
 8005b02:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b04:	4b1a      	ldr	r3, [pc, #104]	@ (8005b70 <HAL_InitTick+0xf0>)
 8005b06:	2200      	movs	r2, #0
 8005b08:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b0a:	4b19      	ldr	r3, [pc, #100]	@ (8005b70 <HAL_InitTick+0xf0>)
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8005b10:	4817      	ldr	r0, [pc, #92]	@ (8005b70 <HAL_InitTick+0xf0>)
 8005b12:	f006 f8fd 	bl	800bd10 <HAL_TIM_Base_Init>
 8005b16:	4603      	mov	r3, r0
 8005b18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8005b1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d11b      	bne.n	8005b5c <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8005b24:	4812      	ldr	r0, [pc, #72]	@ (8005b70 <HAL_InitTick+0xf0>)
 8005b26:	f006 f943 	bl	800bdb0 <HAL_TIM_Base_Start_IT>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8005b30:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d111      	bne.n	8005b5c <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005b38:	201c      	movs	r0, #28
 8005b3a:	f002 f870 	bl	8007c1e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2b0f      	cmp	r3, #15
 8005b42:	d808      	bhi.n	8005b56 <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8005b44:	2200      	movs	r2, #0
 8005b46:	6879      	ldr	r1, [r7, #4]
 8005b48:	201c      	movs	r0, #28
 8005b4a:	f002 f84c 	bl	8007be6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005b4e:	4a09      	ldr	r2, [pc, #36]	@ (8005b74 <HAL_InitTick+0xf4>)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6013      	str	r3, [r2, #0]
 8005b54:	e002      	b.n	8005b5c <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8005b5c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3738      	adds	r7, #56	@ 0x38
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	40021000 	.word	0x40021000
 8005b6c:	431bde83 	.word	0x431bde83
 8005b70:	200009ac 	.word	0x200009ac
 8005b74:	20000070 	.word	0x20000070

08005b78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005b7c:	bf00      	nop
 8005b7e:	e7fd      	b.n	8005b7c <NMI_Handler+0x4>

08005b80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005b80:	b480      	push	{r7}
 8005b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005b84:	bf00      	nop
 8005b86:	e7fd      	b.n	8005b84 <HardFault_Handler+0x4>

08005b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005b8c:	bf00      	nop
 8005b8e:	e7fd      	b.n	8005b8c <MemManage_Handler+0x4>

08005b90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005b90:	b480      	push	{r7}
 8005b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005b94:	bf00      	nop
 8005b96:	e7fd      	b.n	8005b94 <BusFault_Handler+0x4>

08005b98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005b9c:	bf00      	nop
 8005b9e:	e7fd      	b.n	8005b9c <UsageFault_Handler+0x4>

08005ba0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005ba4:	bf00      	nop
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bc80      	pop	{r7}
 8005baa:	4770      	bx	lr

08005bac <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005bb0:	4802      	ldr	r0, [pc, #8]	@ (8005bbc <DMA1_Channel4_IRQHandler+0x10>)
 8005bb2:	f002 fa5d 	bl	8008070 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8005bb6:	bf00      	nop
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	20000b60 	.word	0x20000b60

08005bc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005bc4:	4802      	ldr	r0, [pc, #8]	@ (8005bd0 <TIM2_IRQHandler+0x10>)
 8005bc6:	f006 fa65 	bl	800c094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005bca:	bf00      	nop
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	200009ac 	.word	0x200009ac

08005bd4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005bd8:	4802      	ldr	r0, [pc, #8]	@ (8005be4 <TIM3_IRQHandler+0x10>)
 8005bda:	f006 fa5b 	bl	800c094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005bde:	bf00      	nop
 8005be0:	bd80      	pop	{r7, pc}
 8005be2:	bf00      	nop
 8005be4:	200009f8 	.word	0x200009f8

08005be8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005bec:	4802      	ldr	r0, [pc, #8]	@ (8005bf8 <USART1_IRQHandler+0x10>)
 8005bee:	f007 f9cd 	bl	800cf8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005bf2:	bf00      	nop
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	20000a88 	.word	0x20000a88

08005bfc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005c00:	4802      	ldr	r0, [pc, #8]	@ (8005c0c <USART2_IRQHandler+0x10>)
 8005c02:	f007 f9c3 	bl	800cf8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005c06:	bf00      	nop
 8005c08:	bd80      	pop	{r7, pc}
 8005c0a:	bf00      	nop
 8005c0c:	20000ad0 	.word	0x20000ad0

08005c10 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005c14:	4802      	ldr	r0, [pc, #8]	@ (8005c20 <USART3_IRQHandler+0x10>)
 8005c16:	f007 f9b9 	bl	800cf8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005c1a:	bf00      	nop
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	20000b18 	.word	0x20000b18

08005c24 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005c28:	4802      	ldr	r0, [pc, #8]	@ (8005c34 <TIM7_IRQHandler+0x10>)
 8005c2a:	f006 fa33 	bl	800c094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005c2e:	bf00      	nop
 8005c30:	bd80      	pop	{r7, pc}
 8005c32:	bf00      	nop
 8005c34:	20000a40 	.word	0x20000a40

08005c38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b086      	sub	sp, #24
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005c40:	4a14      	ldr	r2, [pc, #80]	@ (8005c94 <_sbrk+0x5c>)
 8005c42:	4b15      	ldr	r3, [pc, #84]	@ (8005c98 <_sbrk+0x60>)
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005c4c:	4b13      	ldr	r3, [pc, #76]	@ (8005c9c <_sbrk+0x64>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d102      	bne.n	8005c5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005c54:	4b11      	ldr	r3, [pc, #68]	@ (8005c9c <_sbrk+0x64>)
 8005c56:	4a12      	ldr	r2, [pc, #72]	@ (8005ca0 <_sbrk+0x68>)
 8005c58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005c5a:	4b10      	ldr	r3, [pc, #64]	@ (8005c9c <_sbrk+0x64>)
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4413      	add	r3, r2
 8005c62:	693a      	ldr	r2, [r7, #16]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d207      	bcs.n	8005c78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005c68:	f00f f95a 	bl	8014f20 <__errno>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	220c      	movs	r2, #12
 8005c70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005c72:	f04f 33ff 	mov.w	r3, #4294967295
 8005c76:	e009      	b.n	8005c8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005c78:	4b08      	ldr	r3, [pc, #32]	@ (8005c9c <_sbrk+0x64>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005c7e:	4b07      	ldr	r3, [pc, #28]	@ (8005c9c <_sbrk+0x64>)
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4413      	add	r3, r2
 8005c86:	4a05      	ldr	r2, [pc, #20]	@ (8005c9c <_sbrk+0x64>)
 8005c88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	3718      	adds	r7, #24
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}
 8005c94:	2000c000 	.word	0x2000c000
 8005c98:	00004000 	.word	0x00004000
 8005c9c:	200009f4 	.word	0x200009f4
 8005ca0:	20002df8 	.word	0x20002df8

08005ca4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005ca8:	bf00      	nop
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bc80      	pop	{r7}
 8005cae:	4770      	bx	lr

08005cb0 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim7;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b08e      	sub	sp, #56	@ 0x38
 8005cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005cb6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005cba:	2200      	movs	r2, #0
 8005cbc:	601a      	str	r2, [r3, #0]
 8005cbe:	605a      	str	r2, [r3, #4]
 8005cc0:	609a      	str	r2, [r3, #8]
 8005cc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005cc4:	f107 0320 	add.w	r3, r7, #32
 8005cc8:	2200      	movs	r2, #0
 8005cca:	601a      	str	r2, [r3, #0]
 8005ccc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005cce:	1d3b      	adds	r3, r7, #4
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	601a      	str	r2, [r3, #0]
 8005cd4:	605a      	str	r2, [r3, #4]
 8005cd6:	609a      	str	r2, [r3, #8]
 8005cd8:	60da      	str	r2, [r3, #12]
 8005cda:	611a      	str	r2, [r3, #16]
 8005cdc:	615a      	str	r2, [r3, #20]
 8005cde:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005ce0:	4b37      	ldr	r3, [pc, #220]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005ce2:	4a38      	ldr	r2, [pc, #224]	@ (8005dc4 <MX_TIM3_Init+0x114>)
 8005ce4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8005ce6:	4b36      	ldr	r3, [pc, #216]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005ce8:	2247      	movs	r2, #71	@ 0x47
 8005cea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005cec:	4b34      	ldr	r3, [pc, #208]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005cee:	2200      	movs	r2, #0
 8005cf0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005cf2:	4b33      	ldr	r3, [pc, #204]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005cf4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005cf8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005cfa:	4b31      	ldr	r3, [pc, #196]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005d00:	4b2f      	ldr	r3, [pc, #188]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005d02:	2280      	movs	r2, #128	@ 0x80
 8005d04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005d06:	482e      	ldr	r0, [pc, #184]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005d08:	f006 f802 	bl	800bd10 <HAL_TIM_Base_Init>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d001      	beq.n	8005d16 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8005d12:	f7ff fdfb 	bl	800590c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005d1c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005d20:	4619      	mov	r1, r3
 8005d22:	4827      	ldr	r0, [pc, #156]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005d24:	f006 fb80 	bl	800c428 <HAL_TIM_ConfigClockSource>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d001      	beq.n	8005d32 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8005d2e:	f7ff fded 	bl	800590c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005d32:	4823      	ldr	r0, [pc, #140]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005d34:	f006 f89c 	bl	800be70 <HAL_TIM_PWM_Init>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8005d3e:	f7ff fde5 	bl	800590c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d42:	2300      	movs	r3, #0
 8005d44:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d46:	2300      	movs	r3, #0
 8005d48:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005d4a:	f107 0320 	add.w	r3, r7, #32
 8005d4e:	4619      	mov	r1, r3
 8005d50:	481b      	ldr	r0, [pc, #108]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005d52:	f006 ff35 	bl	800cbc0 <HAL_TIMEx_MasterConfigSynchronization>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d001      	beq.n	8005d60 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8005d5c:	f7ff fdd6 	bl	800590c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005d60:	2360      	movs	r3, #96	@ 0x60
 8005d62:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005d64:	2300      	movs	r3, #0
 8005d66:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005d70:	1d3b      	adds	r3, r7, #4
 8005d72:	2200      	movs	r2, #0
 8005d74:	4619      	mov	r1, r3
 8005d76:	4812      	ldr	r0, [pc, #72]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005d78:	f006 fa94 	bl	800c2a4 <HAL_TIM_PWM_ConfigChannel>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d001      	beq.n	8005d86 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8005d82:	f7ff fdc3 	bl	800590c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005d86:	1d3b      	adds	r3, r7, #4
 8005d88:	2204      	movs	r2, #4
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	480c      	ldr	r0, [pc, #48]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005d8e:	f006 fa89 	bl	800c2a4 <HAL_TIM_PWM_ConfigChannel>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d001      	beq.n	8005d9c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8005d98:	f7ff fdb8 	bl	800590c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005d9c:	1d3b      	adds	r3, r7, #4
 8005d9e:	2208      	movs	r2, #8
 8005da0:	4619      	mov	r1, r3
 8005da2:	4807      	ldr	r0, [pc, #28]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005da4:	f006 fa7e 	bl	800c2a4 <HAL_TIM_PWM_ConfigChannel>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d001      	beq.n	8005db2 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8005dae:	f7ff fdad 	bl	800590c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005db2:	4803      	ldr	r0, [pc, #12]	@ (8005dc0 <MX_TIM3_Init+0x110>)
 8005db4:	f000 f880 	bl	8005eb8 <HAL_TIM_MspPostInit>

}
 8005db8:	bf00      	nop
 8005dba:	3738      	adds	r7, #56	@ 0x38
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	200009f8 	.word	0x200009f8
 8005dc4:	40000400 	.word	0x40000400

08005dc8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005dce:	463b      	mov	r3, r7
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	601a      	str	r2, [r3, #0]
 8005dd4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005dd6:	4b15      	ldr	r3, [pc, #84]	@ (8005e2c <MX_TIM7_Init+0x64>)
 8005dd8:	4a15      	ldr	r2, [pc, #84]	@ (8005e30 <MX_TIM7_Init+0x68>)
 8005dda:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 71;
 8005ddc:	4b13      	ldr	r3, [pc, #76]	@ (8005e2c <MX_TIM7_Init+0x64>)
 8005dde:	2247      	movs	r2, #71	@ 0x47
 8005de0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005de2:	4b12      	ldr	r3, [pc, #72]	@ (8005e2c <MX_TIM7_Init+0x64>)
 8005de4:	2200      	movs	r2, #0
 8005de6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8005de8:	4b10      	ldr	r3, [pc, #64]	@ (8005e2c <MX_TIM7_Init+0x64>)
 8005dea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005dee:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005df0:	4b0e      	ldr	r3, [pc, #56]	@ (8005e2c <MX_TIM7_Init+0x64>)
 8005df2:	2280      	movs	r2, #128	@ 0x80
 8005df4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005df6:	480d      	ldr	r0, [pc, #52]	@ (8005e2c <MX_TIM7_Init+0x64>)
 8005df8:	f005 ff8a 	bl	800bd10 <HAL_TIM_Base_Init>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d001      	beq.n	8005e06 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8005e02:	f7ff fd83 	bl	800590c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e06:	2300      	movs	r3, #0
 8005e08:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005e0e:	463b      	mov	r3, r7
 8005e10:	4619      	mov	r1, r3
 8005e12:	4806      	ldr	r0, [pc, #24]	@ (8005e2c <MX_TIM7_Init+0x64>)
 8005e14:	f006 fed4 	bl	800cbc0 <HAL_TIMEx_MasterConfigSynchronization>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d001      	beq.n	8005e22 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8005e1e:	f7ff fd75 	bl	800590c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005e22:	bf00      	nop
 8005e24:	3708      	adds	r7, #8
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}
 8005e2a:	bf00      	nop
 8005e2c:	20000a40 	.word	0x20000a40
 8005e30:	40001400 	.word	0x40001400

08005e34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a1a      	ldr	r2, [pc, #104]	@ (8005eac <HAL_TIM_Base_MspInit+0x78>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d114      	bne.n	8005e70 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005e46:	4b1a      	ldr	r3, [pc, #104]	@ (8005eb0 <HAL_TIM_Base_MspInit+0x7c>)
 8005e48:	69db      	ldr	r3, [r3, #28]
 8005e4a:	4a19      	ldr	r2, [pc, #100]	@ (8005eb0 <HAL_TIM_Base_MspInit+0x7c>)
 8005e4c:	f043 0302 	orr.w	r3, r3, #2
 8005e50:	61d3      	str	r3, [r2, #28]
 8005e52:	4b17      	ldr	r3, [pc, #92]	@ (8005eb0 <HAL_TIM_Base_MspInit+0x7c>)
 8005e54:	69db      	ldr	r3, [r3, #28]
 8005e56:	f003 0302 	and.w	r3, r3, #2
 8005e5a:	60fb      	str	r3, [r7, #12]
 8005e5c:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8005e5e:	2200      	movs	r2, #0
 8005e60:	2105      	movs	r1, #5
 8005e62:	201d      	movs	r0, #29
 8005e64:	f001 febf 	bl	8007be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005e68:	201d      	movs	r0, #29
 8005e6a:	f001 fed8 	bl	8007c1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8005e6e:	e018      	b.n	8005ea2 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a0f      	ldr	r2, [pc, #60]	@ (8005eb4 <HAL_TIM_Base_MspInit+0x80>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d113      	bne.n	8005ea2 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb0 <HAL_TIM_Base_MspInit+0x7c>)
 8005e7c:	69db      	ldr	r3, [r3, #28]
 8005e7e:	4a0c      	ldr	r2, [pc, #48]	@ (8005eb0 <HAL_TIM_Base_MspInit+0x7c>)
 8005e80:	f043 0320 	orr.w	r3, r3, #32
 8005e84:	61d3      	str	r3, [r2, #28]
 8005e86:	4b0a      	ldr	r3, [pc, #40]	@ (8005eb0 <HAL_TIM_Base_MspInit+0x7c>)
 8005e88:	69db      	ldr	r3, [r3, #28]
 8005e8a:	f003 0320 	and.w	r3, r3, #32
 8005e8e:	60bb      	str	r3, [r7, #8]
 8005e90:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8005e92:	2200      	movs	r2, #0
 8005e94:	2105      	movs	r1, #5
 8005e96:	2037      	movs	r0, #55	@ 0x37
 8005e98:	f001 fea5 	bl	8007be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005e9c:	2037      	movs	r0, #55	@ 0x37
 8005e9e:	f001 febe 	bl	8007c1e <HAL_NVIC_EnableIRQ>
}
 8005ea2:	bf00      	nop
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	40000400 	.word	0x40000400
 8005eb0:	40021000 	.word	0x40021000
 8005eb4:	40001400 	.word	0x40001400

08005eb8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b088      	sub	sp, #32
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ec0:	f107 0310 	add.w	r3, r7, #16
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	601a      	str	r2, [r3, #0]
 8005ec8:	605a      	str	r2, [r3, #4]
 8005eca:	609a      	str	r2, [r3, #8]
 8005ecc:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a1b      	ldr	r2, [pc, #108]	@ (8005f40 <HAL_TIM_MspPostInit+0x88>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d12f      	bne.n	8005f38 <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8005f44 <HAL_TIM_MspPostInit+0x8c>)
 8005eda:	699b      	ldr	r3, [r3, #24]
 8005edc:	4a19      	ldr	r2, [pc, #100]	@ (8005f44 <HAL_TIM_MspPostInit+0x8c>)
 8005ede:	f043 0304 	orr.w	r3, r3, #4
 8005ee2:	6193      	str	r3, [r2, #24]
 8005ee4:	4b17      	ldr	r3, [pc, #92]	@ (8005f44 <HAL_TIM_MspPostInit+0x8c>)
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	f003 0304 	and.w	r3, r3, #4
 8005eec:	60fb      	str	r3, [r7, #12]
 8005eee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ef0:	4b14      	ldr	r3, [pc, #80]	@ (8005f44 <HAL_TIM_MspPostInit+0x8c>)
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	4a13      	ldr	r2, [pc, #76]	@ (8005f44 <HAL_TIM_MspPostInit+0x8c>)
 8005ef6:	f043 0308 	orr.w	r3, r3, #8
 8005efa:	6193      	str	r3, [r2, #24]
 8005efc:	4b11      	ldr	r3, [pc, #68]	@ (8005f44 <HAL_TIM_MspPostInit+0x8c>)
 8005efe:	699b      	ldr	r3, [r3, #24]
 8005f00:	f003 0308 	and.w	r3, r3, #8
 8005f04:	60bb      	str	r3, [r7, #8]
 8005f06:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005f08:	23c0      	movs	r3, #192	@ 0xc0
 8005f0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f0c:	2302      	movs	r3, #2
 8005f0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f10:	2302      	movs	r3, #2
 8005f12:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f14:	f107 0310 	add.w	r3, r7, #16
 8005f18:	4619      	mov	r1, r3
 8005f1a:	480b      	ldr	r0, [pc, #44]	@ (8005f48 <HAL_TIM_MspPostInit+0x90>)
 8005f1c:	f002 fb12 	bl	8008544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005f20:	2301      	movs	r3, #1
 8005f22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f24:	2302      	movs	r3, #2
 8005f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f28:	2302      	movs	r3, #2
 8005f2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f2c:	f107 0310 	add.w	r3, r7, #16
 8005f30:	4619      	mov	r1, r3
 8005f32:	4806      	ldr	r0, [pc, #24]	@ (8005f4c <HAL_TIM_MspPostInit+0x94>)
 8005f34:	f002 fb06 	bl	8008544 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005f38:	bf00      	nop
 8005f3a:	3720      	adds	r7, #32
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	40000400 	.word	0x40000400
 8005f44:	40021000 	.word	0x40021000
 8005f48:	40010800 	.word	0x40010800
 8005f4c:	40010c00 	.word	0x40010c00

08005f50 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005f54:	4b11      	ldr	r3, [pc, #68]	@ (8005f9c <MX_USART1_UART_Init+0x4c>)
 8005f56:	4a12      	ldr	r2, [pc, #72]	@ (8005fa0 <MX_USART1_UART_Init+0x50>)
 8005f58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005f5a:	4b10      	ldr	r3, [pc, #64]	@ (8005f9c <MX_USART1_UART_Init+0x4c>)
 8005f5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005f60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005f62:	4b0e      	ldr	r3, [pc, #56]	@ (8005f9c <MX_USART1_UART_Init+0x4c>)
 8005f64:	2200      	movs	r2, #0
 8005f66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005f68:	4b0c      	ldr	r3, [pc, #48]	@ (8005f9c <MX_USART1_UART_Init+0x4c>)
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f9c <MX_USART1_UART_Init+0x4c>)
 8005f70:	2200      	movs	r2, #0
 8005f72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005f74:	4b09      	ldr	r3, [pc, #36]	@ (8005f9c <MX_USART1_UART_Init+0x4c>)
 8005f76:	220c      	movs	r2, #12
 8005f78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f7a:	4b08      	ldr	r3, [pc, #32]	@ (8005f9c <MX_USART1_UART_Init+0x4c>)
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f80:	4b06      	ldr	r3, [pc, #24]	@ (8005f9c <MX_USART1_UART_Init+0x4c>)
 8005f82:	2200      	movs	r2, #0
 8005f84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005f86:	4805      	ldr	r0, [pc, #20]	@ (8005f9c <MX_USART1_UART_Init+0x4c>)
 8005f88:	f006 fe98 	bl	800ccbc <HAL_UART_Init>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d001      	beq.n	8005f96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005f92:	f7ff fcbb 	bl	800590c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005f96:	bf00      	nop
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	20000a88 	.word	0x20000a88
 8005fa0:	40013800 	.word	0x40013800

08005fa4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005fa8:	4b11      	ldr	r3, [pc, #68]	@ (8005ff0 <MX_USART2_UART_Init+0x4c>)
 8005faa:	4a12      	ldr	r2, [pc, #72]	@ (8005ff4 <MX_USART2_UART_Init+0x50>)
 8005fac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005fae:	4b10      	ldr	r3, [pc, #64]	@ (8005ff0 <MX_USART2_UART_Init+0x4c>)
 8005fb0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005fb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8005ff0 <MX_USART2_UART_Init+0x4c>)
 8005fb8:	2200      	movs	r2, #0
 8005fba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8005ff0 <MX_USART2_UART_Init+0x4c>)
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8005ff0 <MX_USART2_UART_Init+0x4c>)
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005fc8:	4b09      	ldr	r3, [pc, #36]	@ (8005ff0 <MX_USART2_UART_Init+0x4c>)
 8005fca:	220c      	movs	r2, #12
 8005fcc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005fce:	4b08      	ldr	r3, [pc, #32]	@ (8005ff0 <MX_USART2_UART_Init+0x4c>)
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005fd4:	4b06      	ldr	r3, [pc, #24]	@ (8005ff0 <MX_USART2_UART_Init+0x4c>)
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005fda:	4805      	ldr	r0, [pc, #20]	@ (8005ff0 <MX_USART2_UART_Init+0x4c>)
 8005fdc:	f006 fe6e 	bl	800ccbc <HAL_UART_Init>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d001      	beq.n	8005fea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005fe6:	f7ff fc91 	bl	800590c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005fea:	bf00      	nop
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	20000ad0 	.word	0x20000ad0
 8005ff4:	40004400 	.word	0x40004400

08005ff8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005ffc:	4b11      	ldr	r3, [pc, #68]	@ (8006044 <MX_USART3_UART_Init+0x4c>)
 8005ffe:	4a12      	ldr	r2, [pc, #72]	@ (8006048 <MX_USART3_UART_Init+0x50>)
 8006000:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8006002:	4b10      	ldr	r3, [pc, #64]	@ (8006044 <MX_USART3_UART_Init+0x4c>)
 8006004:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8006008:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800600a:	4b0e      	ldr	r3, [pc, #56]	@ (8006044 <MX_USART3_UART_Init+0x4c>)
 800600c:	2200      	movs	r2, #0
 800600e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006010:	4b0c      	ldr	r3, [pc, #48]	@ (8006044 <MX_USART3_UART_Init+0x4c>)
 8006012:	2200      	movs	r2, #0
 8006014:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006016:	4b0b      	ldr	r3, [pc, #44]	@ (8006044 <MX_USART3_UART_Init+0x4c>)
 8006018:	2200      	movs	r2, #0
 800601a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800601c:	4b09      	ldr	r3, [pc, #36]	@ (8006044 <MX_USART3_UART_Init+0x4c>)
 800601e:	220c      	movs	r2, #12
 8006020:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006022:	4b08      	ldr	r3, [pc, #32]	@ (8006044 <MX_USART3_UART_Init+0x4c>)
 8006024:	2200      	movs	r2, #0
 8006026:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006028:	4b06      	ldr	r3, [pc, #24]	@ (8006044 <MX_USART3_UART_Init+0x4c>)
 800602a:	2200      	movs	r2, #0
 800602c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800602e:	4805      	ldr	r0, [pc, #20]	@ (8006044 <MX_USART3_UART_Init+0x4c>)
 8006030:	f006 fe44 	bl	800ccbc <HAL_UART_Init>
 8006034:	4603      	mov	r3, r0
 8006036:	2b00      	cmp	r3, #0
 8006038:	d001      	beq.n	800603e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800603a:	f7ff fc67 	bl	800590c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800603e:	bf00      	nop
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	20000b18 	.word	0x20000b18
 8006048:	40004800 	.word	0x40004800

0800604c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b08e      	sub	sp, #56	@ 0x38
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006054:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006058:	2200      	movs	r2, #0
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	605a      	str	r2, [r3, #4]
 800605e:	609a      	str	r2, [r3, #8]
 8006060:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a7c      	ldr	r2, [pc, #496]	@ (8006258 <HAL_UART_MspInit+0x20c>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d161      	bne.n	8006130 <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800606c:	4b7b      	ldr	r3, [pc, #492]	@ (800625c <HAL_UART_MspInit+0x210>)
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	4a7a      	ldr	r2, [pc, #488]	@ (800625c <HAL_UART_MspInit+0x210>)
 8006072:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006076:	6193      	str	r3, [r2, #24]
 8006078:	4b78      	ldr	r3, [pc, #480]	@ (800625c <HAL_UART_MspInit+0x210>)
 800607a:	699b      	ldr	r3, [r3, #24]
 800607c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006080:	623b      	str	r3, [r7, #32]
 8006082:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006084:	4b75      	ldr	r3, [pc, #468]	@ (800625c <HAL_UART_MspInit+0x210>)
 8006086:	699b      	ldr	r3, [r3, #24]
 8006088:	4a74      	ldr	r2, [pc, #464]	@ (800625c <HAL_UART_MspInit+0x210>)
 800608a:	f043 0304 	orr.w	r3, r3, #4
 800608e:	6193      	str	r3, [r2, #24]
 8006090:	4b72      	ldr	r3, [pc, #456]	@ (800625c <HAL_UART_MspInit+0x210>)
 8006092:	699b      	ldr	r3, [r3, #24]
 8006094:	f003 0304 	and.w	r3, r3, #4
 8006098:	61fb      	str	r3, [r7, #28]
 800609a:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800609c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80060a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060a2:	2302      	movs	r3, #2
 80060a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80060a6:	2303      	movs	r3, #3
 80060a8:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80060ae:	4619      	mov	r1, r3
 80060b0:	486b      	ldr	r0, [pc, #428]	@ (8006260 <HAL_UART_MspInit+0x214>)
 80060b2:	f002 fa47 	bl	8008544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80060b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80060ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80060bc:	2300      	movs	r3, #0
 80060be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060c0:	2300      	movs	r3, #0
 80060c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80060c8:	4619      	mov	r1, r3
 80060ca:	4865      	ldr	r0, [pc, #404]	@ (8006260 <HAL_UART_MspInit+0x214>)
 80060cc:	f002 fa3a 	bl	8008544 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80060d0:	4b64      	ldr	r3, [pc, #400]	@ (8006264 <HAL_UART_MspInit+0x218>)
 80060d2:	4a65      	ldr	r2, [pc, #404]	@ (8006268 <HAL_UART_MspInit+0x21c>)
 80060d4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80060d6:	4b63      	ldr	r3, [pc, #396]	@ (8006264 <HAL_UART_MspInit+0x218>)
 80060d8:	2210      	movs	r2, #16
 80060da:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80060dc:	4b61      	ldr	r3, [pc, #388]	@ (8006264 <HAL_UART_MspInit+0x218>)
 80060de:	2200      	movs	r2, #0
 80060e0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80060e2:	4b60      	ldr	r3, [pc, #384]	@ (8006264 <HAL_UART_MspInit+0x218>)
 80060e4:	2280      	movs	r2, #128	@ 0x80
 80060e6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80060e8:	4b5e      	ldr	r3, [pc, #376]	@ (8006264 <HAL_UART_MspInit+0x218>)
 80060ea:	2200      	movs	r2, #0
 80060ec:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80060ee:	4b5d      	ldr	r3, [pc, #372]	@ (8006264 <HAL_UART_MspInit+0x218>)
 80060f0:	2200      	movs	r2, #0
 80060f2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80060f4:	4b5b      	ldr	r3, [pc, #364]	@ (8006264 <HAL_UART_MspInit+0x218>)
 80060f6:	2200      	movs	r2, #0
 80060f8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80060fa:	4b5a      	ldr	r3, [pc, #360]	@ (8006264 <HAL_UART_MspInit+0x218>)
 80060fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006100:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8006102:	4858      	ldr	r0, [pc, #352]	@ (8006264 <HAL_UART_MspInit+0x218>)
 8006104:	f001 fd9a 	bl	8007c3c <HAL_DMA_Init>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d001      	beq.n	8006112 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800610e:	f7ff fbfd 	bl	800590c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a53      	ldr	r2, [pc, #332]	@ (8006264 <HAL_UART_MspInit+0x218>)
 8006116:	639a      	str	r2, [r3, #56]	@ 0x38
 8006118:	4a52      	ldr	r2, [pc, #328]	@ (8006264 <HAL_UART_MspInit+0x218>)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800611e:	2200      	movs	r2, #0
 8006120:	2105      	movs	r1, #5
 8006122:	2025      	movs	r0, #37	@ 0x25
 8006124:	f001 fd5f 	bl	8007be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006128:	2025      	movs	r0, #37	@ 0x25
 800612a:	f001 fd78 	bl	8007c1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800612e:	e08e      	b.n	800624e <HAL_UART_MspInit+0x202>
  else if(uartHandle->Instance==USART2)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a4d      	ldr	r2, [pc, #308]	@ (800626c <HAL_UART_MspInit+0x220>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d138      	bne.n	80061ac <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART2_CLK_ENABLE();
 800613a:	4b48      	ldr	r3, [pc, #288]	@ (800625c <HAL_UART_MspInit+0x210>)
 800613c:	69db      	ldr	r3, [r3, #28]
 800613e:	4a47      	ldr	r2, [pc, #284]	@ (800625c <HAL_UART_MspInit+0x210>)
 8006140:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006144:	61d3      	str	r3, [r2, #28]
 8006146:	4b45      	ldr	r3, [pc, #276]	@ (800625c <HAL_UART_MspInit+0x210>)
 8006148:	69db      	ldr	r3, [r3, #28]
 800614a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800614e:	61bb      	str	r3, [r7, #24]
 8006150:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006152:	4b42      	ldr	r3, [pc, #264]	@ (800625c <HAL_UART_MspInit+0x210>)
 8006154:	699b      	ldr	r3, [r3, #24]
 8006156:	4a41      	ldr	r2, [pc, #260]	@ (800625c <HAL_UART_MspInit+0x210>)
 8006158:	f043 0304 	orr.w	r3, r3, #4
 800615c:	6193      	str	r3, [r2, #24]
 800615e:	4b3f      	ldr	r3, [pc, #252]	@ (800625c <HAL_UART_MspInit+0x210>)
 8006160:	699b      	ldr	r3, [r3, #24]
 8006162:	f003 0304 	and.w	r3, r3, #4
 8006166:	617b      	str	r3, [r7, #20]
 8006168:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800616a:	2304      	movs	r3, #4
 800616c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800616e:	2302      	movs	r3, #2
 8006170:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006172:	2303      	movs	r3, #3
 8006174:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006176:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800617a:	4619      	mov	r1, r3
 800617c:	4838      	ldr	r0, [pc, #224]	@ (8006260 <HAL_UART_MspInit+0x214>)
 800617e:	f002 f9e1 	bl	8008544 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006182:	2308      	movs	r3, #8
 8006184:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006186:	2300      	movs	r3, #0
 8006188:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800618a:	2300      	movs	r3, #0
 800618c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800618e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006192:	4619      	mov	r1, r3
 8006194:	4832      	ldr	r0, [pc, #200]	@ (8006260 <HAL_UART_MspInit+0x214>)
 8006196:	f002 f9d5 	bl	8008544 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800619a:	2200      	movs	r2, #0
 800619c:	2105      	movs	r1, #5
 800619e:	2026      	movs	r0, #38	@ 0x26
 80061a0:	f001 fd21 	bl	8007be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80061a4:	2026      	movs	r0, #38	@ 0x26
 80061a6:	f001 fd3a 	bl	8007c1e <HAL_NVIC_EnableIRQ>
}
 80061aa:	e050      	b.n	800624e <HAL_UART_MspInit+0x202>
  else if(uartHandle->Instance==USART3)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a2f      	ldr	r2, [pc, #188]	@ (8006270 <HAL_UART_MspInit+0x224>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d14b      	bne.n	800624e <HAL_UART_MspInit+0x202>
    __HAL_RCC_USART3_CLK_ENABLE();
 80061b6:	4b29      	ldr	r3, [pc, #164]	@ (800625c <HAL_UART_MspInit+0x210>)
 80061b8:	69db      	ldr	r3, [r3, #28]
 80061ba:	4a28      	ldr	r2, [pc, #160]	@ (800625c <HAL_UART_MspInit+0x210>)
 80061bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80061c0:	61d3      	str	r3, [r2, #28]
 80061c2:	4b26      	ldr	r3, [pc, #152]	@ (800625c <HAL_UART_MspInit+0x210>)
 80061c4:	69db      	ldr	r3, [r3, #28]
 80061c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80061ca:	613b      	str	r3, [r7, #16]
 80061cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80061ce:	4b23      	ldr	r3, [pc, #140]	@ (800625c <HAL_UART_MspInit+0x210>)
 80061d0:	699b      	ldr	r3, [r3, #24]
 80061d2:	4a22      	ldr	r2, [pc, #136]	@ (800625c <HAL_UART_MspInit+0x210>)
 80061d4:	f043 0320 	orr.w	r3, r3, #32
 80061d8:	6193      	str	r3, [r2, #24]
 80061da:	4b20      	ldr	r3, [pc, #128]	@ (800625c <HAL_UART_MspInit+0x210>)
 80061dc:	699b      	ldr	r3, [r3, #24]
 80061de:	f003 0320 	and.w	r3, r3, #32
 80061e2:	60fb      	str	r3, [r7, #12]
 80061e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80061e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80061ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061ec:	2302      	movs	r3, #2
 80061ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80061f0:	2303      	movs	r3, #3
 80061f2:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80061f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80061f8:	4619      	mov	r1, r3
 80061fa:	481e      	ldr	r0, [pc, #120]	@ (8006274 <HAL_UART_MspInit+0x228>)
 80061fc:	f002 f9a2 	bl	8008544 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006200:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006204:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006206:	2300      	movs	r3, #0
 8006208:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800620a:	2300      	movs	r3, #0
 800620c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800620e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006212:	4619      	mov	r1, r3
 8006214:	4817      	ldr	r0, [pc, #92]	@ (8006274 <HAL_UART_MspInit+0x228>)
 8006216:	f002 f995 	bl	8008544 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_ENABLE();
 800621a:	4b17      	ldr	r3, [pc, #92]	@ (8006278 <HAL_UART_MspInit+0x22c>)
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006220:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006222:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8006226:	637b      	str	r3, [r7, #52]	@ 0x34
 8006228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800622a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800622e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006230:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006232:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8006236:	637b      	str	r3, [r7, #52]	@ 0x34
 8006238:	4a0f      	ldr	r2, [pc, #60]	@ (8006278 <HAL_UART_MspInit+0x22c>)
 800623a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800623c:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800623e:	2200      	movs	r2, #0
 8006240:	2105      	movs	r1, #5
 8006242:	2027      	movs	r0, #39	@ 0x27
 8006244:	f001 fccf 	bl	8007be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006248:	2027      	movs	r0, #39	@ 0x27
 800624a:	f001 fce8 	bl	8007c1e <HAL_NVIC_EnableIRQ>
}
 800624e:	bf00      	nop
 8006250:	3738      	adds	r7, #56	@ 0x38
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}
 8006256:	bf00      	nop
 8006258:	40013800 	.word	0x40013800
 800625c:	40021000 	.word	0x40021000
 8006260:	40010800 	.word	0x40010800
 8006264:	20000b60 	.word	0x20000b60
 8006268:	40020044 	.word	0x40020044
 800626c:	40004400 	.word	0x40004400
 8006270:	40004800 	.word	0x40004800
 8006274:	40011400 	.word	0x40011400
 8006278:	40010000 	.word	0x40010000

0800627c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800627c:	f7ff fd12 	bl	8005ca4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006280:	480b      	ldr	r0, [pc, #44]	@ (80062b0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8006282:	490c      	ldr	r1, [pc, #48]	@ (80062b4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8006284:	4a0c      	ldr	r2, [pc, #48]	@ (80062b8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8006286:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006288:	e002      	b.n	8006290 <LoopCopyDataInit>

0800628a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800628a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800628c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800628e:	3304      	adds	r3, #4

08006290 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006290:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006292:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006294:	d3f9      	bcc.n	800628a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006296:	4a09      	ldr	r2, [pc, #36]	@ (80062bc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8006298:	4c09      	ldr	r4, [pc, #36]	@ (80062c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800629a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800629c:	e001      	b.n	80062a2 <LoopFillZerobss>

0800629e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800629e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80062a0:	3204      	adds	r2, #4

080062a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80062a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80062a4:	d3fb      	bcc.n	800629e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80062a6:	f00e fe41 	bl	8014f2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80062aa:	f7ff faa7 	bl	80057fc <main>
  bx lr
 80062ae:	4770      	bx	lr
  ldr r0, =_sdata
 80062b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80062b4:	200000e8 	.word	0x200000e8
  ldr r2, =_sidata
 80062b8:	08016300 	.word	0x08016300
  ldr r2, =_sbss
 80062bc:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 80062c0:	20002df8 	.word	0x20002df8

080062c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80062c4:	e7fe      	b.n	80062c4 <ADC1_2_IRQHandler>
	...

080062c8 <AT24Cxx_get_max_addr>:
#include <stdio.h>

#include "AT24Cxx_stm32_hal.h"

uint16_t AT24Cxx_get_max_addr ( AT24Cxx_device_t* dev )
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
	switch(dev->dev_model){
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	791b      	ldrb	r3, [r3, #4]
 80062d4:	2b05      	cmp	r3, #5
 80062d6:	d820      	bhi.n	800631a <AT24Cxx_get_max_addr+0x52>
 80062d8:	a201      	add	r2, pc, #4	@ (adr r2, 80062e0 <AT24Cxx_get_max_addr+0x18>)
 80062da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062de:	bf00      	nop
 80062e0:	080062f9 	.word	0x080062f9
 80062e4:	080062fd 	.word	0x080062fd
 80062e8:	08006303 	.word	0x08006303
 80062ec:	08006309 	.word	0x08006309
 80062f0:	0800630f 	.word	0x0800630f
 80062f4:	08006315 	.word	0x08006315
	case AT24C01:
		return AT24C01_MAX_ADDR;
 80062f8:	237f      	movs	r3, #127	@ 0x7f
 80062fa:	e00f      	b.n	800631c <AT24Cxx_get_max_addr+0x54>
		break;
	case AT24C32:
		return AT24C32_MAX_ADDR;
 80062fc:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8006300:	e00c      	b.n	800631c <AT24Cxx_get_max_addr+0x54>
		break;
	case AT24C64:
		return AT24C64_MAX_ADDR;
 8006302:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8006306:	e009      	b.n	800631c <AT24Cxx_get_max_addr+0x54>
		break;
	case AT24C128:
		return AT24C128_MAX_ADDR;
 8006308:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 800630c:	e006      	b.n	800631c <AT24Cxx_get_max_addr+0x54>
		break;
	case AT24C256:
		return AT24C256_MAX_ADDR;
 800630e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8006312:	e003      	b.n	800631c <AT24Cxx_get_max_addr+0x54>
		break;
		//not supported yet, will overflow
	case AT24C512:
		return AT24C512_MAX_ADDR;
 8006314:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006318:	e000      	b.n	800631c <AT24Cxx_get_max_addr+0x54>
		break;
	default:
		return 0;
 800631a:	2300      	movs	r3, #0
		break;
	}
	return 0;
}
 800631c:	4618      	mov	r0, r3
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	bc80      	pop	{r7}
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop

08006328 <AT24Cxx_get_pg_size>:

uint16_t AT24Cxx_get_pg_size ( AT24Cxx_device_t* dev )
{
 8006328:	b480      	push	{r7}
 800632a:	b083      	sub	sp, #12
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
	switch(dev->dev_model){
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	791b      	ldrb	r3, [r3, #4]
 8006334:	2b05      	cmp	r3, #5
 8006336:	d81b      	bhi.n	8006370 <AT24Cxx_get_pg_size+0x48>
 8006338:	a201      	add	r2, pc, #4	@ (adr r2, 8006340 <AT24Cxx_get_pg_size+0x18>)
 800633a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800633e:	bf00      	nop
 8006340:	08006359 	.word	0x08006359
 8006344:	0800635d 	.word	0x0800635d
 8006348:	08006361 	.word	0x08006361
 800634c:	08006365 	.word	0x08006365
 8006350:	08006369 	.word	0x08006369
 8006354:	0800636d 	.word	0x0800636d
	case AT24C01:
		return AT24C01_PG_SIZE;
 8006358:	2308      	movs	r3, #8
 800635a:	e00a      	b.n	8006372 <AT24Cxx_get_pg_size+0x4a>
		break;
	case AT24C32:
		return AT24C32_PG_SIZE;
 800635c:	2320      	movs	r3, #32
 800635e:	e008      	b.n	8006372 <AT24Cxx_get_pg_size+0x4a>
		break;
	case AT24C64:
		return AT24C64_PG_SIZE;
 8006360:	2320      	movs	r3, #32
 8006362:	e006      	b.n	8006372 <AT24Cxx_get_pg_size+0x4a>
		break;
	case AT24C128:
		return AT24C128_PG_SIZE;
 8006364:	2340      	movs	r3, #64	@ 0x40
 8006366:	e004      	b.n	8006372 <AT24Cxx_get_pg_size+0x4a>
		break;
	case AT24C256:
		return AT24C256_PG_SIZE;
 8006368:	2340      	movs	r3, #64	@ 0x40
 800636a:	e002      	b.n	8006372 <AT24Cxx_get_pg_size+0x4a>
		break;
	case AT24C512:
		//not supported yet, will overflow
		return AT24C512_PG_SIZE;
 800636c:	2380      	movs	r3, #128	@ 0x80
 800636e:	e000      	b.n	8006372 <AT24Cxx_get_pg_size+0x4a>
		break;
	default:
		return 0;
 8006370:	2300      	movs	r3, #0
		break;
	}
	return 0;
}
 8006372:	4618      	mov	r0, r3
 8006374:	370c      	adds	r7, #12
 8006376:	46bd      	mov	sp, r7
 8006378:	bc80      	pop	{r7}
 800637a:	4770      	bx	lr

0800637c <AT24Cxx_init>:

AT24Cxx_ERR_TypeDef AT24Cxx_init( AT24Cxx_devices_t* devices, 
	uint8_t init_dev_addr, I2C_HandleTypeDef* i2c_handle)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b086      	sub	sp, #24
 8006380:	af00      	add	r7, sp, #0
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	460b      	mov	r3, r1
 8006386:	607a      	str	r2, [r7, #4]
 8006388:	72fb      	strb	r3, [r7, #11]
	//adds first device to AT32Cxx_devices array
	//further devices should be added by calling AT24Cxx_add_dev()
	AT24Cxx_device_t *at = (AT24Cxx_device_t*)calloc(1, sizeof(AT24Cxx_device_t));
 800638a:	2114      	movs	r1, #20
 800638c:	2001      	movs	r0, #1
 800638e:	f00e fce5 	bl	8014d5c <calloc>
 8006392:	4603      	mov	r3, r0
 8006394:	613b      	str	r3, [r7, #16]
	if ( at == NULL )
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d102      	bne.n	80063a2 <AT24Cxx_init+0x26>
		return at_init_err;
 800639c:	f04f 33ff 	mov.w	r3, #4294967295
 80063a0:	e028      	b.n	80063f4 <AT24Cxx_init+0x78>

	for(uint8_t i = 0; i < 8; i++)
 80063a2:	2300      	movs	r3, #0
 80063a4:	75fb      	strb	r3, [r7, #23]
 80063a6:	e007      	b.n	80063b8 <AT24Cxx_init+0x3c>
			devices->devices[i] = 0x00;
 80063a8:	7dfa      	ldrb	r2, [r7, #23]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2100      	movs	r1, #0
 80063ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(uint8_t i = 0; i < 8; i++)
 80063b2:	7dfb      	ldrb	r3, [r7, #23]
 80063b4:	3301      	adds	r3, #1
 80063b6:	75fb      	strb	r3, [r7, #23]
 80063b8:	7dfb      	ldrb	r3, [r7, #23]
 80063ba:	2b07      	cmp	r3, #7
 80063bc:	d9f4      	bls.n	80063a8 <AT24Cxx_init+0x2c>

	at->dev_addr = init_dev_addr;
 80063be:	7afb      	ldrb	r3, [r7, #11]
 80063c0:	b29a      	uxth	r2, r3
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	80da      	strh	r2, [r3, #6]
	at->next_dev = NULL;
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	2200      	movs	r2, #0
 80063ca:	60da      	str	r2, [r3, #12]
	at->prev_dev = NULL;
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	2200      	movs	r2, #0
 80063d0:	611a      	str	r2, [r3, #16]
	at->dev_model = AT24Cxx_USED_MODEL;
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	2205      	movs	r2, #5
 80063d6:	711a      	strb	r2, [r3, #4]
	at->dev_port = i2c_handle;
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	601a      	str	r2, [r3, #0]
	at->initialized = true;
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	2201      	movs	r2, #1
 80063e2:	721a      	strb	r2, [r3, #8]
	devices->dev_count = 1;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 2020 	strb.w	r2, [r3, #32]
	devices->devices[0] = at;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	693a      	ldr	r2, [r7, #16]
 80063f0:	601a      	str	r2, [r3, #0]

	return at_ok;
 80063f2:	2300      	movs	r3, #0
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3718      	adds	r7, #24
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <AT24Cxx_add_dev>:

AT24Cxx_ERR_TypeDef AT24Cxx_add_dev( AT24Cxx_devices_t* devices, 
	uint8_t dev_addr, I2C_HandleTypeDef* i2c_handle)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b086      	sub	sp, #24
 8006400:	af00      	add	r7, sp, #0
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	460b      	mov	r3, r1
 8006406:	607a      	str	r2, [r7, #4]
 8006408:	72fb      	strb	r3, [r7, #11]
	if(devices->dev_count == 0 || devices->dev_count > 8)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d004      	beq.n	800641e <AT24Cxx_add_dev+0x22>
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f893 3020 	ldrb.w	r3, [r3, #32]
 800641a:	2b08      	cmp	r3, #8
 800641c:	d902      	bls.n	8006424 <AT24Cxx_add_dev+0x28>
		return at_add_dev_err;
 800641e:	f06f 0301 	mvn.w	r3, #1
 8006422:	e03e      	b.n	80064a2 <AT24Cxx_add_dev+0xa6>

	AT24Cxx_device_t *at = (AT24Cxx_device_t*)calloc(1, sizeof(AT24Cxx_device_t));
 8006424:	2114      	movs	r1, #20
 8006426:	2001      	movs	r0, #1
 8006428:	f00e fc98 	bl	8014d5c <calloc>
 800642c:	4603      	mov	r3, r0
 800642e:	617b      	str	r3, [r7, #20]
	if ( at == NULL )
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d102      	bne.n	800643c <AT24Cxx_add_dev+0x40>
		return at_add_dev_err;
 8006436:	f06f 0301 	mvn.w	r3, #1
 800643a:	e032      	b.n	80064a2 <AT24Cxx_add_dev+0xa6>

	at->dev_addr = dev_addr;
 800643c:	7afb      	ldrb	r3, [r7, #11]
 800643e:	b29a      	uxth	r2, r3
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	80da      	strh	r2, [r3, #6]
	at->next_dev = NULL;
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	2200      	movs	r2, #0
 8006448:	60da      	str	r2, [r3, #12]
	at->prev_dev = devices->devices[devices->dev_count-1];
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006450:	1e5a      	subs	r2, r3, #1
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	611a      	str	r2, [r3, #16]
	at->dev_model = AT24Cxx_USED_MODEL;
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	2205      	movs	r2, #5
 8006460:	711a      	strb	r2, [r3, #4]
	at->dev_port = i2c_handle;
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	601a      	str	r2, [r3, #0]
	at->initialized = true;
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	2201      	movs	r2, #1
 800646c:	721a      	strb	r2, [r3, #8]
	devices->dev_count++;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006474:	3301      	adds	r3, #1
 8006476:	b2da      	uxtb	r2, r3
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f883 2020 	strb.w	r2, [r3, #32]
	devices->devices[devices->dev_count-1] = at;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006484:	1e5a      	subs	r2, r3, #1
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6979      	ldr	r1, [r7, #20]
 800648a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	//update previous device's next device
	devices->devices[devices->dev_count-2]->next_dev = at;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006494:	1e9a      	subs	r2, r3, #2
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800649c:	697a      	ldr	r2, [r7, #20]
 800649e:	60da      	str	r2, [r3, #12]
	return at_ok;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3718      	adds	r7, #24
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}

080064aa <AT24Cxx_write_byte_buffer>:
	return at_w_byte_err;
}

AT24Cxx_ERR_TypeDef AT24Cxx_write_byte_buffer( AT24Cxx_device_t* dev,
		uint8_t* data_buf, uint16_t mem_addr, uint16_t buf_length)
{
 80064aa:	b5b0      	push	{r4, r5, r7, lr}
 80064ac:	b08a      	sub	sp, #40	@ 0x28
 80064ae:	af04      	add	r7, sp, #16
 80064b0:	60f8      	str	r0, [r7, #12]
 80064b2:	60b9      	str	r1, [r7, #8]
 80064b4:	4611      	mov	r1, r2
 80064b6:	461a      	mov	r2, r3
 80064b8:	460b      	mov	r3, r1
 80064ba:	80fb      	strh	r3, [r7, #6]
 80064bc:	4613      	mov	r3, r2
 80064be:	80bb      	strh	r3, [r7, #4]
	//TODO checks

	uint8_t page_size = AT24Cxx_get_pg_size(dev);
 80064c0:	68f8      	ldr	r0, [r7, #12]
 80064c2:	f7ff ff31 	bl	8006328 <AT24Cxx_get_pg_size>
 80064c6:	4603      	mov	r3, r0
 80064c8:	75bb      	strb	r3, [r7, #22]

	uint8_t page_remaining = page_size - mem_addr % page_size;
 80064ca:	88fb      	ldrh	r3, [r7, #6]
 80064cc:	7dba      	ldrb	r2, [r7, #22]
 80064ce:	fb93 f1f2 	sdiv	r1, r3, r2
 80064d2:	fb01 f202 	mul.w	r2, r1, r2
 80064d6:	1a9b      	subs	r3, r3, r2
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	7dba      	ldrb	r2, [r7, #22]
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	757b      	strb	r3, [r7, #21]

	uint8_t page_writes = (buf_length - page_remaining) / page_size;
 80064e0:	88ba      	ldrh	r2, [r7, #4]
 80064e2:	7d7b      	ldrb	r3, [r7, #21]
 80064e4:	1ad2      	subs	r2, r2, r3
 80064e6:	7dbb      	ldrb	r3, [r7, #22]
 80064e8:	fb92 f3f3 	sdiv	r3, r2, r3
 80064ec:	753b      	strb	r3, [r7, #20]
	uint8_t remainder_writes = (buf_length - page_remaining) % page_size;
 80064ee:	88ba      	ldrh	r2, [r7, #4]
 80064f0:	7d7b      	ldrb	r3, [r7, #21]
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	7dba      	ldrb	r2, [r7, #22]
 80064f6:	fb93 f1f2 	sdiv	r1, r3, r2
 80064fa:	fb01 f202 	mul.w	r2, r1, r2
 80064fe:	1a9b      	subs	r3, r3, r2
 8006500:	74fb      	strb	r3, [r7, #19]

	//finish first page
	if((mem_addr + page_remaining) > 0x00 &&
 8006502:	88fa      	ldrh	r2, [r7, #6]
 8006504:	7d7b      	ldrb	r3, [r7, #21]
 8006506:	4413      	add	r3, r2
 8006508:	2b00      	cmp	r3, #0
 800650a:	dd23      	ble.n	8006554 <AT24Cxx_write_byte_buffer+0xaa>
		(mem_addr + page_remaining) < AT24Cxx_get_max_addr(dev)){
 800650c:	88fa      	ldrh	r2, [r7, #6]
 800650e:	7d7b      	ldrb	r3, [r7, #21]
 8006510:	18d4      	adds	r4, r2, r3
 8006512:	68f8      	ldr	r0, [r7, #12]
 8006514:	f7ff fed8 	bl	80062c8 <AT24Cxx_get_max_addr>
 8006518:	4603      	mov	r3, r0
	if((mem_addr + page_remaining) > 0x00 &&
 800651a:	429c      	cmp	r4, r3
 800651c:	da1a      	bge.n	8006554 <AT24Cxx_write_byte_buffer+0xaa>

		while(HAL_I2C_Mem_Write(dev->dev_port,
 800651e:	bf00      	nop
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6818      	ldr	r0, [r3, #0]
				AT24Cxx_BASE_ADDR_W | (dev->dev_addr << 1) ,
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	88db      	ldrh	r3, [r3, #6]
 8006528:	005b      	lsls	r3, r3, #1
 800652a:	b21b      	sxth	r3, r3
 800652c:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8006530:	b21b      	sxth	r3, r3
		while(HAL_I2C_Mem_Write(dev->dev_port,
 8006532:	b299      	uxth	r1, r3
 8006534:	7d7b      	ldrb	r3, [r7, #21]
 8006536:	b29b      	uxth	r3, r3
 8006538:	88fa      	ldrh	r2, [r7, #6]
 800653a:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
 800653e:	9402      	str	r4, [sp, #8]
 8006540:	9301      	str	r3, [sp, #4]
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	9300      	str	r3, [sp, #0]
 8006546:	2310      	movs	r3, #16
 8006548:	f002 fe86 	bl	8009258 <HAL_I2C_Mem_Write>
 800654c:	4603      	mov	r3, r0
				(uint16_t) mem_addr,
				I2C_MEMADD_SIZE_16BIT,
				data_buf,
				page_remaining,
				AT24Cxx_I2C_TIMOUT) != HAL_OK);
 800654e:	2b00      	cmp	r3, #0
 8006550:	d1e6      	bne.n	8006520 <AT24Cxx_write_byte_buffer+0x76>
	if((mem_addr + page_remaining) > 0x00 &&
 8006552:	e002      	b.n	800655a <AT24Cxx_write_byte_buffer+0xb0>
	}else return at_w_bytes_err;
 8006554:	f06f 0304 	mvn.w	r3, #4
 8006558:	e0a5      	b.n	80066a6 <AT24Cxx_write_byte_buffer+0x1fc>

	for(uint8_t current_page = 0; current_page < page_writes; current_page++){
 800655a:	2300      	movs	r3, #0
 800655c:	75fb      	strb	r3, [r7, #23]
 800655e:	e04e      	b.n	80065fe <AT24Cxx_write_byte_buffer+0x154>
		if((mem_addr + page_remaining + (current_page * page_size)) > 0x00 &&
 8006560:	88fa      	ldrh	r2, [r7, #6]
 8006562:	7d7b      	ldrb	r3, [r7, #21]
 8006564:	441a      	add	r2, r3
 8006566:	7dfb      	ldrb	r3, [r7, #23]
 8006568:	7db9      	ldrb	r1, [r7, #22]
 800656a:	fb01 f303 	mul.w	r3, r1, r3
 800656e:	4413      	add	r3, r2
 8006570:	2b00      	cmp	r3, #0
 8006572:	dd3e      	ble.n	80065f2 <AT24Cxx_write_byte_buffer+0x148>
			(mem_addr + page_remaining + (current_page * page_size)) < AT24Cxx_get_max_addr(dev)){
 8006574:	88fa      	ldrh	r2, [r7, #6]
 8006576:	7d7b      	ldrb	r3, [r7, #21]
 8006578:	441a      	add	r2, r3
 800657a:	7dfb      	ldrb	r3, [r7, #23]
 800657c:	7db9      	ldrb	r1, [r7, #22]
 800657e:	fb01 f303 	mul.w	r3, r1, r3
 8006582:	18d4      	adds	r4, r2, r3
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f7ff fe9f 	bl	80062c8 <AT24Cxx_get_max_addr>
 800658a:	4603      	mov	r3, r0
		if((mem_addr + page_remaining + (current_page * page_size)) > 0x00 &&
 800658c:	429c      	cmp	r4, r3
 800658e:	da30      	bge.n	80065f2 <AT24Cxx_write_byte_buffer+0x148>

				while(HAL_I2C_Mem_Write(dev->dev_port,
 8006590:	bf00      	nop
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6818      	ldr	r0, [r3, #0]
					AT24Cxx_BASE_ADDR_W | (dev->dev_addr << 1) ,
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	88db      	ldrh	r3, [r3, #6]
 800659a:	005b      	lsls	r3, r3, #1
 800659c:	b21b      	sxth	r3, r3
 800659e:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80065a2:	b21b      	sxth	r3, r3
				while(HAL_I2C_Mem_Write(dev->dev_port,
 80065a4:	b29c      	uxth	r4, r3
					(uint16_t) mem_addr + page_remaining + (current_page * page_size),
 80065a6:	7d7b      	ldrb	r3, [r7, #21]
 80065a8:	b29a      	uxth	r2, r3
 80065aa:	88fb      	ldrh	r3, [r7, #6]
 80065ac:	4413      	add	r3, r2
 80065ae:	b29a      	uxth	r2, r3
 80065b0:	7dfb      	ldrb	r3, [r7, #23]
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	7db9      	ldrb	r1, [r7, #22]
 80065b6:	b289      	uxth	r1, r1
 80065b8:	fb01 f303 	mul.w	r3, r1, r3
 80065bc:	b29b      	uxth	r3, r3
				while(HAL_I2C_Mem_Write(dev->dev_port,
 80065be:	4413      	add	r3, r2
 80065c0:	b29d      	uxth	r5, r3
					I2C_MEMADD_SIZE_16BIT,
					data_buf + page_remaining + (current_page * page_size),
 80065c2:	7d7b      	ldrb	r3, [r7, #21]
 80065c4:	7dfa      	ldrb	r2, [r7, #23]
 80065c6:	7db9      	ldrb	r1, [r7, #22]
 80065c8:	fb01 f202 	mul.w	r2, r1, r2
 80065cc:	4413      	add	r3, r2
				while(HAL_I2C_Mem_Write(dev->dev_port,
 80065ce:	68ba      	ldr	r2, [r7, #8]
 80065d0:	4413      	add	r3, r2
 80065d2:	7dba      	ldrb	r2, [r7, #22]
 80065d4:	b292      	uxth	r2, r2
 80065d6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80065da:	9102      	str	r1, [sp, #8]
 80065dc:	9201      	str	r2, [sp, #4]
 80065de:	9300      	str	r3, [sp, #0]
 80065e0:	2310      	movs	r3, #16
 80065e2:	462a      	mov	r2, r5
 80065e4:	4621      	mov	r1, r4
 80065e6:	f002 fe37 	bl	8009258 <HAL_I2C_Mem_Write>
 80065ea:	4603      	mov	r3, r0
					page_size,
					AT24Cxx_I2C_TIMOUT) != HAL_OK);
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d1d0      	bne.n	8006592 <AT24Cxx_write_byte_buffer+0xe8>
		if((mem_addr + page_remaining + (current_page * page_size)) > 0x00 &&
 80065f0:	e002      	b.n	80065f8 <AT24Cxx_write_byte_buffer+0x14e>
		}else return at_w_bytes_err;
 80065f2:	f06f 0304 	mvn.w	r3, #4
 80065f6:	e056      	b.n	80066a6 <AT24Cxx_write_byte_buffer+0x1fc>
	for(uint8_t current_page = 0; current_page < page_writes; current_page++){
 80065f8:	7dfb      	ldrb	r3, [r7, #23]
 80065fa:	3301      	adds	r3, #1
 80065fc:	75fb      	strb	r3, [r7, #23]
 80065fe:	7dfa      	ldrb	r2, [r7, #23]
 8006600:	7d3b      	ldrb	r3, [r7, #20]
 8006602:	429a      	cmp	r2, r3
 8006604:	d3ac      	bcc.n	8006560 <AT24Cxx_write_byte_buffer+0xb6>
	}

	if(remainder_writes){
 8006606:	7cfb      	ldrb	r3, [r7, #19]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d04b      	beq.n	80066a4 <AT24Cxx_write_byte_buffer+0x1fa>
		if((mem_addr + page_remaining + (page_writes * page_size)) > 0x00 &&
 800660c:	88fa      	ldrh	r2, [r7, #6]
 800660e:	7d7b      	ldrb	r3, [r7, #21]
 8006610:	441a      	add	r2, r3
 8006612:	7d3b      	ldrb	r3, [r7, #20]
 8006614:	7db9      	ldrb	r1, [r7, #22]
 8006616:	fb01 f303 	mul.w	r3, r1, r3
 800661a:	4413      	add	r3, r2
 800661c:	2b00      	cmp	r3, #0
 800661e:	dd3e      	ble.n	800669e <AT24Cxx_write_byte_buffer+0x1f4>
			(mem_addr + page_remaining + (page_writes * page_size)) < AT24Cxx_get_max_addr(dev)){
 8006620:	88fa      	ldrh	r2, [r7, #6]
 8006622:	7d7b      	ldrb	r3, [r7, #21]
 8006624:	441a      	add	r2, r3
 8006626:	7d3b      	ldrb	r3, [r7, #20]
 8006628:	7db9      	ldrb	r1, [r7, #22]
 800662a:	fb01 f303 	mul.w	r3, r1, r3
 800662e:	18d4      	adds	r4, r2, r3
 8006630:	68f8      	ldr	r0, [r7, #12]
 8006632:	f7ff fe49 	bl	80062c8 <AT24Cxx_get_max_addr>
 8006636:	4603      	mov	r3, r0
		if((mem_addr + page_remaining + (page_writes * page_size)) > 0x00 &&
 8006638:	429c      	cmp	r4, r3
 800663a:	da30      	bge.n	800669e <AT24Cxx_write_byte_buffer+0x1f4>

			while(HAL_I2C_Mem_Write(dev->dev_port,
 800663c:	bf00      	nop
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6818      	ldr	r0, [r3, #0]
				AT24Cxx_BASE_ADDR_W | (dev->dev_addr << 1) ,
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	88db      	ldrh	r3, [r3, #6]
 8006646:	005b      	lsls	r3, r3, #1
 8006648:	b21b      	sxth	r3, r3
 800664a:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800664e:	b21b      	sxth	r3, r3
			while(HAL_I2C_Mem_Write(dev->dev_port,
 8006650:	b29c      	uxth	r4, r3
				(uint16_t) mem_addr + page_remaining + (page_writes * page_size),
 8006652:	7d7b      	ldrb	r3, [r7, #21]
 8006654:	b29a      	uxth	r2, r3
 8006656:	88fb      	ldrh	r3, [r7, #6]
 8006658:	4413      	add	r3, r2
 800665a:	b29a      	uxth	r2, r3
 800665c:	7d3b      	ldrb	r3, [r7, #20]
 800665e:	b29b      	uxth	r3, r3
 8006660:	7db9      	ldrb	r1, [r7, #22]
 8006662:	b289      	uxth	r1, r1
 8006664:	fb01 f303 	mul.w	r3, r1, r3
 8006668:	b29b      	uxth	r3, r3
			while(HAL_I2C_Mem_Write(dev->dev_port,
 800666a:	4413      	add	r3, r2
 800666c:	b29d      	uxth	r5, r3
				I2C_MEMADD_SIZE_16BIT,
				data_buf + page_remaining + (page_writes * page_size),
 800666e:	7d7b      	ldrb	r3, [r7, #21]
 8006670:	7d3a      	ldrb	r2, [r7, #20]
 8006672:	7db9      	ldrb	r1, [r7, #22]
 8006674:	fb01 f202 	mul.w	r2, r1, r2
 8006678:	4413      	add	r3, r2
			while(HAL_I2C_Mem_Write(dev->dev_port,
 800667a:	68ba      	ldr	r2, [r7, #8]
 800667c:	4413      	add	r3, r2
 800667e:	7cfa      	ldrb	r2, [r7, #19]
 8006680:	b292      	uxth	r2, r2
 8006682:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8006686:	9102      	str	r1, [sp, #8]
 8006688:	9201      	str	r2, [sp, #4]
 800668a:	9300      	str	r3, [sp, #0]
 800668c:	2310      	movs	r3, #16
 800668e:	462a      	mov	r2, r5
 8006690:	4621      	mov	r1, r4
 8006692:	f002 fde1 	bl	8009258 <HAL_I2C_Mem_Write>
 8006696:	4603      	mov	r3, r0
				remainder_writes,
				AT24Cxx_I2C_TIMOUT) != HAL_OK);
 8006698:	2b00      	cmp	r3, #0
 800669a:	d1d0      	bne.n	800663e <AT24Cxx_write_byte_buffer+0x194>
		if((mem_addr + page_remaining + (page_writes * page_size)) > 0x00 &&
 800669c:	e002      	b.n	80066a4 <AT24Cxx_write_byte_buffer+0x1fa>
		}else return at_w_bytes_err;
 800669e:	f06f 0304 	mvn.w	r3, #4
 80066a2:	e000      	b.n	80066a6 <AT24Cxx_write_byte_buffer+0x1fc>
	}

	return at_ok;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3718      	adds	r7, #24
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bdb0      	pop	{r4, r5, r7, pc}

080066ae <AT24Cxx_read_byte_buffer>:
	return at_r_byte_err;
}

AT24Cxx_ERR_TypeDef AT24Cxx_read_byte_buffer( AT24Cxx_device_t* dev,
		uint8_t* data_buf, uint16_t mem_addr, uint16_t buf_length)
{
 80066ae:	b580      	push	{r7, lr}
 80066b0:	b088      	sub	sp, #32
 80066b2:	af04      	add	r7, sp, #16
 80066b4:	60f8      	str	r0, [r7, #12]
 80066b6:	60b9      	str	r1, [r7, #8]
 80066b8:	4611      	mov	r1, r2
 80066ba:	461a      	mov	r2, r3
 80066bc:	460b      	mov	r3, r1
 80066be:	80fb      	strh	r3, [r7, #6]
 80066c0:	4613      	mov	r3, r2
 80066c2:	80bb      	strh	r3, [r7, #4]
	if(mem_addr > 0x00 && mem_addr < AT24Cxx_get_max_addr(dev)){
 80066c4:	88fb      	ldrh	r3, [r7, #6]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d022      	beq.n	8006710 <AT24Cxx_read_byte_buffer+0x62>
 80066ca:	68f8      	ldr	r0, [r7, #12]
 80066cc:	f7ff fdfc 	bl	80062c8 <AT24Cxx_get_max_addr>
 80066d0:	4603      	mov	r3, r0
 80066d2:	461a      	mov	r2, r3
 80066d4:	88fb      	ldrh	r3, [r7, #6]
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d21a      	bcs.n	8006710 <AT24Cxx_read_byte_buffer+0x62>
		while(HAL_I2C_Mem_Read(dev->dev_port,
 80066da:	bf00      	nop
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6818      	ldr	r0, [r3, #0]
				AT24Cxx_BASE_ADDR_R | (dev->dev_addr << 1) ,
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	88db      	ldrh	r3, [r3, #6]
 80066e4:	005b      	lsls	r3, r3, #1
 80066e6:	b21b      	sxth	r3, r3
 80066e8:	f043 03a1 	orr.w	r3, r3, #161	@ 0xa1
 80066ec:	b21b      	sxth	r3, r3
		while(HAL_I2C_Mem_Read(dev->dev_port,
 80066ee:	b299      	uxth	r1, r3
 80066f0:	88fa      	ldrh	r2, [r7, #6]
 80066f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80066f6:	9302      	str	r3, [sp, #8]
 80066f8:	88bb      	ldrh	r3, [r7, #4]
 80066fa:	9301      	str	r3, [sp, #4]
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	9300      	str	r3, [sp, #0]
 8006700:	2310      	movs	r3, #16
 8006702:	f002 fea3 	bl	800944c <HAL_I2C_Mem_Read>
 8006706:	4603      	mov	r3, r0
				(uint16_t) mem_addr, I2C_MEMADD_SIZE_16BIT, data_buf, buf_length,
				AT24Cxx_I2C_TIMOUT) != HAL_OK);
 8006708:	2b00      	cmp	r3, #0
 800670a:	d1e7      	bne.n	80066dc <AT24Cxx_read_byte_buffer+0x2e>
		return at_ok;
 800670c:	2300      	movs	r3, #0
 800670e:	e001      	b.n	8006714 <AT24Cxx_read_byte_buffer+0x66>
	}
	return at_r_bytes_err;
 8006710:	f06f 0306 	mvn.w	r3, #6
}
 8006714:	4618      	mov	r0, r3
 8006716:	3710      	adds	r7, #16
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}

0800671c <constrain>:
int16_t qPercent(fix12_t q);
int16_t qMultiply(fix12_t q, int16_t input);
fix12_t qConstruct(int16_t num, int16_t den);

static int constrain(int amt, int low, int high)
{
 800671c:	b480      	push	{r7}
 800671e:	b085      	sub	sp, #20
 8006720:	af00      	add	r7, sp, #0
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	60b9      	str	r1, [r7, #8]
 8006726:	607a      	str	r2, [r7, #4]
    if (amt < low)
 8006728:	68fa      	ldr	r2, [r7, #12]
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	429a      	cmp	r2, r3
 800672e:	da01      	bge.n	8006734 <constrain+0x18>
        return low;
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	e006      	b.n	8006742 <constrain+0x26>
    else if (amt > high)
 8006734:	68fa      	ldr	r2, [r7, #12]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	429a      	cmp	r2, r3
 800673a:	dd01      	ble.n	8006740 <constrain+0x24>
        return high;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	e000      	b.n	8006742 <constrain+0x26>
    else
        return amt;
 8006740:	68fb      	ldr	r3, [r7, #12]
}
 8006742:	4618      	mov	r0, r3
 8006744:	3714      	adds	r7, #20
 8006746:	46bd      	mov	sp, r7
 8006748:	bc80      	pop	{r7}
 800674a:	4770      	bx	lr

0800674c <constrainf>:

static inline float constrainf(float amt, float low, float high)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b084      	sub	sp, #16
 8006750:	af00      	add	r7, sp, #0
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	60b9      	str	r1, [r7, #8]
 8006756:	607a      	str	r2, [r7, #4]
    if (amt < low)
 8006758:	68b9      	ldr	r1, [r7, #8]
 800675a:	68f8      	ldr	r0, [r7, #12]
 800675c:	f7fa fd18 	bl	8001190 <__aeabi_fcmplt>
 8006760:	4603      	mov	r3, r0
 8006762:	2b00      	cmp	r3, #0
 8006764:	d001      	beq.n	800676a <constrainf+0x1e>
        return low;
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	e009      	b.n	800677e <constrainf+0x32>
    else if (amt > high)
 800676a:	6879      	ldr	r1, [r7, #4]
 800676c:	68f8      	ldr	r0, [r7, #12]
 800676e:	f7fa fd2d 	bl	80011cc <__aeabi_fcmpgt>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d001      	beq.n	800677c <constrainf+0x30>
        return high;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	e000      	b.n	800677e <constrainf+0x32>
    else
        return amt;
 800677c:	68fb      	ldr	r3, [r7, #12]
}
 800677e:	4618      	mov	r0, r3
 8006780:	3710      	adds	r7, #16
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
	...

08006788 <pt1FilterGain>:
//#include "scheduler.h"
#include"maths.h"
#include"math.h"

// 1oder
static inline float pt1FilterGain(float f_cut, float dT){
 8006788:	b580      	push	{r7, lr}
 800678a:	b084      	sub	sp, #16
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
    float RC = 1 / (2 * M_PIf * f_cut);
 8006792:	490d      	ldr	r1, [pc, #52]	@ (80067c8 <pt1FilterGain+0x40>)
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f7fa fb5d 	bl	8000e54 <__aeabi_fmul>
 800679a:	4603      	mov	r3, r0
 800679c:	4619      	mov	r1, r3
 800679e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80067a2:	f7fa fc0b 	bl	8000fbc <__aeabi_fdiv>
 80067a6:	4603      	mov	r3, r0
 80067a8:	60fb      	str	r3, [r7, #12]
    return dT/ (RC + dT);
 80067aa:	6839      	ldr	r1, [r7, #0]
 80067ac:	68f8      	ldr	r0, [r7, #12]
 80067ae:	f7fa fa49 	bl	8000c44 <__addsf3>
 80067b2:	4603      	mov	r3, r0
 80067b4:	4619      	mov	r1, r3
 80067b6:	6838      	ldr	r0, [r7, #0]
 80067b8:	f7fa fc00 	bl	8000fbc <__aeabi_fdiv>
 80067bc:	4603      	mov	r3, r0
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3710      	adds	r7, #16
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	40c90fdb 	.word	0x40c90fdb

080067cc <attitude_ctrl_init>:
float pid_velo_scale;

/*
 *  init pid controller
 **/
void attitude_ctrl_init(){
 80067cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067d0:	b082      	sub	sp, #8
 80067d2:	af02      	add	r7, sp, #8

   speed_filter_reset = TRUE;
 80067d4:	4b31      	ldr	r3, [pc, #196]	@ (800689c <attitude_ctrl_init+0xd0>)
 80067d6:	2201      	movs	r2, #1
 80067d8:	701a      	strb	r2, [r3, #0]
   ab_speed_filted = 0.0f;
 80067da:	4b31      	ldr	r3, [pc, #196]	@ (80068a0 <attitude_ctrl_init+0xd4>)
 80067dc:	f04f 0200 	mov.w	r2, #0
 80067e0:	601a      	str	r2, [r3, #0]
   // init pid 
   pid_init(&roll_angle_pid, pid_file_1.roll_angle_Kp,0,0,0,0);
 80067e2:	4b30      	ldr	r3, [pc, #192]	@ (80068a4 <attitude_ctrl_init+0xd8>)
 80067e4:	68d9      	ldr	r1, [r3, #12]
 80067e6:	f04f 0300 	mov.w	r3, #0
 80067ea:	9301      	str	r3, [sp, #4]
 80067ec:	f04f 0300 	mov.w	r3, #0
 80067f0:	9300      	str	r3, [sp, #0]
 80067f2:	f04f 0300 	mov.w	r3, #0
 80067f6:	f04f 0200 	mov.w	r2, #0
 80067fa:	482b      	ldr	r0, [pc, #172]	@ (80068a8 <attitude_ctrl_init+0xdc>)
 80067fc:	f7fd ffb3 	bl	8004766 <pid_init>
   pid_init(&roll_rate_pid, pid_file_1.roll_rate_Kp, pid_file_1.roll_rate_Ki, pid_file_1.roll_rate_Kd, pid_file_1.roll_f_cut_rate_D, pid_file_1.roll_max_I);
 8006800:	4b28      	ldr	r3, [pc, #160]	@ (80068a4 <attitude_ctrl_init+0xd8>)
 8006802:	691c      	ldr	r4, [r3, #16]
 8006804:	4b27      	ldr	r3, [pc, #156]	@ (80068a4 <attitude_ctrl_init+0xd8>)
 8006806:	695d      	ldr	r5, [r3, #20]
 8006808:	4b26      	ldr	r3, [pc, #152]	@ (80068a4 <attitude_ctrl_init+0xd8>)
 800680a:	699e      	ldr	r6, [r3, #24]
 800680c:	4b25      	ldr	r3, [pc, #148]	@ (80068a4 <attitude_ctrl_init+0xd8>)
 800680e:	f993 301c 	ldrsb.w	r3, [r3, #28]
 8006812:	4618      	mov	r0, r3
 8006814:	f7fa faca 	bl	8000dac <__aeabi_i2f>
 8006818:	4680      	mov	r8, r0
 800681a:	4b22      	ldr	r3, [pc, #136]	@ (80068a4 <attitude_ctrl_init+0xd8>)
 800681c:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8006820:	4618      	mov	r0, r3
 8006822:	f7fa fac3 	bl	8000dac <__aeabi_i2f>
 8006826:	4603      	mov	r3, r0
 8006828:	9301      	str	r3, [sp, #4]
 800682a:	f8cd 8000 	str.w	r8, [sp]
 800682e:	4633      	mov	r3, r6
 8006830:	462a      	mov	r2, r5
 8006832:	4621      	mov	r1, r4
 8006834:	481d      	ldr	r0, [pc, #116]	@ (80068ac <attitude_ctrl_init+0xe0>)
 8006836:	f7fd ff96 	bl	8004766 <pid_init>

   pid_init(&pitch_angle_pid, pid_file_1.pitch_angle_Kp,0,0,0,0);
 800683a:	4b1a      	ldr	r3, [pc, #104]	@ (80068a4 <attitude_ctrl_init+0xd8>)
 800683c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800683e:	f04f 0300 	mov.w	r3, #0
 8006842:	9301      	str	r3, [sp, #4]
 8006844:	f04f 0300 	mov.w	r3, #0
 8006848:	9300      	str	r3, [sp, #0]
 800684a:	f04f 0300 	mov.w	r3, #0
 800684e:	f04f 0200 	mov.w	r2, #0
 8006852:	4817      	ldr	r0, [pc, #92]	@ (80068b0 <attitude_ctrl_init+0xe4>)
 8006854:	f7fd ff87 	bl	8004766 <pid_init>
   pid_init(&pitch_rate_pid,pid_file_1.pitch_rate_Kp,pid_file_1.pitch_rate_Ki,pid_file_1.pitch_rate_Kd,pid_file_1.pitch_f_cut_rate_D,pid_file_1.pitch_max_I);
 8006858:	4b12      	ldr	r3, [pc, #72]	@ (80068a4 <attitude_ctrl_init+0xd8>)
 800685a:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 800685c:	4b11      	ldr	r3, [pc, #68]	@ (80068a4 <attitude_ctrl_init+0xd8>)
 800685e:	6b5d      	ldr	r5, [r3, #52]	@ 0x34
 8006860:	4b10      	ldr	r3, [pc, #64]	@ (80068a4 <attitude_ctrl_init+0xd8>)
 8006862:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
 8006864:	4b0f      	ldr	r3, [pc, #60]	@ (80068a4 <attitude_ctrl_init+0xd8>)
 8006866:	f993 303c 	ldrsb.w	r3, [r3, #60]	@ 0x3c
 800686a:	4618      	mov	r0, r3
 800686c:	f7fa fa9e 	bl	8000dac <__aeabi_i2f>
 8006870:	4680      	mov	r8, r0
 8006872:	4b0c      	ldr	r3, [pc, #48]	@ (80068a4 <attitude_ctrl_init+0xd8>)
 8006874:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8006878:	4618      	mov	r0, r3
 800687a:	f7fa fa97 	bl	8000dac <__aeabi_i2f>
 800687e:	4603      	mov	r3, r0
 8006880:	9301      	str	r3, [sp, #4]
 8006882:	f8cd 8000 	str.w	r8, [sp]
 8006886:	4633      	mov	r3, r6
 8006888:	462a      	mov	r2, r5
 800688a:	4621      	mov	r1, r4
 800688c:	4809      	ldr	r0, [pc, #36]	@ (80068b4 <attitude_ctrl_init+0xe8>)
 800688e:	f7fd ff6a 	bl	8004766 <pid_init>

   // rate 
   //pid_init(&roll_rate_t,4,0,0,F_CUT_OFF,300);
   //pid_init(&pitch_rate_t,4,0,0,F_CUT_OFF,300);

}
 8006892:	bf00      	nop
 8006894:	46bd      	mov	sp, r7
 8006896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800689a:	bf00      	nop
 800689c:	20000bb0 	.word	0x20000bb0
 80068a0:	20000c58 	.word	0x20000c58
 80068a4:	2000002c 	.word	0x2000002c
 80068a8:	20000bfc 	.word	0x20000bfc
 80068ac:	20000bb4 	.word	0x20000bb4
 80068b0:	20000c20 	.word	0x20000c20
 80068b4:	20000bd8 	.word	0x20000bd8

080068b8 <attitude_ctrl>:

void attitude_ctrl(const uint32_t micros){
 80068b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80068bc:	b09a      	sub	sp, #104	@ 0x68
 80068be:	af02      	add	r7, sp, #8
 80068c0:	6078      	str	r0, [r7, #4]
    static uint32_t last_time_us; 
    float dt = (micros - last_time_us)*(1e-6f);
 80068c2:	4b98      	ldr	r3, [pc, #608]	@ (8006b24 <attitude_ctrl+0x26c>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	4618      	mov	r0, r3
 80068cc:	f7fa fa6a 	bl	8000da4 <__aeabi_ui2f>
 80068d0:	4603      	mov	r3, r0
 80068d2:	4995      	ldr	r1, [pc, #596]	@ (8006b28 <attitude_ctrl+0x270>)
 80068d4:	4618      	mov	r0, r3
 80068d6:	f7fa fabd 	bl	8000e54 <__aeabi_fmul>
 80068da:	4603      	mov	r3, r0
 80068dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    last_time_us = micros;
 80068de:	4a91      	ldr	r2, [pc, #580]	@ (8006b24 <attitude_ctrl+0x26c>)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6013      	str	r3, [r2, #0]
    if(dt < 0 || dt > MAX_WAIT_TIME){
 80068e4:	f04f 0100 	mov.w	r1, #0
 80068e8:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80068ea:	f7fa fc51 	bl	8001190 <__aeabi_fcmplt>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	f040 83cb 	bne.w	800708c <attitude_ctrl+0x7d4>
 80068f6:	498d      	ldr	r1, [pc, #564]	@ (8006b2c <attitude_ctrl+0x274>)
 80068f8:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80068fa:	f7fa fc67 	bl	80011cc <__aeabi_fcmpgt>
 80068fe:	4603      	mov	r3, r0
 8006900:	2b00      	cmp	r3, #0
 8006902:	f040 83c3 	bne.w	800708c <attitude_ctrl+0x7d4>
        return;
    }

    const float roll_rate_measurement = AHRS.roll_rate;
 8006906:	4b8a      	ldr	r3, [pc, #552]	@ (8006b30 <attitude_ctrl+0x278>)
 8006908:	68db      	ldr	r3, [r3, #12]
 800690a:	65bb      	str	r3, [r7, #88]	@ 0x58
    const float pitch_rate_measurement = AHRS.pitch_rate;
 800690c:	4b88      	ldr	r3, [pc, #544]	@ (8006b30 <attitude_ctrl+0x278>)
 800690e:	691b      	ldr	r3, [r3, #16]
 8006910:	657b      	str	r3, [r7, #84]	@ 0x54

    const float roll_measurement = AHRS.roll;
 8006912:	4b87      	ldr	r3, [pc, #540]	@ (8006b30 <attitude_ctrl+0x278>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	653b      	str	r3, [r7, #80]	@ 0x50
    const float pitch_measurement = AHRS.pitch;
 8006918:	4b85      	ldr	r3, [pc, #532]	@ (8006b30 <attitude_ctrl+0x278>)
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    static float pitch_pid_smooth = 0.0f;
    
    /* calculate roll && pitch desired
    */

	if(ibusChannelData[CH9] > CHANNEL_HIGH ){
 800691e:	4b85      	ldr	r3, [pc, #532]	@ (8006b34 <attitude_ctrl+0x27c>)
 8006920:	6a1b      	ldr	r3, [r3, #32]
 8006922:	f240 62a4 	movw	r2, #1700	@ 0x6a4
 8006926:	4293      	cmp	r3, r2
 8006928:	d920      	bls.n	800696c <attitude_ctrl+0xb4>
		roll_pid_rc_gain = ((int)ibusChannelData[CH7] - 1000)*0.002f;
 800692a:	4b82      	ldr	r3, [pc, #520]	@ (8006b34 <attitude_ctrl+0x27c>)
 800692c:	699b      	ldr	r3, [r3, #24]
 800692e:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8006932:	4618      	mov	r0, r3
 8006934:	f7fa fa3a 	bl	8000dac <__aeabi_i2f>
 8006938:	4603      	mov	r3, r0
 800693a:	497f      	ldr	r1, [pc, #508]	@ (8006b38 <attitude_ctrl+0x280>)
 800693c:	4618      	mov	r0, r3
 800693e:	f7fa fa89 	bl	8000e54 <__aeabi_fmul>
 8006942:	4603      	mov	r3, r0
 8006944:	461a      	mov	r2, r3
 8006946:	4b7d      	ldr	r3, [pc, #500]	@ (8006b3c <attitude_ctrl+0x284>)
 8006948:	601a      	str	r2, [r3, #0]
		roll_trim = ((int)ibusChannelData[CH8] - 1500)*-0.1f;
 800694a:	4b7a      	ldr	r3, [pc, #488]	@ (8006b34 <attitude_ctrl+0x27c>)
 800694c:	69db      	ldr	r3, [r3, #28]
 800694e:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8006952:	4618      	mov	r0, r3
 8006954:	f7fa fa2a 	bl	8000dac <__aeabi_i2f>
 8006958:	4603      	mov	r3, r0
 800695a:	4979      	ldr	r1, [pc, #484]	@ (8006b40 <attitude_ctrl+0x288>)
 800695c:	4618      	mov	r0, r3
 800695e:	f7fa fa79 	bl	8000e54 <__aeabi_fmul>
 8006962:	4603      	mov	r3, r0
 8006964:	461a      	mov	r2, r3
 8006966:	4b77      	ldr	r3, [pc, #476]	@ (8006b44 <attitude_ctrl+0x28c>)
 8006968:	601a      	str	r2, [r3, #0]
 800696a:	e01f      	b.n	80069ac <attitude_ctrl+0xf4>
	}else{
		pitch_pid_rc_gain = ((int)ibusChannelData[CH7] - 1000)*0.002f;
 800696c:	4b71      	ldr	r3, [pc, #452]	@ (8006b34 <attitude_ctrl+0x27c>)
 800696e:	699b      	ldr	r3, [r3, #24]
 8006970:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8006974:	4618      	mov	r0, r3
 8006976:	f7fa fa19 	bl	8000dac <__aeabi_i2f>
 800697a:	4603      	mov	r3, r0
 800697c:	496e      	ldr	r1, [pc, #440]	@ (8006b38 <attitude_ctrl+0x280>)
 800697e:	4618      	mov	r0, r3
 8006980:	f7fa fa68 	bl	8000e54 <__aeabi_fmul>
 8006984:	4603      	mov	r3, r0
 8006986:	461a      	mov	r2, r3
 8006988:	4b6f      	ldr	r3, [pc, #444]	@ (8006b48 <attitude_ctrl+0x290>)
 800698a:	601a      	str	r2, [r3, #0]
		pitch_trim = ((int)ibusChannelData[CH8] - 1500)*-0.1f;
 800698c:	4b69      	ldr	r3, [pc, #420]	@ (8006b34 <attitude_ctrl+0x27c>)
 800698e:	69db      	ldr	r3, [r3, #28]
 8006990:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8006994:	4618      	mov	r0, r3
 8006996:	f7fa fa09 	bl	8000dac <__aeabi_i2f>
 800699a:	4603      	mov	r3, r0
 800699c:	4968      	ldr	r1, [pc, #416]	@ (8006b40 <attitude_ctrl+0x288>)
 800699e:	4618      	mov	r0, r3
 80069a0:	f7fa fa58 	bl	8000e54 <__aeabi_fmul>
 80069a4:	4603      	mov	r3, r0
 80069a6:	461a      	mov	r2, r3
 80069a8:	4b68      	ldr	r3, [pc, #416]	@ (8006b4c <attitude_ctrl+0x294>)
 80069aa:	601a      	str	r2, [r3, #0]
	}

    roll_desired = ((int)ibusChannelData[0] - 1500)*0.15f    + roll_trim;   /*  -50 <-  -> +50  */
 80069ac:	4b61      	ldr	r3, [pc, #388]	@ (8006b34 <attitude_ctrl+0x27c>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80069b4:	4618      	mov	r0, r3
 80069b6:	f7fa f9f9 	bl	8000dac <__aeabi_i2f>
 80069ba:	4603      	mov	r3, r0
 80069bc:	4964      	ldr	r1, [pc, #400]	@ (8006b50 <attitude_ctrl+0x298>)
 80069be:	4618      	mov	r0, r3
 80069c0:	f7fa fa48 	bl	8000e54 <__aeabi_fmul>
 80069c4:	4603      	mov	r3, r0
 80069c6:	461a      	mov	r2, r3
 80069c8:	4b5e      	ldr	r3, [pc, #376]	@ (8006b44 <attitude_ctrl+0x28c>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4619      	mov	r1, r3
 80069ce:	4610      	mov	r0, r2
 80069d0:	f7fa f938 	bl	8000c44 <__addsf3>
 80069d4:	4603      	mov	r3, r0
 80069d6:	461a      	mov	r2, r3
 80069d8:	4b5e      	ldr	r3, [pc, #376]	@ (8006b54 <attitude_ctrl+0x29c>)
 80069da:	601a      	str	r2, [r3, #0]
	pitch_desired = ((int)ibusChannelData[1] - 1500)*-0.15f + pitch_trim ;/*  -75 <-  -> +75  */
 80069dc:	4b55      	ldr	r3, [pc, #340]	@ (8006b34 <attitude_ctrl+0x27c>)
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80069e4:	4618      	mov	r0, r3
 80069e6:	f7fa f9e1 	bl	8000dac <__aeabi_i2f>
 80069ea:	4603      	mov	r3, r0
 80069ec:	495a      	ldr	r1, [pc, #360]	@ (8006b58 <attitude_ctrl+0x2a0>)
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7fa fa30 	bl	8000e54 <__aeabi_fmul>
 80069f4:	4603      	mov	r3, r0
 80069f6:	461a      	mov	r2, r3
 80069f8:	4b54      	ldr	r3, [pc, #336]	@ (8006b4c <attitude_ctrl+0x294>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4619      	mov	r1, r3
 80069fe:	4610      	mov	r0, r2
 8006a00:	f7fa f920 	bl	8000c44 <__addsf3>
 8006a04:	4603      	mov	r3, r0
 8006a06:	461a      	mov	r2, r3
 8006a08:	4b54      	ldr	r3, [pc, #336]	@ (8006b5c <attitude_ctrl+0x2a4>)
 8006a0a:	601a      	str	r2, [r3, #0]

    /*---- pid scale with velocity  -----*/
    if(_gps.fix > 1){
 8006a0c:	4b54      	ldr	r3, [pc, #336]	@ (8006b60 <attitude_ctrl+0x2a8>)
 8006a0e:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	f240 80b8 	bls.w	8006b88 <attitude_ctrl+0x2d0>
        float vn = (float)_gps.velocity[0]/100;  // m
 8006a18:	4b51      	ldr	r3, [pc, #324]	@ (8006b60 <attitude_ctrl+0x2a8>)
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	f7fa f9c5 	bl	8000dac <__aeabi_i2f>
 8006a22:	4603      	mov	r3, r0
 8006a24:	494f      	ldr	r1, [pc, #316]	@ (8006b64 <attitude_ctrl+0x2ac>)
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7fa fac8 	bl	8000fbc <__aeabi_fdiv>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	64bb      	str	r3, [r7, #72]	@ 0x48
        float ve = (float)_gps.velocity[1]/100;  // m
 8006a30:	4b4b      	ldr	r3, [pc, #300]	@ (8006b60 <attitude_ctrl+0x2a8>)
 8006a32:	68db      	ldr	r3, [r3, #12]
 8006a34:	4618      	mov	r0, r3
 8006a36:	f7fa f9b9 	bl	8000dac <__aeabi_i2f>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	4949      	ldr	r1, [pc, #292]	@ (8006b64 <attitude_ctrl+0x2ac>)
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7fa fabc 	bl	8000fbc <__aeabi_fdiv>
 8006a44:	4603      	mov	r3, r0
 8006a46:	647b      	str	r3, [r7, #68]	@ 0x44
        //float vd = (float)_gps.velocity[2]/100;  // m

        float absolute_velocity = sqrtf(sq(vn) + sq(ve));// + sq(vd));
 8006a48:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006a4a:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8006a4c:	f7fa fa02 	bl	8000e54 <__aeabi_fmul>
 8006a50:	4603      	mov	r3, r0
 8006a52:	461c      	mov	r4, r3
 8006a54:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006a56:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8006a58:	f7fa f9fc 	bl	8000e54 <__aeabi_fmul>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	4619      	mov	r1, r3
 8006a60:	4620      	mov	r0, r4
 8006a62:	f7fa f8ef 	bl	8000c44 <__addsf3>
 8006a66:	4603      	mov	r3, r0
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f00e fb04 	bl	8015076 <sqrtf>
 8006a6e:	6438      	str	r0, [r7, #64]	@ 0x40
        absolute_velocity = constrainf(absolute_velocity,0,MAX_SPEED); 
 8006a70:	4a3d      	ldr	r2, [pc, #244]	@ (8006b68 <attitude_ctrl+0x2b0>)
 8006a72:	f04f 0100 	mov.w	r1, #0
 8006a76:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8006a78:	f7ff fe68 	bl	800674c <constrainf>
 8006a7c:	6438      	str	r0, [r7, #64]	@ 0x40
        if(speed_filter_reset){
 8006a7e:	4b3b      	ldr	r3, [pc, #236]	@ (8006b6c <attitude_ctrl+0x2b4>)
 8006a80:	f993 3000 	ldrsb.w	r3, [r3]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d005      	beq.n	8006a94 <attitude_ctrl+0x1dc>
            ab_speed_filted = absolute_velocity;
 8006a88:	4a39      	ldr	r2, [pc, #228]	@ (8006b70 <attitude_ctrl+0x2b8>)
 8006a8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a8c:	6013      	str	r3, [r2, #0]
            speed_filter_reset = FALSE;
 8006a8e:	4b37      	ldr	r3, [pc, #220]	@ (8006b6c <attitude_ctrl+0x2b4>)
 8006a90:	2200      	movs	r2, #0
 8006a92:	701a      	strb	r2, [r3, #0]
        }
        ab_speed_filted += pt1FilterGain(10,dt)*(absolute_velocity - ab_speed_filted);
 8006a94:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8006a96:	4837      	ldr	r0, [pc, #220]	@ (8006b74 <attitude_ctrl+0x2bc>)
 8006a98:	f7ff fe76 	bl	8006788 <pt1FilterGain>
 8006a9c:	4604      	mov	r4, r0
 8006a9e:	4b34      	ldr	r3, [pc, #208]	@ (8006b70 <attitude_ctrl+0x2b8>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4619      	mov	r1, r3
 8006aa4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8006aa6:	f7fa f8cb 	bl	8000c40 <__aeabi_fsub>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	4619      	mov	r1, r3
 8006aae:	4620      	mov	r0, r4
 8006ab0:	f7fa f9d0 	bl	8000e54 <__aeabi_fmul>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	4b2d      	ldr	r3, [pc, #180]	@ (8006b70 <attitude_ctrl+0x2b8>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4619      	mov	r1, r3
 8006abe:	4610      	mov	r0, r2
 8006ac0:	f7fa f8c0 	bl	8000c44 <__addsf3>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	4b29      	ldr	r3, [pc, #164]	@ (8006b70 <attitude_ctrl+0x2b8>)
 8006aca:	601a      	str	r2, [r3, #0]
        float speed_temp = constrainf(ab_speed_filted,MINIMUN_SPEED,MAXIMUN_SPEED);
 8006acc:	4b28      	ldr	r3, [pc, #160]	@ (8006b70 <attitude_ctrl+0x2b8>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a29      	ldr	r2, [pc, #164]	@ (8006b78 <attitude_ctrl+0x2c0>)
 8006ad2:	492a      	ldr	r1, [pc, #168]	@ (8006b7c <attitude_ctrl+0x2c4>)
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f7ff fe39 	bl	800674c <constrainf>
 8006ada:	63f8      	str	r0, [r7, #60]	@ 0x3c
        pid_velo_scale = (float)MINIMUN_SPEED/((float)MINIMUN_SPEED + sq(speed_temp - MINIMUN_SPEED)*0.04f);
 8006adc:	4927      	ldr	r1, [pc, #156]	@ (8006b7c <attitude_ctrl+0x2c4>)
 8006ade:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006ae0:	f7fa f8ae 	bl	8000c40 <__aeabi_fsub>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	461c      	mov	r4, r3
 8006ae8:	4924      	ldr	r1, [pc, #144]	@ (8006b7c <attitude_ctrl+0x2c4>)
 8006aea:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006aec:	f7fa f8a8 	bl	8000c40 <__aeabi_fsub>
 8006af0:	4603      	mov	r3, r0
 8006af2:	4619      	mov	r1, r3
 8006af4:	4620      	mov	r0, r4
 8006af6:	f7fa f9ad 	bl	8000e54 <__aeabi_fmul>
 8006afa:	4603      	mov	r3, r0
 8006afc:	4920      	ldr	r1, [pc, #128]	@ (8006b80 <attitude_ctrl+0x2c8>)
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7fa f9a8 	bl	8000e54 <__aeabi_fmul>
 8006b04:	4603      	mov	r3, r0
 8006b06:	491d      	ldr	r1, [pc, #116]	@ (8006b7c <attitude_ctrl+0x2c4>)
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f7fa f89b 	bl	8000c44 <__addsf3>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	4619      	mov	r1, r3
 8006b12:	481a      	ldr	r0, [pc, #104]	@ (8006b7c <attitude_ctrl+0x2c4>)
 8006b14:	f7fa fa52 	bl	8000fbc <__aeabi_fdiv>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	4b19      	ldr	r3, [pc, #100]	@ (8006b84 <attitude_ctrl+0x2cc>)
 8006b1e:	601a      	str	r2, [r3, #0]
 8006b20:	e049      	b.n	8006bb6 <attitude_ctrl+0x2fe>
 8006b22:	bf00      	nop
 8006b24:	20000c60 	.word	0x20000c60
 8006b28:	358637bd 	.word	0x358637bd
 8006b2c:	3dcccccd 	.word	0x3dcccccd
 8006b30:	20000564 	.word	0x20000564
 8006b34:	20000150 	.word	0x20000150
 8006b38:	3b03126f 	.word	0x3b03126f
 8006b3c:	20000c48 	.word	0x20000c48
 8006b40:	bdcccccd 	.word	0xbdcccccd
 8006b44:	20000c50 	.word	0x20000c50
 8006b48:	20000c4c 	.word	0x20000c4c
 8006b4c:	20000c54 	.word	0x20000c54
 8006b50:	3e19999a 	.word	0x3e19999a
 8006b54:	20000ba4 	.word	0x20000ba4
 8006b58:	be19999a 	.word	0xbe19999a
 8006b5c:	20000ba8 	.word	0x20000ba8
 8006b60:	2000042c 	.word	0x2000042c
 8006b64:	42c80000 	.word	0x42c80000
 8006b68:	41f00000 	.word	0x41f00000
 8006b6c:	20000bb0 	.word	0x20000bb0
 8006b70:	20000c58 	.word	0x20000c58
 8006b74:	41200000 	.word	0x41200000
 8006b78:	42040000 	.word	0x42040000
 8006b7c:	41400000 	.word	0x41400000
 8006b80:	3d23d70a 	.word	0x3d23d70a
 8006b84:	20000c5c 	.word	0x20000c5c
    }
    else{
        speed_filter_reset = TRUE;
 8006b88:	4b06      	ldr	r3, [pc, #24]	@ (8006ba4 <attitude_ctrl+0x2ec>)
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	701a      	strb	r2, [r3, #0]
    	if(ibusChannelData[CH6] > CHANNEL_HIGH){
 8006b8e:	4b06      	ldr	r3, [pc, #24]	@ (8006ba8 <attitude_ctrl+0x2f0>)
 8006b90:	695b      	ldr	r3, [r3, #20]
 8006b92:	f240 62a4 	movw	r2, #1700	@ 0x6a4
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d90a      	bls.n	8006bb0 <attitude_ctrl+0x2f8>
    		pid_velo_scale = 1;
 8006b9a:	4b04      	ldr	r3, [pc, #16]	@ (8006bac <attitude_ctrl+0x2f4>)
 8006b9c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006ba0:	601a      	str	r2, [r3, #0]
 8006ba2:	e008      	b.n	8006bb6 <attitude_ctrl+0x2fe>
 8006ba4:	20000bb0 	.word	0x20000bb0
 8006ba8:	20000150 	.word	0x20000150
 8006bac:	20000c5c 	.word	0x20000c5c
    	}else{
    		pid_velo_scale = 0.4f;
 8006bb0:	4b9b      	ldr	r3, [pc, #620]	@ (8006e20 <attitude_ctrl+0x568>)
 8006bb2:	4a9c      	ldr	r2, [pc, #624]	@ (8006e24 <attitude_ctrl+0x56c>)
 8006bb4:	601a      	str	r2, [r3, #0]
    	}
    }

    const float pid_roll_vel_scale  = constrainf(pid_velo_scale,MIN_PID_SPEED_SCALE,MAX_PID_SPEED_SCALE);
 8006bb6:	4b9a      	ldr	r3, [pc, #616]	@ (8006e20 <attitude_ctrl+0x568>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006bbe:	4999      	ldr	r1, [pc, #612]	@ (8006e24 <attitude_ctrl+0x56c>)
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f7ff fdc3 	bl	800674c <constrainf>
 8006bc6:	63b8      	str	r0, [r7, #56]	@ 0x38
    const float pid_pitch_vel_scale = constrainf(pid_velo_scale,MIN_PID_SPEED_SCALE + 0.2,MAX_PID_SPEED_SCALE);
 8006bc8:	4b95      	ldr	r3, [pc, #596]	@ (8006e20 <attitude_ctrl+0x568>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006bd0:	4995      	ldr	r1, [pc, #596]	@ (8006e28 <attitude_ctrl+0x570>)
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7ff fdba 	bl	800674c <constrainf>
 8006bd8:	6378      	str	r0, [r7, #52]	@ 0x34

    // stabilize mode
    if(ibusChannelData[CH5] > CHANNEL_HIGH ){
 8006bda:	4b94      	ldr	r3, [pc, #592]	@ (8006e2c <attitude_ctrl+0x574>)
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	f240 62a4 	movw	r2, #1700	@ 0x6a4
 8006be2:	4293      	cmp	r3, r2
 8006be4:	f240 81a4 	bls.w	8006f30 <attitude_ctrl+0x678>
        /*----- roll axis pid   -----*/
        float roll_rate_desired =  pid_calculate(&roll_angle_pid,roll_measurement,roll_desired,1.0f,dt);
 8006be8:	4b91      	ldr	r3, [pc, #580]	@ (8006e30 <attitude_ctrl+0x578>)
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006bee:	9300      	str	r3, [sp, #0]
 8006bf0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006bf4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006bf6:	488f      	ldr	r0, [pc, #572]	@ (8006e34 <attitude_ctrl+0x57c>)
 8006bf8:	f7fd fde0 	bl	80047bc <pid_calculate>
 8006bfc:	62b8      	str	r0, [r7, #40]	@ 0x28
        // limit rate
        roll_rate_desired = constrainf(roll_rate_desired, -pid_file_1.roll_rate_limit, pid_file_1.roll_rate_limit);
 8006bfe:	4b8e      	ldr	r3, [pc, #568]	@ (8006e38 <attitude_ctrl+0x580>)
 8006c00:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006c04:	425b      	negs	r3, r3
 8006c06:	4618      	mov	r0, r3
 8006c08:	f7fa f8d0 	bl	8000dac <__aeabi_i2f>
 8006c0c:	4604      	mov	r4, r0
 8006c0e:	4b8a      	ldr	r3, [pc, #552]	@ (8006e38 <attitude_ctrl+0x580>)
 8006c10:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006c14:	4618      	mov	r0, r3
 8006c16:	f7fa f8c9 	bl	8000dac <__aeabi_i2f>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	4621      	mov	r1, r4
 8006c20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c22:	f7ff fd93 	bl	800674c <constrainf>
 8006c26:	62b8      	str	r0, [r7, #40]	@ 0x28
        float r_rate_pid  =  pid_calculate(&roll_rate_pid, roll_rate_measurement,roll_rate_desired,pid_roll_vel_scale,dt);
 8006c28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c2a:	9300      	str	r3, [sp, #0]
 8006c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c30:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006c32:	4882      	ldr	r0, [pc, #520]	@ (8006e3c <attitude_ctrl+0x584>)
 8006c34:	f7fd fdc2 	bl	80047bc <pid_calculate>
 8006c38:	6278      	str	r0, [r7, #36]	@ 0x24
        // feed forward
        float FF_roll = roll_rate_desired*pid_file_1.roll_FF_gain;
 8006c3a:	4b7f      	ldr	r3, [pc, #508]	@ (8006e38 <attitude_ctrl+0x580>)
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	4619      	mov	r1, r3
 8006c40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c42:	f7fa f907 	bl	8000e54 <__aeabi_fmul>
 8006c46:	4603      	mov	r3, r0
 8006c48:	623b      	str	r3, [r7, #32]
        r_rate_pid = r_rate_pid + FF_roll;
 8006c4a:	6a39      	ldr	r1, [r7, #32]
 8006c4c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006c4e:	f7f9 fff9 	bl	8000c44 <__addsf3>
 8006c52:	4603      	mov	r3, r0
 8006c54:	627b      	str	r3, [r7, #36]	@ 0x24
        r_rate_pid = constrainf(r_rate_pid, -pid_file_1.roll_max_pid, pid_file_1.roll_max_pid);
 8006c56:	4b78      	ldr	r3, [pc, #480]	@ (8006e38 <attitude_ctrl+0x580>)
 8006c58:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8006c5c:	425b      	negs	r3, r3
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f7fa f8a4 	bl	8000dac <__aeabi_i2f>
 8006c64:	4604      	mov	r4, r0
 8006c66:	4b74      	ldr	r3, [pc, #464]	@ (8006e38 <attitude_ctrl+0x580>)
 8006c68:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f7fa f89d 	bl	8000dac <__aeabi_i2f>
 8006c72:	4603      	mov	r3, r0
 8006c74:	461a      	mov	r2, r3
 8006c76:	4621      	mov	r1, r4
 8006c78:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006c7a:	f7ff fd67 	bl	800674c <constrainf>
 8006c7e:	6278      	str	r0, [r7, #36]	@ 0x24
        // filter pid  LPF
        roll_pid_smooth += pt1FilterGain(pid_file_1.roll_pid_fcut,dt)*(r_rate_pid - roll_pid_smooth);
 8006c80:	4b6d      	ldr	r3, [pc, #436]	@ (8006e38 <attitude_ctrl+0x580>)
 8006c82:	f993 3020 	ldrsb.w	r3, [r3, #32]
 8006c86:	4618      	mov	r0, r3
 8006c88:	f7fa f890 	bl	8000dac <__aeabi_i2f>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8006c90:	4618      	mov	r0, r3
 8006c92:	f7ff fd79 	bl	8006788 <pt1FilterGain>
 8006c96:	4604      	mov	r4, r0
 8006c98:	4b69      	ldr	r3, [pc, #420]	@ (8006e40 <attitude_ctrl+0x588>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4619      	mov	r1, r3
 8006c9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006ca0:	f7f9 ffce 	bl	8000c40 <__aeabi_fsub>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	4620      	mov	r0, r4
 8006caa:	f7fa f8d3 	bl	8000e54 <__aeabi_fmul>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	4b63      	ldr	r3, [pc, #396]	@ (8006e40 <attitude_ctrl+0x588>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4619      	mov	r1, r3
 8006cb8:	4610      	mov	r0, r2
 8006cba:	f7f9 ffc3 	bl	8000c44 <__addsf3>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	461a      	mov	r2, r3
 8006cc2:	4b5f      	ldr	r3, [pc, #380]	@ (8006e40 <attitude_ctrl+0x588>)
 8006cc4:	601a      	str	r2, [r3, #0]

        /*-----  pitch axis pid  ---------*/
        float pitch_rate_desired =  pid_calculate(&pitch_angle_pid,pitch_measurement,pitch_desired,1.0f,dt);
 8006cc6:	4b5f      	ldr	r3, [pc, #380]	@ (8006e44 <attitude_ctrl+0x58c>)
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ccc:	9300      	str	r3, [sp, #0]
 8006cce:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006cd2:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006cd4:	485c      	ldr	r0, [pc, #368]	@ (8006e48 <attitude_ctrl+0x590>)
 8006cd6:	f7fd fd71 	bl	80047bc <pid_calculate>
 8006cda:	61f8      	str	r0, [r7, #28]
        // limit rate
        pitch_rate_desired = constrainf(pitch_rate_desired, -pid_file_1.pitch_rate_limit, pid_file_1.pitch_rate_limit);
 8006cdc:	4b56      	ldr	r3, [pc, #344]	@ (8006e38 <attitude_ctrl+0x580>)
 8006cde:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8006ce2:	425b      	negs	r3, r3
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f7fa f861 	bl	8000dac <__aeabi_i2f>
 8006cea:	4604      	mov	r4, r0
 8006cec:	4b52      	ldr	r3, [pc, #328]	@ (8006e38 <attitude_ctrl+0x580>)
 8006cee:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f7fa f85a 	bl	8000dac <__aeabi_i2f>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	461a      	mov	r2, r3
 8006cfc:	4621      	mov	r1, r4
 8006cfe:	69f8      	ldr	r0, [r7, #28]
 8006d00:	f7ff fd24 	bl	800674c <constrainf>
 8006d04:	61f8      	str	r0, [r7, #28]
        float p_rate_pid  =  pid_calculate(&pitch_rate_pid, pitch_rate_measurement,pitch_rate_desired,pid_pitch_vel_scale ,dt);
 8006d06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d08:	9300      	str	r3, [sp, #0]
 8006d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d0c:	69fa      	ldr	r2, [r7, #28]
 8006d0e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d10:	484e      	ldr	r0, [pc, #312]	@ (8006e4c <attitude_ctrl+0x594>)
 8006d12:	f7fd fd53 	bl	80047bc <pid_calculate>
 8006d16:	61b8      	str	r0, [r7, #24]
        // feed forward
        float FF_pitch = pitch_rate_desired*pid_file_1.pitch_FF_gain;;
 8006d18:	4b47      	ldr	r3, [pc, #284]	@ (8006e38 <attitude_ctrl+0x580>)
 8006d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d1c:	4619      	mov	r1, r3
 8006d1e:	69f8      	ldr	r0, [r7, #28]
 8006d20:	f7fa f898 	bl	8000e54 <__aeabi_fmul>
 8006d24:	4603      	mov	r3, r0
 8006d26:	617b      	str	r3, [r7, #20]
        p_rate_pid = p_rate_pid + FF_pitch;
 8006d28:	6979      	ldr	r1, [r7, #20]
 8006d2a:	69b8      	ldr	r0, [r7, #24]
 8006d2c:	f7f9 ff8a 	bl	8000c44 <__addsf3>
 8006d30:	4603      	mov	r3, r0
 8006d32:	61bb      	str	r3, [r7, #24]
        p_rate_pid = constrainf(p_rate_pid,- pid_file_1.pitch_max_pid, pid_file_1.pitch_max_pid);
 8006d34:	4b40      	ldr	r3, [pc, #256]	@ (8006e38 <attitude_ctrl+0x580>)
 8006d36:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8006d3a:	425b      	negs	r3, r3
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f7fa f835 	bl	8000dac <__aeabi_i2f>
 8006d42:	4604      	mov	r4, r0
 8006d44:	4b3c      	ldr	r3, [pc, #240]	@ (8006e38 <attitude_ctrl+0x580>)
 8006d46:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f7fa f82e 	bl	8000dac <__aeabi_i2f>
 8006d50:	4603      	mov	r3, r0
 8006d52:	461a      	mov	r2, r3
 8006d54:	4621      	mov	r1, r4
 8006d56:	69b8      	ldr	r0, [r7, #24]
 8006d58:	f7ff fcf8 	bl	800674c <constrainf>
 8006d5c:	61b8      	str	r0, [r7, #24]
        // filter pid  LPF
        pitch_pid_smooth += pt1FilterGain(pid_file_1.pitch_pid_fcut,dt)*(p_rate_pid - pitch_pid_smooth);
 8006d5e:	4b36      	ldr	r3, [pc, #216]	@ (8006e38 <attitude_ctrl+0x580>)
 8006d60:	f993 3040 	ldrsb.w	r3, [r3, #64]	@ 0x40
 8006d64:	4618      	mov	r0, r3
 8006d66:	f7fa f821 	bl	8000dac <__aeabi_i2f>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7ff fd0a 	bl	8006788 <pt1FilterGain>
 8006d74:	4604      	mov	r4, r0
 8006d76:	4b36      	ldr	r3, [pc, #216]	@ (8006e50 <attitude_ctrl+0x598>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4619      	mov	r1, r3
 8006d7c:	69b8      	ldr	r0, [r7, #24]
 8006d7e:	f7f9 ff5f 	bl	8000c40 <__aeabi_fsub>
 8006d82:	4603      	mov	r3, r0
 8006d84:	4619      	mov	r1, r3
 8006d86:	4620      	mov	r0, r4
 8006d88:	f7fa f864 	bl	8000e54 <__aeabi_fmul>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	461a      	mov	r2, r3
 8006d90:	4b2f      	ldr	r3, [pc, #188]	@ (8006e50 <attitude_ctrl+0x598>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4619      	mov	r1, r3
 8006d96:	4610      	mov	r0, r2
 8006d98:	f7f9 ff54 	bl	8000c44 <__addsf3>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	461a      	mov	r2, r3
 8006da0:	4b2b      	ldr	r3, [pc, #172]	@ (8006e50 <attitude_ctrl+0x598>)
 8006da2:	601a      	str	r2, [r3, #0]
        

        /*-------------- mix channel --------------------------*/
		if(ibusChannelData[CH9] > CHANNEL_HIGH ){
 8006da4:	4b21      	ldr	r3, [pc, #132]	@ (8006e2c <attitude_ctrl+0x574>)
 8006da6:	6a1b      	ldr	r3, [r3, #32]
 8006da8:	f240 62a4 	movw	r2, #1700	@ 0x6a4
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d957      	bls.n	8006e60 <attitude_ctrl+0x5a8>
                // roll stabilize
				int pitch_rc = 1500 - ibusChannelData[CH2];
 8006db0:	4b1e      	ldr	r3, [pc, #120]	@ (8006e2c <attitude_ctrl+0x574>)
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	f5c3 63bb 	rsb	r3, r3, #1496	@ 0x5d8
 8006db8:	3304      	adds	r3, #4
 8006dba:	60fb      	str	r3, [r7, #12]

				servoL = 1500 - roll_pid_smooth + pitch_rc;
 8006dbc:	4b20      	ldr	r3, [pc, #128]	@ (8006e40 <attitude_ctrl+0x588>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	4824      	ldr	r0, [pc, #144]	@ (8006e54 <attitude_ctrl+0x59c>)
 8006dc4:	f7f9 ff3c 	bl	8000c40 <__aeabi_fsub>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	461c      	mov	r4, r3
 8006dcc:	68f8      	ldr	r0, [r7, #12]
 8006dce:	f7f9 ffed 	bl	8000dac <__aeabi_i2f>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	4619      	mov	r1, r3
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	f7f9 ff34 	bl	8000c44 <__addsf3>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	4618      	mov	r0, r3
 8006de0:	f7fa fa3a 	bl	8001258 <__aeabi_f2uiz>
 8006de4:	4603      	mov	r3, r0
 8006de6:	b29a      	uxth	r2, r3
 8006de8:	4b1b      	ldr	r3, [pc, #108]	@ (8006e58 <attitude_ctrl+0x5a0>)
 8006dea:	801a      	strh	r2, [r3, #0]
				servoR = 1500 + roll_pid_smooth + pitch_rc;
 8006dec:	4b14      	ldr	r3, [pc, #80]	@ (8006e40 <attitude_ctrl+0x588>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4918      	ldr	r1, [pc, #96]	@ (8006e54 <attitude_ctrl+0x59c>)
 8006df2:	4618      	mov	r0, r3
 8006df4:	f7f9 ff26 	bl	8000c44 <__addsf3>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	461c      	mov	r4, r3
 8006dfc:	68f8      	ldr	r0, [r7, #12]
 8006dfe:	f7f9 ffd5 	bl	8000dac <__aeabi_i2f>
 8006e02:	4603      	mov	r3, r0
 8006e04:	4619      	mov	r1, r3
 8006e06:	4620      	mov	r0, r4
 8006e08:	f7f9 ff1c 	bl	8000c44 <__addsf3>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f7fa fa22 	bl	8001258 <__aeabi_f2uiz>
 8006e14:	4603      	mov	r3, r0
 8006e16:	b29a      	uxth	r2, r3
 8006e18:	4b10      	ldr	r3, [pc, #64]	@ (8006e5c <attitude_ctrl+0x5a4>)
 8006e1a:	801a      	strh	r2, [r3, #0]
 8006e1c:	e078      	b.n	8006f10 <attitude_ctrl+0x658>
 8006e1e:	bf00      	nop
 8006e20:	20000c5c 	.word	0x20000c5c
 8006e24:	3ecccccd 	.word	0x3ecccccd
 8006e28:	3f19999a 	.word	0x3f19999a
 8006e2c:	20000150 	.word	0x20000150
 8006e30:	20000ba4 	.word	0x20000ba4
 8006e34:	20000bfc 	.word	0x20000bfc
 8006e38:	2000002c 	.word	0x2000002c
 8006e3c:	20000bb4 	.word	0x20000bb4
 8006e40:	20000c64 	.word	0x20000c64
 8006e44:	20000ba8 	.word	0x20000ba8
 8006e48:	20000c20 	.word	0x20000c20
 8006e4c:	20000bd8 	.word	0x20000bd8
 8006e50:	20000c68 	.word	0x20000c68
 8006e54:	44bb8000 	.word	0x44bb8000
 8006e58:	20000bac 	.word	0x20000bac
 8006e5c:	20000bae 	.word	0x20000bae
		}else{
               // pitch stabilize
				int roll_rc = 1500 - ibusChannelData[CH1];
 8006e60:	4b91      	ldr	r3, [pc, #580]	@ (80070a8 <attitude_ctrl+0x7f0>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f5c3 63bb 	rsb	r3, r3, #1496	@ 0x5d8
 8006e68:	3304      	adds	r3, #4
 8006e6a:	613b      	str	r3, [r7, #16]

				servoL = 1500 +  roll_rc*0.5 + pitch_pid_smooth;
 8006e6c:	6938      	ldr	r0, [r7, #16]
 8006e6e:	f7f9 fb31 	bl	80004d4 <__aeabi_i2d>
 8006e72:	f04f 0200 	mov.w	r2, #0
 8006e76:	4b8d      	ldr	r3, [pc, #564]	@ (80070ac <attitude_ctrl+0x7f4>)
 8006e78:	f7f9 fb96 	bl	80005a8 <__aeabi_dmul>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	460b      	mov	r3, r1
 8006e80:	4610      	mov	r0, r2
 8006e82:	4619      	mov	r1, r3
 8006e84:	a384      	add	r3, pc, #528	@ (adr r3, 8007098 <attitude_ctrl+0x7e0>)
 8006e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e8a:	f7f9 f9d7 	bl	800023c <__adddf3>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	460b      	mov	r3, r1
 8006e92:	4614      	mov	r4, r2
 8006e94:	461d      	mov	r5, r3
 8006e96:	4b86      	ldr	r3, [pc, #536]	@ (80070b0 <attitude_ctrl+0x7f8>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f7f9 fb2c 	bl	80004f8 <__aeabi_f2d>
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	460b      	mov	r3, r1
 8006ea4:	4620      	mov	r0, r4
 8006ea6:	4629      	mov	r1, r5
 8006ea8:	f7f9 f9c8 	bl	800023c <__adddf3>
 8006eac:	4602      	mov	r2, r0
 8006eae:	460b      	mov	r3, r1
 8006eb0:	4610      	mov	r0, r2
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	f7f9 fe50 	bl	8000b58 <__aeabi_d2uiz>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	4b7d      	ldr	r3, [pc, #500]	@ (80070b4 <attitude_ctrl+0x7fc>)
 8006ebe:	801a      	strh	r2, [r3, #0]
				servoR = 1500 -  roll_rc*0.5 + pitch_pid_smooth;
 8006ec0:	6938      	ldr	r0, [r7, #16]
 8006ec2:	f7f9 fb07 	bl	80004d4 <__aeabi_i2d>
 8006ec6:	f04f 0200 	mov.w	r2, #0
 8006eca:	4b78      	ldr	r3, [pc, #480]	@ (80070ac <attitude_ctrl+0x7f4>)
 8006ecc:	f7f9 fb6c 	bl	80005a8 <__aeabi_dmul>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	460b      	mov	r3, r1
 8006ed4:	a170      	add	r1, pc, #448	@ (adr r1, 8007098 <attitude_ctrl+0x7e0>)
 8006ed6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006eda:	f7f9 f9ad 	bl	8000238 <__aeabi_dsub>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	4614      	mov	r4, r2
 8006ee4:	461d      	mov	r5, r3
 8006ee6:	4b72      	ldr	r3, [pc, #456]	@ (80070b0 <attitude_ctrl+0x7f8>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4618      	mov	r0, r3
 8006eec:	f7f9 fb04 	bl	80004f8 <__aeabi_f2d>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	4629      	mov	r1, r5
 8006ef8:	f7f9 f9a0 	bl	800023c <__adddf3>
 8006efc:	4602      	mov	r2, r0
 8006efe:	460b      	mov	r3, r1
 8006f00:	4610      	mov	r0, r2
 8006f02:	4619      	mov	r1, r3
 8006f04:	f7f9 fe28 	bl	8000b58 <__aeabi_d2uiz>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	b29a      	uxth	r2, r3
 8006f0c:	4b6a      	ldr	r3, [pc, #424]	@ (80070b8 <attitude_ctrl+0x800>)
 8006f0e:	801a      	strh	r2, [r3, #0]
		}

        // enable or disable I term, for test only
		if(ibusChannelData[CH10] > CHANNEL_HIGH ){
 8006f10:	4b65      	ldr	r3, [pc, #404]	@ (80070a8 <attitude_ctrl+0x7f0>)
 8006f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f14:	f240 62a4 	movw	r2, #1700	@ 0x6a4
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	f240 8092 	bls.w	8007042 <attitude_ctrl+0x78a>
			pitch_rate_pid.i_term = 0;
 8006f1e:	4b67      	ldr	r3, [pc, #412]	@ (80070bc <attitude_ctrl+0x804>)
 8006f20:	f04f 0200 	mov.w	r2, #0
 8006f24:	60da      	str	r2, [r3, #12]
			roll_rate_pid.i_term = 0;
 8006f26:	4b66      	ldr	r3, [pc, #408]	@ (80070c0 <attitude_ctrl+0x808>)
 8006f28:	f04f 0200 	mov.w	r2, #0
 8006f2c:	60da      	str	r2, [r3, #12]
 8006f2e:	e088      	b.n	8007042 <attitude_ctrl+0x78a>
		}
        
    }
    // manual mode
    else{
        int s1 = 1500 - ibusChannelData[CH1];
 8006f30:	4b5d      	ldr	r3, [pc, #372]	@ (80070a8 <attitude_ctrl+0x7f0>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f5c3 63bb 	rsb	r3, r3, #1496	@ 0x5d8
 8006f38:	3304      	adds	r3, #4
 8006f3a:	633b      	str	r3, [r7, #48]	@ 0x30
        int s2 = 1500 - ibusChannelData[CH2];
 8006f3c:	4b5a      	ldr	r3, [pc, #360]	@ (80070a8 <attitude_ctrl+0x7f0>)
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	f5c3 63bb 	rsb	r3, r3, #1496	@ 0x5d8
 8006f44:	3304      	adds	r3, #4
 8006f46:	62fb      	str	r3, [r7, #44]	@ 0x2c

        smooth_ch1 += 0.8*(s1*0.5 - smooth_ch1);
 8006f48:	4b5e      	ldr	r3, [pc, #376]	@ (80070c4 <attitude_ctrl+0x80c>)
 8006f4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f7f9 fac0 	bl	80004d4 <__aeabi_i2d>
 8006f54:	4604      	mov	r4, r0
 8006f56:	460d      	mov	r5, r1
 8006f58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006f5a:	f7f9 fabb 	bl	80004d4 <__aeabi_i2d>
 8006f5e:	f04f 0200 	mov.w	r2, #0
 8006f62:	4b52      	ldr	r3, [pc, #328]	@ (80070ac <attitude_ctrl+0x7f4>)
 8006f64:	f7f9 fb20 	bl	80005a8 <__aeabi_dmul>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	460b      	mov	r3, r1
 8006f6c:	4690      	mov	r8, r2
 8006f6e:	4699      	mov	r9, r3
 8006f70:	4b54      	ldr	r3, [pc, #336]	@ (80070c4 <attitude_ctrl+0x80c>)
 8006f72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006f76:	4618      	mov	r0, r3
 8006f78:	f7f9 faac 	bl	80004d4 <__aeabi_i2d>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	460b      	mov	r3, r1
 8006f80:	4640      	mov	r0, r8
 8006f82:	4649      	mov	r1, r9
 8006f84:	f7f9 f958 	bl	8000238 <__aeabi_dsub>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	4610      	mov	r0, r2
 8006f8e:	4619      	mov	r1, r3
 8006f90:	a343      	add	r3, pc, #268	@ (adr r3, 80070a0 <attitude_ctrl+0x7e8>)
 8006f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f96:	f7f9 fb07 	bl	80005a8 <__aeabi_dmul>
 8006f9a:	4602      	mov	r2, r0
 8006f9c:	460b      	mov	r3, r1
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	4629      	mov	r1, r5
 8006fa2:	f7f9 f94b 	bl	800023c <__adddf3>
 8006fa6:	4602      	mov	r2, r0
 8006fa8:	460b      	mov	r3, r1
 8006faa:	4610      	mov	r0, r2
 8006fac:	4619      	mov	r1, r3
 8006fae:	f7f9 fdab 	bl	8000b08 <__aeabi_d2iz>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	b21a      	sxth	r2, r3
 8006fb6:	4b43      	ldr	r3, [pc, #268]	@ (80070c4 <attitude_ctrl+0x80c>)
 8006fb8:	801a      	strh	r2, [r3, #0]
        smooth_ch2 += 0.8*(s2 - smooth_ch2);
 8006fba:	4b43      	ldr	r3, [pc, #268]	@ (80070c8 <attitude_ctrl+0x810>)
 8006fbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f7f9 fa87 	bl	80004d4 <__aeabi_i2d>
 8006fc6:	4604      	mov	r4, r0
 8006fc8:	460d      	mov	r5, r1
 8006fca:	4b3f      	ldr	r3, [pc, #252]	@ (80070c8 <attitude_ctrl+0x810>)
 8006fcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fd4:	1a9b      	subs	r3, r3, r2
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f7f9 fa7c 	bl	80004d4 <__aeabi_i2d>
 8006fdc:	a330      	add	r3, pc, #192	@ (adr r3, 80070a0 <attitude_ctrl+0x7e8>)
 8006fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe2:	f7f9 fae1 	bl	80005a8 <__aeabi_dmul>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	460b      	mov	r3, r1
 8006fea:	4620      	mov	r0, r4
 8006fec:	4629      	mov	r1, r5
 8006fee:	f7f9 f925 	bl	800023c <__adddf3>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	460b      	mov	r3, r1
 8006ff6:	4610      	mov	r0, r2
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	f7f9 fd85 	bl	8000b08 <__aeabi_d2iz>
 8006ffe:	4603      	mov	r3, r0
 8007000:	b21a      	sxth	r2, r3
 8007002:	4b31      	ldr	r3, [pc, #196]	@ (80070c8 <attitude_ctrl+0x810>)
 8007004:	801a      	strh	r2, [r3, #0]
            
        servoL = 1500 + smooth_ch1 + smooth_ch2;
 8007006:	4b2f      	ldr	r3, [pc, #188]	@ (80070c4 <attitude_ctrl+0x80c>)
 8007008:	f9b3 3000 	ldrsh.w	r3, [r3]
 800700c:	b29a      	uxth	r2, r3
 800700e:	4b2e      	ldr	r3, [pc, #184]	@ (80070c8 <attitude_ctrl+0x810>)
 8007010:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007014:	b29b      	uxth	r3, r3
 8007016:	4413      	add	r3, r2
 8007018:	b29b      	uxth	r3, r3
 800701a:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 800701e:	b29a      	uxth	r2, r3
 8007020:	4b24      	ldr	r3, [pc, #144]	@ (80070b4 <attitude_ctrl+0x7fc>)
 8007022:	801a      	strh	r2, [r3, #0]
        servoR = 1500 - smooth_ch1 + smooth_ch2;
 8007024:	4b28      	ldr	r3, [pc, #160]	@ (80070c8 <attitude_ctrl+0x810>)
 8007026:	f9b3 3000 	ldrsh.w	r3, [r3]
 800702a:	b29a      	uxth	r2, r3
 800702c:	4b25      	ldr	r3, [pc, #148]	@ (80070c4 <attitude_ctrl+0x80c>)
 800702e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007032:	b29b      	uxth	r3, r3
 8007034:	1ad3      	subs	r3, r2, r3
 8007036:	b29b      	uxth	r3, r3
 8007038:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 800703c:	b29a      	uxth	r2, r3
 800703e:	4b1e      	ldr	r3, [pc, #120]	@ (80070b8 <attitude_ctrl+0x800>)
 8007040:	801a      	strh	r2, [r3, #0]
        
    }

    servoL = constrain(servoL,SERVO_MIN_PWM,SERVO_MAX_PWM);
 8007042:	4b1c      	ldr	r3, [pc, #112]	@ (80070b4 <attitude_ctrl+0x7fc>)
 8007044:	881b      	ldrh	r3, [r3, #0]
 8007046:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800704a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800704e:	4618      	mov	r0, r3
 8007050:	f7ff fb64 	bl	800671c <constrain>
 8007054:	4603      	mov	r3, r0
 8007056:	b29a      	uxth	r2, r3
 8007058:	4b16      	ldr	r3, [pc, #88]	@ (80070b4 <attitude_ctrl+0x7fc>)
 800705a:	801a      	strh	r2, [r3, #0]
    servoR = constrain(servoR,SERVO_MIN_PWM,SERVO_MAX_PWM);
 800705c:	4b16      	ldr	r3, [pc, #88]	@ (80070b8 <attitude_ctrl+0x800>)
 800705e:	881b      	ldrh	r3, [r3, #0]
 8007060:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8007064:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007068:	4618      	mov	r0, r3
 800706a:	f7ff fb57 	bl	800671c <constrain>
 800706e:	4603      	mov	r3, r0
 8007070:	b29a      	uxth	r2, r3
 8007072:	4b11      	ldr	r3, [pc, #68]	@ (80070b8 <attitude_ctrl+0x800>)
 8007074:	801a      	strh	r2, [r3, #0]
    write_pwm_ctrl(ibusChannelData[CH3],servoL,servoR);
 8007076:	4b0c      	ldr	r3, [pc, #48]	@ (80070a8 <attitude_ctrl+0x7f0>)
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	b29b      	uxth	r3, r3
 800707c:	4a0d      	ldr	r2, [pc, #52]	@ (80070b4 <attitude_ctrl+0x7fc>)
 800707e:	8811      	ldrh	r1, [r2, #0]
 8007080:	4a0d      	ldr	r2, [pc, #52]	@ (80070b8 <attitude_ctrl+0x800>)
 8007082:	8812      	ldrh	r2, [r2, #0]
 8007084:	4618      	mov	r0, r3
 8007086:	f7fd fd09 	bl	8004a9c <write_pwm_ctrl>
 800708a:	e000      	b.n	800708e <attitude_ctrl+0x7d6>
        return;
 800708c:	bf00      	nop

}
 800708e:	3760      	adds	r7, #96	@ 0x60
 8007090:	46bd      	mov	sp, r7
 8007092:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007096:	bf00      	nop
 8007098:	00000000 	.word	0x00000000
 800709c:	40977000 	.word	0x40977000
 80070a0:	9999999a 	.word	0x9999999a
 80070a4:	3fe99999 	.word	0x3fe99999
 80070a8:	20000150 	.word	0x20000150
 80070ac:	3fe00000 	.word	0x3fe00000
 80070b0:	20000c68 	.word	0x20000c68
 80070b4:	20000bac 	.word	0x20000bac
 80070b8:	20000bae 	.word	0x20000bae
 80070bc:	20000bd8 	.word	0x20000bd8
 80070c0:	20000bb4 	.word	0x20000bb4
 80070c4:	20000c44 	.word	0x20000c44
 80070c8:	20000c46 	.word	0x20000c46
 80070cc:	00000000 	.word	0x00000000

080070d0 <altitude_estimate>:
#include "../Driver/ms5611.h"

extern float acc_Eframe[3];
float alt_estimate,climb_rate;

void altitude_estimate(float dt){
 80070d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80070d4:	b082      	sub	sp, #8
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	6078      	str	r0, [r7, #4]
	if(_gps.fix > 2){
 80070da:	4b73      	ldr	r3, [pc, #460]	@ (80072a8 <altitude_estimate+0x1d8>)
 80070dc:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 80070e0:	2b02      	cmp	r3, #2
 80070e2:	f240 80b9 	bls.w	8007258 <altitude_estimate+0x188>
		alt_estimate += climb_rate*dt + 0.5*sq(dt)*acc_Eframe[Z];
 80070e6:	4b71      	ldr	r3, [pc, #452]	@ (80072ac <altitude_estimate+0x1dc>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4618      	mov	r0, r3
 80070ec:	f7f9 fa04 	bl	80004f8 <__aeabi_f2d>
 80070f0:	4604      	mov	r4, r0
 80070f2:	460d      	mov	r5, r1
 80070f4:	4b6e      	ldr	r3, [pc, #440]	@ (80072b0 <altitude_estimate+0x1e0>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	6879      	ldr	r1, [r7, #4]
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7f9 feaa 	bl	8000e54 <__aeabi_fmul>
 8007100:	4603      	mov	r3, r0
 8007102:	4618      	mov	r0, r3
 8007104:	f7f9 f9f8 	bl	80004f8 <__aeabi_f2d>
 8007108:	4680      	mov	r8, r0
 800710a:	4689      	mov	r9, r1
 800710c:	6879      	ldr	r1, [r7, #4]
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f7f9 fea0 	bl	8000e54 <__aeabi_fmul>
 8007114:	4603      	mov	r3, r0
 8007116:	4618      	mov	r0, r3
 8007118:	f7f9 f9ee 	bl	80004f8 <__aeabi_f2d>
 800711c:	f04f 0200 	mov.w	r2, #0
 8007120:	4b64      	ldr	r3, [pc, #400]	@ (80072b4 <altitude_estimate+0x1e4>)
 8007122:	f7f9 fa41 	bl	80005a8 <__aeabi_dmul>
 8007126:	4602      	mov	r2, r0
 8007128:	460b      	mov	r3, r1
 800712a:	4692      	mov	sl, r2
 800712c:	469b      	mov	fp, r3
 800712e:	4b62      	ldr	r3, [pc, #392]	@ (80072b8 <altitude_estimate+0x1e8>)
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	4618      	mov	r0, r3
 8007134:	f7f9 f9e0 	bl	80004f8 <__aeabi_f2d>
 8007138:	4602      	mov	r2, r0
 800713a:	460b      	mov	r3, r1
 800713c:	4650      	mov	r0, sl
 800713e:	4659      	mov	r1, fp
 8007140:	f7f9 fa32 	bl	80005a8 <__aeabi_dmul>
 8007144:	4602      	mov	r2, r0
 8007146:	460b      	mov	r3, r1
 8007148:	4640      	mov	r0, r8
 800714a:	4649      	mov	r1, r9
 800714c:	f7f9 f876 	bl	800023c <__adddf3>
 8007150:	4602      	mov	r2, r0
 8007152:	460b      	mov	r3, r1
 8007154:	4620      	mov	r0, r4
 8007156:	4629      	mov	r1, r5
 8007158:	f7f9 f870 	bl	800023c <__adddf3>
 800715c:	4602      	mov	r2, r0
 800715e:	460b      	mov	r3, r1
 8007160:	4610      	mov	r0, r2
 8007162:	4619      	mov	r1, r3
 8007164:	f7f9 fd18 	bl	8000b98 <__aeabi_d2f>
 8007168:	4603      	mov	r3, r0
 800716a:	4a50      	ldr	r2, [pc, #320]	@ (80072ac <altitude_estimate+0x1dc>)
 800716c:	6013      	str	r3, [r2, #0]
		climb_rate += dt*acc_Eframe[Z];
 800716e:	4b52      	ldr	r3, [pc, #328]	@ (80072b8 <altitude_estimate+0x1e8>)
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	6879      	ldr	r1, [r7, #4]
 8007174:	4618      	mov	r0, r3
 8007176:	f7f9 fe6d 	bl	8000e54 <__aeabi_fmul>
 800717a:	4603      	mov	r3, r0
 800717c:	461a      	mov	r2, r3
 800717e:	4b4c      	ldr	r3, [pc, #304]	@ (80072b0 <altitude_estimate+0x1e0>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4619      	mov	r1, r3
 8007184:	4610      	mov	r0, r2
 8007186:	f7f9 fd5d 	bl	8000c44 <__addsf3>
 800718a:	4603      	mov	r3, r0
 800718c:	461a      	mov	r2, r3
 800718e:	4b48      	ldr	r3, [pc, #288]	@ (80072b0 <altitude_estimate+0x1e0>)
 8007190:	601a      	str	r2, [r3, #0]
		// correction
		alt_estimate += 0.1*(_gps.altitude_msl/1000.0f - alt_estimate);
 8007192:	4b46      	ldr	r3, [pc, #280]	@ (80072ac <altitude_estimate+0x1dc>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4618      	mov	r0, r3
 8007198:	f7f9 f9ae 	bl	80004f8 <__aeabi_f2d>
 800719c:	4604      	mov	r4, r0
 800719e:	460d      	mov	r5, r1
 80071a0:	4b41      	ldr	r3, [pc, #260]	@ (80072a8 <altitude_estimate+0x1d8>)
 80071a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7f9 fe01 	bl	8000dac <__aeabi_i2f>
 80071aa:	4603      	mov	r3, r0
 80071ac:	4943      	ldr	r1, [pc, #268]	@ (80072bc <altitude_estimate+0x1ec>)
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7f9 ff04 	bl	8000fbc <__aeabi_fdiv>
 80071b4:	4603      	mov	r3, r0
 80071b6:	461a      	mov	r2, r3
 80071b8:	4b3c      	ldr	r3, [pc, #240]	@ (80072ac <altitude_estimate+0x1dc>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4619      	mov	r1, r3
 80071be:	4610      	mov	r0, r2
 80071c0:	f7f9 fd3e 	bl	8000c40 <__aeabi_fsub>
 80071c4:	4603      	mov	r3, r0
 80071c6:	4618      	mov	r0, r3
 80071c8:	f7f9 f996 	bl	80004f8 <__aeabi_f2d>
 80071cc:	a334      	add	r3, pc, #208	@ (adr r3, 80072a0 <altitude_estimate+0x1d0>)
 80071ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d2:	f7f9 f9e9 	bl	80005a8 <__aeabi_dmul>
 80071d6:	4602      	mov	r2, r0
 80071d8:	460b      	mov	r3, r1
 80071da:	4620      	mov	r0, r4
 80071dc:	4629      	mov	r1, r5
 80071de:	f7f9 f82d 	bl	800023c <__adddf3>
 80071e2:	4602      	mov	r2, r0
 80071e4:	460b      	mov	r3, r1
 80071e6:	4610      	mov	r0, r2
 80071e8:	4619      	mov	r1, r3
 80071ea:	f7f9 fcd5 	bl	8000b98 <__aeabi_d2f>
 80071ee:	4603      	mov	r3, r0
 80071f0:	4a2e      	ldr	r2, [pc, #184]	@ (80072ac <altitude_estimate+0x1dc>)
 80071f2:	6013      	str	r3, [r2, #0]
		climb_rate += 0.1*(_gps.velocity[2]/100.0f - climb_rate);
 80071f4:	4b2e      	ldr	r3, [pc, #184]	@ (80072b0 <altitude_estimate+0x1e0>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4618      	mov	r0, r3
 80071fa:	f7f9 f97d 	bl	80004f8 <__aeabi_f2d>
 80071fe:	4604      	mov	r4, r0
 8007200:	460d      	mov	r5, r1
 8007202:	4b29      	ldr	r3, [pc, #164]	@ (80072a8 <altitude_estimate+0x1d8>)
 8007204:	691b      	ldr	r3, [r3, #16]
 8007206:	4618      	mov	r0, r3
 8007208:	f7f9 fdd0 	bl	8000dac <__aeabi_i2f>
 800720c:	4603      	mov	r3, r0
 800720e:	492c      	ldr	r1, [pc, #176]	@ (80072c0 <altitude_estimate+0x1f0>)
 8007210:	4618      	mov	r0, r3
 8007212:	f7f9 fed3 	bl	8000fbc <__aeabi_fdiv>
 8007216:	4603      	mov	r3, r0
 8007218:	461a      	mov	r2, r3
 800721a:	4b25      	ldr	r3, [pc, #148]	@ (80072b0 <altitude_estimate+0x1e0>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4619      	mov	r1, r3
 8007220:	4610      	mov	r0, r2
 8007222:	f7f9 fd0d 	bl	8000c40 <__aeabi_fsub>
 8007226:	4603      	mov	r3, r0
 8007228:	4618      	mov	r0, r3
 800722a:	f7f9 f965 	bl	80004f8 <__aeabi_f2d>
 800722e:	a31c      	add	r3, pc, #112	@ (adr r3, 80072a0 <altitude_estimate+0x1d0>)
 8007230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007234:	f7f9 f9b8 	bl	80005a8 <__aeabi_dmul>
 8007238:	4602      	mov	r2, r0
 800723a:	460b      	mov	r3, r1
 800723c:	4620      	mov	r0, r4
 800723e:	4629      	mov	r1, r5
 8007240:	f7f8 fffc 	bl	800023c <__adddf3>
 8007244:	4602      	mov	r2, r0
 8007246:	460b      	mov	r3, r1
 8007248:	4610      	mov	r0, r2
 800724a:	4619      	mov	r1, r3
 800724c:	f7f9 fca4 	bl	8000b98 <__aeabi_d2f>
 8007250:	4603      	mov	r3, r0
 8007252:	4a17      	ldr	r2, [pc, #92]	@ (80072b0 <altitude_estimate+0x1e0>)
 8007254:	6013      	str	r3, [r2, #0]
	}
	else{
		alt_estimate = _gps.altitude_msl/1000.0f;
		climb_rate = _gps.velocity[2]/100.0f;
	}
}
 8007256:	e01b      	b.n	8007290 <altitude_estimate+0x1c0>
		alt_estimate = _gps.altitude_msl/1000.0f;
 8007258:	4b13      	ldr	r3, [pc, #76]	@ (80072a8 <altitude_estimate+0x1d8>)
 800725a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800725c:	4618      	mov	r0, r3
 800725e:	f7f9 fda5 	bl	8000dac <__aeabi_i2f>
 8007262:	4603      	mov	r3, r0
 8007264:	4915      	ldr	r1, [pc, #84]	@ (80072bc <altitude_estimate+0x1ec>)
 8007266:	4618      	mov	r0, r3
 8007268:	f7f9 fea8 	bl	8000fbc <__aeabi_fdiv>
 800726c:	4603      	mov	r3, r0
 800726e:	461a      	mov	r2, r3
 8007270:	4b0e      	ldr	r3, [pc, #56]	@ (80072ac <altitude_estimate+0x1dc>)
 8007272:	601a      	str	r2, [r3, #0]
		climb_rate = _gps.velocity[2]/100.0f;
 8007274:	4b0c      	ldr	r3, [pc, #48]	@ (80072a8 <altitude_estimate+0x1d8>)
 8007276:	691b      	ldr	r3, [r3, #16]
 8007278:	4618      	mov	r0, r3
 800727a:	f7f9 fd97 	bl	8000dac <__aeabi_i2f>
 800727e:	4603      	mov	r3, r0
 8007280:	490f      	ldr	r1, [pc, #60]	@ (80072c0 <altitude_estimate+0x1f0>)
 8007282:	4618      	mov	r0, r3
 8007284:	f7f9 fe9a 	bl	8000fbc <__aeabi_fdiv>
 8007288:	4603      	mov	r3, r0
 800728a:	461a      	mov	r2, r3
 800728c:	4b08      	ldr	r3, [pc, #32]	@ (80072b0 <altitude_estimate+0x1e0>)
 800728e:	601a      	str	r2, [r3, #0]
}
 8007290:	bf00      	nop
 8007292:	3708      	adds	r7, #8
 8007294:	46bd      	mov	sp, r7
 8007296:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800729a:	bf00      	nop
 800729c:	f3af 8000 	nop.w
 80072a0:	9999999a 	.word	0x9999999a
 80072a4:	3fb99999 	.word	0x3fb99999
 80072a8:	2000042c 	.word	0x2000042c
 80072ac:	20000c6c 	.word	0x20000c6c
 80072b0:	20000c70 	.word	0x20000c70
 80072b4:	3fe00000 	.word	0x3fe00000
 80072b8:	20000588 	.word	0x20000588
 80072bc:	447a0000 	.word	0x447a0000
 80072c0:	42c80000 	.word	0x42c80000

080072c4 <mapI>:
}


#define Feq2Sec(F) (1.0f/F)

static int32_t mapI(int val, int min_in,int max_in,int min_out, int max_out){
 80072c4:	b480      	push	{r7}
 80072c6:	b087      	sub	sp, #28
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60f8      	str	r0, [r7, #12]
 80072cc:	60b9      	str	r1, [r7, #8]
 80072ce:	607a      	str	r2, [r7, #4]
 80072d0:	603b      	str	r3, [r7, #0]
   int out = (val - min_in)*(max_out - min_out)/(max_in - min_in);
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	1ad3      	subs	r3, r2, r3
 80072d8:	6a39      	ldr	r1, [r7, #32]
 80072da:	683a      	ldr	r2, [r7, #0]
 80072dc:	1a8a      	subs	r2, r1, r2
 80072de:	fb03 f202 	mul.w	r2, r3, r2
 80072e2:	6879      	ldr	r1, [r7, #4]
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	1acb      	subs	r3, r1, r3
 80072e8:	fb92 f3f3 	sdiv	r3, r2, r3
 80072ec:	617b      	str	r3, [r7, #20]
}
 80072ee:	bf00      	nop
 80072f0:	4618      	mov	r0, r3
 80072f2:	371c      	adds	r7, #28
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bc80      	pop	{r7}
 80072f8:	4770      	bx	lr

080072fa <crc_accumulate>:
 *
 * @param data new char to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
 80072fa:	b480      	push	{r7}
 80072fc:	b085      	sub	sp, #20
 80072fe:	af00      	add	r7, sp, #0
 8007300:	4603      	mov	r3, r0
 8007302:	6039      	str	r1, [r7, #0]
 8007304:	71fb      	strb	r3, [r7, #7]
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	881b      	ldrh	r3, [r3, #0]
 800730a:	b2da      	uxtb	r2, r3
 800730c:	79fb      	ldrb	r3, [r7, #7]
 800730e:	4053      	eors	r3, r2
 8007310:	73fb      	strb	r3, [r7, #15]
        tmp ^= (tmp<<4);
 8007312:	7bfb      	ldrb	r3, [r7, #15]
 8007314:	011b      	lsls	r3, r3, #4
 8007316:	b25a      	sxtb	r2, r3
 8007318:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800731c:	4053      	eors	r3, r2
 800731e:	b25b      	sxtb	r3, r3
 8007320:	73fb      	strb	r3, [r7, #15]
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	881b      	ldrh	r3, [r3, #0]
 8007326:	0a1b      	lsrs	r3, r3, #8
 8007328:	b29b      	uxth	r3, r3
 800732a:	b21a      	sxth	r2, r3
 800732c:	7bfb      	ldrb	r3, [r7, #15]
 800732e:	021b      	lsls	r3, r3, #8
 8007330:	b21b      	sxth	r3, r3
 8007332:	4053      	eors	r3, r2
 8007334:	b21a      	sxth	r2, r3
 8007336:	7bfb      	ldrb	r3, [r7, #15]
 8007338:	00db      	lsls	r3, r3, #3
 800733a:	b21b      	sxth	r3, r3
 800733c:	4053      	eors	r3, r2
 800733e:	b21a      	sxth	r2, r3
 8007340:	7bfb      	ldrb	r3, [r7, #15]
 8007342:	091b      	lsrs	r3, r3, #4
 8007344:	b2db      	uxtb	r3, r3
 8007346:	b21b      	sxth	r3, r3
 8007348:	4053      	eors	r3, r2
 800734a:	b21b      	sxth	r3, r3
 800734c:	b29a      	uxth	r2, r3
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	801a      	strh	r2, [r3, #0]
}
 8007352:	bf00      	nop
 8007354:	3714      	adds	r7, #20
 8007356:	46bd      	mov	sp, r7
 8007358:	bc80      	pop	{r7}
 800735a:	4770      	bx	lr

0800735c <crc_init>:
 * @brief Initiliaze the buffer for the X.25 CRC
 *
 * @param crcAccum the 16 bit X.25 CRC
 */
static inline void crc_init(uint16_t* crcAccum)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
        *crcAccum = X25_INIT_CRC;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800736a:	801a      	strh	r2, [r3, #0]
}
 800736c:	bf00      	nop
 800736e:	370c      	adds	r7, #12
 8007370:	46bd      	mov	sp, r7
 8007372:	bc80      	pop	{r7}
 8007374:	4770      	bx	lr

08007376 <crc_calculate>:
 * @param  pBuffer buffer containing the byte array to hash
 * @param  length  length of the byte array
 * @return the checksum over the buffer bytes
 **/
static inline uint16_t crc_calculate(const uint8_t* pBuffer, uint16_t length)
{
 8007376:	b580      	push	{r7, lr}
 8007378:	b084      	sub	sp, #16
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
 800737e:	460b      	mov	r3, r1
 8007380:	807b      	strh	r3, [r7, #2]
        uint16_t crcTmp;
        crc_init(&crcTmp);
 8007382:	f107 030e 	add.w	r3, r7, #14
 8007386:	4618      	mov	r0, r3
 8007388:	f7ff ffe8 	bl	800735c <crc_init>
	while (length--) {
 800738c:	e009      	b.n	80073a2 <crc_calculate+0x2c>
                crc_accumulate(*pBuffer++, &crcTmp);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	1c5a      	adds	r2, r3, #1
 8007392:	607a      	str	r2, [r7, #4]
 8007394:	781b      	ldrb	r3, [r3, #0]
 8007396:	f107 020e 	add.w	r2, r7, #14
 800739a:	4611      	mov	r1, r2
 800739c:	4618      	mov	r0, r3
 800739e:	f7ff ffac 	bl	80072fa <crc_accumulate>
	while (length--) {
 80073a2:	887b      	ldrh	r3, [r7, #2]
 80073a4:	1e5a      	subs	r2, r3, #1
 80073a6:	807a      	strh	r2, [r7, #2]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d1f0      	bne.n	800738e <crc_calculate+0x18>
        }
        return crcTmp;
 80073ac:	89fb      	ldrh	r3, [r7, #14]
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3710      	adds	r7, #16
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}

080073b6 <crc_accumulate_buffer>:
 *
 * @param data new bytes to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate_buffer(uint16_t *crcAccum, const char *pBuffer, uint16_t length)
{
 80073b6:	b580      	push	{r7, lr}
 80073b8:	b086      	sub	sp, #24
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	60f8      	str	r0, [r7, #12]
 80073be:	60b9      	str	r1, [r7, #8]
 80073c0:	4613      	mov	r3, r2
 80073c2:	80fb      	strh	r3, [r7, #6]
	const uint8_t *p = (const uint8_t *)pBuffer;
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	617b      	str	r3, [r7, #20]
	while (length--) {
 80073c8:	e007      	b.n	80073da <crc_accumulate_buffer+0x24>
                crc_accumulate(*p++, crcAccum);
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	1c5a      	adds	r2, r3, #1
 80073ce:	617a      	str	r2, [r7, #20]
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	68f9      	ldr	r1, [r7, #12]
 80073d4:	4618      	mov	r0, r3
 80073d6:	f7ff ff90 	bl	80072fa <crc_accumulate>
	while (length--) {
 80073da:	88fb      	ldrh	r3, [r7, #6]
 80073dc:	1e5a      	subs	r2, r3, #1
 80073de:	80fa      	strh	r2, [r7, #6]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d1f2      	bne.n	80073ca <crc_accumulate_buffer+0x14>
        }
}
 80073e4:	bf00      	nop
 80073e6:	bf00      	nop
 80073e8:	3718      	adds	r7, #24
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}
	...

080073f0 <mavlink_get_channel_status>:
/*
 * Internal function to give access to the channel status for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_STATUS
MAVLINK_HELPER mavlink_status_t* mavlink_get_channel_status(uint8_t chan)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	4603      	mov	r3, r0
 80073f8:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_status array defined in function,
	// has to be defined externally
#else
	static mavlink_status_t m_mavlink_status[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_status[chan];
 80073fa:	79fa      	ldrb	r2, [r7, #7]
 80073fc:	4613      	mov	r3, r2
 80073fe:	005b      	lsls	r3, r3, #1
 8007400:	4413      	add	r3, r2
 8007402:	009b      	lsls	r3, r3, #2
 8007404:	4a03      	ldr	r2, [pc, #12]	@ (8007414 <mavlink_get_channel_status+0x24>)
 8007406:	4413      	add	r3, r2
}
 8007408:	4618      	mov	r0, r3
 800740a:	370c      	adds	r7, #12
 800740c:	46bd      	mov	sp, r7
 800740e:	bc80      	pop	{r7}
 8007410:	4770      	bx	lr
 8007412:	bf00      	nop
 8007414:	20000e58 	.word	0x20000e58

08007418 <mavlink_finalize_message_chan>:
						      uint8_t chan, uint8_t length, uint8_t crc_extra)
#else
MAVLINK_HELPER uint16_t mavlink_finalize_message_chan(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id, 
						      uint8_t chan, uint8_t length)
#endif
{
 8007418:	b590      	push	{r4, r7, lr}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
 8007420:	4608      	mov	r0, r1
 8007422:	4611      	mov	r1, r2
 8007424:	461a      	mov	r2, r3
 8007426:	4603      	mov	r3, r0
 8007428:	70fb      	strb	r3, [r7, #3]
 800742a:	460b      	mov	r3, r1
 800742c:	70bb      	strb	r3, [r7, #2]
 800742e:	4613      	mov	r3, r2
 8007430:	707b      	strb	r3, [r7, #1]
	// This code part is the same for all messages;
	msg->magic = MAVLINK_STX;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	22fe      	movs	r2, #254	@ 0xfe
 8007436:	709a      	strb	r2, [r3, #2]
	msg->len = length;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	7e3a      	ldrb	r2, [r7, #24]
 800743c:	70da      	strb	r2, [r3, #3]
	msg->sysid = system_id;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	78fa      	ldrb	r2, [r7, #3]
 8007442:	715a      	strb	r2, [r3, #5]
	msg->compid = component_id;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	78ba      	ldrb	r2, [r7, #2]
 8007448:	719a      	strb	r2, [r3, #6]
	// One sequence number per component
	msg->seq = mavlink_get_channel_status(chan)->current_tx_seq;
 800744a:	787b      	ldrb	r3, [r7, #1]
 800744c:	4618      	mov	r0, r3
 800744e:	f7ff ffcf 	bl	80073f0 <mavlink_get_channel_status>
 8007452:	4603      	mov	r3, r0
 8007454:	799a      	ldrb	r2, [r3, #6]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	711a      	strb	r2, [r3, #4]
	mavlink_get_channel_status(chan)->current_tx_seq = mavlink_get_channel_status(chan)->current_tx_seq+1;
 800745a:	787b      	ldrb	r3, [r7, #1]
 800745c:	4618      	mov	r0, r3
 800745e:	f7ff ffc7 	bl	80073f0 <mavlink_get_channel_status>
 8007462:	4603      	mov	r3, r0
 8007464:	799c      	ldrb	r4, [r3, #6]
 8007466:	787b      	ldrb	r3, [r7, #1]
 8007468:	4618      	mov	r0, r3
 800746a:	f7ff ffc1 	bl	80073f0 <mavlink_get_channel_status>
 800746e:	4603      	mov	r3, r0
 8007470:	1c62      	adds	r2, r4, #1
 8007472:	b2d2      	uxtb	r2, r2
 8007474:	719a      	strb	r2, [r3, #6]
	msg->checksum = crc_calculate(((const uint8_t*)(msg)) + 3, MAVLINK_CORE_HEADER_LEN);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	3303      	adds	r3, #3
 800747a:	2105      	movs	r1, #5
 800747c:	4618      	mov	r0, r3
 800747e:	f7ff ff7a 	bl	8007376 <crc_calculate>
 8007482:	4603      	mov	r3, r0
 8007484:	461a      	mov	r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	801a      	strh	r2, [r3, #0]
	crc_accumulate_buffer(&msg->checksum, _MAV_PAYLOAD(msg), msg->len);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f103 0108 	add.w	r1, r3, #8
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	78db      	ldrb	r3, [r3, #3]
 8007496:	461a      	mov	r2, r3
 8007498:	f7ff ff8d 	bl	80073b6 <crc_accumulate_buffer>
#if MAVLINK_CRC_EXTRA
	crc_accumulate(crc_extra, &msg->checksum);
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	7f3b      	ldrb	r3, [r7, #28]
 80074a0:	4611      	mov	r1, r2
 80074a2:	4618      	mov	r0, r3
 80074a4:	f7ff ff29 	bl	80072fa <crc_accumulate>
#endif
	mavlink_ck_a(msg) = (uint8_t)(msg->checksum & 0xFF);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	881b      	ldrh	r3, [r3, #0]
 80074ac:	b299      	uxth	r1, r3
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	3308      	adds	r3, #8
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	78d2      	ldrb	r2, [r2, #3]
 80074b6:	4413      	add	r3, r2
 80074b8:	b2ca      	uxtb	r2, r1
 80074ba:	701a      	strb	r2, [r3, #0]
	mavlink_ck_b(msg) = (uint8_t)(msg->checksum >> 8);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	881b      	ldrh	r3, [r3, #0]
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	0a1b      	lsrs	r3, r3, #8
 80074c4:	b299      	uxth	r1, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f103 0208 	add.w	r2, r3, #8
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	78db      	ldrb	r3, [r3, #3]
 80074d0:	3301      	adds	r3, #1
 80074d2:	4413      	add	r3, r2
 80074d4:	b2ca      	uxtb	r2, r1
 80074d6:	701a      	strb	r2, [r3, #0]

	return length + MAVLINK_NUM_NON_PAYLOAD_BYTES;
 80074d8:	7e3b      	ldrb	r3, [r7, #24]
 80074da:	b29b      	uxth	r3, r3
 80074dc:	3308      	adds	r3, #8
 80074de:	b29b      	uxth	r3, r3
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	370c      	adds	r7, #12
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd90      	pop	{r4, r7, pc}

080074e8 <mavlink_finalize_message>:
 * @brief Finalize a MAVLink message with MAVLINK_COMM_0 as default channel
 */
#if MAVLINK_CRC_EXTRA
MAVLINK_HELPER uint16_t mavlink_finalize_message(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id, 
						 uint8_t length, uint8_t crc_extra)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af02      	add	r7, sp, #8
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	4608      	mov	r0, r1
 80074f2:	4611      	mov	r1, r2
 80074f4:	461a      	mov	r2, r3
 80074f6:	4603      	mov	r3, r0
 80074f8:	70fb      	strb	r3, [r7, #3]
 80074fa:	460b      	mov	r3, r1
 80074fc:	70bb      	strb	r3, [r7, #2]
 80074fe:	4613      	mov	r3, r2
 8007500:	707b      	strb	r3, [r7, #1]
	return mavlink_finalize_message_chan(msg, system_id, component_id, MAVLINK_COMM_0, length, crc_extra);
 8007502:	78ba      	ldrb	r2, [r7, #2]
 8007504:	78f9      	ldrb	r1, [r7, #3]
 8007506:	7c3b      	ldrb	r3, [r7, #16]
 8007508:	9301      	str	r3, [sp, #4]
 800750a:	787b      	ldrb	r3, [r7, #1]
 800750c:	9300      	str	r3, [sp, #0]
 800750e:	2300      	movs	r3, #0
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f7ff ff81 	bl	8007418 <mavlink_finalize_message_chan>
 8007516:	4603      	mov	r3, r0
}
 8007518:	4618      	mov	r0, r3
 800751a:	3708      	adds	r7, #8
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <mavlink_msg_to_send_buffer>:

/**
 * @brief Pack a message to send it over a serial byte stream
 */
MAVLINK_HELPER uint16_t mavlink_msg_to_send_buffer(uint8_t *buffer, const mavlink_message_t *msg)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
 8007528:	6039      	str	r1, [r7, #0]
	memcpy(buffer, (const uint8_t *)&msg->magic, MAVLINK_NUM_HEADER_BYTES + (uint16_t)msg->len);
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	1c99      	adds	r1, r3, #2
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	78db      	ldrb	r3, [r3, #3]
 8007532:	3306      	adds	r3, #6
 8007534:	461a      	mov	r2, r3
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f00d fd1e 	bl	8014f78 <memcpy>

	uint8_t *ck = buffer + (MAVLINK_NUM_HEADER_BYTES + (uint16_t)msg->len);
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	78db      	ldrb	r3, [r3, #3]
 8007540:	3306      	adds	r3, #6
 8007542:	461a      	mov	r2, r3
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	4413      	add	r3, r2
 8007548:	60fb      	str	r3, [r7, #12]

	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	881b      	ldrh	r3, [r3, #0]
 800754e:	b29b      	uxth	r3, r3
 8007550:	b2da      	uxtb	r2, r3
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	881b      	ldrh	r3, [r3, #0]
 800755a:	b29b      	uxth	r3, r3
 800755c:	0a1b      	lsrs	r3, r3, #8
 800755e:	b29a      	uxth	r2, r3
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	3301      	adds	r3, #1
 8007564:	b2d2      	uxtb	r2, r2
 8007566:	701a      	strb	r2, [r3, #0]

	return MAVLINK_NUM_NON_PAYLOAD_BYTES + (uint16_t)msg->len;
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	78db      	ldrb	r3, [r3, #3]
 800756c:	3308      	adds	r3, #8
 800756e:	b29b      	uxth	r3, r3
}
 8007570:	4618      	mov	r0, r3
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <mavlink_msg_heartbeat_pack>:
 * @param system_status System status flag, see MAV_STATE ENUM
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_heartbeat_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
						       uint8_t type, uint8_t autopilot, uint8_t base_mode, uint32_t custom_mode, uint8_t system_status)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b088      	sub	sp, #32
 800757c:	af02      	add	r7, sp, #8
 800757e:	603a      	str	r2, [r7, #0]
 8007580:	461a      	mov	r2, r3
 8007582:	4603      	mov	r3, r0
 8007584:	71fb      	strb	r3, [r7, #7]
 8007586:	460b      	mov	r3, r1
 8007588:	71bb      	strb	r3, [r7, #6]
 800758a:	4613      	mov	r3, r2
 800758c:	717b      	strb	r3, [r7, #5]
	_mav_put_uint8_t(buf, 8, 3);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_HEARTBEAT_LEN);
#else
	mavlink_heartbeat_t packet;
	packet.custom_mode = custom_mode;
 800758e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007590:	60fb      	str	r3, [r7, #12]
	packet.type = type;
 8007592:	797b      	ldrb	r3, [r7, #5]
 8007594:	743b      	strb	r3, [r7, #16]
	packet.autopilot = autopilot;
 8007596:	f897 3020 	ldrb.w	r3, [r7, #32]
 800759a:	747b      	strb	r3, [r7, #17]
	packet.base_mode = base_mode;
 800759c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80075a0:	74bb      	strb	r3, [r7, #18]
	packet.system_status = system_status;
 80075a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80075a6:	74fb      	strb	r3, [r7, #19]
	packet.mavlink_version = 3;
 80075a8:	2303      	movs	r3, #3
 80075aa:	753b      	strb	r3, [r7, #20]

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	3308      	adds	r3, #8
 80075b0:	f107 010c 	add.w	r1, r7, #12
 80075b4:	2209      	movs	r2, #9
 80075b6:	4618      	mov	r0, r3
 80075b8:	f00d fcde 	bl	8014f78 <memcpy>
#endif

	msg->msgid = MAVLINK_MSG_ID_HEARTBEAT;
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	2200      	movs	r2, #0
 80075c0:	71da      	strb	r2, [r3, #7]
#if MAVLINK_CRC_EXTRA
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_HEARTBEAT_LEN, MAVLINK_MSG_ID_HEARTBEAT_CRC);
 80075c2:	79ba      	ldrb	r2, [r7, #6]
 80075c4:	79f9      	ldrb	r1, [r7, #7]
 80075c6:	2332      	movs	r3, #50	@ 0x32
 80075c8:	9300      	str	r3, [sp, #0]
 80075ca:	2309      	movs	r3, #9
 80075cc:	6838      	ldr	r0, [r7, #0]
 80075ce:	f7ff ff8b 	bl	80074e8 <mavlink_finalize_message>
 80075d2:	4603      	mov	r3, r0
#else
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_HEARTBEAT_LEN);
#endif
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3718      	adds	r7, #24
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}

080075dc <mavlink_msg_attitude_pack>:
 * @param yawspeed Yaw angular speed (rad/s)
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_attitude_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
						       uint32_t time_boot_ms, float roll, float pitch, float yaw, float rollspeed, float pitchspeed, float yawspeed)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b08e      	sub	sp, #56	@ 0x38
 80075e0:	af02      	add	r7, sp, #8
 80075e2:	60ba      	str	r2, [r7, #8]
 80075e4:	607b      	str	r3, [r7, #4]
 80075e6:	4603      	mov	r3, r0
 80075e8:	73fb      	strb	r3, [r7, #15]
 80075ea:	460b      	mov	r3, r1
 80075ec:	73bb      	strb	r3, [r7, #14]
	_mav_put_float(buf, 24, yawspeed);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_ATTITUDE_LEN);
#else
	mavlink_attitude_t packet;
	packet.time_boot_ms = time_boot_ms;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	617b      	str	r3, [r7, #20]
	packet.roll = roll;
 80075f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f4:	61bb      	str	r3, [r7, #24]
	packet.pitch = pitch;
 80075f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075f8:	61fb      	str	r3, [r7, #28]
	packet.yaw = yaw;
 80075fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075fc:	623b      	str	r3, [r7, #32]
	packet.rollspeed = rollspeed;
 80075fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007600:	627b      	str	r3, [r7, #36]	@ 0x24
	packet.pitchspeed = pitchspeed;
 8007602:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007604:	62bb      	str	r3, [r7, #40]	@ 0x28
	packet.yawspeed = yawspeed;
 8007606:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007608:	62fb      	str	r3, [r7, #44]	@ 0x2c

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_ATTITUDE_LEN);
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	3308      	adds	r3, #8
 800760e:	f107 0114 	add.w	r1, r7, #20
 8007612:	221c      	movs	r2, #28
 8007614:	4618      	mov	r0, r3
 8007616:	f00d fcaf 	bl	8014f78 <memcpy>
#endif

	msg->msgid = MAVLINK_MSG_ID_ATTITUDE;
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	221e      	movs	r2, #30
 800761e:	71da      	strb	r2, [r3, #7]
#if MAVLINK_CRC_EXTRA
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_ATTITUDE_LEN, MAVLINK_MSG_ID_ATTITUDE_CRC);
 8007620:	7bba      	ldrb	r2, [r7, #14]
 8007622:	7bf9      	ldrb	r1, [r7, #15]
 8007624:	2327      	movs	r3, #39	@ 0x27
 8007626:	9300      	str	r3, [sp, #0]
 8007628:	231c      	movs	r3, #28
 800762a:	68b8      	ldr	r0, [r7, #8]
 800762c:	f7ff ff5c 	bl	80074e8 <mavlink_finalize_message>
 8007630:	4603      	mov	r3, r0
#else
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_ATTITUDE_LEN);
#endif
}
 8007632:	4618      	mov	r0, r3
 8007634:	3730      	adds	r7, #48	@ 0x30
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}

0800763a <mavlink_msg_rc_channels_raw_pack>:
 * @param rssi Receive signal strength indicator, 0: 0%, 100: 100%, 255: invalid/unknown.
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_rc_channels_raw_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
						       uint32_t time_boot_ms, uint8_t port, uint16_t chan1_raw, uint16_t chan2_raw, uint16_t chan3_raw, uint16_t chan4_raw, uint16_t chan5_raw, uint16_t chan6_raw, uint16_t chan7_raw, uint16_t chan8_raw, uint8_t rssi)
{
 800763a:	b580      	push	{r7, lr}
 800763c:	b08c      	sub	sp, #48	@ 0x30
 800763e:	af02      	add	r7, sp, #8
 8007640:	60ba      	str	r2, [r7, #8]
 8007642:	607b      	str	r3, [r7, #4]
 8007644:	4603      	mov	r3, r0
 8007646:	73fb      	strb	r3, [r7, #15]
 8007648:	460b      	mov	r3, r1
 800764a:	73bb      	strb	r3, [r7, #14]
	_mav_put_uint8_t(buf, 21, rssi);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_RC_CHANNELS_RAW_LEN);
#else
	mavlink_rc_channels_raw_t packet;
	packet.time_boot_ms = time_boot_ms;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	613b      	str	r3, [r7, #16]
	packet.chan1_raw = chan1_raw;
 8007650:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007652:	82bb      	strh	r3, [r7, #20]
	packet.chan2_raw = chan2_raw;
 8007654:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007656:	82fb      	strh	r3, [r7, #22]
	packet.chan3_raw = chan3_raw;
 8007658:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800765a:	833b      	strh	r3, [r7, #24]
	packet.chan4_raw = chan4_raw;
 800765c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007660:	837b      	strh	r3, [r7, #26]
	packet.chan5_raw = chan5_raw;
 8007662:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007666:	83bb      	strh	r3, [r7, #28]
	packet.chan6_raw = chan6_raw;
 8007668:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800766c:	83fb      	strh	r3, [r7, #30]
	packet.chan7_raw = chan7_raw;
 800766e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007672:	843b      	strh	r3, [r7, #32]
	packet.chan8_raw = chan8_raw;
 8007674:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007678:	847b      	strh	r3, [r7, #34]	@ 0x22
	packet.port = port;
 800767a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800767e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	packet.rssi = rssi;
 8007682:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8007686:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_RC_CHANNELS_RAW_LEN);
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	3308      	adds	r3, #8
 800768e:	f107 0110 	add.w	r1, r7, #16
 8007692:	2216      	movs	r2, #22
 8007694:	4618      	mov	r0, r3
 8007696:	f00d fc6f 	bl	8014f78 <memcpy>
#endif

	msg->msgid = MAVLINK_MSG_ID_RC_CHANNELS_RAW;
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	2223      	movs	r2, #35	@ 0x23
 800769e:	71da      	strb	r2, [r3, #7]
#if MAVLINK_CRC_EXTRA
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_RC_CHANNELS_RAW_LEN, MAVLINK_MSG_ID_RC_CHANNELS_RAW_CRC);
 80076a0:	7bba      	ldrb	r2, [r7, #14]
 80076a2:	7bf9      	ldrb	r1, [r7, #15]
 80076a4:	23f4      	movs	r3, #244	@ 0xf4
 80076a6:	9300      	str	r3, [sp, #0]
 80076a8:	2316      	movs	r3, #22
 80076aa:	68b8      	ldr	r0, [r7, #8]
 80076ac:	f7ff ff1c 	bl	80074e8 <mavlink_finalize_message>
 80076b0:	4603      	mov	r3, r0
#else
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_RC_CHANNELS_RAW_LEN);
#endif
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3728      	adds	r7, #40	@ 0x28
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}

080076ba <mavlink_msg_vfr_hud_pack>:
 * @param climb Current climb rate in meters/second
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_vfr_hud_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
						       float airspeed, float groundspeed, int16_t heading, uint16_t throttle, float alt, float climb)
{
 80076ba:	b580      	push	{r7, lr}
 80076bc:	b08c      	sub	sp, #48	@ 0x30
 80076be:	af02      	add	r7, sp, #8
 80076c0:	60ba      	str	r2, [r7, #8]
 80076c2:	607b      	str	r3, [r7, #4]
 80076c4:	4603      	mov	r3, r0
 80076c6:	73fb      	strb	r3, [r7, #15]
 80076c8:	460b      	mov	r3, r1
 80076ca:	73bb      	strb	r3, [r7, #14]
	_mav_put_uint16_t(buf, 18, throttle);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_VFR_HUD_LEN);
#else
	mavlink_vfr_hud_t packet;
	packet.airspeed = airspeed;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	617b      	str	r3, [r7, #20]
	packet.groundspeed = groundspeed;
 80076d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d2:	61bb      	str	r3, [r7, #24]
	packet.alt = alt;
 80076d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076d6:	61fb      	str	r3, [r7, #28]
	packet.climb = climb;
 80076d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076da:	623b      	str	r3, [r7, #32]
	packet.heading = heading;
 80076dc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80076de:	84bb      	strh	r3, [r7, #36]	@ 0x24
	packet.throttle = throttle;
 80076e0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80076e2:	84fb      	strh	r3, [r7, #38]	@ 0x26

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_VFR_HUD_LEN);
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	3308      	adds	r3, #8
 80076e8:	f107 0114 	add.w	r1, r7, #20
 80076ec:	2214      	movs	r2, #20
 80076ee:	4618      	mov	r0, r3
 80076f0:	f00d fc42 	bl	8014f78 <memcpy>
#endif

	msg->msgid = MAVLINK_MSG_ID_VFR_HUD;
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	224a      	movs	r2, #74	@ 0x4a
 80076f8:	71da      	strb	r2, [r3, #7]
#if MAVLINK_CRC_EXTRA
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_VFR_HUD_LEN, MAVLINK_MSG_ID_VFR_HUD_CRC);
 80076fa:	7bba      	ldrb	r2, [r7, #14]
 80076fc:	7bf9      	ldrb	r1, [r7, #15]
 80076fe:	2314      	movs	r3, #20
 8007700:	9300      	str	r3, [sp, #0]
 8007702:	2314      	movs	r3, #20
 8007704:	68b8      	ldr	r0, [r7, #8]
 8007706:	f7ff feef 	bl	80074e8 <mavlink_finalize_message>
 800770a:	4603      	mov	r3, r0
#else
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_VFR_HUD_LEN);
#endif
}
 800770c:	4618      	mov	r0, r3
 800770e:	3728      	adds	r7, #40	@ 0x28
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <mavlinkInit>:
static int isTxcpl;
uint32_t send_time_us;

extern float v_estimate;

void mavlinkInit(uint8_t syss_id, uint8_t comm_id,UART_HandleTypeDef *uartt,uint32_t baudrate){
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	60ba      	str	r2, [r7, #8]
 800771c:	607b      	str	r3, [r7, #4]
 800771e:	4603      	mov	r3, r0
 8007720:	73fb      	strb	r3, [r7, #15]
 8007722:	460b      	mov	r3, r1
 8007724:	73bb      	strb	r3, [r7, #14]
    isTxcpl = 1;
 8007726:	4b10      	ldr	r3, [pc, #64]	@ (8007768 <mavlinkInit+0x54>)
 8007728:	2201      	movs	r2, #1
 800772a:	601a      	str	r2, [r3, #0]
    index_ =0;
 800772c:	4b0f      	ldr	r3, [pc, #60]	@ (800776c <mavlinkInit+0x58>)
 800772e:	2200      	movs	r2, #0
 8007730:	701a      	strb	r2, [r3, #0]
	sys_id  = syss_id;
 8007732:	4a0f      	ldr	r2, [pc, #60]	@ (8007770 <mavlinkInit+0x5c>)
 8007734:	7bfb      	ldrb	r3, [r7, #15]
 8007736:	7013      	strb	r3, [r2, #0]
    com_id  = comm_id;
 8007738:	4a0e      	ldr	r2, [pc, #56]	@ (8007774 <mavlinkInit+0x60>)
 800773a:	7bbb      	ldrb	r3, [r7, #14]
 800773c:	7013      	strb	r3, [r2, #0]
	uart = uartt;
 800773e:	4a0e      	ldr	r2, [pc, #56]	@ (8007778 <mavlinkInit+0x64>)
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	6013      	str	r3, [r2, #0]
    uartt->Init.BaudRate = baudrate;
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	605a      	str	r2, [r3, #4]
	HAL_UART_Init(uartt);
 800774a:	68b8      	ldr	r0, [r7, #8]
 800774c:	f005 fab6 	bl	800ccbc <HAL_UART_Init>
	HAL_UART_Receive_IT(uart, &data,1);
 8007750:	4b09      	ldr	r3, [pc, #36]	@ (8007778 <mavlinkInit+0x64>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	2201      	movs	r2, #1
 8007756:	4909      	ldr	r1, [pc, #36]	@ (800777c <mavlinkInit+0x68>)
 8007758:	4618      	mov	r0, r3
 800775a:	f005 fb82 	bl	800ce62 <HAL_UART_Receive_IT>
}
 800775e:	bf00      	nop
 8007760:	3710      	adds	r7, #16
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	20000e54 	.word	0x20000e54
 800776c:	20000d85 	.word	0x20000d85
 8007770:	20000d86 	.word	0x20000d86
 8007774:	20000d87 	.word	0x20000d87
 8007778:	20000d88 	.word	0x20000d88
 800777c:	20000d84 	.word	0x20000d84

08007780 <mavlink_osd>:
*   Attitude
*   GPS 
*   RC signal
*   heartbeat
*/
void mavlink_osd(){
 8007780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007782:	b093      	sub	sp, #76	@ 0x4c
 8007784:	af0a      	add	r7, sp, #40	@ 0x28
	static uint8_t count_ = 0;
	static uint8_t count2_ = 0;
	if(isTxcpl)
 8007786:	4b7c      	ldr	r3, [pc, #496]	@ (8007978 <mavlink_osd+0x1f8>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	2b00      	cmp	r3, #0
 800778c:	f000 80ef 	beq.w	800796e <mavlink_osd+0x1ee>
	{
		switch (count_)
 8007790:	4b7a      	ldr	r3, [pc, #488]	@ (800797c <mavlink_osd+0x1fc>)
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	2b02      	cmp	r3, #2
 8007796:	d071      	beq.n	800787c <mavlink_osd+0xfc>
 8007798:	2b02      	cmp	r3, #2
 800779a:	f300 80d8 	bgt.w	800794e <mavlink_osd+0x1ce>
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d002      	beq.n	80077a8 <mavlink_osd+0x28>
 80077a2:	2b01      	cmp	r3, #1
 80077a4:	d02f      	beq.n	8007806 <mavlink_osd+0x86>
 80077a6:	e0d2      	b.n	800794e <mavlink_osd+0x1ce>
		{
		// fast display
		case 0:  
			mavlink_msg_attitude_pack(sys_id,com_id,&msg,0,AHRS.roll*RAD,AHRS.pitch*RAD,0,0,0,0);
 80077a8:	4b75      	ldr	r3, [pc, #468]	@ (8007980 <mavlink_osd+0x200>)
 80077aa:	781c      	ldrb	r4, [r3, #0]
 80077ac:	4b75      	ldr	r3, [pc, #468]	@ (8007984 <mavlink_osd+0x204>)
 80077ae:	781d      	ldrb	r5, [r3, #0]
 80077b0:	4b75      	ldr	r3, [pc, #468]	@ (8007988 <mavlink_osd+0x208>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4975      	ldr	r1, [pc, #468]	@ (800798c <mavlink_osd+0x20c>)
 80077b6:	4618      	mov	r0, r3
 80077b8:	f7f9 fb4c 	bl	8000e54 <__aeabi_fmul>
 80077bc:	4603      	mov	r3, r0
 80077be:	461e      	mov	r6, r3
 80077c0:	4b71      	ldr	r3, [pc, #452]	@ (8007988 <mavlink_osd+0x208>)
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	4971      	ldr	r1, [pc, #452]	@ (800798c <mavlink_osd+0x20c>)
 80077c6:	4618      	mov	r0, r3
 80077c8:	f7f9 fb44 	bl	8000e54 <__aeabi_fmul>
 80077cc:	4603      	mov	r3, r0
 80077ce:	461a      	mov	r2, r3
 80077d0:	f04f 0300 	mov.w	r3, #0
 80077d4:	9305      	str	r3, [sp, #20]
 80077d6:	f04f 0300 	mov.w	r3, #0
 80077da:	9304      	str	r3, [sp, #16]
 80077dc:	f04f 0300 	mov.w	r3, #0
 80077e0:	9303      	str	r3, [sp, #12]
 80077e2:	f04f 0300 	mov.w	r3, #0
 80077e6:	9302      	str	r3, [sp, #8]
 80077e8:	9201      	str	r2, [sp, #4]
 80077ea:	9600      	str	r6, [sp, #0]
 80077ec:	2300      	movs	r3, #0
 80077ee:	4a68      	ldr	r2, [pc, #416]	@ (8007990 <mavlink_osd+0x210>)
 80077f0:	4629      	mov	r1, r5
 80077f2:	4620      	mov	r0, r4
 80077f4:	f7ff fef2 	bl	80075dc <mavlink_msg_attitude_pack>
			count_ ++;
 80077f8:	4b60      	ldr	r3, [pc, #384]	@ (800797c <mavlink_osd+0x1fc>)
 80077fa:	781b      	ldrb	r3, [r3, #0]
 80077fc:	3301      	adds	r3, #1
 80077fe:	b2da      	uxtb	r2, r3
 8007800:	4b5e      	ldr	r3, [pc, #376]	@ (800797c <mavlink_osd+0x1fc>)
 8007802:	701a      	strb	r2, [r3, #0]
			break;
 8007804:	e0a3      	b.n	800794e <mavlink_osd+0x1ce>
		case 1:  
			float airspeed = 314;    // osd in km/h
 8007806:	4b63      	ldr	r3, [pc, #396]	@ (8007994 <mavlink_osd+0x214>)
 8007808:	61bb      	str	r3, [r7, #24]
			float groundspeed = 57;  // osd in km/h
 800780a:	4b63      	ldr	r3, [pc, #396]	@ (8007998 <mavlink_osd+0x218>)
 800780c:	617b      	str	r3, [r7, #20]
			uint16_t throttle = (ibusChannelData[CH3] - 1000)*0.1f;
 800780e:	4b63      	ldr	r3, [pc, #396]	@ (800799c <mavlink_osd+0x21c>)
 8007810:	689b      	ldr	r3, [r3, #8]
 8007812:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8007816:	4618      	mov	r0, r3
 8007818:	f7f9 fac4 	bl	8000da4 <__aeabi_ui2f>
 800781c:	4603      	mov	r3, r0
 800781e:	4960      	ldr	r1, [pc, #384]	@ (80079a0 <mavlink_osd+0x220>)
 8007820:	4618      	mov	r0, r3
 8007822:	f7f9 fb17 	bl	8000e54 <__aeabi_fmul>
 8007826:	4603      	mov	r3, r0
 8007828:	4618      	mov	r0, r3
 800782a:	f7f9 fd15 	bl	8001258 <__aeabi_f2uiz>
 800782e:	4603      	mov	r3, r0
 8007830:	827b      	strh	r3, [r7, #18]
			float alt = 333;
 8007832:	4b5c      	ldr	r3, [pc, #368]	@ (80079a4 <mavlink_osd+0x224>)
 8007834:	60fb      	str	r3, [r7, #12]
			float climb = 5;
 8007836:	4b5c      	ldr	r3, [pc, #368]	@ (80079a8 <mavlink_osd+0x228>)
 8007838:	60bb      	str	r3, [r7, #8]
			mavlink_msg_vfr_hud_pack(sys_id,com_id,&msg,
 800783a:	4b51      	ldr	r3, [pc, #324]	@ (8007980 <mavlink_osd+0x200>)
 800783c:	781c      	ldrb	r4, [r3, #0]
 800783e:	4b51      	ldr	r3, [pc, #324]	@ (8007984 <mavlink_osd+0x204>)
 8007840:	781d      	ldrb	r5, [r3, #0]
						airspeed, groundspeed,AHRS.yaw, throttle,alt, climb);
 8007842:	4b51      	ldr	r3, [pc, #324]	@ (8007988 <mavlink_osd+0x208>)
 8007844:	689b      	ldr	r3, [r3, #8]
			mavlink_msg_vfr_hud_pack(sys_id,com_id,&msg,
 8007846:	4618      	mov	r0, r3
 8007848:	f7f9 fce0 	bl	800120c <__aeabi_f2iz>
 800784c:	4603      	mov	r3, r0
 800784e:	b21b      	sxth	r3, r3
 8007850:	68ba      	ldr	r2, [r7, #8]
 8007852:	9204      	str	r2, [sp, #16]
 8007854:	68fa      	ldr	r2, [r7, #12]
 8007856:	9203      	str	r2, [sp, #12]
 8007858:	8a7a      	ldrh	r2, [r7, #18]
 800785a:	9202      	str	r2, [sp, #8]
 800785c:	9301      	str	r3, [sp, #4]
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	9300      	str	r3, [sp, #0]
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	4a4a      	ldr	r2, [pc, #296]	@ (8007990 <mavlink_osd+0x210>)
 8007866:	4629      	mov	r1, r5
 8007868:	4620      	mov	r0, r4
 800786a:	f7ff ff26 	bl	80076ba <mavlink_msg_vfr_hud_pack>
			count_ ++;
 800786e:	4b43      	ldr	r3, [pc, #268]	@ (800797c <mavlink_osd+0x1fc>)
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	3301      	adds	r3, #1
 8007874:	b2da      	uxtb	r2, r3
 8007876:	4b41      	ldr	r3, [pc, #260]	@ (800797c <mavlink_osd+0x1fc>)
 8007878:	701a      	strb	r2, [r3, #0]
			break;
 800787a:	e068      	b.n	800794e <mavlink_osd+0x1ce>
		case 2:
			switch (count2_)
 800787c:	4b4b      	ldr	r3, [pc, #300]	@ (80079ac <mavlink_osd+0x22c>)
 800787e:	781b      	ldrb	r3, [r3, #0]
 8007880:	2b02      	cmp	r3, #2
 8007882:	d046      	beq.n	8007912 <mavlink_osd+0x192>
 8007884:	2b02      	cmp	r3, #2
 8007886:	dc5f      	bgt.n	8007948 <mavlink_osd+0x1c8>
 8007888:	2b00      	cmp	r3, #0
 800788a:	d002      	beq.n	8007892 <mavlink_osd+0x112>
 800788c:	2b01      	cmp	r3, #1
 800788e:	d007      	beq.n	80078a0 <mavlink_osd+0x120>
 8007890:	e05a      	b.n	8007948 <mavlink_osd+0x1c8>
			{
			case 0:
				//mavlink_msg_gps_raw_int_pack(sys_id,com_id,&msg,
				//						0, _gps.fix,_gps.position[0],_gps.position[1],1200,
				//						1 , 1 , 2200,0 ,abs(v_estimate));
				count2_ ++;
 8007892:	4b46      	ldr	r3, [pc, #280]	@ (80079ac <mavlink_osd+0x22c>)
 8007894:	781b      	ldrb	r3, [r3, #0]
 8007896:	3301      	adds	r3, #1
 8007898:	b2da      	uxtb	r2, r3
 800789a:	4b44      	ldr	r3, [pc, #272]	@ (80079ac <mavlink_osd+0x22c>)
 800789c:	701a      	strb	r2, [r3, #0]

				break;
 800789e:	e053      	b.n	8007948 <mavlink_osd+0x1c8>
			case 1:
			    uint8_t rssi = mapI(ibusChannelData[CH11],1000,2000,0,255);
 80078a0:	4b3e      	ldr	r3, [pc, #248]	@ (800799c <mavlink_osd+0x21c>)
 80078a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078a4:	4618      	mov	r0, r3
 80078a6:	23ff      	movs	r3, #255	@ 0xff
 80078a8:	9300      	str	r3, [sp, #0]
 80078aa:	2300      	movs	r3, #0
 80078ac:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80078b0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80078b4:	f7ff fd06 	bl	80072c4 <mapI>
 80078b8:	4603      	mov	r3, r0
 80078ba:	773b      	strb	r3, [r7, #28]
				mavlink_msg_rc_channels_raw_pack(sys_id,com_id,&msg,
 80078bc:	4b30      	ldr	r3, [pc, #192]	@ (8007980 <mavlink_osd+0x200>)
 80078be:	781c      	ldrb	r4, [r3, #0]
 80078c0:	4b30      	ldr	r3, [pc, #192]	@ (8007984 <mavlink_osd+0x204>)
 80078c2:	781d      	ldrb	r5, [r3, #0]
						0,0,ibusChannelData[CH4],ibusChannelData[CH7],ibusChannelData[CH8], 
 80078c4:	4b35      	ldr	r3, [pc, #212]	@ (800799c <mavlink_osd+0x21c>)
 80078c6:	68db      	ldr	r3, [r3, #12]
				mavlink_msg_rc_channels_raw_pack(sys_id,com_id,&msg,
 80078c8:	b29b      	uxth	r3, r3
						0,0,ibusChannelData[CH4],ibusChannelData[CH7],ibusChannelData[CH8], 
 80078ca:	4a34      	ldr	r2, [pc, #208]	@ (800799c <mavlink_osd+0x21c>)
 80078cc:	6992      	ldr	r2, [r2, #24]
				mavlink_msg_rc_channels_raw_pack(sys_id,com_id,&msg,
 80078ce:	b292      	uxth	r2, r2
						0,0,ibusChannelData[CH4],ibusChannelData[CH7],ibusChannelData[CH8], 
 80078d0:	4932      	ldr	r1, [pc, #200]	@ (800799c <mavlink_osd+0x21c>)
 80078d2:	69c9      	ldr	r1, [r1, #28]
				mavlink_msg_rc_channels_raw_pack(sys_id,com_id,&msg,
 80078d4:	b289      	uxth	r1, r1
 80078d6:	7f38      	ldrb	r0, [r7, #28]
 80078d8:	9009      	str	r0, [sp, #36]	@ 0x24
 80078da:	2000      	movs	r0, #0
 80078dc:	9008      	str	r0, [sp, #32]
 80078de:	2000      	movs	r0, #0
 80078e0:	9007      	str	r0, [sp, #28]
 80078e2:	2000      	movs	r0, #0
 80078e4:	9006      	str	r0, [sp, #24]
 80078e6:	2000      	movs	r0, #0
 80078e8:	9005      	str	r0, [sp, #20]
 80078ea:	2000      	movs	r0, #0
 80078ec:	9004      	str	r0, [sp, #16]
 80078ee:	9103      	str	r1, [sp, #12]
 80078f0:	9202      	str	r2, [sp, #8]
 80078f2:	9301      	str	r3, [sp, #4]
 80078f4:	2300      	movs	r3, #0
 80078f6:	9300      	str	r3, [sp, #0]
 80078f8:	2300      	movs	r3, #0
 80078fa:	4a25      	ldr	r2, [pc, #148]	@ (8007990 <mavlink_osd+0x210>)
 80078fc:	4629      	mov	r1, r5
 80078fe:	4620      	mov	r0, r4
 8007900:	f7ff fe9b 	bl	800763a <mavlink_msg_rc_channels_raw_pack>
						0,0,0,
						0,0,rssi);
				count2_ ++;
 8007904:	4b29      	ldr	r3, [pc, #164]	@ (80079ac <mavlink_osd+0x22c>)
 8007906:	781b      	ldrb	r3, [r3, #0]
 8007908:	3301      	adds	r3, #1
 800790a:	b2da      	uxtb	r2, r3
 800790c:	4b27      	ldr	r3, [pc, #156]	@ (80079ac <mavlink_osd+0x22c>)
 800790e:	701a      	strb	r2, [r3, #0]
				break;
 8007910:	e01a      	b.n	8007948 <mavlink_osd+0x1c8>
			case 2: // send heartbeat
				uint8_t type = MAV_TYPE_FIXED_WING;
 8007912:	2301      	movs	r3, #1
 8007914:	77fb      	strb	r3, [r7, #31]
				uint8_t autopilot = MAV_AUTOPILOT_GENERIC;
 8007916:	2300      	movs	r3, #0
 8007918:	77bb      	strb	r3, [r7, #30]
				uint8_t base_mode = MAV_MODE_FLAG_TEST_ENABLED;
 800791a:	2302      	movs	r3, #2
 800791c:	777b      	strb	r3, [r7, #29]
				mavlink_msg_heartbeat_pack(sys_id,com_id,&msg,type,autopilot,base_mode,base_mode, MAV_STATE_UNINIT);
 800791e:	4b18      	ldr	r3, [pc, #96]	@ (8007980 <mavlink_osd+0x200>)
 8007920:	7818      	ldrb	r0, [r3, #0]
 8007922:	4b18      	ldr	r3, [pc, #96]	@ (8007984 <mavlink_osd+0x204>)
 8007924:	7819      	ldrb	r1, [r3, #0]
 8007926:	7f7b      	ldrb	r3, [r7, #29]
 8007928:	7ffa      	ldrb	r2, [r7, #31]
 800792a:	2400      	movs	r4, #0
 800792c:	9403      	str	r4, [sp, #12]
 800792e:	9302      	str	r3, [sp, #8]
 8007930:	7f7b      	ldrb	r3, [r7, #29]
 8007932:	9301      	str	r3, [sp, #4]
 8007934:	7fbb      	ldrb	r3, [r7, #30]
 8007936:	9300      	str	r3, [sp, #0]
 8007938:	4613      	mov	r3, r2
 800793a:	4a15      	ldr	r2, [pc, #84]	@ (8007990 <mavlink_osd+0x210>)
 800793c:	f7ff fe1c 	bl	8007578 <mavlink_msg_heartbeat_pack>
				count2_ = 0;
 8007940:	4b1a      	ldr	r3, [pc, #104]	@ (80079ac <mavlink_osd+0x22c>)
 8007942:	2200      	movs	r2, #0
 8007944:	701a      	strb	r2, [r3, #0]
				break;
 8007946:	bf00      	nop
				                                     0,q,0,0,0,thrust);
		        count2_ = 0;
				break;
			*/
			}
			count_ = 0;
 8007948:	4b0c      	ldr	r3, [pc, #48]	@ (800797c <mavlink_osd+0x1fc>)
 800794a:	2200      	movs	r2, #0
 800794c:	701a      	strb	r2, [r3, #0]
		}
		uint16_t len_data = mavlink_msg_to_send_buffer(buffer__,&msg);
 800794e:	4910      	ldr	r1, [pc, #64]	@ (8007990 <mavlink_osd+0x210>)
 8007950:	4817      	ldr	r0, [pc, #92]	@ (80079b0 <mavlink_osd+0x230>)
 8007952:	f7ff fde5 	bl	8007520 <mavlink_msg_to_send_buffer>
 8007956:	4603      	mov	r3, r0
 8007958:	80fb      	strh	r3, [r7, #6]
	    HAL_UART_Transmit_DMA(uart,buffer__,len_data);
 800795a:	4b16      	ldr	r3, [pc, #88]	@ (80079b4 <mavlink_osd+0x234>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	88fa      	ldrh	r2, [r7, #6]
 8007960:	4913      	ldr	r1, [pc, #76]	@ (80079b0 <mavlink_osd+0x230>)
 8007962:	4618      	mov	r0, r3
 8007964:	f005 faa2 	bl	800ceac <HAL_UART_Transmit_DMA>
	    isTxcpl = 0;
 8007968:	4b03      	ldr	r3, [pc, #12]	@ (8007978 <mavlink_osd+0x1f8>)
 800796a:	2200      	movs	r2, #0
 800796c:	601a      	str	r2, [r3, #0]
	}
}
 800796e:	bf00      	nop
 8007970:	3724      	adds	r7, #36	@ 0x24
 8007972:	46bd      	mov	sp, r7
 8007974:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007976:	bf00      	nop
 8007978:	20000e54 	.word	0x20000e54
 800797c:	20000e88 	.word	0x20000e88
 8007980:	20000d86 	.word	0x20000d86
 8007984:	20000d87 	.word	0x20000d87
 8007988:	20000564 	.word	0x20000564
 800798c:	3c8efa35 	.word	0x3c8efa35
 8007990:	20000c74 	.word	0x20000c74
 8007994:	439d0000 	.word	0x439d0000
 8007998:	42640000 	.word	0x42640000
 800799c:	20000150 	.word	0x20000150
 80079a0:	3dcccccd 	.word	0x3dcccccd
 80079a4:	43a68000 	.word	0x43a68000
 80079a8:	40a00000 	.word	0x40a00000
 80079ac:	20000e89 	.word	0x20000e89
 80079b0:	20000d8c 	.word	0x20000d8c
 80079b4:	20000d88 	.word	0x20000d88

080079b8 <mavlink_tx_cpl_callback>:
/*
 * 
 */
uint32_t temp;
void mavlink_tx_cpl_callback()
{   
 80079b8:	b480      	push	{r7}
 80079ba:	af00      	add	r7, sp, #0
	//send_time_us = millis() - temp;
	//temp = millis();
	isTxcpl = 1;
 80079bc:	4b03      	ldr	r3, [pc, #12]	@ (80079cc <mavlink_tx_cpl_callback+0x14>)
 80079be:	2201      	movs	r2, #1
 80079c0:	601a      	str	r2, [r3, #0]
}
 80079c2:	bf00      	nop
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bc80      	pop	{r7}
 80079c8:	4770      	bx	lr
 80079ca:	bf00      	nop
 80079cc:	20000e54 	.word	0x20000e54

080079d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80079d4:	4b08      	ldr	r3, [pc, #32]	@ (80079f8 <HAL_Init+0x28>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a07      	ldr	r2, [pc, #28]	@ (80079f8 <HAL_Init+0x28>)
 80079da:	f043 0310 	orr.w	r3, r3, #16
 80079de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80079e0:	2003      	movs	r0, #3
 80079e2:	f000 f8f5 	bl	8007bd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80079e6:	200f      	movs	r0, #15
 80079e8:	f7fe f84a 	bl	8005a80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80079ec:	f7fe f810 	bl	8005a10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80079f0:	2300      	movs	r3, #0
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	bd80      	pop	{r7, pc}
 80079f6:	bf00      	nop
 80079f8:	40022000 	.word	0x40022000

080079fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80079fc:	b480      	push	{r7}
 80079fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007a00:	4b05      	ldr	r3, [pc, #20]	@ (8007a18 <HAL_IncTick+0x1c>)
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	461a      	mov	r2, r3
 8007a06:	4b05      	ldr	r3, [pc, #20]	@ (8007a1c <HAL_IncTick+0x20>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4413      	add	r3, r2
 8007a0c:	4a03      	ldr	r2, [pc, #12]	@ (8007a1c <HAL_IncTick+0x20>)
 8007a0e:	6013      	str	r3, [r2, #0]
}
 8007a10:	bf00      	nop
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bc80      	pop	{r7}
 8007a16:	4770      	bx	lr
 8007a18:	20000074 	.word	0x20000074
 8007a1c:	20000e8c 	.word	0x20000e8c

08007a20 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007a20:	b480      	push	{r7}
 8007a22:	af00      	add	r7, sp, #0
  return uwTick;
 8007a24:	4b02      	ldr	r3, [pc, #8]	@ (8007a30 <HAL_GetTick+0x10>)
 8007a26:	681b      	ldr	r3, [r3, #0]
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bc80      	pop	{r7}
 8007a2e:	4770      	bx	lr
 8007a30:	20000e8c 	.word	0x20000e8c

08007a34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007a3c:	f7ff fff0 	bl	8007a20 <HAL_GetTick>
 8007a40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a4c:	d005      	beq.n	8007a5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8007a78 <HAL_Delay+0x44>)
 8007a50:	781b      	ldrb	r3, [r3, #0]
 8007a52:	461a      	mov	r2, r3
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	4413      	add	r3, r2
 8007a58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007a5a:	bf00      	nop
 8007a5c:	f7ff ffe0 	bl	8007a20 <HAL_GetTick>
 8007a60:	4602      	mov	r2, r0
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	68fa      	ldr	r2, [r7, #12]
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d8f7      	bhi.n	8007a5c <HAL_Delay+0x28>
  {
  }
}
 8007a6c:	bf00      	nop
 8007a6e:	bf00      	nop
 8007a70:	3710      	adds	r7, #16
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	bf00      	nop
 8007a78:	20000074 	.word	0x20000074

08007a7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b085      	sub	sp, #20
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f003 0307 	and.w	r3, r3, #7
 8007a8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8007ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007a92:	68ba      	ldr	r2, [r7, #8]
 8007a94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007a98:	4013      	ands	r3, r2
 8007a9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007aa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007aa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007aac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007aae:	4a04      	ldr	r2, [pc, #16]	@ (8007ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	60d3      	str	r3, [r2, #12]
}
 8007ab4:	bf00      	nop
 8007ab6:	3714      	adds	r7, #20
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bc80      	pop	{r7}
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	e000ed00 	.word	0xe000ed00

08007ac4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007ac8:	4b04      	ldr	r3, [pc, #16]	@ (8007adc <__NVIC_GetPriorityGrouping+0x18>)
 8007aca:	68db      	ldr	r3, [r3, #12]
 8007acc:	0a1b      	lsrs	r3, r3, #8
 8007ace:	f003 0307 	and.w	r3, r3, #7
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bc80      	pop	{r7}
 8007ad8:	4770      	bx	lr
 8007ada:	bf00      	nop
 8007adc:	e000ed00 	.word	0xe000ed00

08007ae0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b083      	sub	sp, #12
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	db0b      	blt.n	8007b0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007af2:	79fb      	ldrb	r3, [r7, #7]
 8007af4:	f003 021f 	and.w	r2, r3, #31
 8007af8:	4906      	ldr	r1, [pc, #24]	@ (8007b14 <__NVIC_EnableIRQ+0x34>)
 8007afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007afe:	095b      	lsrs	r3, r3, #5
 8007b00:	2001      	movs	r0, #1
 8007b02:	fa00 f202 	lsl.w	r2, r0, r2
 8007b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007b0a:	bf00      	nop
 8007b0c:	370c      	adds	r7, #12
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bc80      	pop	{r7}
 8007b12:	4770      	bx	lr
 8007b14:	e000e100 	.word	0xe000e100

08007b18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b083      	sub	sp, #12
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	4603      	mov	r3, r0
 8007b20:	6039      	str	r1, [r7, #0]
 8007b22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	db0a      	blt.n	8007b42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	b2da      	uxtb	r2, r3
 8007b30:	490c      	ldr	r1, [pc, #48]	@ (8007b64 <__NVIC_SetPriority+0x4c>)
 8007b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b36:	0112      	lsls	r2, r2, #4
 8007b38:	b2d2      	uxtb	r2, r2
 8007b3a:	440b      	add	r3, r1
 8007b3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007b40:	e00a      	b.n	8007b58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	b2da      	uxtb	r2, r3
 8007b46:	4908      	ldr	r1, [pc, #32]	@ (8007b68 <__NVIC_SetPriority+0x50>)
 8007b48:	79fb      	ldrb	r3, [r7, #7]
 8007b4a:	f003 030f 	and.w	r3, r3, #15
 8007b4e:	3b04      	subs	r3, #4
 8007b50:	0112      	lsls	r2, r2, #4
 8007b52:	b2d2      	uxtb	r2, r2
 8007b54:	440b      	add	r3, r1
 8007b56:	761a      	strb	r2, [r3, #24]
}
 8007b58:	bf00      	nop
 8007b5a:	370c      	adds	r7, #12
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bc80      	pop	{r7}
 8007b60:	4770      	bx	lr
 8007b62:	bf00      	nop
 8007b64:	e000e100 	.word	0xe000e100
 8007b68:	e000ed00 	.word	0xe000ed00

08007b6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b089      	sub	sp, #36	@ 0x24
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f003 0307 	and.w	r3, r3, #7
 8007b7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007b80:	69fb      	ldr	r3, [r7, #28]
 8007b82:	f1c3 0307 	rsb	r3, r3, #7
 8007b86:	2b04      	cmp	r3, #4
 8007b88:	bf28      	it	cs
 8007b8a:	2304      	movcs	r3, #4
 8007b8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007b8e:	69fb      	ldr	r3, [r7, #28]
 8007b90:	3304      	adds	r3, #4
 8007b92:	2b06      	cmp	r3, #6
 8007b94:	d902      	bls.n	8007b9c <NVIC_EncodePriority+0x30>
 8007b96:	69fb      	ldr	r3, [r7, #28]
 8007b98:	3b03      	subs	r3, #3
 8007b9a:	e000      	b.n	8007b9e <NVIC_EncodePriority+0x32>
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ba4:	69bb      	ldr	r3, [r7, #24]
 8007ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8007baa:	43da      	mvns	r2, r3
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	401a      	ands	r2, r3
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007bb4:	f04f 31ff 	mov.w	r1, #4294967295
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	fa01 f303 	lsl.w	r3, r1, r3
 8007bbe:	43d9      	mvns	r1, r3
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007bc4:	4313      	orrs	r3, r2
         );
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3724      	adds	r7, #36	@ 0x24
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bc80      	pop	{r7}
 8007bce:	4770      	bx	lr

08007bd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b082      	sub	sp, #8
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f7ff ff4f 	bl	8007a7c <__NVIC_SetPriorityGrouping>
}
 8007bde:	bf00      	nop
 8007be0:	3708      	adds	r7, #8
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}

08007be6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007be6:	b580      	push	{r7, lr}
 8007be8:	b086      	sub	sp, #24
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	4603      	mov	r3, r0
 8007bee:	60b9      	str	r1, [r7, #8]
 8007bf0:	607a      	str	r2, [r7, #4]
 8007bf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007bf8:	f7ff ff64 	bl	8007ac4 <__NVIC_GetPriorityGrouping>
 8007bfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007bfe:	687a      	ldr	r2, [r7, #4]
 8007c00:	68b9      	ldr	r1, [r7, #8]
 8007c02:	6978      	ldr	r0, [r7, #20]
 8007c04:	f7ff ffb2 	bl	8007b6c <NVIC_EncodePriority>
 8007c08:	4602      	mov	r2, r0
 8007c0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c0e:	4611      	mov	r1, r2
 8007c10:	4618      	mov	r0, r3
 8007c12:	f7ff ff81 	bl	8007b18 <__NVIC_SetPriority>
}
 8007c16:	bf00      	nop
 8007c18:	3718      	adds	r7, #24
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}

08007c1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007c1e:	b580      	push	{r7, lr}
 8007c20:	b082      	sub	sp, #8
 8007c22:	af00      	add	r7, sp, #0
 8007c24:	4603      	mov	r3, r0
 8007c26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f7ff ff57 	bl	8007ae0 <__NVIC_EnableIRQ>
}
 8007c32:	bf00      	nop
 8007c34:	3708      	adds	r7, #8
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}
	...

08007c3c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b085      	sub	sp, #20
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007c44:	2300      	movs	r3, #0
 8007c46:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d101      	bne.n	8007c52 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8007c4e:	2301      	movs	r3, #1
 8007c50:	e059      	b.n	8007d06 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	461a      	mov	r2, r3
 8007c58:	4b2d      	ldr	r3, [pc, #180]	@ (8007d10 <HAL_DMA_Init+0xd4>)
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d80f      	bhi.n	8007c7e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	461a      	mov	r2, r3
 8007c64:	4b2b      	ldr	r3, [pc, #172]	@ (8007d14 <HAL_DMA_Init+0xd8>)
 8007c66:	4413      	add	r3, r2
 8007c68:	4a2b      	ldr	r2, [pc, #172]	@ (8007d18 <HAL_DMA_Init+0xdc>)
 8007c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c6e:	091b      	lsrs	r3, r3, #4
 8007c70:	009a      	lsls	r2, r3, #2
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	4a28      	ldr	r2, [pc, #160]	@ (8007d1c <HAL_DMA_Init+0xe0>)
 8007c7a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007c7c:	e00e      	b.n	8007c9c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	461a      	mov	r2, r3
 8007c84:	4b26      	ldr	r3, [pc, #152]	@ (8007d20 <HAL_DMA_Init+0xe4>)
 8007c86:	4413      	add	r3, r2
 8007c88:	4a23      	ldr	r2, [pc, #140]	@ (8007d18 <HAL_DMA_Init+0xdc>)
 8007c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c8e:	091b      	lsrs	r3, r3, #4
 8007c90:	009a      	lsls	r2, r3, #2
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	4a22      	ldr	r2, [pc, #136]	@ (8007d24 <HAL_DMA_Init+0xe8>)
 8007c9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2202      	movs	r2, #2
 8007ca0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007cb2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8007cb6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8007cc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	68db      	ldr	r3, [r3, #12]
 8007cc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007ccc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	695b      	ldr	r3, [r3, #20]
 8007cd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007cd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	69db      	ldr	r3, [r3, #28]
 8007cde:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007ce0:	68fa      	ldr	r2, [r7, #12]
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68fa      	ldr	r2, [r7, #12]
 8007cec:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007d04:	2300      	movs	r3, #0
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3714      	adds	r7, #20
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bc80      	pop	{r7}
 8007d0e:	4770      	bx	lr
 8007d10:	40020407 	.word	0x40020407
 8007d14:	bffdfff8 	.word	0xbffdfff8
 8007d18:	cccccccd 	.word	0xcccccccd
 8007d1c:	40020000 	.word	0x40020000
 8007d20:	bffdfbf8 	.word	0xbffdfbf8
 8007d24:	40020400 	.word	0x40020400

08007d28 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b086      	sub	sp, #24
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	607a      	str	r2, [r7, #4]
 8007d34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d36:	2300      	movs	r3, #0
 8007d38:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d101      	bne.n	8007d48 <HAL_DMA_Start_IT+0x20>
 8007d44:	2302      	movs	r3, #2
 8007d46:	e04b      	b.n	8007de0 <HAL_DMA_Start_IT+0xb8>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	2b01      	cmp	r3, #1
 8007d5a:	d13a      	bne.n	8007dd2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2202      	movs	r2, #2
 8007d60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2200      	movs	r2, #0
 8007d68:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f022 0201 	bic.w	r2, r2, #1
 8007d78:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	687a      	ldr	r2, [r7, #4]
 8007d7e:	68b9      	ldr	r1, [r7, #8]
 8007d80:	68f8      	ldr	r0, [r7, #12]
 8007d82:	f000 fbb1 	bl	80084e8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d008      	beq.n	8007da0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f042 020e 	orr.w	r2, r2, #14
 8007d9c:	601a      	str	r2, [r3, #0]
 8007d9e:	e00f      	b.n	8007dc0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	681a      	ldr	r2, [r3, #0]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f022 0204 	bic.w	r2, r2, #4
 8007dae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f042 020a 	orr.w	r2, r2, #10
 8007dbe:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f042 0201 	orr.w	r2, r2, #1
 8007dce:	601a      	str	r2, [r3, #0]
 8007dd0:	e005      	b.n	8007dde <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8007dda:	2302      	movs	r3, #2
 8007ddc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8007dde:	7dfb      	ldrb	r3, [r7, #23]
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3718      	adds	r7, #24
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b085      	sub	sp, #20
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007df0:	2300      	movs	r3, #0
 8007df2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007dfa:	b2db      	uxtb	r3, r3
 8007dfc:	2b02      	cmp	r3, #2
 8007dfe:	d008      	beq.n	8007e12 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2204      	movs	r2, #4
 8007e04:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e020      	b.n	8007e54 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f022 020e 	bic.w	r2, r2, #14
 8007e20:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f022 0201 	bic.w	r2, r2, #1
 8007e30:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e3a:	2101      	movs	r1, #1
 8007e3c:	fa01 f202 	lsl.w	r2, r1, r2
 8007e40:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2201      	movs	r2, #1
 8007e46:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8007e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3714      	adds	r7, #20
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bc80      	pop	{r7}
 8007e5c:	4770      	bx	lr
	...

08007e60 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007e72:	b2db      	uxtb	r3, r3
 8007e74:	2b02      	cmp	r3, #2
 8007e76:	d005      	beq.n	8007e84 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2204      	movs	r2, #4
 8007e7c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	73fb      	strb	r3, [r7, #15]
 8007e82:	e0d6      	b.n	8008032 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f022 020e 	bic.w	r2, r2, #14
 8007e92:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	681a      	ldr	r2, [r3, #0]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f022 0201 	bic.w	r2, r2, #1
 8007ea2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	4b64      	ldr	r3, [pc, #400]	@ (800803c <HAL_DMA_Abort_IT+0x1dc>)
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d958      	bls.n	8007f62 <HAL_DMA_Abort_IT+0x102>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a62      	ldr	r2, [pc, #392]	@ (8008040 <HAL_DMA_Abort_IT+0x1e0>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d04f      	beq.n	8007f5a <HAL_DMA_Abort_IT+0xfa>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4a61      	ldr	r2, [pc, #388]	@ (8008044 <HAL_DMA_Abort_IT+0x1e4>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d048      	beq.n	8007f56 <HAL_DMA_Abort_IT+0xf6>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a5f      	ldr	r2, [pc, #380]	@ (8008048 <HAL_DMA_Abort_IT+0x1e8>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d040      	beq.n	8007f50 <HAL_DMA_Abort_IT+0xf0>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a5e      	ldr	r2, [pc, #376]	@ (800804c <HAL_DMA_Abort_IT+0x1ec>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d038      	beq.n	8007f4a <HAL_DMA_Abort_IT+0xea>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4a5c      	ldr	r2, [pc, #368]	@ (8008050 <HAL_DMA_Abort_IT+0x1f0>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d030      	beq.n	8007f44 <HAL_DMA_Abort_IT+0xe4>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a5b      	ldr	r2, [pc, #364]	@ (8008054 <HAL_DMA_Abort_IT+0x1f4>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d028      	beq.n	8007f3e <HAL_DMA_Abort_IT+0xde>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a52      	ldr	r2, [pc, #328]	@ (800803c <HAL_DMA_Abort_IT+0x1dc>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d020      	beq.n	8007f38 <HAL_DMA_Abort_IT+0xd8>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a57      	ldr	r2, [pc, #348]	@ (8008058 <HAL_DMA_Abort_IT+0x1f8>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d019      	beq.n	8007f34 <HAL_DMA_Abort_IT+0xd4>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a55      	ldr	r2, [pc, #340]	@ (800805c <HAL_DMA_Abort_IT+0x1fc>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d012      	beq.n	8007f30 <HAL_DMA_Abort_IT+0xd0>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a54      	ldr	r2, [pc, #336]	@ (8008060 <HAL_DMA_Abort_IT+0x200>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d00a      	beq.n	8007f2a <HAL_DMA_Abort_IT+0xca>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a52      	ldr	r2, [pc, #328]	@ (8008064 <HAL_DMA_Abort_IT+0x204>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d102      	bne.n	8007f24 <HAL_DMA_Abort_IT+0xc4>
 8007f1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007f22:	e01b      	b.n	8007f5c <HAL_DMA_Abort_IT+0xfc>
 8007f24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007f28:	e018      	b.n	8007f5c <HAL_DMA_Abort_IT+0xfc>
 8007f2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f2e:	e015      	b.n	8007f5c <HAL_DMA_Abort_IT+0xfc>
 8007f30:	2310      	movs	r3, #16
 8007f32:	e013      	b.n	8007f5c <HAL_DMA_Abort_IT+0xfc>
 8007f34:	2301      	movs	r3, #1
 8007f36:	e011      	b.n	8007f5c <HAL_DMA_Abort_IT+0xfc>
 8007f38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007f3c:	e00e      	b.n	8007f5c <HAL_DMA_Abort_IT+0xfc>
 8007f3e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007f42:	e00b      	b.n	8007f5c <HAL_DMA_Abort_IT+0xfc>
 8007f44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007f48:	e008      	b.n	8007f5c <HAL_DMA_Abort_IT+0xfc>
 8007f4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007f4e:	e005      	b.n	8007f5c <HAL_DMA_Abort_IT+0xfc>
 8007f50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f54:	e002      	b.n	8007f5c <HAL_DMA_Abort_IT+0xfc>
 8007f56:	2310      	movs	r3, #16
 8007f58:	e000      	b.n	8007f5c <HAL_DMA_Abort_IT+0xfc>
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	4a42      	ldr	r2, [pc, #264]	@ (8008068 <HAL_DMA_Abort_IT+0x208>)
 8007f5e:	6053      	str	r3, [r2, #4]
 8007f60:	e057      	b.n	8008012 <HAL_DMA_Abort_IT+0x1b2>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a36      	ldr	r2, [pc, #216]	@ (8008040 <HAL_DMA_Abort_IT+0x1e0>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d04f      	beq.n	800800c <HAL_DMA_Abort_IT+0x1ac>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a34      	ldr	r2, [pc, #208]	@ (8008044 <HAL_DMA_Abort_IT+0x1e4>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d048      	beq.n	8008008 <HAL_DMA_Abort_IT+0x1a8>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4a33      	ldr	r2, [pc, #204]	@ (8008048 <HAL_DMA_Abort_IT+0x1e8>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d040      	beq.n	8008002 <HAL_DMA_Abort_IT+0x1a2>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a31      	ldr	r2, [pc, #196]	@ (800804c <HAL_DMA_Abort_IT+0x1ec>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d038      	beq.n	8007ffc <HAL_DMA_Abort_IT+0x19c>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4a30      	ldr	r2, [pc, #192]	@ (8008050 <HAL_DMA_Abort_IT+0x1f0>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d030      	beq.n	8007ff6 <HAL_DMA_Abort_IT+0x196>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a2e      	ldr	r2, [pc, #184]	@ (8008054 <HAL_DMA_Abort_IT+0x1f4>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d028      	beq.n	8007ff0 <HAL_DMA_Abort_IT+0x190>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	4a26      	ldr	r2, [pc, #152]	@ (800803c <HAL_DMA_Abort_IT+0x1dc>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d020      	beq.n	8007fea <HAL_DMA_Abort_IT+0x18a>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a2a      	ldr	r2, [pc, #168]	@ (8008058 <HAL_DMA_Abort_IT+0x1f8>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d019      	beq.n	8007fe6 <HAL_DMA_Abort_IT+0x186>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a29      	ldr	r2, [pc, #164]	@ (800805c <HAL_DMA_Abort_IT+0x1fc>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d012      	beq.n	8007fe2 <HAL_DMA_Abort_IT+0x182>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a27      	ldr	r2, [pc, #156]	@ (8008060 <HAL_DMA_Abort_IT+0x200>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d00a      	beq.n	8007fdc <HAL_DMA_Abort_IT+0x17c>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a26      	ldr	r2, [pc, #152]	@ (8008064 <HAL_DMA_Abort_IT+0x204>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d102      	bne.n	8007fd6 <HAL_DMA_Abort_IT+0x176>
 8007fd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007fd4:	e01b      	b.n	800800e <HAL_DMA_Abort_IT+0x1ae>
 8007fd6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007fda:	e018      	b.n	800800e <HAL_DMA_Abort_IT+0x1ae>
 8007fdc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007fe0:	e015      	b.n	800800e <HAL_DMA_Abort_IT+0x1ae>
 8007fe2:	2310      	movs	r3, #16
 8007fe4:	e013      	b.n	800800e <HAL_DMA_Abort_IT+0x1ae>
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	e011      	b.n	800800e <HAL_DMA_Abort_IT+0x1ae>
 8007fea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007fee:	e00e      	b.n	800800e <HAL_DMA_Abort_IT+0x1ae>
 8007ff0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007ff4:	e00b      	b.n	800800e <HAL_DMA_Abort_IT+0x1ae>
 8007ff6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007ffa:	e008      	b.n	800800e <HAL_DMA_Abort_IT+0x1ae>
 8007ffc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008000:	e005      	b.n	800800e <HAL_DMA_Abort_IT+0x1ae>
 8008002:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008006:	e002      	b.n	800800e <HAL_DMA_Abort_IT+0x1ae>
 8008008:	2310      	movs	r3, #16
 800800a:	e000      	b.n	800800e <HAL_DMA_Abort_IT+0x1ae>
 800800c:	2301      	movs	r3, #1
 800800e:	4a17      	ldr	r2, [pc, #92]	@ (800806c <HAL_DMA_Abort_IT+0x20c>)
 8008010:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2201      	movs	r2, #1
 8008016:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2200      	movs	r2, #0
 800801e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008026:	2b00      	cmp	r3, #0
 8008028:	d003      	beq.n	8008032 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	4798      	blx	r3
    } 
  }
  return status;
 8008032:	7bfb      	ldrb	r3, [r7, #15]
}
 8008034:	4618      	mov	r0, r3
 8008036:	3710      	adds	r7, #16
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}
 800803c:	40020080 	.word	0x40020080
 8008040:	40020008 	.word	0x40020008
 8008044:	4002001c 	.word	0x4002001c
 8008048:	40020030 	.word	0x40020030
 800804c:	40020044 	.word	0x40020044
 8008050:	40020058 	.word	0x40020058
 8008054:	4002006c 	.word	0x4002006c
 8008058:	40020408 	.word	0x40020408
 800805c:	4002041c 	.word	0x4002041c
 8008060:	40020430 	.word	0x40020430
 8008064:	40020444 	.word	0x40020444
 8008068:	40020400 	.word	0x40020400
 800806c:	40020000 	.word	0x40020000

08008070 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800808c:	2204      	movs	r2, #4
 800808e:	409a      	lsls	r2, r3
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	4013      	ands	r3, r2
 8008094:	2b00      	cmp	r3, #0
 8008096:	f000 80f1 	beq.w	800827c <HAL_DMA_IRQHandler+0x20c>
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	f003 0304 	and.w	r3, r3, #4
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	f000 80eb 	beq.w	800827c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f003 0320 	and.w	r3, r3, #32
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d107      	bne.n	80080c4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	681a      	ldr	r2, [r3, #0]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f022 0204 	bic.w	r2, r2, #4
 80080c2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	461a      	mov	r2, r3
 80080ca:	4b5f      	ldr	r3, [pc, #380]	@ (8008248 <HAL_DMA_IRQHandler+0x1d8>)
 80080cc:	429a      	cmp	r2, r3
 80080ce:	d958      	bls.n	8008182 <HAL_DMA_IRQHandler+0x112>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a5d      	ldr	r2, [pc, #372]	@ (800824c <HAL_DMA_IRQHandler+0x1dc>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d04f      	beq.n	800817a <HAL_DMA_IRQHandler+0x10a>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a5c      	ldr	r2, [pc, #368]	@ (8008250 <HAL_DMA_IRQHandler+0x1e0>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d048      	beq.n	8008176 <HAL_DMA_IRQHandler+0x106>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a5a      	ldr	r2, [pc, #360]	@ (8008254 <HAL_DMA_IRQHandler+0x1e4>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d040      	beq.n	8008170 <HAL_DMA_IRQHandler+0x100>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a59      	ldr	r2, [pc, #356]	@ (8008258 <HAL_DMA_IRQHandler+0x1e8>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d038      	beq.n	800816a <HAL_DMA_IRQHandler+0xfa>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a57      	ldr	r2, [pc, #348]	@ (800825c <HAL_DMA_IRQHandler+0x1ec>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d030      	beq.n	8008164 <HAL_DMA_IRQHandler+0xf4>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a56      	ldr	r2, [pc, #344]	@ (8008260 <HAL_DMA_IRQHandler+0x1f0>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d028      	beq.n	800815e <HAL_DMA_IRQHandler+0xee>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a4d      	ldr	r2, [pc, #308]	@ (8008248 <HAL_DMA_IRQHandler+0x1d8>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d020      	beq.n	8008158 <HAL_DMA_IRQHandler+0xe8>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a52      	ldr	r2, [pc, #328]	@ (8008264 <HAL_DMA_IRQHandler+0x1f4>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d019      	beq.n	8008154 <HAL_DMA_IRQHandler+0xe4>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a50      	ldr	r2, [pc, #320]	@ (8008268 <HAL_DMA_IRQHandler+0x1f8>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d012      	beq.n	8008150 <HAL_DMA_IRQHandler+0xe0>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a4f      	ldr	r2, [pc, #316]	@ (800826c <HAL_DMA_IRQHandler+0x1fc>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d00a      	beq.n	800814a <HAL_DMA_IRQHandler+0xda>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a4d      	ldr	r2, [pc, #308]	@ (8008270 <HAL_DMA_IRQHandler+0x200>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d102      	bne.n	8008144 <HAL_DMA_IRQHandler+0xd4>
 800813e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008142:	e01b      	b.n	800817c <HAL_DMA_IRQHandler+0x10c>
 8008144:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8008148:	e018      	b.n	800817c <HAL_DMA_IRQHandler+0x10c>
 800814a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800814e:	e015      	b.n	800817c <HAL_DMA_IRQHandler+0x10c>
 8008150:	2340      	movs	r3, #64	@ 0x40
 8008152:	e013      	b.n	800817c <HAL_DMA_IRQHandler+0x10c>
 8008154:	2304      	movs	r3, #4
 8008156:	e011      	b.n	800817c <HAL_DMA_IRQHandler+0x10c>
 8008158:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800815c:	e00e      	b.n	800817c <HAL_DMA_IRQHandler+0x10c>
 800815e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8008162:	e00b      	b.n	800817c <HAL_DMA_IRQHandler+0x10c>
 8008164:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8008168:	e008      	b.n	800817c <HAL_DMA_IRQHandler+0x10c>
 800816a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800816e:	e005      	b.n	800817c <HAL_DMA_IRQHandler+0x10c>
 8008170:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008174:	e002      	b.n	800817c <HAL_DMA_IRQHandler+0x10c>
 8008176:	2340      	movs	r3, #64	@ 0x40
 8008178:	e000      	b.n	800817c <HAL_DMA_IRQHandler+0x10c>
 800817a:	2304      	movs	r3, #4
 800817c:	4a3d      	ldr	r2, [pc, #244]	@ (8008274 <HAL_DMA_IRQHandler+0x204>)
 800817e:	6053      	str	r3, [r2, #4]
 8008180:	e057      	b.n	8008232 <HAL_DMA_IRQHandler+0x1c2>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a31      	ldr	r2, [pc, #196]	@ (800824c <HAL_DMA_IRQHandler+0x1dc>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d04f      	beq.n	800822c <HAL_DMA_IRQHandler+0x1bc>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a2f      	ldr	r2, [pc, #188]	@ (8008250 <HAL_DMA_IRQHandler+0x1e0>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d048      	beq.n	8008228 <HAL_DMA_IRQHandler+0x1b8>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a2e      	ldr	r2, [pc, #184]	@ (8008254 <HAL_DMA_IRQHandler+0x1e4>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d040      	beq.n	8008222 <HAL_DMA_IRQHandler+0x1b2>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a2c      	ldr	r2, [pc, #176]	@ (8008258 <HAL_DMA_IRQHandler+0x1e8>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d038      	beq.n	800821c <HAL_DMA_IRQHandler+0x1ac>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a2b      	ldr	r2, [pc, #172]	@ (800825c <HAL_DMA_IRQHandler+0x1ec>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d030      	beq.n	8008216 <HAL_DMA_IRQHandler+0x1a6>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a29      	ldr	r2, [pc, #164]	@ (8008260 <HAL_DMA_IRQHandler+0x1f0>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d028      	beq.n	8008210 <HAL_DMA_IRQHandler+0x1a0>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a21      	ldr	r2, [pc, #132]	@ (8008248 <HAL_DMA_IRQHandler+0x1d8>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d020      	beq.n	800820a <HAL_DMA_IRQHandler+0x19a>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a25      	ldr	r2, [pc, #148]	@ (8008264 <HAL_DMA_IRQHandler+0x1f4>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d019      	beq.n	8008206 <HAL_DMA_IRQHandler+0x196>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a24      	ldr	r2, [pc, #144]	@ (8008268 <HAL_DMA_IRQHandler+0x1f8>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d012      	beq.n	8008202 <HAL_DMA_IRQHandler+0x192>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a22      	ldr	r2, [pc, #136]	@ (800826c <HAL_DMA_IRQHandler+0x1fc>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d00a      	beq.n	80081fc <HAL_DMA_IRQHandler+0x18c>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a21      	ldr	r2, [pc, #132]	@ (8008270 <HAL_DMA_IRQHandler+0x200>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d102      	bne.n	80081f6 <HAL_DMA_IRQHandler+0x186>
 80081f0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80081f4:	e01b      	b.n	800822e <HAL_DMA_IRQHandler+0x1be>
 80081f6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80081fa:	e018      	b.n	800822e <HAL_DMA_IRQHandler+0x1be>
 80081fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008200:	e015      	b.n	800822e <HAL_DMA_IRQHandler+0x1be>
 8008202:	2340      	movs	r3, #64	@ 0x40
 8008204:	e013      	b.n	800822e <HAL_DMA_IRQHandler+0x1be>
 8008206:	2304      	movs	r3, #4
 8008208:	e011      	b.n	800822e <HAL_DMA_IRQHandler+0x1be>
 800820a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800820e:	e00e      	b.n	800822e <HAL_DMA_IRQHandler+0x1be>
 8008210:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8008214:	e00b      	b.n	800822e <HAL_DMA_IRQHandler+0x1be>
 8008216:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800821a:	e008      	b.n	800822e <HAL_DMA_IRQHandler+0x1be>
 800821c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008220:	e005      	b.n	800822e <HAL_DMA_IRQHandler+0x1be>
 8008222:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008226:	e002      	b.n	800822e <HAL_DMA_IRQHandler+0x1be>
 8008228:	2340      	movs	r3, #64	@ 0x40
 800822a:	e000      	b.n	800822e <HAL_DMA_IRQHandler+0x1be>
 800822c:	2304      	movs	r3, #4
 800822e:	4a12      	ldr	r2, [pc, #72]	@ (8008278 <HAL_DMA_IRQHandler+0x208>)
 8008230:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008236:	2b00      	cmp	r3, #0
 8008238:	f000 8136 	beq.w	80084a8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8008244:	e130      	b.n	80084a8 <HAL_DMA_IRQHandler+0x438>
 8008246:	bf00      	nop
 8008248:	40020080 	.word	0x40020080
 800824c:	40020008 	.word	0x40020008
 8008250:	4002001c 	.word	0x4002001c
 8008254:	40020030 	.word	0x40020030
 8008258:	40020044 	.word	0x40020044
 800825c:	40020058 	.word	0x40020058
 8008260:	4002006c 	.word	0x4002006c
 8008264:	40020408 	.word	0x40020408
 8008268:	4002041c 	.word	0x4002041c
 800826c:	40020430 	.word	0x40020430
 8008270:	40020444 	.word	0x40020444
 8008274:	40020400 	.word	0x40020400
 8008278:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008280:	2202      	movs	r2, #2
 8008282:	409a      	lsls	r2, r3
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	4013      	ands	r3, r2
 8008288:	2b00      	cmp	r3, #0
 800828a:	f000 80dd 	beq.w	8008448 <HAL_DMA_IRQHandler+0x3d8>
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	f003 0302 	and.w	r3, r3, #2
 8008294:	2b00      	cmp	r3, #0
 8008296:	f000 80d7 	beq.w	8008448 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f003 0320 	and.w	r3, r3, #32
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d10b      	bne.n	80082c0 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	681a      	ldr	r2, [r3, #0]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f022 020a 	bic.w	r2, r2, #10
 80082b6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	461a      	mov	r2, r3
 80082c6:	4b7b      	ldr	r3, [pc, #492]	@ (80084b4 <HAL_DMA_IRQHandler+0x444>)
 80082c8:	429a      	cmp	r2, r3
 80082ca:	d958      	bls.n	800837e <HAL_DMA_IRQHandler+0x30e>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a79      	ldr	r2, [pc, #484]	@ (80084b8 <HAL_DMA_IRQHandler+0x448>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d04f      	beq.n	8008376 <HAL_DMA_IRQHandler+0x306>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a78      	ldr	r2, [pc, #480]	@ (80084bc <HAL_DMA_IRQHandler+0x44c>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d048      	beq.n	8008372 <HAL_DMA_IRQHandler+0x302>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	4a76      	ldr	r2, [pc, #472]	@ (80084c0 <HAL_DMA_IRQHandler+0x450>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d040      	beq.n	800836c <HAL_DMA_IRQHandler+0x2fc>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a75      	ldr	r2, [pc, #468]	@ (80084c4 <HAL_DMA_IRQHandler+0x454>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d038      	beq.n	8008366 <HAL_DMA_IRQHandler+0x2f6>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a73      	ldr	r2, [pc, #460]	@ (80084c8 <HAL_DMA_IRQHandler+0x458>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d030      	beq.n	8008360 <HAL_DMA_IRQHandler+0x2f0>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a72      	ldr	r2, [pc, #456]	@ (80084cc <HAL_DMA_IRQHandler+0x45c>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d028      	beq.n	800835a <HAL_DMA_IRQHandler+0x2ea>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a69      	ldr	r2, [pc, #420]	@ (80084b4 <HAL_DMA_IRQHandler+0x444>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d020      	beq.n	8008354 <HAL_DMA_IRQHandler+0x2e4>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a6e      	ldr	r2, [pc, #440]	@ (80084d0 <HAL_DMA_IRQHandler+0x460>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d019      	beq.n	8008350 <HAL_DMA_IRQHandler+0x2e0>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a6c      	ldr	r2, [pc, #432]	@ (80084d4 <HAL_DMA_IRQHandler+0x464>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d012      	beq.n	800834c <HAL_DMA_IRQHandler+0x2dc>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a6b      	ldr	r2, [pc, #428]	@ (80084d8 <HAL_DMA_IRQHandler+0x468>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d00a      	beq.n	8008346 <HAL_DMA_IRQHandler+0x2d6>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a69      	ldr	r2, [pc, #420]	@ (80084dc <HAL_DMA_IRQHandler+0x46c>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d102      	bne.n	8008340 <HAL_DMA_IRQHandler+0x2d0>
 800833a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800833e:	e01b      	b.n	8008378 <HAL_DMA_IRQHandler+0x308>
 8008340:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008344:	e018      	b.n	8008378 <HAL_DMA_IRQHandler+0x308>
 8008346:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800834a:	e015      	b.n	8008378 <HAL_DMA_IRQHandler+0x308>
 800834c:	2320      	movs	r3, #32
 800834e:	e013      	b.n	8008378 <HAL_DMA_IRQHandler+0x308>
 8008350:	2302      	movs	r3, #2
 8008352:	e011      	b.n	8008378 <HAL_DMA_IRQHandler+0x308>
 8008354:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008358:	e00e      	b.n	8008378 <HAL_DMA_IRQHandler+0x308>
 800835a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800835e:	e00b      	b.n	8008378 <HAL_DMA_IRQHandler+0x308>
 8008360:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008364:	e008      	b.n	8008378 <HAL_DMA_IRQHandler+0x308>
 8008366:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800836a:	e005      	b.n	8008378 <HAL_DMA_IRQHandler+0x308>
 800836c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008370:	e002      	b.n	8008378 <HAL_DMA_IRQHandler+0x308>
 8008372:	2320      	movs	r3, #32
 8008374:	e000      	b.n	8008378 <HAL_DMA_IRQHandler+0x308>
 8008376:	2302      	movs	r3, #2
 8008378:	4a59      	ldr	r2, [pc, #356]	@ (80084e0 <HAL_DMA_IRQHandler+0x470>)
 800837a:	6053      	str	r3, [r2, #4]
 800837c:	e057      	b.n	800842e <HAL_DMA_IRQHandler+0x3be>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a4d      	ldr	r2, [pc, #308]	@ (80084b8 <HAL_DMA_IRQHandler+0x448>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d04f      	beq.n	8008428 <HAL_DMA_IRQHandler+0x3b8>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a4b      	ldr	r2, [pc, #300]	@ (80084bc <HAL_DMA_IRQHandler+0x44c>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d048      	beq.n	8008424 <HAL_DMA_IRQHandler+0x3b4>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a4a      	ldr	r2, [pc, #296]	@ (80084c0 <HAL_DMA_IRQHandler+0x450>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d040      	beq.n	800841e <HAL_DMA_IRQHandler+0x3ae>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a48      	ldr	r2, [pc, #288]	@ (80084c4 <HAL_DMA_IRQHandler+0x454>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d038      	beq.n	8008418 <HAL_DMA_IRQHandler+0x3a8>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a47      	ldr	r2, [pc, #284]	@ (80084c8 <HAL_DMA_IRQHandler+0x458>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d030      	beq.n	8008412 <HAL_DMA_IRQHandler+0x3a2>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a45      	ldr	r2, [pc, #276]	@ (80084cc <HAL_DMA_IRQHandler+0x45c>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d028      	beq.n	800840c <HAL_DMA_IRQHandler+0x39c>
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4a3d      	ldr	r2, [pc, #244]	@ (80084b4 <HAL_DMA_IRQHandler+0x444>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d020      	beq.n	8008406 <HAL_DMA_IRQHandler+0x396>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a41      	ldr	r2, [pc, #260]	@ (80084d0 <HAL_DMA_IRQHandler+0x460>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d019      	beq.n	8008402 <HAL_DMA_IRQHandler+0x392>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a40      	ldr	r2, [pc, #256]	@ (80084d4 <HAL_DMA_IRQHandler+0x464>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d012      	beq.n	80083fe <HAL_DMA_IRQHandler+0x38e>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a3e      	ldr	r2, [pc, #248]	@ (80084d8 <HAL_DMA_IRQHandler+0x468>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d00a      	beq.n	80083f8 <HAL_DMA_IRQHandler+0x388>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a3d      	ldr	r2, [pc, #244]	@ (80084dc <HAL_DMA_IRQHandler+0x46c>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d102      	bne.n	80083f2 <HAL_DMA_IRQHandler+0x382>
 80083ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80083f0:	e01b      	b.n	800842a <HAL_DMA_IRQHandler+0x3ba>
 80083f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80083f6:	e018      	b.n	800842a <HAL_DMA_IRQHandler+0x3ba>
 80083f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80083fc:	e015      	b.n	800842a <HAL_DMA_IRQHandler+0x3ba>
 80083fe:	2320      	movs	r3, #32
 8008400:	e013      	b.n	800842a <HAL_DMA_IRQHandler+0x3ba>
 8008402:	2302      	movs	r3, #2
 8008404:	e011      	b.n	800842a <HAL_DMA_IRQHandler+0x3ba>
 8008406:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800840a:	e00e      	b.n	800842a <HAL_DMA_IRQHandler+0x3ba>
 800840c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008410:	e00b      	b.n	800842a <HAL_DMA_IRQHandler+0x3ba>
 8008412:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008416:	e008      	b.n	800842a <HAL_DMA_IRQHandler+0x3ba>
 8008418:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800841c:	e005      	b.n	800842a <HAL_DMA_IRQHandler+0x3ba>
 800841e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008422:	e002      	b.n	800842a <HAL_DMA_IRQHandler+0x3ba>
 8008424:	2320      	movs	r3, #32
 8008426:	e000      	b.n	800842a <HAL_DMA_IRQHandler+0x3ba>
 8008428:	2302      	movs	r3, #2
 800842a:	4a2e      	ldr	r2, [pc, #184]	@ (80084e4 <HAL_DMA_IRQHandler+0x474>)
 800842c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2200      	movs	r2, #0
 8008432:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800843a:	2b00      	cmp	r3, #0
 800843c:	d034      	beq.n	80084a8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8008446:	e02f      	b.n	80084a8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800844c:	2208      	movs	r2, #8
 800844e:	409a      	lsls	r2, r3
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	4013      	ands	r3, r2
 8008454:	2b00      	cmp	r3, #0
 8008456:	d028      	beq.n	80084aa <HAL_DMA_IRQHandler+0x43a>
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	f003 0308 	and.w	r3, r3, #8
 800845e:	2b00      	cmp	r3, #0
 8008460:	d023      	beq.n	80084aa <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	681a      	ldr	r2, [r3, #0]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f022 020e 	bic.w	r2, r2, #14
 8008470:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800847a:	2101      	movs	r1, #1
 800847c:	fa01 f202 	lsl.w	r2, r1, r2
 8008480:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2201      	movs	r2, #1
 8008486:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2200      	movs	r2, #0
 8008494:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800849c:	2b00      	cmp	r3, #0
 800849e:	d004      	beq.n	80084aa <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	4798      	blx	r3
    }
  }
  return;
 80084a8:	bf00      	nop
 80084aa:	bf00      	nop
}
 80084ac:	3710      	adds	r7, #16
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop
 80084b4:	40020080 	.word	0x40020080
 80084b8:	40020008 	.word	0x40020008
 80084bc:	4002001c 	.word	0x4002001c
 80084c0:	40020030 	.word	0x40020030
 80084c4:	40020044 	.word	0x40020044
 80084c8:	40020058 	.word	0x40020058
 80084cc:	4002006c 	.word	0x4002006c
 80084d0:	40020408 	.word	0x40020408
 80084d4:	4002041c 	.word	0x4002041c
 80084d8:	40020430 	.word	0x40020430
 80084dc:	40020444 	.word	0x40020444
 80084e0:	40020400 	.word	0x40020400
 80084e4:	40020000 	.word	0x40020000

080084e8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b085      	sub	sp, #20
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	60b9      	str	r1, [r7, #8]
 80084f2:	607a      	str	r2, [r7, #4]
 80084f4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084fe:	2101      	movs	r1, #1
 8008500:	fa01 f202 	lsl.w	r2, r1, r2
 8008504:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	683a      	ldr	r2, [r7, #0]
 800850c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	2b10      	cmp	r3, #16
 8008514:	d108      	bne.n	8008528 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	687a      	ldr	r2, [r7, #4]
 800851c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	68ba      	ldr	r2, [r7, #8]
 8008524:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008526:	e007      	b.n	8008538 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	68ba      	ldr	r2, [r7, #8]
 800852e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	60da      	str	r2, [r3, #12]
}
 8008538:	bf00      	nop
 800853a:	3714      	adds	r7, #20
 800853c:	46bd      	mov	sp, r7
 800853e:	bc80      	pop	{r7}
 8008540:	4770      	bx	lr
	...

08008544 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008544:	b480      	push	{r7}
 8008546:	b08b      	sub	sp, #44	@ 0x2c
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800854e:	2300      	movs	r3, #0
 8008550:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8008552:	2300      	movs	r3, #0
 8008554:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008556:	e179      	b.n	800884c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8008558:	2201      	movs	r2, #1
 800855a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800855c:	fa02 f303 	lsl.w	r3, r2, r3
 8008560:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	69fa      	ldr	r2, [r7, #28]
 8008568:	4013      	ands	r3, r2
 800856a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800856c:	69ba      	ldr	r2, [r7, #24]
 800856e:	69fb      	ldr	r3, [r7, #28]
 8008570:	429a      	cmp	r2, r3
 8008572:	f040 8168 	bne.w	8008846 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	685b      	ldr	r3, [r3, #4]
 800857a:	4a96      	ldr	r2, [pc, #600]	@ (80087d4 <HAL_GPIO_Init+0x290>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d05e      	beq.n	800863e <HAL_GPIO_Init+0xfa>
 8008580:	4a94      	ldr	r2, [pc, #592]	@ (80087d4 <HAL_GPIO_Init+0x290>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d875      	bhi.n	8008672 <HAL_GPIO_Init+0x12e>
 8008586:	4a94      	ldr	r2, [pc, #592]	@ (80087d8 <HAL_GPIO_Init+0x294>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d058      	beq.n	800863e <HAL_GPIO_Init+0xfa>
 800858c:	4a92      	ldr	r2, [pc, #584]	@ (80087d8 <HAL_GPIO_Init+0x294>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d86f      	bhi.n	8008672 <HAL_GPIO_Init+0x12e>
 8008592:	4a92      	ldr	r2, [pc, #584]	@ (80087dc <HAL_GPIO_Init+0x298>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d052      	beq.n	800863e <HAL_GPIO_Init+0xfa>
 8008598:	4a90      	ldr	r2, [pc, #576]	@ (80087dc <HAL_GPIO_Init+0x298>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d869      	bhi.n	8008672 <HAL_GPIO_Init+0x12e>
 800859e:	4a90      	ldr	r2, [pc, #576]	@ (80087e0 <HAL_GPIO_Init+0x29c>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d04c      	beq.n	800863e <HAL_GPIO_Init+0xfa>
 80085a4:	4a8e      	ldr	r2, [pc, #568]	@ (80087e0 <HAL_GPIO_Init+0x29c>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d863      	bhi.n	8008672 <HAL_GPIO_Init+0x12e>
 80085aa:	4a8e      	ldr	r2, [pc, #568]	@ (80087e4 <HAL_GPIO_Init+0x2a0>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d046      	beq.n	800863e <HAL_GPIO_Init+0xfa>
 80085b0:	4a8c      	ldr	r2, [pc, #560]	@ (80087e4 <HAL_GPIO_Init+0x2a0>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d85d      	bhi.n	8008672 <HAL_GPIO_Init+0x12e>
 80085b6:	2b12      	cmp	r3, #18
 80085b8:	d82a      	bhi.n	8008610 <HAL_GPIO_Init+0xcc>
 80085ba:	2b12      	cmp	r3, #18
 80085bc:	d859      	bhi.n	8008672 <HAL_GPIO_Init+0x12e>
 80085be:	a201      	add	r2, pc, #4	@ (adr r2, 80085c4 <HAL_GPIO_Init+0x80>)
 80085c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085c4:	0800863f 	.word	0x0800863f
 80085c8:	08008619 	.word	0x08008619
 80085cc:	0800862b 	.word	0x0800862b
 80085d0:	0800866d 	.word	0x0800866d
 80085d4:	08008673 	.word	0x08008673
 80085d8:	08008673 	.word	0x08008673
 80085dc:	08008673 	.word	0x08008673
 80085e0:	08008673 	.word	0x08008673
 80085e4:	08008673 	.word	0x08008673
 80085e8:	08008673 	.word	0x08008673
 80085ec:	08008673 	.word	0x08008673
 80085f0:	08008673 	.word	0x08008673
 80085f4:	08008673 	.word	0x08008673
 80085f8:	08008673 	.word	0x08008673
 80085fc:	08008673 	.word	0x08008673
 8008600:	08008673 	.word	0x08008673
 8008604:	08008673 	.word	0x08008673
 8008608:	08008621 	.word	0x08008621
 800860c:	08008635 	.word	0x08008635
 8008610:	4a75      	ldr	r2, [pc, #468]	@ (80087e8 <HAL_GPIO_Init+0x2a4>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d013      	beq.n	800863e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8008616:	e02c      	b.n	8008672 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	623b      	str	r3, [r7, #32]
          break;
 800861e:	e029      	b.n	8008674 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	68db      	ldr	r3, [r3, #12]
 8008624:	3304      	adds	r3, #4
 8008626:	623b      	str	r3, [r7, #32]
          break;
 8008628:	e024      	b.n	8008674 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	68db      	ldr	r3, [r3, #12]
 800862e:	3308      	adds	r3, #8
 8008630:	623b      	str	r3, [r7, #32]
          break;
 8008632:	e01f      	b.n	8008674 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	68db      	ldr	r3, [r3, #12]
 8008638:	330c      	adds	r3, #12
 800863a:	623b      	str	r3, [r7, #32]
          break;
 800863c:	e01a      	b.n	8008674 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d102      	bne.n	800864c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8008646:	2304      	movs	r3, #4
 8008648:	623b      	str	r3, [r7, #32]
          break;
 800864a:	e013      	b.n	8008674 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	689b      	ldr	r3, [r3, #8]
 8008650:	2b01      	cmp	r3, #1
 8008652:	d105      	bne.n	8008660 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8008654:	2308      	movs	r3, #8
 8008656:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	69fa      	ldr	r2, [r7, #28]
 800865c:	611a      	str	r2, [r3, #16]
          break;
 800865e:	e009      	b.n	8008674 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8008660:	2308      	movs	r3, #8
 8008662:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	69fa      	ldr	r2, [r7, #28]
 8008668:	615a      	str	r2, [r3, #20]
          break;
 800866a:	e003      	b.n	8008674 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800866c:	2300      	movs	r3, #0
 800866e:	623b      	str	r3, [r7, #32]
          break;
 8008670:	e000      	b.n	8008674 <HAL_GPIO_Init+0x130>
          break;
 8008672:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8008674:	69bb      	ldr	r3, [r7, #24]
 8008676:	2bff      	cmp	r3, #255	@ 0xff
 8008678:	d801      	bhi.n	800867e <HAL_GPIO_Init+0x13a>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	e001      	b.n	8008682 <HAL_GPIO_Init+0x13e>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	3304      	adds	r3, #4
 8008682:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8008684:	69bb      	ldr	r3, [r7, #24]
 8008686:	2bff      	cmp	r3, #255	@ 0xff
 8008688:	d802      	bhi.n	8008690 <HAL_GPIO_Init+0x14c>
 800868a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800868c:	009b      	lsls	r3, r3, #2
 800868e:	e002      	b.n	8008696 <HAL_GPIO_Init+0x152>
 8008690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008692:	3b08      	subs	r3, #8
 8008694:	009b      	lsls	r3, r3, #2
 8008696:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	681a      	ldr	r2, [r3, #0]
 800869c:	210f      	movs	r1, #15
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	fa01 f303 	lsl.w	r3, r1, r3
 80086a4:	43db      	mvns	r3, r3
 80086a6:	401a      	ands	r2, r3
 80086a8:	6a39      	ldr	r1, [r7, #32]
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	fa01 f303 	lsl.w	r3, r1, r3
 80086b0:	431a      	orrs	r2, r3
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	685b      	ldr	r3, [r3, #4]
 80086ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80086be:	2b00      	cmp	r3, #0
 80086c0:	f000 80c1 	beq.w	8008846 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80086c4:	4b49      	ldr	r3, [pc, #292]	@ (80087ec <HAL_GPIO_Init+0x2a8>)
 80086c6:	699b      	ldr	r3, [r3, #24]
 80086c8:	4a48      	ldr	r2, [pc, #288]	@ (80087ec <HAL_GPIO_Init+0x2a8>)
 80086ca:	f043 0301 	orr.w	r3, r3, #1
 80086ce:	6193      	str	r3, [r2, #24]
 80086d0:	4b46      	ldr	r3, [pc, #280]	@ (80087ec <HAL_GPIO_Init+0x2a8>)
 80086d2:	699b      	ldr	r3, [r3, #24]
 80086d4:	f003 0301 	and.w	r3, r3, #1
 80086d8:	60bb      	str	r3, [r7, #8]
 80086da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80086dc:	4a44      	ldr	r2, [pc, #272]	@ (80087f0 <HAL_GPIO_Init+0x2ac>)
 80086de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e0:	089b      	lsrs	r3, r3, #2
 80086e2:	3302      	adds	r3, #2
 80086e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80086ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ec:	f003 0303 	and.w	r3, r3, #3
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	220f      	movs	r2, #15
 80086f4:	fa02 f303 	lsl.w	r3, r2, r3
 80086f8:	43db      	mvns	r3, r3
 80086fa:	68fa      	ldr	r2, [r7, #12]
 80086fc:	4013      	ands	r3, r2
 80086fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	4a3c      	ldr	r2, [pc, #240]	@ (80087f4 <HAL_GPIO_Init+0x2b0>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d01f      	beq.n	8008748 <HAL_GPIO_Init+0x204>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	4a3b      	ldr	r2, [pc, #236]	@ (80087f8 <HAL_GPIO_Init+0x2b4>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d019      	beq.n	8008744 <HAL_GPIO_Init+0x200>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	4a3a      	ldr	r2, [pc, #232]	@ (80087fc <HAL_GPIO_Init+0x2b8>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d013      	beq.n	8008740 <HAL_GPIO_Init+0x1fc>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	4a39      	ldr	r2, [pc, #228]	@ (8008800 <HAL_GPIO_Init+0x2bc>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d00d      	beq.n	800873c <HAL_GPIO_Init+0x1f8>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	4a38      	ldr	r2, [pc, #224]	@ (8008804 <HAL_GPIO_Init+0x2c0>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d007      	beq.n	8008738 <HAL_GPIO_Init+0x1f4>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	4a37      	ldr	r2, [pc, #220]	@ (8008808 <HAL_GPIO_Init+0x2c4>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d101      	bne.n	8008734 <HAL_GPIO_Init+0x1f0>
 8008730:	2305      	movs	r3, #5
 8008732:	e00a      	b.n	800874a <HAL_GPIO_Init+0x206>
 8008734:	2306      	movs	r3, #6
 8008736:	e008      	b.n	800874a <HAL_GPIO_Init+0x206>
 8008738:	2304      	movs	r3, #4
 800873a:	e006      	b.n	800874a <HAL_GPIO_Init+0x206>
 800873c:	2303      	movs	r3, #3
 800873e:	e004      	b.n	800874a <HAL_GPIO_Init+0x206>
 8008740:	2302      	movs	r3, #2
 8008742:	e002      	b.n	800874a <HAL_GPIO_Init+0x206>
 8008744:	2301      	movs	r3, #1
 8008746:	e000      	b.n	800874a <HAL_GPIO_Init+0x206>
 8008748:	2300      	movs	r3, #0
 800874a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800874c:	f002 0203 	and.w	r2, r2, #3
 8008750:	0092      	lsls	r2, r2, #2
 8008752:	4093      	lsls	r3, r2
 8008754:	68fa      	ldr	r2, [r7, #12]
 8008756:	4313      	orrs	r3, r2
 8008758:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800875a:	4925      	ldr	r1, [pc, #148]	@ (80087f0 <HAL_GPIO_Init+0x2ac>)
 800875c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875e:	089b      	lsrs	r3, r3, #2
 8008760:	3302      	adds	r3, #2
 8008762:	68fa      	ldr	r2, [r7, #12]
 8008764:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008770:	2b00      	cmp	r3, #0
 8008772:	d006      	beq.n	8008782 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8008774:	4b25      	ldr	r3, [pc, #148]	@ (800880c <HAL_GPIO_Init+0x2c8>)
 8008776:	689a      	ldr	r2, [r3, #8]
 8008778:	4924      	ldr	r1, [pc, #144]	@ (800880c <HAL_GPIO_Init+0x2c8>)
 800877a:	69bb      	ldr	r3, [r7, #24]
 800877c:	4313      	orrs	r3, r2
 800877e:	608b      	str	r3, [r1, #8]
 8008780:	e006      	b.n	8008790 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8008782:	4b22      	ldr	r3, [pc, #136]	@ (800880c <HAL_GPIO_Init+0x2c8>)
 8008784:	689a      	ldr	r2, [r3, #8]
 8008786:	69bb      	ldr	r3, [r7, #24]
 8008788:	43db      	mvns	r3, r3
 800878a:	4920      	ldr	r1, [pc, #128]	@ (800880c <HAL_GPIO_Init+0x2c8>)
 800878c:	4013      	ands	r3, r2
 800878e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008798:	2b00      	cmp	r3, #0
 800879a:	d006      	beq.n	80087aa <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800879c:	4b1b      	ldr	r3, [pc, #108]	@ (800880c <HAL_GPIO_Init+0x2c8>)
 800879e:	68da      	ldr	r2, [r3, #12]
 80087a0:	491a      	ldr	r1, [pc, #104]	@ (800880c <HAL_GPIO_Init+0x2c8>)
 80087a2:	69bb      	ldr	r3, [r7, #24]
 80087a4:	4313      	orrs	r3, r2
 80087a6:	60cb      	str	r3, [r1, #12]
 80087a8:	e006      	b.n	80087b8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80087aa:	4b18      	ldr	r3, [pc, #96]	@ (800880c <HAL_GPIO_Init+0x2c8>)
 80087ac:	68da      	ldr	r2, [r3, #12]
 80087ae:	69bb      	ldr	r3, [r7, #24]
 80087b0:	43db      	mvns	r3, r3
 80087b2:	4916      	ldr	r1, [pc, #88]	@ (800880c <HAL_GPIO_Init+0x2c8>)
 80087b4:	4013      	ands	r3, r2
 80087b6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d025      	beq.n	8008810 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80087c4:	4b11      	ldr	r3, [pc, #68]	@ (800880c <HAL_GPIO_Init+0x2c8>)
 80087c6:	685a      	ldr	r2, [r3, #4]
 80087c8:	4910      	ldr	r1, [pc, #64]	@ (800880c <HAL_GPIO_Init+0x2c8>)
 80087ca:	69bb      	ldr	r3, [r7, #24]
 80087cc:	4313      	orrs	r3, r2
 80087ce:	604b      	str	r3, [r1, #4]
 80087d0:	e025      	b.n	800881e <HAL_GPIO_Init+0x2da>
 80087d2:	bf00      	nop
 80087d4:	10320000 	.word	0x10320000
 80087d8:	10310000 	.word	0x10310000
 80087dc:	10220000 	.word	0x10220000
 80087e0:	10210000 	.word	0x10210000
 80087e4:	10120000 	.word	0x10120000
 80087e8:	10110000 	.word	0x10110000
 80087ec:	40021000 	.word	0x40021000
 80087f0:	40010000 	.word	0x40010000
 80087f4:	40010800 	.word	0x40010800
 80087f8:	40010c00 	.word	0x40010c00
 80087fc:	40011000 	.word	0x40011000
 8008800:	40011400 	.word	0x40011400
 8008804:	40011800 	.word	0x40011800
 8008808:	40011c00 	.word	0x40011c00
 800880c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8008810:	4b15      	ldr	r3, [pc, #84]	@ (8008868 <HAL_GPIO_Init+0x324>)
 8008812:	685a      	ldr	r2, [r3, #4]
 8008814:	69bb      	ldr	r3, [r7, #24]
 8008816:	43db      	mvns	r3, r3
 8008818:	4913      	ldr	r1, [pc, #76]	@ (8008868 <HAL_GPIO_Init+0x324>)
 800881a:	4013      	ands	r3, r2
 800881c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008826:	2b00      	cmp	r3, #0
 8008828:	d006      	beq.n	8008838 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800882a:	4b0f      	ldr	r3, [pc, #60]	@ (8008868 <HAL_GPIO_Init+0x324>)
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	490e      	ldr	r1, [pc, #56]	@ (8008868 <HAL_GPIO_Init+0x324>)
 8008830:	69bb      	ldr	r3, [r7, #24]
 8008832:	4313      	orrs	r3, r2
 8008834:	600b      	str	r3, [r1, #0]
 8008836:	e006      	b.n	8008846 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8008838:	4b0b      	ldr	r3, [pc, #44]	@ (8008868 <HAL_GPIO_Init+0x324>)
 800883a:	681a      	ldr	r2, [r3, #0]
 800883c:	69bb      	ldr	r3, [r7, #24]
 800883e:	43db      	mvns	r3, r3
 8008840:	4909      	ldr	r1, [pc, #36]	@ (8008868 <HAL_GPIO_Init+0x324>)
 8008842:	4013      	ands	r3, r2
 8008844:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8008846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008848:	3301      	adds	r3, #1
 800884a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008852:	fa22 f303 	lsr.w	r3, r2, r3
 8008856:	2b00      	cmp	r3, #0
 8008858:	f47f ae7e 	bne.w	8008558 <HAL_GPIO_Init+0x14>
  }
}
 800885c:	bf00      	nop
 800885e:	bf00      	nop
 8008860:	372c      	adds	r7, #44	@ 0x2c
 8008862:	46bd      	mov	sp, r7
 8008864:	bc80      	pop	{r7}
 8008866:	4770      	bx	lr
 8008868:	40010400 	.word	0x40010400

0800886c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800886c:	b480      	push	{r7}
 800886e:	b085      	sub	sp, #20
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	460b      	mov	r3, r1
 8008876:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	689a      	ldr	r2, [r3, #8]
 800887c:	887b      	ldrh	r3, [r7, #2]
 800887e:	4013      	ands	r3, r2
 8008880:	2b00      	cmp	r3, #0
 8008882:	d002      	beq.n	800888a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008884:	2301      	movs	r3, #1
 8008886:	73fb      	strb	r3, [r7, #15]
 8008888:	e001      	b.n	800888e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800888a:	2300      	movs	r3, #0
 800888c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800888e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008890:	4618      	mov	r0, r3
 8008892:	3714      	adds	r7, #20
 8008894:	46bd      	mov	sp, r7
 8008896:	bc80      	pop	{r7}
 8008898:	4770      	bx	lr

0800889a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800889a:	b480      	push	{r7}
 800889c:	b083      	sub	sp, #12
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
 80088a2:	460b      	mov	r3, r1
 80088a4:	807b      	strh	r3, [r7, #2]
 80088a6:	4613      	mov	r3, r2
 80088a8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80088aa:	787b      	ldrb	r3, [r7, #1]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d003      	beq.n	80088b8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80088b0:	887a      	ldrh	r2, [r7, #2]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80088b6:	e003      	b.n	80088c0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80088b8:	887b      	ldrh	r3, [r7, #2]
 80088ba:	041a      	lsls	r2, r3, #16
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	611a      	str	r2, [r3, #16]
}
 80088c0:	bf00      	nop
 80088c2:	370c      	adds	r7, #12
 80088c4:	46bd      	mov	sp, r7
 80088c6:	bc80      	pop	{r7}
 80088c8:	4770      	bx	lr

080088ca <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80088ca:	b480      	push	{r7}
 80088cc:	b085      	sub	sp, #20
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
 80088d2:	460b      	mov	r3, r1
 80088d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	68db      	ldr	r3, [r3, #12]
 80088da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80088dc:	887a      	ldrh	r2, [r7, #2]
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	4013      	ands	r3, r2
 80088e2:	041a      	lsls	r2, r3, #16
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	43d9      	mvns	r1, r3
 80088e8:	887b      	ldrh	r3, [r7, #2]
 80088ea:	400b      	ands	r3, r1
 80088ec:	431a      	orrs	r2, r3
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	611a      	str	r2, [r3, #16]
}
 80088f2:	bf00      	nop
 80088f4:	3714      	adds	r7, #20
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bc80      	pop	{r7}
 80088fa:	4770      	bx	lr

080088fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b084      	sub	sp, #16
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d101      	bne.n	800890e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800890a:	2301      	movs	r3, #1
 800890c:	e12b      	b.n	8008b66 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008914:	b2db      	uxtb	r3, r3
 8008916:	2b00      	cmp	r3, #0
 8008918:	d106      	bne.n	8008928 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2200      	movs	r2, #0
 800891e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f7fc fefe 	bl	8005724 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2224      	movs	r2, #36	@ 0x24
 800892c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f022 0201 	bic.w	r2, r2, #1
 800893e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	681a      	ldr	r2, [r3, #0]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800894e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800895e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008960:	f002 f9d8 	bl	800ad14 <HAL_RCC_GetPCLK1Freq>
 8008964:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	4a81      	ldr	r2, [pc, #516]	@ (8008b70 <HAL_I2C_Init+0x274>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d807      	bhi.n	8008980 <HAL_I2C_Init+0x84>
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	4a80      	ldr	r2, [pc, #512]	@ (8008b74 <HAL_I2C_Init+0x278>)
 8008974:	4293      	cmp	r3, r2
 8008976:	bf94      	ite	ls
 8008978:	2301      	movls	r3, #1
 800897a:	2300      	movhi	r3, #0
 800897c:	b2db      	uxtb	r3, r3
 800897e:	e006      	b.n	800898e <HAL_I2C_Init+0x92>
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	4a7d      	ldr	r2, [pc, #500]	@ (8008b78 <HAL_I2C_Init+0x27c>)
 8008984:	4293      	cmp	r3, r2
 8008986:	bf94      	ite	ls
 8008988:	2301      	movls	r3, #1
 800898a:	2300      	movhi	r3, #0
 800898c:	b2db      	uxtb	r3, r3
 800898e:	2b00      	cmp	r3, #0
 8008990:	d001      	beq.n	8008996 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008992:	2301      	movs	r3, #1
 8008994:	e0e7      	b.n	8008b66 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	4a78      	ldr	r2, [pc, #480]	@ (8008b7c <HAL_I2C_Init+0x280>)
 800899a:	fba2 2303 	umull	r2, r3, r2, r3
 800899e:	0c9b      	lsrs	r3, r3, #18
 80089a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	68ba      	ldr	r2, [r7, #8]
 80089b2:	430a      	orrs	r2, r1
 80089b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	6a1b      	ldr	r3, [r3, #32]
 80089bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	4a6a      	ldr	r2, [pc, #424]	@ (8008b70 <HAL_I2C_Init+0x274>)
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d802      	bhi.n	80089d0 <HAL_I2C_Init+0xd4>
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	3301      	adds	r3, #1
 80089ce:	e009      	b.n	80089e4 <HAL_I2C_Init+0xe8>
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80089d6:	fb02 f303 	mul.w	r3, r2, r3
 80089da:	4a69      	ldr	r2, [pc, #420]	@ (8008b80 <HAL_I2C_Init+0x284>)
 80089dc:	fba2 2303 	umull	r2, r3, r2, r3
 80089e0:	099b      	lsrs	r3, r3, #6
 80089e2:	3301      	adds	r3, #1
 80089e4:	687a      	ldr	r2, [r7, #4]
 80089e6:	6812      	ldr	r2, [r2, #0]
 80089e8:	430b      	orrs	r3, r1
 80089ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	69db      	ldr	r3, [r3, #28]
 80089f2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80089f6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	685b      	ldr	r3, [r3, #4]
 80089fe:	495c      	ldr	r1, [pc, #368]	@ (8008b70 <HAL_I2C_Init+0x274>)
 8008a00:	428b      	cmp	r3, r1
 8008a02:	d819      	bhi.n	8008a38 <HAL_I2C_Init+0x13c>
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	1e59      	subs	r1, r3, #1
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	005b      	lsls	r3, r3, #1
 8008a0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8008a12:	1c59      	adds	r1, r3, #1
 8008a14:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008a18:	400b      	ands	r3, r1
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d00a      	beq.n	8008a34 <HAL_I2C_Init+0x138>
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	1e59      	subs	r1, r3, #1
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	005b      	lsls	r3, r3, #1
 8008a28:	fbb1 f3f3 	udiv	r3, r1, r3
 8008a2c:	3301      	adds	r3, #1
 8008a2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a32:	e051      	b.n	8008ad8 <HAL_I2C_Init+0x1dc>
 8008a34:	2304      	movs	r3, #4
 8008a36:	e04f      	b.n	8008ad8 <HAL_I2C_Init+0x1dc>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	689b      	ldr	r3, [r3, #8]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d111      	bne.n	8008a64 <HAL_I2C_Init+0x168>
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	1e58      	subs	r0, r3, #1
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6859      	ldr	r1, [r3, #4]
 8008a48:	460b      	mov	r3, r1
 8008a4a:	005b      	lsls	r3, r3, #1
 8008a4c:	440b      	add	r3, r1
 8008a4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a52:	3301      	adds	r3, #1
 8008a54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	bf0c      	ite	eq
 8008a5c:	2301      	moveq	r3, #1
 8008a5e:	2300      	movne	r3, #0
 8008a60:	b2db      	uxtb	r3, r3
 8008a62:	e012      	b.n	8008a8a <HAL_I2C_Init+0x18e>
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	1e58      	subs	r0, r3, #1
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6859      	ldr	r1, [r3, #4]
 8008a6c:	460b      	mov	r3, r1
 8008a6e:	009b      	lsls	r3, r3, #2
 8008a70:	440b      	add	r3, r1
 8008a72:	0099      	lsls	r1, r3, #2
 8008a74:	440b      	add	r3, r1
 8008a76:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	bf0c      	ite	eq
 8008a84:	2301      	moveq	r3, #1
 8008a86:	2300      	movne	r3, #0
 8008a88:	b2db      	uxtb	r3, r3
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d001      	beq.n	8008a92 <HAL_I2C_Init+0x196>
 8008a8e:	2301      	movs	r3, #1
 8008a90:	e022      	b.n	8008ad8 <HAL_I2C_Init+0x1dc>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	689b      	ldr	r3, [r3, #8]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d10e      	bne.n	8008ab8 <HAL_I2C_Init+0x1bc>
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	1e58      	subs	r0, r3, #1
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6859      	ldr	r1, [r3, #4]
 8008aa2:	460b      	mov	r3, r1
 8008aa4:	005b      	lsls	r3, r3, #1
 8008aa6:	440b      	add	r3, r1
 8008aa8:	fbb0 f3f3 	udiv	r3, r0, r3
 8008aac:	3301      	adds	r3, #1
 8008aae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008ab2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ab6:	e00f      	b.n	8008ad8 <HAL_I2C_Init+0x1dc>
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	1e58      	subs	r0, r3, #1
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6859      	ldr	r1, [r3, #4]
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	009b      	lsls	r3, r3, #2
 8008ac4:	440b      	add	r3, r1
 8008ac6:	0099      	lsls	r1, r3, #2
 8008ac8:	440b      	add	r3, r1
 8008aca:	fbb0 f3f3 	udiv	r3, r0, r3
 8008ace:	3301      	adds	r3, #1
 8008ad0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008ad4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008ad8:	6879      	ldr	r1, [r7, #4]
 8008ada:	6809      	ldr	r1, [r1, #0]
 8008adc:	4313      	orrs	r3, r2
 8008ade:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	69da      	ldr	r2, [r3, #28]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6a1b      	ldr	r3, [r3, #32]
 8008af2:	431a      	orrs	r2, r3
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	430a      	orrs	r2, r1
 8008afa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	689b      	ldr	r3, [r3, #8]
 8008b02:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8008b06:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008b0a:	687a      	ldr	r2, [r7, #4]
 8008b0c:	6911      	ldr	r1, [r2, #16]
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	68d2      	ldr	r2, [r2, #12]
 8008b12:	4311      	orrs	r1, r2
 8008b14:	687a      	ldr	r2, [r7, #4]
 8008b16:	6812      	ldr	r2, [r2, #0]
 8008b18:	430b      	orrs	r3, r1
 8008b1a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	695a      	ldr	r2, [r3, #20]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	699b      	ldr	r3, [r3, #24]
 8008b2e:	431a      	orrs	r2, r3
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	430a      	orrs	r2, r1
 8008b36:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	681a      	ldr	r2, [r3, #0]
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f042 0201 	orr.w	r2, r2, #1
 8008b46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2220      	movs	r2, #32
 8008b52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8008b64:	2300      	movs	r3, #0
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	3710      	adds	r7, #16
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	bd80      	pop	{r7, pc}
 8008b6e:	bf00      	nop
 8008b70:	000186a0 	.word	0x000186a0
 8008b74:	001e847f 	.word	0x001e847f
 8008b78:	003d08ff 	.word	0x003d08ff
 8008b7c:	431bde83 	.word	0x431bde83
 8008b80:	10624dd3 	.word	0x10624dd3

08008b84 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b088      	sub	sp, #32
 8008b88:	af02      	add	r7, sp, #8
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	607a      	str	r2, [r7, #4]
 8008b8e:	461a      	mov	r2, r3
 8008b90:	460b      	mov	r3, r1
 8008b92:	817b      	strh	r3, [r7, #10]
 8008b94:	4613      	mov	r3, r2
 8008b96:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008b98:	f7fe ff42 	bl	8007a20 <HAL_GetTick>
 8008b9c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ba4:	b2db      	uxtb	r3, r3
 8008ba6:	2b20      	cmp	r3, #32
 8008ba8:	f040 80e0 	bne.w	8008d6c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	9300      	str	r3, [sp, #0]
 8008bb0:	2319      	movs	r3, #25
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	4970      	ldr	r1, [pc, #448]	@ (8008d78 <HAL_I2C_Master_Transmit+0x1f4>)
 8008bb6:	68f8      	ldr	r0, [r7, #12]
 8008bb8:	f001 faac 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d001      	beq.n	8008bc6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8008bc2:	2302      	movs	r3, #2
 8008bc4:	e0d3      	b.n	8008d6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	d101      	bne.n	8008bd4 <HAL_I2C_Master_Transmit+0x50>
 8008bd0:	2302      	movs	r3, #2
 8008bd2:	e0cc      	b.n	8008d6e <HAL_I2C_Master_Transmit+0x1ea>
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f003 0301 	and.w	r3, r3, #1
 8008be6:	2b01      	cmp	r3, #1
 8008be8:	d007      	beq.n	8008bfa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f042 0201 	orr.w	r2, r2, #1
 8008bf8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	681a      	ldr	r2, [r3, #0]
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008c08:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	2221      	movs	r2, #33	@ 0x21
 8008c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2210      	movs	r2, #16
 8008c16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	687a      	ldr	r2, [r7, #4]
 8008c24:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	893a      	ldrh	r2, [r7, #8]
 8008c2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c30:	b29a      	uxth	r2, r3
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	4a50      	ldr	r2, [pc, #320]	@ (8008d7c <HAL_I2C_Master_Transmit+0x1f8>)
 8008c3a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008c3c:	8979      	ldrh	r1, [r7, #10]
 8008c3e:	697b      	ldr	r3, [r7, #20]
 8008c40:	6a3a      	ldr	r2, [r7, #32]
 8008c42:	68f8      	ldr	r0, [r7, #12]
 8008c44:	f000 ff98 	bl	8009b78 <I2C_MasterRequestWrite>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d001      	beq.n	8008c52 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8008c4e:	2301      	movs	r3, #1
 8008c50:	e08d      	b.n	8008d6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c52:	2300      	movs	r3, #0
 8008c54:	613b      	str	r3, [r7, #16]
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	695b      	ldr	r3, [r3, #20]
 8008c5c:	613b      	str	r3, [r7, #16]
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	699b      	ldr	r3, [r3, #24]
 8008c64:	613b      	str	r3, [r7, #16]
 8008c66:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8008c68:	e066      	b.n	8008d38 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c6a:	697a      	ldr	r2, [r7, #20]
 8008c6c:	6a39      	ldr	r1, [r7, #32]
 8008c6e:	68f8      	ldr	r0, [r7, #12]
 8008c70:	f001 fb6a 	bl	800a348 <I2C_WaitOnTXEFlagUntilTimeout>
 8008c74:	4603      	mov	r3, r0
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d00d      	beq.n	8008c96 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c7e:	2b04      	cmp	r3, #4
 8008c80:	d107      	bne.n	8008c92 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	681a      	ldr	r2, [r3, #0]
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008c90:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008c92:	2301      	movs	r3, #1
 8008c94:	e06b      	b.n	8008d6e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c9a:	781a      	ldrb	r2, [r3, #0]
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ca6:	1c5a      	adds	r2, r3, #1
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	3b01      	subs	r3, #1
 8008cb4:	b29a      	uxth	r2, r3
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cbe:	3b01      	subs	r3, #1
 8008cc0:	b29a      	uxth	r2, r3
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	695b      	ldr	r3, [r3, #20]
 8008ccc:	f003 0304 	and.w	r3, r3, #4
 8008cd0:	2b04      	cmp	r3, #4
 8008cd2:	d11b      	bne.n	8008d0c <HAL_I2C_Master_Transmit+0x188>
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d017      	beq.n	8008d0c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ce0:	781a      	ldrb	r2, [r3, #0]
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cec:	1c5a      	adds	r2, r3, #1
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	3b01      	subs	r3, #1
 8008cfa:	b29a      	uxth	r2, r3
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d04:	3b01      	subs	r3, #1
 8008d06:	b29a      	uxth	r2, r3
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d0c:	697a      	ldr	r2, [r7, #20]
 8008d0e:	6a39      	ldr	r1, [r7, #32]
 8008d10:	68f8      	ldr	r0, [r7, #12]
 8008d12:	f001 fb61 	bl	800a3d8 <I2C_WaitOnBTFFlagUntilTimeout>
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d00d      	beq.n	8008d38 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d20:	2b04      	cmp	r3, #4
 8008d22:	d107      	bne.n	8008d34 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	681a      	ldr	r2, [r3, #0]
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008d32:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008d34:	2301      	movs	r3, #1
 8008d36:	e01a      	b.n	8008d6e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d194      	bne.n	8008c6a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	681a      	ldr	r2, [r3, #0]
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008d4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2220      	movs	r2, #32
 8008d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2200      	movs	r2, #0
 8008d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008d68:	2300      	movs	r3, #0
 8008d6a:	e000      	b.n	8008d6e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008d6c:	2302      	movs	r3, #2
  }
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3718      	adds	r7, #24
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}
 8008d76:	bf00      	nop
 8008d78:	00100002 	.word	0x00100002
 8008d7c:	ffff0000 	.word	0xffff0000

08008d80 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b08c      	sub	sp, #48	@ 0x30
 8008d84:	af02      	add	r7, sp, #8
 8008d86:	60f8      	str	r0, [r7, #12]
 8008d88:	607a      	str	r2, [r7, #4]
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	460b      	mov	r3, r1
 8008d8e:	817b      	strh	r3, [r7, #10]
 8008d90:	4613      	mov	r3, r2
 8008d92:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8008d94:	2300      	movs	r3, #0
 8008d96:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008d98:	f7fe fe42 	bl	8007a20 <HAL_GetTick>
 8008d9c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	2b20      	cmp	r3, #32
 8008da8:	f040 824b 	bne.w	8009242 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dae:	9300      	str	r3, [sp, #0]
 8008db0:	2319      	movs	r3, #25
 8008db2:	2201      	movs	r2, #1
 8008db4:	497f      	ldr	r1, [pc, #508]	@ (8008fb4 <HAL_I2C_Master_Receive+0x234>)
 8008db6:	68f8      	ldr	r0, [r7, #12]
 8008db8:	f001 f9ac 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d001      	beq.n	8008dc6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8008dc2:	2302      	movs	r3, #2
 8008dc4:	e23e      	b.n	8009244 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008dcc:	2b01      	cmp	r3, #1
 8008dce:	d101      	bne.n	8008dd4 <HAL_I2C_Master_Receive+0x54>
 8008dd0:	2302      	movs	r3, #2
 8008dd2:	e237      	b.n	8009244 <HAL_I2C_Master_Receive+0x4c4>
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f003 0301 	and.w	r3, r3, #1
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d007      	beq.n	8008dfa <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	681a      	ldr	r2, [r3, #0]
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f042 0201 	orr.w	r2, r2, #1
 8008df8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	681a      	ldr	r2, [r3, #0]
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008e08:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2222      	movs	r2, #34	@ 0x22
 8008e0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	2210      	movs	r2, #16
 8008e16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	687a      	ldr	r2, [r7, #4]
 8008e24:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	893a      	ldrh	r2, [r7, #8]
 8008e2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e30:	b29a      	uxth	r2, r3
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	4a5f      	ldr	r2, [pc, #380]	@ (8008fb8 <HAL_I2C_Master_Receive+0x238>)
 8008e3a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008e3c:	8979      	ldrh	r1, [r7, #10]
 8008e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e42:	68f8      	ldr	r0, [r7, #12]
 8008e44:	f000 ff1a 	bl	8009c7c <I2C_MasterRequestRead>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d001      	beq.n	8008e52 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8008e4e:	2301      	movs	r3, #1
 8008e50:	e1f8      	b.n	8009244 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d113      	bne.n	8008e82 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	61fb      	str	r3, [r7, #28]
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	695b      	ldr	r3, [r3, #20]
 8008e64:	61fb      	str	r3, [r7, #28]
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	699b      	ldr	r3, [r3, #24]
 8008e6c:	61fb      	str	r3, [r7, #28]
 8008e6e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	681a      	ldr	r2, [r3, #0]
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e7e:	601a      	str	r2, [r3, #0]
 8008e80:	e1cc      	b.n	800921c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d11e      	bne.n	8008ec8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	681a      	ldr	r2, [r3, #0]
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e98:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8008e9a:	b672      	cpsid	i
}
 8008e9c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	61bb      	str	r3, [r7, #24]
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	695b      	ldr	r3, [r3, #20]
 8008ea8:	61bb      	str	r3, [r7, #24]
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	699b      	ldr	r3, [r3, #24]
 8008eb0:	61bb      	str	r3, [r7, #24]
 8008eb2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ec2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8008ec4:	b662      	cpsie	i
}
 8008ec6:	e035      	b.n	8008f34 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ecc:	2b02      	cmp	r3, #2
 8008ece:	d11e      	bne.n	8008f0e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	681a      	ldr	r2, [r3, #0]
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ede:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8008ee0:	b672      	cpsid	i
}
 8008ee2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	617b      	str	r3, [r7, #20]
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	695b      	ldr	r3, [r3, #20]
 8008eee:	617b      	str	r3, [r7, #20]
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	699b      	ldr	r3, [r3, #24]
 8008ef6:	617b      	str	r3, [r7, #20]
 8008ef8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	681a      	ldr	r2, [r3, #0]
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f08:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8008f0a:	b662      	cpsie	i
}
 8008f0c:	e012      	b.n	8008f34 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008f1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f1e:	2300      	movs	r3, #0
 8008f20:	613b      	str	r3, [r7, #16]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	695b      	ldr	r3, [r3, #20]
 8008f28:	613b      	str	r3, [r7, #16]
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	699b      	ldr	r3, [r3, #24]
 8008f30:	613b      	str	r3, [r7, #16]
 8008f32:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8008f34:	e172      	b.n	800921c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f3a:	2b03      	cmp	r3, #3
 8008f3c:	f200 811f 	bhi.w	800917e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d123      	bne.n	8008f90 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f4a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008f4c:	68f8      	ldr	r0, [r7, #12]
 8008f4e:	f001 fa8b 	bl	800a468 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008f52:	4603      	mov	r3, r0
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d001      	beq.n	8008f5c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8008f58:	2301      	movs	r3, #1
 8008f5a:	e173      	b.n	8009244 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	691a      	ldr	r2, [r3, #16]
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f66:	b2d2      	uxtb	r2, r2
 8008f68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f6e:	1c5a      	adds	r2, r3, #1
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f78:	3b01      	subs	r3, #1
 8008f7a:	b29a      	uxth	r2, r3
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	3b01      	subs	r3, #1
 8008f88:	b29a      	uxth	r2, r3
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008f8e:	e145      	b.n	800921c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f94:	2b02      	cmp	r3, #2
 8008f96:	d152      	bne.n	800903e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f9a:	9300      	str	r3, [sp, #0]
 8008f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	4906      	ldr	r1, [pc, #24]	@ (8008fbc <HAL_I2C_Master_Receive+0x23c>)
 8008fa2:	68f8      	ldr	r0, [r7, #12]
 8008fa4:	f001 f8b6 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d008      	beq.n	8008fc0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8008fae:	2301      	movs	r3, #1
 8008fb0:	e148      	b.n	8009244 <HAL_I2C_Master_Receive+0x4c4>
 8008fb2:	bf00      	nop
 8008fb4:	00100002 	.word	0x00100002
 8008fb8:	ffff0000 	.word	0xffff0000
 8008fbc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8008fc0:	b672      	cpsid	i
}
 8008fc2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	681a      	ldr	r2, [r3, #0]
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008fd2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	691a      	ldr	r2, [r3, #16]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fde:	b2d2      	uxtb	r2, r2
 8008fe0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fe6:	1c5a      	adds	r2, r3, #1
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	b29a      	uxth	r2, r3
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ffc:	b29b      	uxth	r3, r3
 8008ffe:	3b01      	subs	r3, #1
 8009000:	b29a      	uxth	r2, r3
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8009006:	b662      	cpsie	i
}
 8009008:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	691a      	ldr	r2, [r3, #16]
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009014:	b2d2      	uxtb	r2, r2
 8009016:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800901c:	1c5a      	adds	r2, r3, #1
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009026:	3b01      	subs	r3, #1
 8009028:	b29a      	uxth	r2, r3
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009032:	b29b      	uxth	r3, r3
 8009034:	3b01      	subs	r3, #1
 8009036:	b29a      	uxth	r2, r3
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800903c:	e0ee      	b.n	800921c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800903e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009040:	9300      	str	r3, [sp, #0]
 8009042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009044:	2200      	movs	r2, #0
 8009046:	4981      	ldr	r1, [pc, #516]	@ (800924c <HAL_I2C_Master_Receive+0x4cc>)
 8009048:	68f8      	ldr	r0, [r7, #12]
 800904a:	f001 f863 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 800904e:	4603      	mov	r3, r0
 8009050:	2b00      	cmp	r3, #0
 8009052:	d001      	beq.n	8009058 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8009054:	2301      	movs	r3, #1
 8009056:	e0f5      	b.n	8009244 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	681a      	ldr	r2, [r3, #0]
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009066:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8009068:	b672      	cpsid	i
}
 800906a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	691a      	ldr	r2, [r3, #16]
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009076:	b2d2      	uxtb	r2, r2
 8009078:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800907e:	1c5a      	adds	r2, r3, #1
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009088:	3b01      	subs	r3, #1
 800908a:	b29a      	uxth	r2, r3
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009094:	b29b      	uxth	r3, r3
 8009096:	3b01      	subs	r3, #1
 8009098:	b29a      	uxth	r2, r3
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800909e:	4b6c      	ldr	r3, [pc, #432]	@ (8009250 <HAL_I2C_Master_Receive+0x4d0>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	08db      	lsrs	r3, r3, #3
 80090a4:	4a6b      	ldr	r2, [pc, #428]	@ (8009254 <HAL_I2C_Master_Receive+0x4d4>)
 80090a6:	fba2 2303 	umull	r2, r3, r2, r3
 80090aa:	0a1a      	lsrs	r2, r3, #8
 80090ac:	4613      	mov	r3, r2
 80090ae:	009b      	lsls	r3, r3, #2
 80090b0:	4413      	add	r3, r2
 80090b2:	00da      	lsls	r2, r3, #3
 80090b4:	1ad3      	subs	r3, r2, r3
 80090b6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80090b8:	6a3b      	ldr	r3, [r7, #32]
 80090ba:	3b01      	subs	r3, #1
 80090bc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80090be:	6a3b      	ldr	r3, [r7, #32]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d118      	bne.n	80090f6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	2200      	movs	r2, #0
 80090c8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2220      	movs	r2, #32
 80090ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2200      	movs	r2, #0
 80090d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090de:	f043 0220 	orr.w	r2, r3, #32
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80090e6:	b662      	cpsie	i
}
 80090e8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2200      	movs	r2, #0
 80090ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80090f2:	2301      	movs	r3, #1
 80090f4:	e0a6      	b.n	8009244 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	695b      	ldr	r3, [r3, #20]
 80090fc:	f003 0304 	and.w	r3, r3, #4
 8009100:	2b04      	cmp	r3, #4
 8009102:	d1d9      	bne.n	80090b8 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	681a      	ldr	r2, [r3, #0]
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009112:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	691a      	ldr	r2, [r3, #16]
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800911e:	b2d2      	uxtb	r2, r2
 8009120:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009126:	1c5a      	adds	r2, r3, #1
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009130:	3b01      	subs	r3, #1
 8009132:	b29a      	uxth	r2, r3
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800913c:	b29b      	uxth	r3, r3
 800913e:	3b01      	subs	r3, #1
 8009140:	b29a      	uxth	r2, r3
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8009146:	b662      	cpsie	i
}
 8009148:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	691a      	ldr	r2, [r3, #16]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009154:	b2d2      	uxtb	r2, r2
 8009156:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800915c:	1c5a      	adds	r2, r3, #1
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009166:	3b01      	subs	r3, #1
 8009168:	b29a      	uxth	r2, r3
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009172:	b29b      	uxth	r3, r3
 8009174:	3b01      	subs	r3, #1
 8009176:	b29a      	uxth	r2, r3
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800917c:	e04e      	b.n	800921c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800917e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009180:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009182:	68f8      	ldr	r0, [r7, #12]
 8009184:	f001 f970 	bl	800a468 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009188:	4603      	mov	r3, r0
 800918a:	2b00      	cmp	r3, #0
 800918c:	d001      	beq.n	8009192 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800918e:	2301      	movs	r3, #1
 8009190:	e058      	b.n	8009244 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	691a      	ldr	r2, [r3, #16]
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800919c:	b2d2      	uxtb	r2, r2
 800919e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091a4:	1c5a      	adds	r2, r3, #1
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091ae:	3b01      	subs	r3, #1
 80091b0:	b29a      	uxth	r2, r3
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091ba:	b29b      	uxth	r3, r3
 80091bc:	3b01      	subs	r3, #1
 80091be:	b29a      	uxth	r2, r3
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	695b      	ldr	r3, [r3, #20]
 80091ca:	f003 0304 	and.w	r3, r3, #4
 80091ce:	2b04      	cmp	r3, #4
 80091d0:	d124      	bne.n	800921c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091d6:	2b03      	cmp	r3, #3
 80091d8:	d107      	bne.n	80091ea <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091e8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	691a      	ldr	r2, [r3, #16]
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091f4:	b2d2      	uxtb	r2, r2
 80091f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091fc:	1c5a      	adds	r2, r3, #1
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009206:	3b01      	subs	r3, #1
 8009208:	b29a      	uxth	r2, r3
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009212:	b29b      	uxth	r3, r3
 8009214:	3b01      	subs	r3, #1
 8009216:	b29a      	uxth	r2, r3
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009220:	2b00      	cmp	r3, #0
 8009222:	f47f ae88 	bne.w	8008f36 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	2220      	movs	r2, #32
 800922a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2200      	movs	r2, #0
 8009232:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	2200      	movs	r2, #0
 800923a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800923e:	2300      	movs	r3, #0
 8009240:	e000      	b.n	8009244 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8009242:	2302      	movs	r3, #2
  }
}
 8009244:	4618      	mov	r0, r3
 8009246:	3728      	adds	r7, #40	@ 0x28
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}
 800924c:	00010004 	.word	0x00010004
 8009250:	20000028 	.word	0x20000028
 8009254:	14f8b589 	.word	0x14f8b589

08009258 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b088      	sub	sp, #32
 800925c:	af02      	add	r7, sp, #8
 800925e:	60f8      	str	r0, [r7, #12]
 8009260:	4608      	mov	r0, r1
 8009262:	4611      	mov	r1, r2
 8009264:	461a      	mov	r2, r3
 8009266:	4603      	mov	r3, r0
 8009268:	817b      	strh	r3, [r7, #10]
 800926a:	460b      	mov	r3, r1
 800926c:	813b      	strh	r3, [r7, #8]
 800926e:	4613      	mov	r3, r2
 8009270:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009272:	f7fe fbd5 	bl	8007a20 <HAL_GetTick>
 8009276:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800927e:	b2db      	uxtb	r3, r3
 8009280:	2b20      	cmp	r3, #32
 8009282:	f040 80d9 	bne.w	8009438 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009286:	697b      	ldr	r3, [r7, #20]
 8009288:	9300      	str	r3, [sp, #0]
 800928a:	2319      	movs	r3, #25
 800928c:	2201      	movs	r2, #1
 800928e:	496d      	ldr	r1, [pc, #436]	@ (8009444 <HAL_I2C_Mem_Write+0x1ec>)
 8009290:	68f8      	ldr	r0, [r7, #12]
 8009292:	f000 ff3f 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 8009296:	4603      	mov	r3, r0
 8009298:	2b00      	cmp	r3, #0
 800929a:	d001      	beq.n	80092a0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800929c:	2302      	movs	r3, #2
 800929e:	e0cc      	b.n	800943a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80092a6:	2b01      	cmp	r3, #1
 80092a8:	d101      	bne.n	80092ae <HAL_I2C_Mem_Write+0x56>
 80092aa:	2302      	movs	r3, #2
 80092ac:	e0c5      	b.n	800943a <HAL_I2C_Mem_Write+0x1e2>
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	2201      	movs	r2, #1
 80092b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f003 0301 	and.w	r3, r3, #1
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d007      	beq.n	80092d4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	681a      	ldr	r2, [r3, #0]
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f042 0201 	orr.w	r2, r2, #1
 80092d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	681a      	ldr	r2, [r3, #0]
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80092e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2221      	movs	r2, #33	@ 0x21
 80092e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2240      	movs	r2, #64	@ 0x40
 80092f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	2200      	movs	r2, #0
 80092f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	6a3a      	ldr	r2, [r7, #32]
 80092fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009304:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800930a:	b29a      	uxth	r2, r3
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	4a4d      	ldr	r2, [pc, #308]	@ (8009448 <HAL_I2C_Mem_Write+0x1f0>)
 8009314:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009316:	88f8      	ldrh	r0, [r7, #6]
 8009318:	893a      	ldrh	r2, [r7, #8]
 800931a:	8979      	ldrh	r1, [r7, #10]
 800931c:	697b      	ldr	r3, [r7, #20]
 800931e:	9301      	str	r3, [sp, #4]
 8009320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009322:	9300      	str	r3, [sp, #0]
 8009324:	4603      	mov	r3, r0
 8009326:	68f8      	ldr	r0, [r7, #12]
 8009328:	f000 fd76 	bl	8009e18 <I2C_RequestMemoryWrite>
 800932c:	4603      	mov	r3, r0
 800932e:	2b00      	cmp	r3, #0
 8009330:	d052      	beq.n	80093d8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8009332:	2301      	movs	r3, #1
 8009334:	e081      	b.n	800943a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009336:	697a      	ldr	r2, [r7, #20]
 8009338:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800933a:	68f8      	ldr	r0, [r7, #12]
 800933c:	f001 f804 	bl	800a348 <I2C_WaitOnTXEFlagUntilTimeout>
 8009340:	4603      	mov	r3, r0
 8009342:	2b00      	cmp	r3, #0
 8009344:	d00d      	beq.n	8009362 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800934a:	2b04      	cmp	r3, #4
 800934c:	d107      	bne.n	800935e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	681a      	ldr	r2, [r3, #0]
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800935c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800935e:	2301      	movs	r3, #1
 8009360:	e06b      	b.n	800943a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009366:	781a      	ldrb	r2, [r3, #0]
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009372:	1c5a      	adds	r2, r3, #1
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800937c:	3b01      	subs	r3, #1
 800937e:	b29a      	uxth	r2, r3
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009388:	b29b      	uxth	r3, r3
 800938a:	3b01      	subs	r3, #1
 800938c:	b29a      	uxth	r2, r3
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	695b      	ldr	r3, [r3, #20]
 8009398:	f003 0304 	and.w	r3, r3, #4
 800939c:	2b04      	cmp	r3, #4
 800939e:	d11b      	bne.n	80093d8 <HAL_I2C_Mem_Write+0x180>
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d017      	beq.n	80093d8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ac:	781a      	ldrb	r2, [r3, #0]
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093b8:	1c5a      	adds	r2, r3, #1
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093c2:	3b01      	subs	r3, #1
 80093c4:	b29a      	uxth	r2, r3
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093ce:	b29b      	uxth	r3, r3
 80093d0:	3b01      	subs	r3, #1
 80093d2:	b29a      	uxth	r2, r3
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d1aa      	bne.n	8009336 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80093e0:	697a      	ldr	r2, [r7, #20]
 80093e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80093e4:	68f8      	ldr	r0, [r7, #12]
 80093e6:	f000 fff7 	bl	800a3d8 <I2C_WaitOnBTFFlagUntilTimeout>
 80093ea:	4603      	mov	r3, r0
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d00d      	beq.n	800940c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093f4:	2b04      	cmp	r3, #4
 80093f6:	d107      	bne.n	8009408 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	681a      	ldr	r2, [r3, #0]
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009406:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009408:	2301      	movs	r3, #1
 800940a:	e016      	b.n	800943a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	681a      	ldr	r2, [r3, #0]
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800941a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2220      	movs	r2, #32
 8009420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	2200      	movs	r2, #0
 8009428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2200      	movs	r2, #0
 8009430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8009434:	2300      	movs	r3, #0
 8009436:	e000      	b.n	800943a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8009438:	2302      	movs	r3, #2
  }
}
 800943a:	4618      	mov	r0, r3
 800943c:	3718      	adds	r7, #24
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
 8009442:	bf00      	nop
 8009444:	00100002 	.word	0x00100002
 8009448:	ffff0000 	.word	0xffff0000

0800944c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b08c      	sub	sp, #48	@ 0x30
 8009450:	af02      	add	r7, sp, #8
 8009452:	60f8      	str	r0, [r7, #12]
 8009454:	4608      	mov	r0, r1
 8009456:	4611      	mov	r1, r2
 8009458:	461a      	mov	r2, r3
 800945a:	4603      	mov	r3, r0
 800945c:	817b      	strh	r3, [r7, #10]
 800945e:	460b      	mov	r3, r1
 8009460:	813b      	strh	r3, [r7, #8]
 8009462:	4613      	mov	r3, r2
 8009464:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8009466:	2300      	movs	r3, #0
 8009468:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800946a:	f7fe fad9 	bl	8007a20 <HAL_GetTick>
 800946e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009476:	b2db      	uxtb	r3, r3
 8009478:	2b20      	cmp	r3, #32
 800947a:	f040 8244 	bne.w	8009906 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800947e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009480:	9300      	str	r3, [sp, #0]
 8009482:	2319      	movs	r3, #25
 8009484:	2201      	movs	r2, #1
 8009486:	4982      	ldr	r1, [pc, #520]	@ (8009690 <HAL_I2C_Mem_Read+0x244>)
 8009488:	68f8      	ldr	r0, [r7, #12]
 800948a:	f000 fe43 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 800948e:	4603      	mov	r3, r0
 8009490:	2b00      	cmp	r3, #0
 8009492:	d001      	beq.n	8009498 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8009494:	2302      	movs	r3, #2
 8009496:	e237      	b.n	8009908 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800949e:	2b01      	cmp	r3, #1
 80094a0:	d101      	bne.n	80094a6 <HAL_I2C_Mem_Read+0x5a>
 80094a2:	2302      	movs	r3, #2
 80094a4:	e230      	b.n	8009908 <HAL_I2C_Mem_Read+0x4bc>
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	2201      	movs	r2, #1
 80094aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f003 0301 	and.w	r3, r3, #1
 80094b8:	2b01      	cmp	r3, #1
 80094ba:	d007      	beq.n	80094cc <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	681a      	ldr	r2, [r3, #0]
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f042 0201 	orr.w	r2, r2, #1
 80094ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	681a      	ldr	r2, [r3, #0]
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80094da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	2222      	movs	r2, #34	@ 0x22
 80094e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2240      	movs	r2, #64	@ 0x40
 80094e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2200      	movs	r2, #0
 80094f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80094fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009502:	b29a      	uxth	r2, r3
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	4a62      	ldr	r2, [pc, #392]	@ (8009694 <HAL_I2C_Mem_Read+0x248>)
 800950c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800950e:	88f8      	ldrh	r0, [r7, #6]
 8009510:	893a      	ldrh	r2, [r7, #8]
 8009512:	8979      	ldrh	r1, [r7, #10]
 8009514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009516:	9301      	str	r3, [sp, #4]
 8009518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800951a:	9300      	str	r3, [sp, #0]
 800951c:	4603      	mov	r3, r0
 800951e:	68f8      	ldr	r0, [r7, #12]
 8009520:	f000 fd10 	bl	8009f44 <I2C_RequestMemoryRead>
 8009524:	4603      	mov	r3, r0
 8009526:	2b00      	cmp	r3, #0
 8009528:	d001      	beq.n	800952e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800952a:	2301      	movs	r3, #1
 800952c:	e1ec      	b.n	8009908 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009532:	2b00      	cmp	r3, #0
 8009534:	d113      	bne.n	800955e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009536:	2300      	movs	r3, #0
 8009538:	61fb      	str	r3, [r7, #28]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	695b      	ldr	r3, [r3, #20]
 8009540:	61fb      	str	r3, [r7, #28]
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	699b      	ldr	r3, [r3, #24]
 8009548:	61fb      	str	r3, [r7, #28]
 800954a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	681a      	ldr	r2, [r3, #0]
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800955a:	601a      	str	r2, [r3, #0]
 800955c:	e1c0      	b.n	80098e0 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009562:	2b01      	cmp	r3, #1
 8009564:	d11e      	bne.n	80095a4 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009574:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8009576:	b672      	cpsid	i
}
 8009578:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800957a:	2300      	movs	r3, #0
 800957c:	61bb      	str	r3, [r7, #24]
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	695b      	ldr	r3, [r3, #20]
 8009584:	61bb      	str	r3, [r7, #24]
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	699b      	ldr	r3, [r3, #24]
 800958c:	61bb      	str	r3, [r7, #24]
 800958e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	681a      	ldr	r2, [r3, #0]
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800959e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80095a0:	b662      	cpsie	i
}
 80095a2:	e035      	b.n	8009610 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095a8:	2b02      	cmp	r3, #2
 80095aa:	d11e      	bne.n	80095ea <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	681a      	ldr	r2, [r3, #0]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80095ba:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80095bc:	b672      	cpsid	i
}
 80095be:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095c0:	2300      	movs	r3, #0
 80095c2:	617b      	str	r3, [r7, #20]
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	695b      	ldr	r3, [r3, #20]
 80095ca:	617b      	str	r3, [r7, #20]
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	699b      	ldr	r3, [r3, #24]
 80095d2:	617b      	str	r3, [r7, #20]
 80095d4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	681a      	ldr	r2, [r3, #0]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80095e4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80095e6:	b662      	cpsie	i
}
 80095e8:	e012      	b.n	8009610 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	681a      	ldr	r2, [r3, #0]
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80095f8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095fa:	2300      	movs	r3, #0
 80095fc:	613b      	str	r3, [r7, #16]
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	695b      	ldr	r3, [r3, #20]
 8009604:	613b      	str	r3, [r7, #16]
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	699b      	ldr	r3, [r3, #24]
 800960c:	613b      	str	r3, [r7, #16]
 800960e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8009610:	e166      	b.n	80098e0 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009616:	2b03      	cmp	r3, #3
 8009618:	f200 811f 	bhi.w	800985a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009620:	2b01      	cmp	r3, #1
 8009622:	d123      	bne.n	800966c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009624:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009626:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009628:	68f8      	ldr	r0, [r7, #12]
 800962a:	f000 ff1d 	bl	800a468 <I2C_WaitOnRXNEFlagUntilTimeout>
 800962e:	4603      	mov	r3, r0
 8009630:	2b00      	cmp	r3, #0
 8009632:	d001      	beq.n	8009638 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8009634:	2301      	movs	r3, #1
 8009636:	e167      	b.n	8009908 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	691a      	ldr	r2, [r3, #16]
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009642:	b2d2      	uxtb	r2, r2
 8009644:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800964a:	1c5a      	adds	r2, r3, #1
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009654:	3b01      	subs	r3, #1
 8009656:	b29a      	uxth	r2, r3
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009660:	b29b      	uxth	r3, r3
 8009662:	3b01      	subs	r3, #1
 8009664:	b29a      	uxth	r2, r3
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800966a:	e139      	b.n	80098e0 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009670:	2b02      	cmp	r3, #2
 8009672:	d152      	bne.n	800971a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009676:	9300      	str	r3, [sp, #0]
 8009678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800967a:	2200      	movs	r2, #0
 800967c:	4906      	ldr	r1, [pc, #24]	@ (8009698 <HAL_I2C_Mem_Read+0x24c>)
 800967e:	68f8      	ldr	r0, [r7, #12]
 8009680:	f000 fd48 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 8009684:	4603      	mov	r3, r0
 8009686:	2b00      	cmp	r3, #0
 8009688:	d008      	beq.n	800969c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800968a:	2301      	movs	r3, #1
 800968c:	e13c      	b.n	8009908 <HAL_I2C_Mem_Read+0x4bc>
 800968e:	bf00      	nop
 8009690:	00100002 	.word	0x00100002
 8009694:	ffff0000 	.word	0xffff0000
 8009698:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800969c:	b672      	cpsid	i
}
 800969e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	681a      	ldr	r2, [r3, #0]
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80096ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	691a      	ldr	r2, [r3, #16]
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096ba:	b2d2      	uxtb	r2, r2
 80096bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096c2:	1c5a      	adds	r2, r3, #1
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096cc:	3b01      	subs	r3, #1
 80096ce:	b29a      	uxth	r2, r3
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096d8:	b29b      	uxth	r3, r3
 80096da:	3b01      	subs	r3, #1
 80096dc:	b29a      	uxth	r2, r3
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80096e2:	b662      	cpsie	i
}
 80096e4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	691a      	ldr	r2, [r3, #16]
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096f0:	b2d2      	uxtb	r2, r2
 80096f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096f8:	1c5a      	adds	r2, r3, #1
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009702:	3b01      	subs	r3, #1
 8009704:	b29a      	uxth	r2, r3
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800970e:	b29b      	uxth	r3, r3
 8009710:	3b01      	subs	r3, #1
 8009712:	b29a      	uxth	r2, r3
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009718:	e0e2      	b.n	80098e0 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800971a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800971c:	9300      	str	r3, [sp, #0]
 800971e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009720:	2200      	movs	r2, #0
 8009722:	497b      	ldr	r1, [pc, #492]	@ (8009910 <HAL_I2C_Mem_Read+0x4c4>)
 8009724:	68f8      	ldr	r0, [r7, #12]
 8009726:	f000 fcf5 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 800972a:	4603      	mov	r3, r0
 800972c:	2b00      	cmp	r3, #0
 800972e:	d001      	beq.n	8009734 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8009730:	2301      	movs	r3, #1
 8009732:	e0e9      	b.n	8009908 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	681a      	ldr	r2, [r3, #0]
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009742:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8009744:	b672      	cpsid	i
}
 8009746:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	691a      	ldr	r2, [r3, #16]
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009752:	b2d2      	uxtb	r2, r2
 8009754:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800975a:	1c5a      	adds	r2, r3, #1
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009764:	3b01      	subs	r3, #1
 8009766:	b29a      	uxth	r2, r3
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009770:	b29b      	uxth	r3, r3
 8009772:	3b01      	subs	r3, #1
 8009774:	b29a      	uxth	r2, r3
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800977a:	4b66      	ldr	r3, [pc, #408]	@ (8009914 <HAL_I2C_Mem_Read+0x4c8>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	08db      	lsrs	r3, r3, #3
 8009780:	4a65      	ldr	r2, [pc, #404]	@ (8009918 <HAL_I2C_Mem_Read+0x4cc>)
 8009782:	fba2 2303 	umull	r2, r3, r2, r3
 8009786:	0a1a      	lsrs	r2, r3, #8
 8009788:	4613      	mov	r3, r2
 800978a:	009b      	lsls	r3, r3, #2
 800978c:	4413      	add	r3, r2
 800978e:	00da      	lsls	r2, r3, #3
 8009790:	1ad3      	subs	r3, r2, r3
 8009792:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8009794:	6a3b      	ldr	r3, [r7, #32]
 8009796:	3b01      	subs	r3, #1
 8009798:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800979a:	6a3b      	ldr	r3, [r7, #32]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d118      	bne.n	80097d2 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	2200      	movs	r2, #0
 80097a4:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	2220      	movs	r2, #32
 80097aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2200      	movs	r2, #0
 80097b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097ba:	f043 0220 	orr.w	r2, r3, #32
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80097c2:	b662      	cpsie	i
}
 80097c4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2200      	movs	r2, #0
 80097ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80097ce:	2301      	movs	r3, #1
 80097d0:	e09a      	b.n	8009908 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	695b      	ldr	r3, [r3, #20]
 80097d8:	f003 0304 	and.w	r3, r3, #4
 80097dc:	2b04      	cmp	r3, #4
 80097de:	d1d9      	bne.n	8009794 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	681a      	ldr	r2, [r3, #0]
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80097ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	691a      	ldr	r2, [r3, #16]
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097fa:	b2d2      	uxtb	r2, r2
 80097fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009802:	1c5a      	adds	r2, r3, #1
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800980c:	3b01      	subs	r3, #1
 800980e:	b29a      	uxth	r2, r3
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009818:	b29b      	uxth	r3, r3
 800981a:	3b01      	subs	r3, #1
 800981c:	b29a      	uxth	r2, r3
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8009822:	b662      	cpsie	i
}
 8009824:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	691a      	ldr	r2, [r3, #16]
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009830:	b2d2      	uxtb	r2, r2
 8009832:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009838:	1c5a      	adds	r2, r3, #1
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009842:	3b01      	subs	r3, #1
 8009844:	b29a      	uxth	r2, r3
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800984e:	b29b      	uxth	r3, r3
 8009850:	3b01      	subs	r3, #1
 8009852:	b29a      	uxth	r2, r3
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009858:	e042      	b.n	80098e0 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800985a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800985c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800985e:	68f8      	ldr	r0, [r7, #12]
 8009860:	f000 fe02 	bl	800a468 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009864:	4603      	mov	r3, r0
 8009866:	2b00      	cmp	r3, #0
 8009868:	d001      	beq.n	800986e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800986a:	2301      	movs	r3, #1
 800986c:	e04c      	b.n	8009908 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	691a      	ldr	r2, [r3, #16]
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009878:	b2d2      	uxtb	r2, r2
 800987a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009880:	1c5a      	adds	r2, r3, #1
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800988a:	3b01      	subs	r3, #1
 800988c:	b29a      	uxth	r2, r3
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009896:	b29b      	uxth	r3, r3
 8009898:	3b01      	subs	r3, #1
 800989a:	b29a      	uxth	r2, r3
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	695b      	ldr	r3, [r3, #20]
 80098a6:	f003 0304 	and.w	r3, r3, #4
 80098aa:	2b04      	cmp	r3, #4
 80098ac:	d118      	bne.n	80098e0 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	691a      	ldr	r2, [r3, #16]
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098b8:	b2d2      	uxtb	r2, r2
 80098ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098c0:	1c5a      	adds	r2, r3, #1
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098ca:	3b01      	subs	r3, #1
 80098cc:	b29a      	uxth	r2, r3
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098d6:	b29b      	uxth	r3, r3
 80098d8:	3b01      	subs	r3, #1
 80098da:	b29a      	uxth	r2, r3
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	f47f ae94 	bne.w	8009612 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	2220      	movs	r2, #32
 80098ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2200      	movs	r2, #0
 80098f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2200      	movs	r2, #0
 80098fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8009902:	2300      	movs	r3, #0
 8009904:	e000      	b.n	8009908 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8009906:	2302      	movs	r3, #2
  }
}
 8009908:	4618      	mov	r0, r3
 800990a:	3728      	adds	r7, #40	@ 0x28
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}
 8009910:	00010004 	.word	0x00010004
 8009914:	20000028 	.word	0x20000028
 8009918:	14f8b589 	.word	0x14f8b589

0800991c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b08a      	sub	sp, #40	@ 0x28
 8009920:	af02      	add	r7, sp, #8
 8009922:	60f8      	str	r0, [r7, #12]
 8009924:	607a      	str	r2, [r7, #4]
 8009926:	603b      	str	r3, [r7, #0]
 8009928:	460b      	mov	r3, r1
 800992a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800992c:	f7fe f878 	bl	8007a20 <HAL_GetTick>
 8009930:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8009932:	2300      	movs	r3, #0
 8009934:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800993c:	b2db      	uxtb	r3, r3
 800993e:	2b20      	cmp	r3, #32
 8009940:	f040 8111 	bne.w	8009b66 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009944:	69fb      	ldr	r3, [r7, #28]
 8009946:	9300      	str	r3, [sp, #0]
 8009948:	2319      	movs	r3, #25
 800994a:	2201      	movs	r2, #1
 800994c:	4988      	ldr	r1, [pc, #544]	@ (8009b70 <HAL_I2C_IsDeviceReady+0x254>)
 800994e:	68f8      	ldr	r0, [r7, #12]
 8009950:	f000 fbe0 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 8009954:	4603      	mov	r3, r0
 8009956:	2b00      	cmp	r3, #0
 8009958:	d001      	beq.n	800995e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800995a:	2302      	movs	r3, #2
 800995c:	e104      	b.n	8009b68 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009964:	2b01      	cmp	r3, #1
 8009966:	d101      	bne.n	800996c <HAL_I2C_IsDeviceReady+0x50>
 8009968:	2302      	movs	r3, #2
 800996a:	e0fd      	b.n	8009b68 <HAL_I2C_IsDeviceReady+0x24c>
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	2201      	movs	r2, #1
 8009970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f003 0301 	and.w	r3, r3, #1
 800997e:	2b01      	cmp	r3, #1
 8009980:	d007      	beq.n	8009992 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	681a      	ldr	r2, [r3, #0]
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f042 0201 	orr.w	r2, r2, #1
 8009990:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	681a      	ldr	r2, [r3, #0]
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80099a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	2224      	movs	r2, #36	@ 0x24
 80099a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2200      	movs	r2, #0
 80099ae:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	4a70      	ldr	r2, [pc, #448]	@ (8009b74 <HAL_I2C_IsDeviceReady+0x258>)
 80099b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	681a      	ldr	r2, [r3, #0]
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80099c4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80099c6:	69fb      	ldr	r3, [r7, #28]
 80099c8:	9300      	str	r3, [sp, #0]
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	2200      	movs	r2, #0
 80099ce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80099d2:	68f8      	ldr	r0, [r7, #12]
 80099d4:	f000 fb9e 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 80099d8:	4603      	mov	r3, r0
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d00d      	beq.n	80099fa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099ec:	d103      	bne.n	80099f6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80099f4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80099f6:	2303      	movs	r3, #3
 80099f8:	e0b6      	b.n	8009b68 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80099fa:	897b      	ldrh	r3, [r7, #10]
 80099fc:	b2db      	uxtb	r3, r3
 80099fe:	461a      	mov	r2, r3
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009a08:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8009a0a:	f7fe f809 	bl	8007a20 <HAL_GetTick>
 8009a0e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	695b      	ldr	r3, [r3, #20]
 8009a16:	f003 0302 	and.w	r3, r3, #2
 8009a1a:	2b02      	cmp	r3, #2
 8009a1c:	bf0c      	ite	eq
 8009a1e:	2301      	moveq	r3, #1
 8009a20:	2300      	movne	r3, #0
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	695b      	ldr	r3, [r3, #20]
 8009a2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a34:	bf0c      	ite	eq
 8009a36:	2301      	moveq	r3, #1
 8009a38:	2300      	movne	r3, #0
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8009a3e:	e025      	b.n	8009a8c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009a40:	f7fd ffee 	bl	8007a20 <HAL_GetTick>
 8009a44:	4602      	mov	r2, r0
 8009a46:	69fb      	ldr	r3, [r7, #28]
 8009a48:	1ad3      	subs	r3, r2, r3
 8009a4a:	683a      	ldr	r2, [r7, #0]
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	d302      	bcc.n	8009a56 <HAL_I2C_IsDeviceReady+0x13a>
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d103      	bne.n	8009a5e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	22a0      	movs	r2, #160	@ 0xa0
 8009a5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	695b      	ldr	r3, [r3, #20]
 8009a64:	f003 0302 	and.w	r3, r3, #2
 8009a68:	2b02      	cmp	r3, #2
 8009a6a:	bf0c      	ite	eq
 8009a6c:	2301      	moveq	r3, #1
 8009a6e:	2300      	movne	r3, #0
 8009a70:	b2db      	uxtb	r3, r3
 8009a72:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	695b      	ldr	r3, [r3, #20]
 8009a7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a82:	bf0c      	ite	eq
 8009a84:	2301      	moveq	r3, #1
 8009a86:	2300      	movne	r3, #0
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a92:	b2db      	uxtb	r3, r3
 8009a94:	2ba0      	cmp	r3, #160	@ 0xa0
 8009a96:	d005      	beq.n	8009aa4 <HAL_I2C_IsDeviceReady+0x188>
 8009a98:	7dfb      	ldrb	r3, [r7, #23]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d102      	bne.n	8009aa4 <HAL_I2C_IsDeviceReady+0x188>
 8009a9e:	7dbb      	ldrb	r3, [r7, #22]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d0cd      	beq.n	8009a40 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	2220      	movs	r2, #32
 8009aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	695b      	ldr	r3, [r3, #20]
 8009ab2:	f003 0302 	and.w	r3, r3, #2
 8009ab6:	2b02      	cmp	r3, #2
 8009ab8:	d129      	bne.n	8009b0e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	681a      	ldr	r2, [r3, #0]
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009ac8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009aca:	2300      	movs	r3, #0
 8009acc:	613b      	str	r3, [r7, #16]
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	695b      	ldr	r3, [r3, #20]
 8009ad4:	613b      	str	r3, [r7, #16]
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	699b      	ldr	r3, [r3, #24]
 8009adc:	613b      	str	r3, [r7, #16]
 8009ade:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009ae0:	69fb      	ldr	r3, [r7, #28]
 8009ae2:	9300      	str	r3, [sp, #0]
 8009ae4:	2319      	movs	r3, #25
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	4921      	ldr	r1, [pc, #132]	@ (8009b70 <HAL_I2C_IsDeviceReady+0x254>)
 8009aea:	68f8      	ldr	r0, [r7, #12]
 8009aec:	f000 fb12 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 8009af0:	4603      	mov	r3, r0
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d001      	beq.n	8009afa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8009af6:	2301      	movs	r3, #1
 8009af8:	e036      	b.n	8009b68 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	2220      	movs	r2, #32
 8009afe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2200      	movs	r2, #0
 8009b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	e02c      	b.n	8009b68 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	681a      	ldr	r2, [r3, #0]
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009b1c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009b26:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009b28:	69fb      	ldr	r3, [r7, #28]
 8009b2a:	9300      	str	r3, [sp, #0]
 8009b2c:	2319      	movs	r3, #25
 8009b2e:	2201      	movs	r2, #1
 8009b30:	490f      	ldr	r1, [pc, #60]	@ (8009b70 <HAL_I2C_IsDeviceReady+0x254>)
 8009b32:	68f8      	ldr	r0, [r7, #12]
 8009b34:	f000 faee 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d001      	beq.n	8009b42 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8009b3e:	2301      	movs	r3, #1
 8009b40:	e012      	b.n	8009b68 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8009b42:	69bb      	ldr	r3, [r7, #24]
 8009b44:	3301      	adds	r3, #1
 8009b46:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8009b48:	69ba      	ldr	r2, [r7, #24]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	429a      	cmp	r2, r3
 8009b4e:	f4ff af32 	bcc.w	80099b6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	2220      	movs	r2, #32
 8009b56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8009b62:	2301      	movs	r3, #1
 8009b64:	e000      	b.n	8009b68 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8009b66:	2302      	movs	r3, #2
  }
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3720      	adds	r7, #32
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}
 8009b70:	00100002 	.word	0x00100002
 8009b74:	ffff0000 	.word	0xffff0000

08009b78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b088      	sub	sp, #32
 8009b7c:	af02      	add	r7, sp, #8
 8009b7e:	60f8      	str	r0, [r7, #12]
 8009b80:	607a      	str	r2, [r7, #4]
 8009b82:	603b      	str	r3, [r7, #0]
 8009b84:	460b      	mov	r3, r1
 8009b86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	2b08      	cmp	r3, #8
 8009b92:	d006      	beq.n	8009ba2 <I2C_MasterRequestWrite+0x2a>
 8009b94:	697b      	ldr	r3, [r7, #20]
 8009b96:	2b01      	cmp	r3, #1
 8009b98:	d003      	beq.n	8009ba2 <I2C_MasterRequestWrite+0x2a>
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009ba0:	d108      	bne.n	8009bb4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	681a      	ldr	r2, [r3, #0]
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009bb0:	601a      	str	r2, [r3, #0]
 8009bb2:	e00b      	b.n	8009bcc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bb8:	2b12      	cmp	r3, #18
 8009bba:	d107      	bne.n	8009bcc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	681a      	ldr	r2, [r3, #0]
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009bca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	9300      	str	r3, [sp, #0]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009bd8:	68f8      	ldr	r0, [r7, #12]
 8009bda:	f000 fa9b 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 8009bde:	4603      	mov	r3, r0
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d00d      	beq.n	8009c00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bf2:	d103      	bne.n	8009bfc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009bfa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009bfc:	2303      	movs	r3, #3
 8009bfe:	e035      	b.n	8009c6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	691b      	ldr	r3, [r3, #16]
 8009c04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009c08:	d108      	bne.n	8009c1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009c0a:	897b      	ldrh	r3, [r7, #10]
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	461a      	mov	r2, r3
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009c18:	611a      	str	r2, [r3, #16]
 8009c1a:	e01b      	b.n	8009c54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009c1c:	897b      	ldrh	r3, [r7, #10]
 8009c1e:	11db      	asrs	r3, r3, #7
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	f003 0306 	and.w	r3, r3, #6
 8009c26:	b2db      	uxtb	r3, r3
 8009c28:	f063 030f 	orn	r3, r3, #15
 8009c2c:	b2da      	uxtb	r2, r3
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	687a      	ldr	r2, [r7, #4]
 8009c38:	490e      	ldr	r1, [pc, #56]	@ (8009c74 <I2C_MasterRequestWrite+0xfc>)
 8009c3a:	68f8      	ldr	r0, [r7, #12]
 8009c3c:	f000 fae4 	bl	800a208 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009c40:	4603      	mov	r3, r0
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d001      	beq.n	8009c4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8009c46:	2301      	movs	r3, #1
 8009c48:	e010      	b.n	8009c6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009c4a:	897b      	ldrh	r3, [r7, #10]
 8009c4c:	b2da      	uxtb	r2, r3
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	687a      	ldr	r2, [r7, #4]
 8009c58:	4907      	ldr	r1, [pc, #28]	@ (8009c78 <I2C_MasterRequestWrite+0x100>)
 8009c5a:	68f8      	ldr	r0, [r7, #12]
 8009c5c:	f000 fad4 	bl	800a208 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009c60:	4603      	mov	r3, r0
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d001      	beq.n	8009c6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8009c66:	2301      	movs	r3, #1
 8009c68:	e000      	b.n	8009c6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009c6a:	2300      	movs	r3, #0
}
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	3718      	adds	r7, #24
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}
 8009c74:	00010008 	.word	0x00010008
 8009c78:	00010002 	.word	0x00010002

08009c7c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b088      	sub	sp, #32
 8009c80:	af02      	add	r7, sp, #8
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	607a      	str	r2, [r7, #4]
 8009c86:	603b      	str	r3, [r7, #0]
 8009c88:	460b      	mov	r3, r1
 8009c8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c90:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	681a      	ldr	r2, [r3, #0]
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009ca0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	2b08      	cmp	r3, #8
 8009ca6:	d006      	beq.n	8009cb6 <I2C_MasterRequestRead+0x3a>
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	2b01      	cmp	r3, #1
 8009cac:	d003      	beq.n	8009cb6 <I2C_MasterRequestRead+0x3a>
 8009cae:	697b      	ldr	r3, [r7, #20]
 8009cb0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009cb4:	d108      	bne.n	8009cc8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	681a      	ldr	r2, [r3, #0]
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009cc4:	601a      	str	r2, [r3, #0]
 8009cc6:	e00b      	b.n	8009ce0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ccc:	2b11      	cmp	r3, #17
 8009cce:	d107      	bne.n	8009ce0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	681a      	ldr	r2, [r3, #0]
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009cde:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	9300      	str	r3, [sp, #0]
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009cec:	68f8      	ldr	r0, [r7, #12]
 8009cee:	f000 fa11 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 8009cf2:	4603      	mov	r3, r0
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d00d      	beq.n	8009d14 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d06:	d103      	bne.n	8009d10 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009d0e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009d10:	2303      	movs	r3, #3
 8009d12:	e079      	b.n	8009e08 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	691b      	ldr	r3, [r3, #16]
 8009d18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009d1c:	d108      	bne.n	8009d30 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009d1e:	897b      	ldrh	r3, [r7, #10]
 8009d20:	b2db      	uxtb	r3, r3
 8009d22:	f043 0301 	orr.w	r3, r3, #1
 8009d26:	b2da      	uxtb	r2, r3
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	611a      	str	r2, [r3, #16]
 8009d2e:	e05f      	b.n	8009df0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009d30:	897b      	ldrh	r3, [r7, #10]
 8009d32:	11db      	asrs	r3, r3, #7
 8009d34:	b2db      	uxtb	r3, r3
 8009d36:	f003 0306 	and.w	r3, r3, #6
 8009d3a:	b2db      	uxtb	r3, r3
 8009d3c:	f063 030f 	orn	r3, r3, #15
 8009d40:	b2da      	uxtb	r2, r3
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	687a      	ldr	r2, [r7, #4]
 8009d4c:	4930      	ldr	r1, [pc, #192]	@ (8009e10 <I2C_MasterRequestRead+0x194>)
 8009d4e:	68f8      	ldr	r0, [r7, #12]
 8009d50:	f000 fa5a 	bl	800a208 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009d54:	4603      	mov	r3, r0
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d001      	beq.n	8009d5e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	e054      	b.n	8009e08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009d5e:	897b      	ldrh	r3, [r7, #10]
 8009d60:	b2da      	uxtb	r2, r3
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	687a      	ldr	r2, [r7, #4]
 8009d6c:	4929      	ldr	r1, [pc, #164]	@ (8009e14 <I2C_MasterRequestRead+0x198>)
 8009d6e:	68f8      	ldr	r0, [r7, #12]
 8009d70:	f000 fa4a 	bl	800a208 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009d74:	4603      	mov	r3, r0
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d001      	beq.n	8009d7e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	e044      	b.n	8009e08 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009d7e:	2300      	movs	r3, #0
 8009d80:	613b      	str	r3, [r7, #16]
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	695b      	ldr	r3, [r3, #20]
 8009d88:	613b      	str	r3, [r7, #16]
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	699b      	ldr	r3, [r3, #24]
 8009d90:	613b      	str	r3, [r7, #16]
 8009d92:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	681a      	ldr	r2, [r3, #0]
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009da2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	9300      	str	r3, [sp, #0]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2200      	movs	r2, #0
 8009dac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009db0:	68f8      	ldr	r0, [r7, #12]
 8009db2:	f000 f9af 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d00d      	beq.n	8009dd8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009dc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009dca:	d103      	bne.n	8009dd4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009dd2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8009dd4:	2303      	movs	r3, #3
 8009dd6:	e017      	b.n	8009e08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8009dd8:	897b      	ldrh	r3, [r7, #10]
 8009dda:	11db      	asrs	r3, r3, #7
 8009ddc:	b2db      	uxtb	r3, r3
 8009dde:	f003 0306 	and.w	r3, r3, #6
 8009de2:	b2db      	uxtb	r3, r3
 8009de4:	f063 030e 	orn	r3, r3, #14
 8009de8:	b2da      	uxtb	r2, r3
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	687a      	ldr	r2, [r7, #4]
 8009df4:	4907      	ldr	r1, [pc, #28]	@ (8009e14 <I2C_MasterRequestRead+0x198>)
 8009df6:	68f8      	ldr	r0, [r7, #12]
 8009df8:	f000 fa06 	bl	800a208 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d001      	beq.n	8009e06 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8009e02:	2301      	movs	r3, #1
 8009e04:	e000      	b.n	8009e08 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8009e06:	2300      	movs	r3, #0
}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	3718      	adds	r7, #24
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}
 8009e10:	00010008 	.word	0x00010008
 8009e14:	00010002 	.word	0x00010002

08009e18 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b088      	sub	sp, #32
 8009e1c:	af02      	add	r7, sp, #8
 8009e1e:	60f8      	str	r0, [r7, #12]
 8009e20:	4608      	mov	r0, r1
 8009e22:	4611      	mov	r1, r2
 8009e24:	461a      	mov	r2, r3
 8009e26:	4603      	mov	r3, r0
 8009e28:	817b      	strh	r3, [r7, #10]
 8009e2a:	460b      	mov	r3, r1
 8009e2c:	813b      	strh	r3, [r7, #8]
 8009e2e:	4613      	mov	r3, r2
 8009e30:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	681a      	ldr	r2, [r3, #0]
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009e40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e44:	9300      	str	r3, [sp, #0]
 8009e46:	6a3b      	ldr	r3, [r7, #32]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009e4e:	68f8      	ldr	r0, [r7, #12]
 8009e50:	f000 f960 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 8009e54:	4603      	mov	r3, r0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d00d      	beq.n	8009e76 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e68:	d103      	bne.n	8009e72 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009e70:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009e72:	2303      	movs	r3, #3
 8009e74:	e05f      	b.n	8009f36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009e76:	897b      	ldrh	r3, [r7, #10]
 8009e78:	b2db      	uxtb	r3, r3
 8009e7a:	461a      	mov	r2, r3
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009e84:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e88:	6a3a      	ldr	r2, [r7, #32]
 8009e8a:	492d      	ldr	r1, [pc, #180]	@ (8009f40 <I2C_RequestMemoryWrite+0x128>)
 8009e8c:	68f8      	ldr	r0, [r7, #12]
 8009e8e:	f000 f9bb 	bl	800a208 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009e92:	4603      	mov	r3, r0
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d001      	beq.n	8009e9c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e04c      	b.n	8009f36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	617b      	str	r3, [r7, #20]
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	695b      	ldr	r3, [r3, #20]
 8009ea6:	617b      	str	r3, [r7, #20]
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	699b      	ldr	r3, [r3, #24]
 8009eae:	617b      	str	r3, [r7, #20]
 8009eb0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009eb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009eb4:	6a39      	ldr	r1, [r7, #32]
 8009eb6:	68f8      	ldr	r0, [r7, #12]
 8009eb8:	f000 fa46 	bl	800a348 <I2C_WaitOnTXEFlagUntilTimeout>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d00d      	beq.n	8009ede <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ec6:	2b04      	cmp	r3, #4
 8009ec8:	d107      	bne.n	8009eda <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	681a      	ldr	r2, [r3, #0]
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009ed8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009eda:	2301      	movs	r3, #1
 8009edc:	e02b      	b.n	8009f36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009ede:	88fb      	ldrh	r3, [r7, #6]
 8009ee0:	2b01      	cmp	r3, #1
 8009ee2:	d105      	bne.n	8009ef0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009ee4:	893b      	ldrh	r3, [r7, #8]
 8009ee6:	b2da      	uxtb	r2, r3
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	611a      	str	r2, [r3, #16]
 8009eee:	e021      	b.n	8009f34 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009ef0:	893b      	ldrh	r3, [r7, #8]
 8009ef2:	0a1b      	lsrs	r3, r3, #8
 8009ef4:	b29b      	uxth	r3, r3
 8009ef6:	b2da      	uxtb	r2, r3
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009efe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f00:	6a39      	ldr	r1, [r7, #32]
 8009f02:	68f8      	ldr	r0, [r7, #12]
 8009f04:	f000 fa20 	bl	800a348 <I2C_WaitOnTXEFlagUntilTimeout>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d00d      	beq.n	8009f2a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f12:	2b04      	cmp	r3, #4
 8009f14:	d107      	bne.n	8009f26 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009f24:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009f26:	2301      	movs	r3, #1
 8009f28:	e005      	b.n	8009f36 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009f2a:	893b      	ldrh	r3, [r7, #8]
 8009f2c:	b2da      	uxtb	r2, r3
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009f34:	2300      	movs	r3, #0
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	3718      	adds	r7, #24
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bd80      	pop	{r7, pc}
 8009f3e:	bf00      	nop
 8009f40:	00010002 	.word	0x00010002

08009f44 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b088      	sub	sp, #32
 8009f48:	af02      	add	r7, sp, #8
 8009f4a:	60f8      	str	r0, [r7, #12]
 8009f4c:	4608      	mov	r0, r1
 8009f4e:	4611      	mov	r1, r2
 8009f50:	461a      	mov	r2, r3
 8009f52:	4603      	mov	r3, r0
 8009f54:	817b      	strh	r3, [r7, #10]
 8009f56:	460b      	mov	r3, r1
 8009f58:	813b      	strh	r3, [r7, #8]
 8009f5a:	4613      	mov	r3, r2
 8009f5c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	681a      	ldr	r2, [r3, #0]
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009f6c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	681a      	ldr	r2, [r3, #0]
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009f7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f80:	9300      	str	r3, [sp, #0]
 8009f82:	6a3b      	ldr	r3, [r7, #32]
 8009f84:	2200      	movs	r2, #0
 8009f86:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009f8a:	68f8      	ldr	r0, [r7, #12]
 8009f8c:	f000 f8c2 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 8009f90:	4603      	mov	r3, r0
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d00d      	beq.n	8009fb2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009fa4:	d103      	bne.n	8009fae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009fac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009fae:	2303      	movs	r3, #3
 8009fb0:	e0aa      	b.n	800a108 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009fb2:	897b      	ldrh	r3, [r7, #10]
 8009fb4:	b2db      	uxtb	r3, r3
 8009fb6:	461a      	mov	r2, r3
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009fc0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fc4:	6a3a      	ldr	r2, [r7, #32]
 8009fc6:	4952      	ldr	r1, [pc, #328]	@ (800a110 <I2C_RequestMemoryRead+0x1cc>)
 8009fc8:	68f8      	ldr	r0, [r7, #12]
 8009fca:	f000 f91d 	bl	800a208 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d001      	beq.n	8009fd8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	e097      	b.n	800a108 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009fd8:	2300      	movs	r3, #0
 8009fda:	617b      	str	r3, [r7, #20]
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	695b      	ldr	r3, [r3, #20]
 8009fe2:	617b      	str	r3, [r7, #20]
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	699b      	ldr	r3, [r3, #24]
 8009fea:	617b      	str	r3, [r7, #20]
 8009fec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ff0:	6a39      	ldr	r1, [r7, #32]
 8009ff2:	68f8      	ldr	r0, [r7, #12]
 8009ff4:	f000 f9a8 	bl	800a348 <I2C_WaitOnTXEFlagUntilTimeout>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d00d      	beq.n	800a01a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a002:	2b04      	cmp	r3, #4
 800a004:	d107      	bne.n	800a016 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	681a      	ldr	r2, [r3, #0]
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a014:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a016:	2301      	movs	r3, #1
 800a018:	e076      	b.n	800a108 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a01a:	88fb      	ldrh	r3, [r7, #6]
 800a01c:	2b01      	cmp	r3, #1
 800a01e:	d105      	bne.n	800a02c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a020:	893b      	ldrh	r3, [r7, #8]
 800a022:	b2da      	uxtb	r2, r3
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	611a      	str	r2, [r3, #16]
 800a02a:	e021      	b.n	800a070 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800a02c:	893b      	ldrh	r3, [r7, #8]
 800a02e:	0a1b      	lsrs	r3, r3, #8
 800a030:	b29b      	uxth	r3, r3
 800a032:	b2da      	uxtb	r2, r3
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a03a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a03c:	6a39      	ldr	r1, [r7, #32]
 800a03e:	68f8      	ldr	r0, [r7, #12]
 800a040:	f000 f982 	bl	800a348 <I2C_WaitOnTXEFlagUntilTimeout>
 800a044:	4603      	mov	r3, r0
 800a046:	2b00      	cmp	r3, #0
 800a048:	d00d      	beq.n	800a066 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a04e:	2b04      	cmp	r3, #4
 800a050:	d107      	bne.n	800a062 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	681a      	ldr	r2, [r3, #0]
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a060:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a062:	2301      	movs	r3, #1
 800a064:	e050      	b.n	800a108 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a066:	893b      	ldrh	r3, [r7, #8]
 800a068:	b2da      	uxtb	r2, r3
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a070:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a072:	6a39      	ldr	r1, [r7, #32]
 800a074:	68f8      	ldr	r0, [r7, #12]
 800a076:	f000 f967 	bl	800a348 <I2C_WaitOnTXEFlagUntilTimeout>
 800a07a:	4603      	mov	r3, r0
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d00d      	beq.n	800a09c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a084:	2b04      	cmp	r3, #4
 800a086:	d107      	bne.n	800a098 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	681a      	ldr	r2, [r3, #0]
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a096:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a098:	2301      	movs	r3, #1
 800a09a:	e035      	b.n	800a108 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	681a      	ldr	r2, [r3, #0]
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a0aa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ae:	9300      	str	r3, [sp, #0]
 800a0b0:	6a3b      	ldr	r3, [r7, #32]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800a0b8:	68f8      	ldr	r0, [r7, #12]
 800a0ba:	f000 f82b 	bl	800a114 <I2C_WaitOnFlagUntilTimeout>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d00d      	beq.n	800a0e0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0d2:	d103      	bne.n	800a0dc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a0da:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800a0dc:	2303      	movs	r3, #3
 800a0de:	e013      	b.n	800a108 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800a0e0:	897b      	ldrh	r3, [r7, #10]
 800a0e2:	b2db      	uxtb	r3, r3
 800a0e4:	f043 0301 	orr.w	r3, r3, #1
 800a0e8:	b2da      	uxtb	r2, r3
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a0f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f2:	6a3a      	ldr	r2, [r7, #32]
 800a0f4:	4906      	ldr	r1, [pc, #24]	@ (800a110 <I2C_RequestMemoryRead+0x1cc>)
 800a0f6:	68f8      	ldr	r0, [r7, #12]
 800a0f8:	f000 f886 	bl	800a208 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d001      	beq.n	800a106 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800a102:	2301      	movs	r3, #1
 800a104:	e000      	b.n	800a108 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800a106:	2300      	movs	r3, #0
}
 800a108:	4618      	mov	r0, r3
 800a10a:	3718      	adds	r7, #24
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}
 800a110:	00010002 	.word	0x00010002

0800a114 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b084      	sub	sp, #16
 800a118:	af00      	add	r7, sp, #0
 800a11a:	60f8      	str	r0, [r7, #12]
 800a11c:	60b9      	str	r1, [r7, #8]
 800a11e:	603b      	str	r3, [r7, #0]
 800a120:	4613      	mov	r3, r2
 800a122:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a124:	e048      	b.n	800a1b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a12c:	d044      	beq.n	800a1b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a12e:	f7fd fc77 	bl	8007a20 <HAL_GetTick>
 800a132:	4602      	mov	r2, r0
 800a134:	69bb      	ldr	r3, [r7, #24]
 800a136:	1ad3      	subs	r3, r2, r3
 800a138:	683a      	ldr	r2, [r7, #0]
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d302      	bcc.n	800a144 <I2C_WaitOnFlagUntilTimeout+0x30>
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d139      	bne.n	800a1b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	0c1b      	lsrs	r3, r3, #16
 800a148:	b2db      	uxtb	r3, r3
 800a14a:	2b01      	cmp	r3, #1
 800a14c:	d10d      	bne.n	800a16a <I2C_WaitOnFlagUntilTimeout+0x56>
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	695b      	ldr	r3, [r3, #20]
 800a154:	43da      	mvns	r2, r3
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	4013      	ands	r3, r2
 800a15a:	b29b      	uxth	r3, r3
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	bf0c      	ite	eq
 800a160:	2301      	moveq	r3, #1
 800a162:	2300      	movne	r3, #0
 800a164:	b2db      	uxtb	r3, r3
 800a166:	461a      	mov	r2, r3
 800a168:	e00c      	b.n	800a184 <I2C_WaitOnFlagUntilTimeout+0x70>
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	699b      	ldr	r3, [r3, #24]
 800a170:	43da      	mvns	r2, r3
 800a172:	68bb      	ldr	r3, [r7, #8]
 800a174:	4013      	ands	r3, r2
 800a176:	b29b      	uxth	r3, r3
 800a178:	2b00      	cmp	r3, #0
 800a17a:	bf0c      	ite	eq
 800a17c:	2301      	moveq	r3, #1
 800a17e:	2300      	movne	r3, #0
 800a180:	b2db      	uxtb	r3, r3
 800a182:	461a      	mov	r2, r3
 800a184:	79fb      	ldrb	r3, [r7, #7]
 800a186:	429a      	cmp	r2, r3
 800a188:	d116      	bne.n	800a1b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	2200      	movs	r2, #0
 800a18e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	2220      	movs	r2, #32
 800a194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	2200      	movs	r2, #0
 800a19c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1a4:	f043 0220 	orr.w	r2, r3, #32
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	e023      	b.n	800a200 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	0c1b      	lsrs	r3, r3, #16
 800a1bc:	b2db      	uxtb	r3, r3
 800a1be:	2b01      	cmp	r3, #1
 800a1c0:	d10d      	bne.n	800a1de <I2C_WaitOnFlagUntilTimeout+0xca>
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	695b      	ldr	r3, [r3, #20]
 800a1c8:	43da      	mvns	r2, r3
 800a1ca:	68bb      	ldr	r3, [r7, #8]
 800a1cc:	4013      	ands	r3, r2
 800a1ce:	b29b      	uxth	r3, r3
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	bf0c      	ite	eq
 800a1d4:	2301      	moveq	r3, #1
 800a1d6:	2300      	movne	r3, #0
 800a1d8:	b2db      	uxtb	r3, r3
 800a1da:	461a      	mov	r2, r3
 800a1dc:	e00c      	b.n	800a1f8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	699b      	ldr	r3, [r3, #24]
 800a1e4:	43da      	mvns	r2, r3
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	4013      	ands	r3, r2
 800a1ea:	b29b      	uxth	r3, r3
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	bf0c      	ite	eq
 800a1f0:	2301      	moveq	r3, #1
 800a1f2:	2300      	movne	r3, #0
 800a1f4:	b2db      	uxtb	r3, r3
 800a1f6:	461a      	mov	r2, r3
 800a1f8:	79fb      	ldrb	r3, [r7, #7]
 800a1fa:	429a      	cmp	r2, r3
 800a1fc:	d093      	beq.n	800a126 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a1fe:	2300      	movs	r3, #0
}
 800a200:	4618      	mov	r0, r3
 800a202:	3710      	adds	r7, #16
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}

0800a208 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b084      	sub	sp, #16
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	60f8      	str	r0, [r7, #12]
 800a210:	60b9      	str	r1, [r7, #8]
 800a212:	607a      	str	r2, [r7, #4]
 800a214:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a216:	e071      	b.n	800a2fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	695b      	ldr	r3, [r3, #20]
 800a21e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a226:	d123      	bne.n	800a270 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	681a      	ldr	r2, [r3, #0]
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a236:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a240:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	2200      	movs	r2, #0
 800a246:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	2220      	movs	r2, #32
 800a24c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	2200      	movs	r2, #0
 800a254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a25c:	f043 0204 	orr.w	r2, r3, #4
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	2200      	movs	r2, #0
 800a268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800a26c:	2301      	movs	r3, #1
 800a26e:	e067      	b.n	800a340 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a276:	d041      	beq.n	800a2fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a278:	f7fd fbd2 	bl	8007a20 <HAL_GetTick>
 800a27c:	4602      	mov	r2, r0
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	1ad3      	subs	r3, r2, r3
 800a282:	687a      	ldr	r2, [r7, #4]
 800a284:	429a      	cmp	r2, r3
 800a286:	d302      	bcc.n	800a28e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d136      	bne.n	800a2fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	0c1b      	lsrs	r3, r3, #16
 800a292:	b2db      	uxtb	r3, r3
 800a294:	2b01      	cmp	r3, #1
 800a296:	d10c      	bne.n	800a2b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	695b      	ldr	r3, [r3, #20]
 800a29e:	43da      	mvns	r2, r3
 800a2a0:	68bb      	ldr	r3, [r7, #8]
 800a2a2:	4013      	ands	r3, r2
 800a2a4:	b29b      	uxth	r3, r3
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	bf14      	ite	ne
 800a2aa:	2301      	movne	r3, #1
 800a2ac:	2300      	moveq	r3, #0
 800a2ae:	b2db      	uxtb	r3, r3
 800a2b0:	e00b      	b.n	800a2ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	699b      	ldr	r3, [r3, #24]
 800a2b8:	43da      	mvns	r2, r3
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	4013      	ands	r3, r2
 800a2be:	b29b      	uxth	r3, r3
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	bf14      	ite	ne
 800a2c4:	2301      	movne	r3, #1
 800a2c6:	2300      	moveq	r3, #0
 800a2c8:	b2db      	uxtb	r3, r3
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d016      	beq.n	800a2fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	2220      	movs	r2, #32
 800a2d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	2200      	movs	r2, #0
 800a2e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2e8:	f043 0220 	orr.w	r2, r3, #32
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	e021      	b.n	800a340 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	0c1b      	lsrs	r3, r3, #16
 800a300:	b2db      	uxtb	r3, r3
 800a302:	2b01      	cmp	r3, #1
 800a304:	d10c      	bne.n	800a320 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	695b      	ldr	r3, [r3, #20]
 800a30c:	43da      	mvns	r2, r3
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	4013      	ands	r3, r2
 800a312:	b29b      	uxth	r3, r3
 800a314:	2b00      	cmp	r3, #0
 800a316:	bf14      	ite	ne
 800a318:	2301      	movne	r3, #1
 800a31a:	2300      	moveq	r3, #0
 800a31c:	b2db      	uxtb	r3, r3
 800a31e:	e00b      	b.n	800a338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	699b      	ldr	r3, [r3, #24]
 800a326:	43da      	mvns	r2, r3
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	4013      	ands	r3, r2
 800a32c:	b29b      	uxth	r3, r3
 800a32e:	2b00      	cmp	r3, #0
 800a330:	bf14      	ite	ne
 800a332:	2301      	movne	r3, #1
 800a334:	2300      	moveq	r3, #0
 800a336:	b2db      	uxtb	r3, r3
 800a338:	2b00      	cmp	r3, #0
 800a33a:	f47f af6d 	bne.w	800a218 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800a33e:	2300      	movs	r3, #0
}
 800a340:	4618      	mov	r0, r3
 800a342:	3710      	adds	r7, #16
 800a344:	46bd      	mov	sp, r7
 800a346:	bd80      	pop	{r7, pc}

0800a348 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b084      	sub	sp, #16
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	60f8      	str	r0, [r7, #12]
 800a350:	60b9      	str	r1, [r7, #8]
 800a352:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a354:	e034      	b.n	800a3c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a356:	68f8      	ldr	r0, [r7, #12]
 800a358:	f000 f8e3 	bl	800a522 <I2C_IsAcknowledgeFailed>
 800a35c:	4603      	mov	r3, r0
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d001      	beq.n	800a366 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a362:	2301      	movs	r3, #1
 800a364:	e034      	b.n	800a3d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a366:	68bb      	ldr	r3, [r7, #8]
 800a368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a36c:	d028      	beq.n	800a3c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a36e:	f7fd fb57 	bl	8007a20 <HAL_GetTick>
 800a372:	4602      	mov	r2, r0
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	1ad3      	subs	r3, r2, r3
 800a378:	68ba      	ldr	r2, [r7, #8]
 800a37a:	429a      	cmp	r2, r3
 800a37c:	d302      	bcc.n	800a384 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a37e:	68bb      	ldr	r3, [r7, #8]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d11d      	bne.n	800a3c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	695b      	ldr	r3, [r3, #20]
 800a38a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a38e:	2b80      	cmp	r3, #128	@ 0x80
 800a390:	d016      	beq.n	800a3c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	2200      	movs	r2, #0
 800a396:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	2220      	movs	r2, #32
 800a39c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3ac:	f043 0220 	orr.w	r2, r3, #32
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a3bc:	2301      	movs	r3, #1
 800a3be:	e007      	b.n	800a3d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	695b      	ldr	r3, [r3, #20]
 800a3c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3ca:	2b80      	cmp	r3, #128	@ 0x80
 800a3cc:	d1c3      	bne.n	800a356 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a3ce:	2300      	movs	r3, #0
}
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	3710      	adds	r7, #16
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	bd80      	pop	{r7, pc}

0800a3d8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b084      	sub	sp, #16
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	60f8      	str	r0, [r7, #12]
 800a3e0:	60b9      	str	r1, [r7, #8]
 800a3e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a3e4:	e034      	b.n	800a450 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a3e6:	68f8      	ldr	r0, [r7, #12]
 800a3e8:	f000 f89b 	bl	800a522 <I2C_IsAcknowledgeFailed>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d001      	beq.n	800a3f6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	e034      	b.n	800a460 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3fc:	d028      	beq.n	800a450 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3fe:	f7fd fb0f 	bl	8007a20 <HAL_GetTick>
 800a402:	4602      	mov	r2, r0
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	1ad3      	subs	r3, r2, r3
 800a408:	68ba      	ldr	r2, [r7, #8]
 800a40a:	429a      	cmp	r2, r3
 800a40c:	d302      	bcc.n	800a414 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d11d      	bne.n	800a450 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	695b      	ldr	r3, [r3, #20]
 800a41a:	f003 0304 	and.w	r3, r3, #4
 800a41e:	2b04      	cmp	r3, #4
 800a420:	d016      	beq.n	800a450 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	2200      	movs	r2, #0
 800a426:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	2220      	movs	r2, #32
 800a42c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	2200      	movs	r2, #0
 800a434:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a43c:	f043 0220 	orr.w	r2, r3, #32
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	2200      	movs	r2, #0
 800a448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a44c:	2301      	movs	r3, #1
 800a44e:	e007      	b.n	800a460 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	695b      	ldr	r3, [r3, #20]
 800a456:	f003 0304 	and.w	r3, r3, #4
 800a45a:	2b04      	cmp	r3, #4
 800a45c:	d1c3      	bne.n	800a3e6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a45e:	2300      	movs	r3, #0
}
 800a460:	4618      	mov	r0, r3
 800a462:	3710      	adds	r7, #16
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}

0800a468 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b084      	sub	sp, #16
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	60f8      	str	r0, [r7, #12]
 800a470:	60b9      	str	r1, [r7, #8]
 800a472:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a474:	e049      	b.n	800a50a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	695b      	ldr	r3, [r3, #20]
 800a47c:	f003 0310 	and.w	r3, r3, #16
 800a480:	2b10      	cmp	r3, #16
 800a482:	d119      	bne.n	800a4b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f06f 0210 	mvn.w	r2, #16
 800a48c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	2200      	movs	r2, #0
 800a492:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	2220      	movs	r2, #32
 800a498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	2200      	movs	r2, #0
 800a4a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	e030      	b.n	800a51a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a4b8:	f7fd fab2 	bl	8007a20 <HAL_GetTick>
 800a4bc:	4602      	mov	r2, r0
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	1ad3      	subs	r3, r2, r3
 800a4c2:	68ba      	ldr	r2, [r7, #8]
 800a4c4:	429a      	cmp	r2, r3
 800a4c6:	d302      	bcc.n	800a4ce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d11d      	bne.n	800a50a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	695b      	ldr	r3, [r3, #20]
 800a4d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4d8:	2b40      	cmp	r3, #64	@ 0x40
 800a4da:	d016      	beq.n	800a50a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	2220      	movs	r2, #32
 800a4e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4f6:	f043 0220 	orr.w	r2, r3, #32
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	2200      	movs	r2, #0
 800a502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800a506:	2301      	movs	r3, #1
 800a508:	e007      	b.n	800a51a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	695b      	ldr	r3, [r3, #20]
 800a510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a514:	2b40      	cmp	r3, #64	@ 0x40
 800a516:	d1ae      	bne.n	800a476 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a518:	2300      	movs	r3, #0
}
 800a51a:	4618      	mov	r0, r3
 800a51c:	3710      	adds	r7, #16
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}

0800a522 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a522:	b480      	push	{r7}
 800a524:	b083      	sub	sp, #12
 800a526:	af00      	add	r7, sp, #0
 800a528:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	695b      	ldr	r3, [r3, #20]
 800a530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a534:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a538:	d11b      	bne.n	800a572 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a542:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2200      	movs	r2, #0
 800a548:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2220      	movs	r2, #32
 800a54e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2200      	movs	r2, #0
 800a556:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a55e:	f043 0204 	orr.w	r2, r3, #4
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2200      	movs	r2, #0
 800a56a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800a56e:	2301      	movs	r3, #1
 800a570:	e000      	b.n	800a574 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a572:	2300      	movs	r3, #0
}
 800a574:	4618      	mov	r0, r3
 800a576:	370c      	adds	r7, #12
 800a578:	46bd      	mov	sp, r7
 800a57a:	bc80      	pop	{r7}
 800a57c:	4770      	bx	lr
	...

0800a580 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b086      	sub	sp, #24
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d101      	bne.n	800a592 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a58e:	2301      	movs	r3, #1
 800a590:	e272      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f003 0301 	and.w	r3, r3, #1
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	f000 8087 	beq.w	800a6ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a5a0:	4b92      	ldr	r3, [pc, #584]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a5a2:	685b      	ldr	r3, [r3, #4]
 800a5a4:	f003 030c 	and.w	r3, r3, #12
 800a5a8:	2b04      	cmp	r3, #4
 800a5aa:	d00c      	beq.n	800a5c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800a5ac:	4b8f      	ldr	r3, [pc, #572]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a5ae:	685b      	ldr	r3, [r3, #4]
 800a5b0:	f003 030c 	and.w	r3, r3, #12
 800a5b4:	2b08      	cmp	r3, #8
 800a5b6:	d112      	bne.n	800a5de <HAL_RCC_OscConfig+0x5e>
 800a5b8:	4b8c      	ldr	r3, [pc, #560]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a5ba:	685b      	ldr	r3, [r3, #4]
 800a5bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a5c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5c4:	d10b      	bne.n	800a5de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5c6:	4b89      	ldr	r3, [pc, #548]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d06c      	beq.n	800a6ac <HAL_RCC_OscConfig+0x12c>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	685b      	ldr	r3, [r3, #4]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d168      	bne.n	800a6ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800a5da:	2301      	movs	r3, #1
 800a5dc:	e24c      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	685b      	ldr	r3, [r3, #4]
 800a5e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5e6:	d106      	bne.n	800a5f6 <HAL_RCC_OscConfig+0x76>
 800a5e8:	4b80      	ldr	r3, [pc, #512]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	4a7f      	ldr	r2, [pc, #508]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a5ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a5f2:	6013      	str	r3, [r2, #0]
 800a5f4:	e02e      	b.n	800a654 <HAL_RCC_OscConfig+0xd4>
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	685b      	ldr	r3, [r3, #4]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d10c      	bne.n	800a618 <HAL_RCC_OscConfig+0x98>
 800a5fe:	4b7b      	ldr	r3, [pc, #492]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	4a7a      	ldr	r2, [pc, #488]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a604:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a608:	6013      	str	r3, [r2, #0]
 800a60a:	4b78      	ldr	r3, [pc, #480]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	4a77      	ldr	r2, [pc, #476]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a610:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a614:	6013      	str	r3, [r2, #0]
 800a616:	e01d      	b.n	800a654 <HAL_RCC_OscConfig+0xd4>
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	685b      	ldr	r3, [r3, #4]
 800a61c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a620:	d10c      	bne.n	800a63c <HAL_RCC_OscConfig+0xbc>
 800a622:	4b72      	ldr	r3, [pc, #456]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	4a71      	ldr	r2, [pc, #452]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a628:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a62c:	6013      	str	r3, [r2, #0]
 800a62e:	4b6f      	ldr	r3, [pc, #444]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	4a6e      	ldr	r2, [pc, #440]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a634:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a638:	6013      	str	r3, [r2, #0]
 800a63a:	e00b      	b.n	800a654 <HAL_RCC_OscConfig+0xd4>
 800a63c:	4b6b      	ldr	r3, [pc, #428]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	4a6a      	ldr	r2, [pc, #424]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a642:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a646:	6013      	str	r3, [r2, #0]
 800a648:	4b68      	ldr	r3, [pc, #416]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	4a67      	ldr	r2, [pc, #412]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a64e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a652:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	685b      	ldr	r3, [r3, #4]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d013      	beq.n	800a684 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a65c:	f7fd f9e0 	bl	8007a20 <HAL_GetTick>
 800a660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a662:	e008      	b.n	800a676 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a664:	f7fd f9dc 	bl	8007a20 <HAL_GetTick>
 800a668:	4602      	mov	r2, r0
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	1ad3      	subs	r3, r2, r3
 800a66e:	2b64      	cmp	r3, #100	@ 0x64
 800a670:	d901      	bls.n	800a676 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800a672:	2303      	movs	r3, #3
 800a674:	e200      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a676:	4b5d      	ldr	r3, [pc, #372]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d0f0      	beq.n	800a664 <HAL_RCC_OscConfig+0xe4>
 800a682:	e014      	b.n	800a6ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a684:	f7fd f9cc 	bl	8007a20 <HAL_GetTick>
 800a688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a68a:	e008      	b.n	800a69e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a68c:	f7fd f9c8 	bl	8007a20 <HAL_GetTick>
 800a690:	4602      	mov	r2, r0
 800a692:	693b      	ldr	r3, [r7, #16]
 800a694:	1ad3      	subs	r3, r2, r3
 800a696:	2b64      	cmp	r3, #100	@ 0x64
 800a698:	d901      	bls.n	800a69e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800a69a:	2303      	movs	r3, #3
 800a69c:	e1ec      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a69e:	4b53      	ldr	r3, [pc, #332]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d1f0      	bne.n	800a68c <HAL_RCC_OscConfig+0x10c>
 800a6aa:	e000      	b.n	800a6ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a6ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f003 0302 	and.w	r3, r3, #2
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d063      	beq.n	800a782 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a6ba:	4b4c      	ldr	r3, [pc, #304]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	f003 030c 	and.w	r3, r3, #12
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d00b      	beq.n	800a6de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800a6c6:	4b49      	ldr	r3, [pc, #292]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a6c8:	685b      	ldr	r3, [r3, #4]
 800a6ca:	f003 030c 	and.w	r3, r3, #12
 800a6ce:	2b08      	cmp	r3, #8
 800a6d0:	d11c      	bne.n	800a70c <HAL_RCC_OscConfig+0x18c>
 800a6d2:	4b46      	ldr	r3, [pc, #280]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a6d4:	685b      	ldr	r3, [r3, #4]
 800a6d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d116      	bne.n	800a70c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a6de:	4b43      	ldr	r3, [pc, #268]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f003 0302 	and.w	r3, r3, #2
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d005      	beq.n	800a6f6 <HAL_RCC_OscConfig+0x176>
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	691b      	ldr	r3, [r3, #16]
 800a6ee:	2b01      	cmp	r3, #1
 800a6f0:	d001      	beq.n	800a6f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800a6f2:	2301      	movs	r3, #1
 800a6f4:	e1c0      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a6f6:	4b3d      	ldr	r3, [pc, #244]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	695b      	ldr	r3, [r3, #20]
 800a702:	00db      	lsls	r3, r3, #3
 800a704:	4939      	ldr	r1, [pc, #228]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a706:	4313      	orrs	r3, r2
 800a708:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a70a:	e03a      	b.n	800a782 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	691b      	ldr	r3, [r3, #16]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d020      	beq.n	800a756 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a714:	4b36      	ldr	r3, [pc, #216]	@ (800a7f0 <HAL_RCC_OscConfig+0x270>)
 800a716:	2201      	movs	r2, #1
 800a718:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a71a:	f7fd f981 	bl	8007a20 <HAL_GetTick>
 800a71e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a720:	e008      	b.n	800a734 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a722:	f7fd f97d 	bl	8007a20 <HAL_GetTick>
 800a726:	4602      	mov	r2, r0
 800a728:	693b      	ldr	r3, [r7, #16]
 800a72a:	1ad3      	subs	r3, r2, r3
 800a72c:	2b02      	cmp	r3, #2
 800a72e:	d901      	bls.n	800a734 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800a730:	2303      	movs	r3, #3
 800a732:	e1a1      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a734:	4b2d      	ldr	r3, [pc, #180]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	f003 0302 	and.w	r3, r3, #2
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d0f0      	beq.n	800a722 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a740:	4b2a      	ldr	r3, [pc, #168]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	695b      	ldr	r3, [r3, #20]
 800a74c:	00db      	lsls	r3, r3, #3
 800a74e:	4927      	ldr	r1, [pc, #156]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a750:	4313      	orrs	r3, r2
 800a752:	600b      	str	r3, [r1, #0]
 800a754:	e015      	b.n	800a782 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a756:	4b26      	ldr	r3, [pc, #152]	@ (800a7f0 <HAL_RCC_OscConfig+0x270>)
 800a758:	2200      	movs	r2, #0
 800a75a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a75c:	f7fd f960 	bl	8007a20 <HAL_GetTick>
 800a760:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a762:	e008      	b.n	800a776 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a764:	f7fd f95c 	bl	8007a20 <HAL_GetTick>
 800a768:	4602      	mov	r2, r0
 800a76a:	693b      	ldr	r3, [r7, #16]
 800a76c:	1ad3      	subs	r3, r2, r3
 800a76e:	2b02      	cmp	r3, #2
 800a770:	d901      	bls.n	800a776 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800a772:	2303      	movs	r3, #3
 800a774:	e180      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a776:	4b1d      	ldr	r3, [pc, #116]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f003 0302 	and.w	r3, r3, #2
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d1f0      	bne.n	800a764 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f003 0308 	and.w	r3, r3, #8
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d03a      	beq.n	800a804 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	699b      	ldr	r3, [r3, #24]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d019      	beq.n	800a7ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a796:	4b17      	ldr	r3, [pc, #92]	@ (800a7f4 <HAL_RCC_OscConfig+0x274>)
 800a798:	2201      	movs	r2, #1
 800a79a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a79c:	f7fd f940 	bl	8007a20 <HAL_GetTick>
 800a7a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a7a2:	e008      	b.n	800a7b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a7a4:	f7fd f93c 	bl	8007a20 <HAL_GetTick>
 800a7a8:	4602      	mov	r2, r0
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	1ad3      	subs	r3, r2, r3
 800a7ae:	2b02      	cmp	r3, #2
 800a7b0:	d901      	bls.n	800a7b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800a7b2:	2303      	movs	r3, #3
 800a7b4:	e160      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a7b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a7ec <HAL_RCC_OscConfig+0x26c>)
 800a7b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7ba:	f003 0302 	and.w	r3, r3, #2
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d0f0      	beq.n	800a7a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800a7c2:	2001      	movs	r0, #1
 800a7c4:	f000 fafe 	bl	800adc4 <RCC_Delay>
 800a7c8:	e01c      	b.n	800a804 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a7ca:	4b0a      	ldr	r3, [pc, #40]	@ (800a7f4 <HAL_RCC_OscConfig+0x274>)
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a7d0:	f7fd f926 	bl	8007a20 <HAL_GetTick>
 800a7d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a7d6:	e00f      	b.n	800a7f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a7d8:	f7fd f922 	bl	8007a20 <HAL_GetTick>
 800a7dc:	4602      	mov	r2, r0
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	1ad3      	subs	r3, r2, r3
 800a7e2:	2b02      	cmp	r3, #2
 800a7e4:	d908      	bls.n	800a7f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800a7e6:	2303      	movs	r3, #3
 800a7e8:	e146      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
 800a7ea:	bf00      	nop
 800a7ec:	40021000 	.word	0x40021000
 800a7f0:	42420000 	.word	0x42420000
 800a7f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a7f8:	4b92      	ldr	r3, [pc, #584]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a7fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7fc:	f003 0302 	and.w	r3, r3, #2
 800a800:	2b00      	cmp	r3, #0
 800a802:	d1e9      	bne.n	800a7d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f003 0304 	and.w	r3, r3, #4
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	f000 80a6 	beq.w	800a95e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a812:	2300      	movs	r3, #0
 800a814:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a816:	4b8b      	ldr	r3, [pc, #556]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a818:	69db      	ldr	r3, [r3, #28]
 800a81a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d10d      	bne.n	800a83e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a822:	4b88      	ldr	r3, [pc, #544]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a824:	69db      	ldr	r3, [r3, #28]
 800a826:	4a87      	ldr	r2, [pc, #540]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a828:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a82c:	61d3      	str	r3, [r2, #28]
 800a82e:	4b85      	ldr	r3, [pc, #532]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a830:	69db      	ldr	r3, [r3, #28]
 800a832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a836:	60bb      	str	r3, [r7, #8]
 800a838:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a83a:	2301      	movs	r3, #1
 800a83c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a83e:	4b82      	ldr	r3, [pc, #520]	@ (800aa48 <HAL_RCC_OscConfig+0x4c8>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a846:	2b00      	cmp	r3, #0
 800a848:	d118      	bne.n	800a87c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a84a:	4b7f      	ldr	r3, [pc, #508]	@ (800aa48 <HAL_RCC_OscConfig+0x4c8>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	4a7e      	ldr	r2, [pc, #504]	@ (800aa48 <HAL_RCC_OscConfig+0x4c8>)
 800a850:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a854:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a856:	f7fd f8e3 	bl	8007a20 <HAL_GetTick>
 800a85a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a85c:	e008      	b.n	800a870 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a85e:	f7fd f8df 	bl	8007a20 <HAL_GetTick>
 800a862:	4602      	mov	r2, r0
 800a864:	693b      	ldr	r3, [r7, #16]
 800a866:	1ad3      	subs	r3, r2, r3
 800a868:	2b64      	cmp	r3, #100	@ 0x64
 800a86a:	d901      	bls.n	800a870 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800a86c:	2303      	movs	r3, #3
 800a86e:	e103      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a870:	4b75      	ldr	r3, [pc, #468]	@ (800aa48 <HAL_RCC_OscConfig+0x4c8>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d0f0      	beq.n	800a85e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	68db      	ldr	r3, [r3, #12]
 800a880:	2b01      	cmp	r3, #1
 800a882:	d106      	bne.n	800a892 <HAL_RCC_OscConfig+0x312>
 800a884:	4b6f      	ldr	r3, [pc, #444]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a886:	6a1b      	ldr	r3, [r3, #32]
 800a888:	4a6e      	ldr	r2, [pc, #440]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a88a:	f043 0301 	orr.w	r3, r3, #1
 800a88e:	6213      	str	r3, [r2, #32]
 800a890:	e02d      	b.n	800a8ee <HAL_RCC_OscConfig+0x36e>
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	68db      	ldr	r3, [r3, #12]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d10c      	bne.n	800a8b4 <HAL_RCC_OscConfig+0x334>
 800a89a:	4b6a      	ldr	r3, [pc, #424]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a89c:	6a1b      	ldr	r3, [r3, #32]
 800a89e:	4a69      	ldr	r2, [pc, #420]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a8a0:	f023 0301 	bic.w	r3, r3, #1
 800a8a4:	6213      	str	r3, [r2, #32]
 800a8a6:	4b67      	ldr	r3, [pc, #412]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a8a8:	6a1b      	ldr	r3, [r3, #32]
 800a8aa:	4a66      	ldr	r2, [pc, #408]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a8ac:	f023 0304 	bic.w	r3, r3, #4
 800a8b0:	6213      	str	r3, [r2, #32]
 800a8b2:	e01c      	b.n	800a8ee <HAL_RCC_OscConfig+0x36e>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	68db      	ldr	r3, [r3, #12]
 800a8b8:	2b05      	cmp	r3, #5
 800a8ba:	d10c      	bne.n	800a8d6 <HAL_RCC_OscConfig+0x356>
 800a8bc:	4b61      	ldr	r3, [pc, #388]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a8be:	6a1b      	ldr	r3, [r3, #32]
 800a8c0:	4a60      	ldr	r2, [pc, #384]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a8c2:	f043 0304 	orr.w	r3, r3, #4
 800a8c6:	6213      	str	r3, [r2, #32]
 800a8c8:	4b5e      	ldr	r3, [pc, #376]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a8ca:	6a1b      	ldr	r3, [r3, #32]
 800a8cc:	4a5d      	ldr	r2, [pc, #372]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a8ce:	f043 0301 	orr.w	r3, r3, #1
 800a8d2:	6213      	str	r3, [r2, #32]
 800a8d4:	e00b      	b.n	800a8ee <HAL_RCC_OscConfig+0x36e>
 800a8d6:	4b5b      	ldr	r3, [pc, #364]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a8d8:	6a1b      	ldr	r3, [r3, #32]
 800a8da:	4a5a      	ldr	r2, [pc, #360]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a8dc:	f023 0301 	bic.w	r3, r3, #1
 800a8e0:	6213      	str	r3, [r2, #32]
 800a8e2:	4b58      	ldr	r3, [pc, #352]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a8e4:	6a1b      	ldr	r3, [r3, #32]
 800a8e6:	4a57      	ldr	r2, [pc, #348]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a8e8:	f023 0304 	bic.w	r3, r3, #4
 800a8ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	68db      	ldr	r3, [r3, #12]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d015      	beq.n	800a922 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a8f6:	f7fd f893 	bl	8007a20 <HAL_GetTick>
 800a8fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a8fc:	e00a      	b.n	800a914 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8fe:	f7fd f88f 	bl	8007a20 <HAL_GetTick>
 800a902:	4602      	mov	r2, r0
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	1ad3      	subs	r3, r2, r3
 800a908:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a90c:	4293      	cmp	r3, r2
 800a90e:	d901      	bls.n	800a914 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800a910:	2303      	movs	r3, #3
 800a912:	e0b1      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a914:	4b4b      	ldr	r3, [pc, #300]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a916:	6a1b      	ldr	r3, [r3, #32]
 800a918:	f003 0302 	and.w	r3, r3, #2
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d0ee      	beq.n	800a8fe <HAL_RCC_OscConfig+0x37e>
 800a920:	e014      	b.n	800a94c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a922:	f7fd f87d 	bl	8007a20 <HAL_GetTick>
 800a926:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a928:	e00a      	b.n	800a940 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a92a:	f7fd f879 	bl	8007a20 <HAL_GetTick>
 800a92e:	4602      	mov	r2, r0
 800a930:	693b      	ldr	r3, [r7, #16]
 800a932:	1ad3      	subs	r3, r2, r3
 800a934:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a938:	4293      	cmp	r3, r2
 800a93a:	d901      	bls.n	800a940 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800a93c:	2303      	movs	r3, #3
 800a93e:	e09b      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a940:	4b40      	ldr	r3, [pc, #256]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a942:	6a1b      	ldr	r3, [r3, #32]
 800a944:	f003 0302 	and.w	r3, r3, #2
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d1ee      	bne.n	800a92a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800a94c:	7dfb      	ldrb	r3, [r7, #23]
 800a94e:	2b01      	cmp	r3, #1
 800a950:	d105      	bne.n	800a95e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a952:	4b3c      	ldr	r3, [pc, #240]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a954:	69db      	ldr	r3, [r3, #28]
 800a956:	4a3b      	ldr	r2, [pc, #236]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a958:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a95c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	69db      	ldr	r3, [r3, #28]
 800a962:	2b00      	cmp	r3, #0
 800a964:	f000 8087 	beq.w	800aa76 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a968:	4b36      	ldr	r3, [pc, #216]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a96a:	685b      	ldr	r3, [r3, #4]
 800a96c:	f003 030c 	and.w	r3, r3, #12
 800a970:	2b08      	cmp	r3, #8
 800a972:	d061      	beq.n	800aa38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	69db      	ldr	r3, [r3, #28]
 800a978:	2b02      	cmp	r3, #2
 800a97a:	d146      	bne.n	800aa0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a97c:	4b33      	ldr	r3, [pc, #204]	@ (800aa4c <HAL_RCC_OscConfig+0x4cc>)
 800a97e:	2200      	movs	r2, #0
 800a980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a982:	f7fd f84d 	bl	8007a20 <HAL_GetTick>
 800a986:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a988:	e008      	b.n	800a99c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a98a:	f7fd f849 	bl	8007a20 <HAL_GetTick>
 800a98e:	4602      	mov	r2, r0
 800a990:	693b      	ldr	r3, [r7, #16]
 800a992:	1ad3      	subs	r3, r2, r3
 800a994:	2b02      	cmp	r3, #2
 800a996:	d901      	bls.n	800a99c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800a998:	2303      	movs	r3, #3
 800a99a:	e06d      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a99c:	4b29      	ldr	r3, [pc, #164]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d1f0      	bne.n	800a98a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6a1b      	ldr	r3, [r3, #32]
 800a9ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9b0:	d108      	bne.n	800a9c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800a9b2:	4b24      	ldr	r3, [pc, #144]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a9b4:	685b      	ldr	r3, [r3, #4]
 800a9b6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	689b      	ldr	r3, [r3, #8]
 800a9be:	4921      	ldr	r1, [pc, #132]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a9c0:	4313      	orrs	r3, r2
 800a9c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a9c4:	4b1f      	ldr	r3, [pc, #124]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a9c6:	685b      	ldr	r3, [r3, #4]
 800a9c8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6a19      	ldr	r1, [r3, #32]
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9d4:	430b      	orrs	r3, r1
 800a9d6:	491b      	ldr	r1, [pc, #108]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a9dc:	4b1b      	ldr	r3, [pc, #108]	@ (800aa4c <HAL_RCC_OscConfig+0x4cc>)
 800a9de:	2201      	movs	r2, #1
 800a9e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a9e2:	f7fd f81d 	bl	8007a20 <HAL_GetTick>
 800a9e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800a9e8:	e008      	b.n	800a9fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9ea:	f7fd f819 	bl	8007a20 <HAL_GetTick>
 800a9ee:	4602      	mov	r2, r0
 800a9f0:	693b      	ldr	r3, [r7, #16]
 800a9f2:	1ad3      	subs	r3, r2, r3
 800a9f4:	2b02      	cmp	r3, #2
 800a9f6:	d901      	bls.n	800a9fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800a9f8:	2303      	movs	r3, #3
 800a9fa:	e03d      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800a9fc:	4b11      	ldr	r3, [pc, #68]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d0f0      	beq.n	800a9ea <HAL_RCC_OscConfig+0x46a>
 800aa08:	e035      	b.n	800aa76 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa0a:	4b10      	ldr	r3, [pc, #64]	@ (800aa4c <HAL_RCC_OscConfig+0x4cc>)
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aa10:	f7fd f806 	bl	8007a20 <HAL_GetTick>
 800aa14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800aa16:	e008      	b.n	800aa2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa18:	f7fd f802 	bl	8007a20 <HAL_GetTick>
 800aa1c:	4602      	mov	r2, r0
 800aa1e:	693b      	ldr	r3, [r7, #16]
 800aa20:	1ad3      	subs	r3, r2, r3
 800aa22:	2b02      	cmp	r3, #2
 800aa24:	d901      	bls.n	800aa2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800aa26:	2303      	movs	r3, #3
 800aa28:	e026      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800aa2a:	4b06      	ldr	r3, [pc, #24]	@ (800aa44 <HAL_RCC_OscConfig+0x4c4>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d1f0      	bne.n	800aa18 <HAL_RCC_OscConfig+0x498>
 800aa36:	e01e      	b.n	800aa76 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	69db      	ldr	r3, [r3, #28]
 800aa3c:	2b01      	cmp	r3, #1
 800aa3e:	d107      	bne.n	800aa50 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800aa40:	2301      	movs	r3, #1
 800aa42:	e019      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
 800aa44:	40021000 	.word	0x40021000
 800aa48:	40007000 	.word	0x40007000
 800aa4c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800aa50:	4b0b      	ldr	r3, [pc, #44]	@ (800aa80 <HAL_RCC_OscConfig+0x500>)
 800aa52:	685b      	ldr	r3, [r3, #4]
 800aa54:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6a1b      	ldr	r3, [r3, #32]
 800aa60:	429a      	cmp	r2, r3
 800aa62:	d106      	bne.n	800aa72 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d001      	beq.n	800aa76 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800aa72:	2301      	movs	r3, #1
 800aa74:	e000      	b.n	800aa78 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800aa76:	2300      	movs	r3, #0
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3718      	adds	r7, #24
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}
 800aa80:	40021000 	.word	0x40021000

0800aa84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b084      	sub	sp, #16
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
 800aa8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d101      	bne.n	800aa98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aa94:	2301      	movs	r3, #1
 800aa96:	e0d0      	b.n	800ac3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800aa98:	4b6a      	ldr	r3, [pc, #424]	@ (800ac44 <HAL_RCC_ClockConfig+0x1c0>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f003 0307 	and.w	r3, r3, #7
 800aaa0:	683a      	ldr	r2, [r7, #0]
 800aaa2:	429a      	cmp	r2, r3
 800aaa4:	d910      	bls.n	800aac8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aaa6:	4b67      	ldr	r3, [pc, #412]	@ (800ac44 <HAL_RCC_ClockConfig+0x1c0>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f023 0207 	bic.w	r2, r3, #7
 800aaae:	4965      	ldr	r1, [pc, #404]	@ (800ac44 <HAL_RCC_ClockConfig+0x1c0>)
 800aab0:	683b      	ldr	r3, [r7, #0]
 800aab2:	4313      	orrs	r3, r2
 800aab4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aab6:	4b63      	ldr	r3, [pc, #396]	@ (800ac44 <HAL_RCC_ClockConfig+0x1c0>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f003 0307 	and.w	r3, r3, #7
 800aabe:	683a      	ldr	r2, [r7, #0]
 800aac0:	429a      	cmp	r2, r3
 800aac2:	d001      	beq.n	800aac8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800aac4:	2301      	movs	r3, #1
 800aac6:	e0b8      	b.n	800ac3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f003 0302 	and.w	r3, r3, #2
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d020      	beq.n	800ab16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f003 0304 	and.w	r3, r3, #4
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d005      	beq.n	800aaec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800aae0:	4b59      	ldr	r3, [pc, #356]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800aae2:	685b      	ldr	r3, [r3, #4]
 800aae4:	4a58      	ldr	r2, [pc, #352]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800aae6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800aaea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	f003 0308 	and.w	r3, r3, #8
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d005      	beq.n	800ab04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800aaf8:	4b53      	ldr	r3, [pc, #332]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	4a52      	ldr	r2, [pc, #328]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800aafe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800ab02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ab04:	4b50      	ldr	r3, [pc, #320]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800ab06:	685b      	ldr	r3, [r3, #4]
 800ab08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	689b      	ldr	r3, [r3, #8]
 800ab10:	494d      	ldr	r1, [pc, #308]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800ab12:	4313      	orrs	r3, r2
 800ab14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	f003 0301 	and.w	r3, r3, #1
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d040      	beq.n	800aba4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	685b      	ldr	r3, [r3, #4]
 800ab26:	2b01      	cmp	r3, #1
 800ab28:	d107      	bne.n	800ab3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ab2a:	4b47      	ldr	r3, [pc, #284]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d115      	bne.n	800ab62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ab36:	2301      	movs	r3, #1
 800ab38:	e07f      	b.n	800ac3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	685b      	ldr	r3, [r3, #4]
 800ab3e:	2b02      	cmp	r3, #2
 800ab40:	d107      	bne.n	800ab52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ab42:	4b41      	ldr	r3, [pc, #260]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d109      	bne.n	800ab62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ab4e:	2301      	movs	r3, #1
 800ab50:	e073      	b.n	800ac3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ab52:	4b3d      	ldr	r3, [pc, #244]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f003 0302 	and.w	r3, r3, #2
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d101      	bne.n	800ab62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ab5e:	2301      	movs	r3, #1
 800ab60:	e06b      	b.n	800ac3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ab62:	4b39      	ldr	r3, [pc, #228]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800ab64:	685b      	ldr	r3, [r3, #4]
 800ab66:	f023 0203 	bic.w	r2, r3, #3
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	4936      	ldr	r1, [pc, #216]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800ab70:	4313      	orrs	r3, r2
 800ab72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ab74:	f7fc ff54 	bl	8007a20 <HAL_GetTick>
 800ab78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab7a:	e00a      	b.n	800ab92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ab7c:	f7fc ff50 	bl	8007a20 <HAL_GetTick>
 800ab80:	4602      	mov	r2, r0
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	1ad3      	subs	r3, r2, r3
 800ab86:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab8a:	4293      	cmp	r3, r2
 800ab8c:	d901      	bls.n	800ab92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ab8e:	2303      	movs	r3, #3
 800ab90:	e053      	b.n	800ac3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab92:	4b2d      	ldr	r3, [pc, #180]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800ab94:	685b      	ldr	r3, [r3, #4]
 800ab96:	f003 020c 	and.w	r2, r3, #12
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	685b      	ldr	r3, [r3, #4]
 800ab9e:	009b      	lsls	r3, r3, #2
 800aba0:	429a      	cmp	r2, r3
 800aba2:	d1eb      	bne.n	800ab7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800aba4:	4b27      	ldr	r3, [pc, #156]	@ (800ac44 <HAL_RCC_ClockConfig+0x1c0>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f003 0307 	and.w	r3, r3, #7
 800abac:	683a      	ldr	r2, [r7, #0]
 800abae:	429a      	cmp	r2, r3
 800abb0:	d210      	bcs.n	800abd4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800abb2:	4b24      	ldr	r3, [pc, #144]	@ (800ac44 <HAL_RCC_ClockConfig+0x1c0>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f023 0207 	bic.w	r2, r3, #7
 800abba:	4922      	ldr	r1, [pc, #136]	@ (800ac44 <HAL_RCC_ClockConfig+0x1c0>)
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	4313      	orrs	r3, r2
 800abc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800abc2:	4b20      	ldr	r3, [pc, #128]	@ (800ac44 <HAL_RCC_ClockConfig+0x1c0>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f003 0307 	and.w	r3, r3, #7
 800abca:	683a      	ldr	r2, [r7, #0]
 800abcc:	429a      	cmp	r2, r3
 800abce:	d001      	beq.n	800abd4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800abd0:	2301      	movs	r3, #1
 800abd2:	e032      	b.n	800ac3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f003 0304 	and.w	r3, r3, #4
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d008      	beq.n	800abf2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800abe0:	4b19      	ldr	r3, [pc, #100]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800abe2:	685b      	ldr	r3, [r3, #4]
 800abe4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	68db      	ldr	r3, [r3, #12]
 800abec:	4916      	ldr	r1, [pc, #88]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800abee:	4313      	orrs	r3, r2
 800abf0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f003 0308 	and.w	r3, r3, #8
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d009      	beq.n	800ac12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800abfe:	4b12      	ldr	r3, [pc, #72]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800ac00:	685b      	ldr	r3, [r3, #4]
 800ac02:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	691b      	ldr	r3, [r3, #16]
 800ac0a:	00db      	lsls	r3, r3, #3
 800ac0c:	490e      	ldr	r1, [pc, #56]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800ac0e:	4313      	orrs	r3, r2
 800ac10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800ac12:	f000 f821 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800ac16:	4602      	mov	r2, r0
 800ac18:	4b0b      	ldr	r3, [pc, #44]	@ (800ac48 <HAL_RCC_ClockConfig+0x1c4>)
 800ac1a:	685b      	ldr	r3, [r3, #4]
 800ac1c:	091b      	lsrs	r3, r3, #4
 800ac1e:	f003 030f 	and.w	r3, r3, #15
 800ac22:	490a      	ldr	r1, [pc, #40]	@ (800ac4c <HAL_RCC_ClockConfig+0x1c8>)
 800ac24:	5ccb      	ldrb	r3, [r1, r3]
 800ac26:	fa22 f303 	lsr.w	r3, r2, r3
 800ac2a:	4a09      	ldr	r2, [pc, #36]	@ (800ac50 <HAL_RCC_ClockConfig+0x1cc>)
 800ac2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800ac2e:	4b09      	ldr	r3, [pc, #36]	@ (800ac54 <HAL_RCC_ClockConfig+0x1d0>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	4618      	mov	r0, r3
 800ac34:	f7fa ff24 	bl	8005a80 <HAL_InitTick>

  return HAL_OK;
 800ac38:	2300      	movs	r3, #0
}
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	3710      	adds	r7, #16
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}
 800ac42:	bf00      	nop
 800ac44:	40022000 	.word	0x40022000
 800ac48:	40021000 	.word	0x40021000
 800ac4c:	08015d48 	.word	0x08015d48
 800ac50:	20000028 	.word	0x20000028
 800ac54:	20000070 	.word	0x20000070

0800ac58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b087      	sub	sp, #28
 800ac5c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	60fb      	str	r3, [r7, #12]
 800ac62:	2300      	movs	r3, #0
 800ac64:	60bb      	str	r3, [r7, #8]
 800ac66:	2300      	movs	r3, #0
 800ac68:	617b      	str	r3, [r7, #20]
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800ac72:	4b1e      	ldr	r3, [pc, #120]	@ (800acec <HAL_RCC_GetSysClockFreq+0x94>)
 800ac74:	685b      	ldr	r3, [r3, #4]
 800ac76:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	f003 030c 	and.w	r3, r3, #12
 800ac7e:	2b04      	cmp	r3, #4
 800ac80:	d002      	beq.n	800ac88 <HAL_RCC_GetSysClockFreq+0x30>
 800ac82:	2b08      	cmp	r3, #8
 800ac84:	d003      	beq.n	800ac8e <HAL_RCC_GetSysClockFreq+0x36>
 800ac86:	e027      	b.n	800acd8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800ac88:	4b19      	ldr	r3, [pc, #100]	@ (800acf0 <HAL_RCC_GetSysClockFreq+0x98>)
 800ac8a:	613b      	str	r3, [r7, #16]
      break;
 800ac8c:	e027      	b.n	800acde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	0c9b      	lsrs	r3, r3, #18
 800ac92:	f003 030f 	and.w	r3, r3, #15
 800ac96:	4a17      	ldr	r2, [pc, #92]	@ (800acf4 <HAL_RCC_GetSysClockFreq+0x9c>)
 800ac98:	5cd3      	ldrb	r3, [r2, r3]
 800ac9a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d010      	beq.n	800acc8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800aca6:	4b11      	ldr	r3, [pc, #68]	@ (800acec <HAL_RCC_GetSysClockFreq+0x94>)
 800aca8:	685b      	ldr	r3, [r3, #4]
 800acaa:	0c5b      	lsrs	r3, r3, #17
 800acac:	f003 0301 	and.w	r3, r3, #1
 800acb0:	4a11      	ldr	r2, [pc, #68]	@ (800acf8 <HAL_RCC_GetSysClockFreq+0xa0>)
 800acb2:	5cd3      	ldrb	r3, [r2, r3]
 800acb4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	4a0d      	ldr	r2, [pc, #52]	@ (800acf0 <HAL_RCC_GetSysClockFreq+0x98>)
 800acba:	fb03 f202 	mul.w	r2, r3, r2
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	fbb2 f3f3 	udiv	r3, r2, r3
 800acc4:	617b      	str	r3, [r7, #20]
 800acc6:	e004      	b.n	800acd2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	4a0c      	ldr	r2, [pc, #48]	@ (800acfc <HAL_RCC_GetSysClockFreq+0xa4>)
 800accc:	fb02 f303 	mul.w	r3, r2, r3
 800acd0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800acd2:	697b      	ldr	r3, [r7, #20]
 800acd4:	613b      	str	r3, [r7, #16]
      break;
 800acd6:	e002      	b.n	800acde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800acd8:	4b05      	ldr	r3, [pc, #20]	@ (800acf0 <HAL_RCC_GetSysClockFreq+0x98>)
 800acda:	613b      	str	r3, [r7, #16]
      break;
 800acdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 800acde:	693b      	ldr	r3, [r7, #16]
}
 800ace0:	4618      	mov	r0, r3
 800ace2:	371c      	adds	r7, #28
 800ace4:	46bd      	mov	sp, r7
 800ace6:	bc80      	pop	{r7}
 800ace8:	4770      	bx	lr
 800acea:	bf00      	nop
 800acec:	40021000 	.word	0x40021000
 800acf0:	007a1200 	.word	0x007a1200
 800acf4:	08015d60 	.word	0x08015d60
 800acf8:	08015d70 	.word	0x08015d70
 800acfc:	003d0900 	.word	0x003d0900

0800ad00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ad00:	b480      	push	{r7}
 800ad02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ad04:	4b02      	ldr	r3, [pc, #8]	@ (800ad10 <HAL_RCC_GetHCLKFreq+0x10>)
 800ad06:	681b      	ldr	r3, [r3, #0]
}
 800ad08:	4618      	mov	r0, r3
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bc80      	pop	{r7}
 800ad0e:	4770      	bx	lr
 800ad10:	20000028 	.word	0x20000028

0800ad14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800ad18:	f7ff fff2 	bl	800ad00 <HAL_RCC_GetHCLKFreq>
 800ad1c:	4602      	mov	r2, r0
 800ad1e:	4b05      	ldr	r3, [pc, #20]	@ (800ad34 <HAL_RCC_GetPCLK1Freq+0x20>)
 800ad20:	685b      	ldr	r3, [r3, #4]
 800ad22:	0a1b      	lsrs	r3, r3, #8
 800ad24:	f003 0307 	and.w	r3, r3, #7
 800ad28:	4903      	ldr	r1, [pc, #12]	@ (800ad38 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ad2a:	5ccb      	ldrb	r3, [r1, r3]
 800ad2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ad30:	4618      	mov	r0, r3
 800ad32:	bd80      	pop	{r7, pc}
 800ad34:	40021000 	.word	0x40021000
 800ad38:	08015d58 	.word	0x08015d58

0800ad3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800ad40:	f7ff ffde 	bl	800ad00 <HAL_RCC_GetHCLKFreq>
 800ad44:	4602      	mov	r2, r0
 800ad46:	4b05      	ldr	r3, [pc, #20]	@ (800ad5c <HAL_RCC_GetPCLK2Freq+0x20>)
 800ad48:	685b      	ldr	r3, [r3, #4]
 800ad4a:	0adb      	lsrs	r3, r3, #11
 800ad4c:	f003 0307 	and.w	r3, r3, #7
 800ad50:	4903      	ldr	r1, [pc, #12]	@ (800ad60 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ad52:	5ccb      	ldrb	r3, [r1, r3]
 800ad54:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	bd80      	pop	{r7, pc}
 800ad5c:	40021000 	.word	0x40021000
 800ad60:	08015d58 	.word	0x08015d58

0800ad64 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800ad64:	b480      	push	{r7}
 800ad66:	b083      	sub	sp, #12
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
 800ad6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	220f      	movs	r2, #15
 800ad72:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800ad74:	4b11      	ldr	r3, [pc, #68]	@ (800adbc <HAL_RCC_GetClockConfig+0x58>)
 800ad76:	685b      	ldr	r3, [r3, #4]
 800ad78:	f003 0203 	and.w	r2, r3, #3
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800ad80:	4b0e      	ldr	r3, [pc, #56]	@ (800adbc <HAL_RCC_GetClockConfig+0x58>)
 800ad82:	685b      	ldr	r3, [r3, #4]
 800ad84:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800ad8c:	4b0b      	ldr	r3, [pc, #44]	@ (800adbc <HAL_RCC_GetClockConfig+0x58>)
 800ad8e:	685b      	ldr	r3, [r3, #4]
 800ad90:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800ad98:	4b08      	ldr	r3, [pc, #32]	@ (800adbc <HAL_RCC_GetClockConfig+0x58>)
 800ad9a:	685b      	ldr	r3, [r3, #4]
 800ad9c:	08db      	lsrs	r3, r3, #3
 800ad9e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800ada6:	4b06      	ldr	r3, [pc, #24]	@ (800adc0 <HAL_RCC_GetClockConfig+0x5c>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	f003 0207 	and.w	r2, r3, #7
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800adb2:	bf00      	nop
 800adb4:	370c      	adds	r7, #12
 800adb6:	46bd      	mov	sp, r7
 800adb8:	bc80      	pop	{r7}
 800adba:	4770      	bx	lr
 800adbc:	40021000 	.word	0x40021000
 800adc0:	40022000 	.word	0x40022000

0800adc4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800adc4:	b480      	push	{r7}
 800adc6:	b085      	sub	sp, #20
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800adcc:	4b0a      	ldr	r3, [pc, #40]	@ (800adf8 <RCC_Delay+0x34>)
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	4a0a      	ldr	r2, [pc, #40]	@ (800adfc <RCC_Delay+0x38>)
 800add2:	fba2 2303 	umull	r2, r3, r2, r3
 800add6:	0a5b      	lsrs	r3, r3, #9
 800add8:	687a      	ldr	r2, [r7, #4]
 800adda:	fb02 f303 	mul.w	r3, r2, r3
 800adde:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800ade0:	bf00      	nop
  }
  while (Delay --);
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	1e5a      	subs	r2, r3, #1
 800ade6:	60fa      	str	r2, [r7, #12]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d1f9      	bne.n	800ade0 <RCC_Delay+0x1c>
}
 800adec:	bf00      	nop
 800adee:	bf00      	nop
 800adf0:	3714      	adds	r7, #20
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bc80      	pop	{r7}
 800adf6:	4770      	bx	lr
 800adf8:	20000028 	.word	0x20000028
 800adfc:	10624dd3 	.word	0x10624dd3

0800ae00 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b082      	sub	sp, #8
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d101      	bne.n	800ae12 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800ae0e:	2301      	movs	r3, #1
 800ae10:	e022      	b.n	800ae58 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ae18:	b2db      	uxtb	r3, r3
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d105      	bne.n	800ae2a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2200      	movs	r2, #0
 800ae22:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f7fa fd99 	bl	800595c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2203      	movs	r2, #3
 800ae2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 f814 	bl	800ae60 <HAL_SD_InitCard>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d001      	beq.n	800ae42 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800ae3e:	2301      	movs	r3, #1
 800ae40:	e00a      	b.n	800ae58 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	2200      	movs	r2, #0
 800ae46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2201      	movs	r2, #1
 800ae52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800ae56:	2300      	movs	r3, #0
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	3708      	adds	r7, #8
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	bd80      	pop	{r7, pc}

0800ae60 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ae60:	b5b0      	push	{r4, r5, r7, lr}
 800ae62:	b08e      	sub	sp, #56	@ 0x38
 800ae64:	af04      	add	r7, sp, #16
 800ae66:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800ae70:	2300      	movs	r3, #0
 800ae72:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800ae74:	2300      	movs	r3, #0
 800ae76:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800ae7c:	2376      	movs	r3, #118	@ 0x76
 800ae7e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681d      	ldr	r5, [r3, #0]
 800ae84:	466c      	mov	r4, sp
 800ae86:	f107 0314 	add.w	r3, r7, #20
 800ae8a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ae8e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ae92:	f107 0308 	add.w	r3, r7, #8
 800ae96:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ae98:	4628      	mov	r0, r5
 800ae9a:	f002 fec3 	bl	800dc24 <SDIO_Init>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 800aea4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d001      	beq.n	800aeb0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800aeac:	2301      	movs	r3, #1
 800aeae:	e04f      	b.n	800af50 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800aeb0:	4b29      	ldr	r3, [pc, #164]	@ (800af58 <HAL_SD_InitCard+0xf8>)
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	4618      	mov	r0, r3
 800aebc:	f002 fef8 	bl	800dcb0 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800aec0:	4b25      	ldr	r3, [pc, #148]	@ (800af58 <HAL_SD_InitCard+0xf8>)
 800aec2:	2201      	movs	r2, #1
 800aec4:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800aec6:	2002      	movs	r0, #2
 800aec8:	f7fc fdb4 	bl	8007a34 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800aecc:	6878      	ldr	r0, [r7, #4]
 800aece:	f000 fe69 	bl	800bba4 <SD_PowerON>
 800aed2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800aed4:	6a3b      	ldr	r3, [r7, #32]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d00b      	beq.n	800aef2 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	2201      	movs	r2, #1
 800aede:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aee6:	6a3b      	ldr	r3, [r7, #32]
 800aee8:	431a      	orrs	r2, r3
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800aeee:	2301      	movs	r3, #1
 800aef0:	e02e      	b.n	800af50 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	f000 fd87 	bl	800ba06 <SD_InitCard>
 800aef8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800aefa:	6a3b      	ldr	r3, [r7, #32]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d00b      	beq.n	800af18 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	2201      	movs	r2, #1
 800af04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af0c:	6a3b      	ldr	r3, [r7, #32]
 800af0e:	431a      	orrs	r2, r3
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800af14:	2301      	movs	r3, #1
 800af16:	e01b      	b.n	800af50 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800af20:	4618      	mov	r0, r3
 800af22:	f002 ff51 	bl	800ddc8 <SDMMC_CmdBlockLength>
 800af26:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800af28:	6a3b      	ldr	r3, [r7, #32]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d00f      	beq.n	800af4e <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	4a0a      	ldr	r2, [pc, #40]	@ (800af5c <HAL_SD_InitCard+0xfc>)
 800af34:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af3a:	6a3b      	ldr	r3, [r7, #32]
 800af3c:	431a      	orrs	r2, r3
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	2201      	movs	r2, #1
 800af46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800af4a:	2301      	movs	r3, #1
 800af4c:	e000      	b.n	800af50 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 800af4e:	2300      	movs	r3, #0
}
 800af50:	4618      	mov	r0, r3
 800af52:	3728      	adds	r7, #40	@ 0x28
 800af54:	46bd      	mov	sp, r7
 800af56:	bdb0      	pop	{r4, r5, r7, pc}
 800af58:	423000a0 	.word	0x423000a0
 800af5c:	004005ff 	.word	0x004005ff

0800af60 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b092      	sub	sp, #72	@ 0x48
 800af64:	af00      	add	r7, sp, #0
 800af66:	60f8      	str	r0, [r7, #12]
 800af68:	60b9      	str	r1, [r7, #8]
 800af6a:	607a      	str	r2, [r7, #4]
 800af6c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800af6e:	f7fc fd57 	bl	8007a20 <HAL_GetTick>
 800af72:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 800af7c:	68bb      	ldr	r3, [r7, #8]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d107      	bne.n	800af92 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af86:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800af8e:	2301      	movs	r3, #1
 800af90:	e1bd      	b.n	800b30e <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800af98:	b2db      	uxtb	r3, r3
 800af9a:	2b01      	cmp	r3, #1
 800af9c:	f040 81b0 	bne.w	800b300 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	2200      	movs	r2, #0
 800afa4:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800afa6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	441a      	add	r2, r3
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800afb0:	429a      	cmp	r2, r3
 800afb2:	d907      	bls.n	800afc4 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afb8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800afc0:	2301      	movs	r3, #1
 800afc2:	e1a4      	b.n	800b30e <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	2203      	movs	r2, #3
 800afc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	2200      	movs	r2, #0
 800afd2:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afd8:	2b01      	cmp	r3, #1
 800afda:	d002      	beq.n	800afe2 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800afdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afde:	025b      	lsls	r3, r3, #9
 800afe0:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800afe2:	f04f 33ff 	mov.w	r3, #4294967295
 800afe6:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800afe8:	683b      	ldr	r3, [r7, #0]
 800afea:	025b      	lsls	r3, r3, #9
 800afec:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800afee:	2390      	movs	r3, #144	@ 0x90
 800aff0:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800aff2:	2302      	movs	r3, #2
 800aff4:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800aff6:	2300      	movs	r3, #0
 800aff8:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 800affa:	2301      	movs	r3, #1
 800affc:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	f107 0214 	add.w	r2, r7, #20
 800b006:	4611      	mov	r1, r2
 800b008:	4618      	mov	r0, r3
 800b00a:	f002 feb2 	bl	800dd72 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800b00e:	683b      	ldr	r3, [r7, #0]
 800b010:	2b01      	cmp	r3, #1
 800b012:	d90a      	bls.n	800b02a <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	2202      	movs	r2, #2
 800b018:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b020:	4618      	mov	r0, r3
 800b022:	f002 ff15 	bl	800de50 <SDMMC_CmdReadMultiBlock>
 800b026:	6478      	str	r0, [r7, #68]	@ 0x44
 800b028:	e009      	b.n	800b03e <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	2201      	movs	r2, #1
 800b02e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b036:	4618      	mov	r0, r3
 800b038:	f002 fee8 	bl	800de0c <SDMMC_CmdReadSingleBlock>
 800b03c:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800b03e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b040:	2b00      	cmp	r3, #0
 800b042:	d012      	beq.n	800b06a <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	4a7a      	ldr	r2, [pc, #488]	@ (800b234 <HAL_SD_ReadBlocks+0x2d4>)
 800b04a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b050:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b052:	431a      	orrs	r2, r3
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	2201      	movs	r2, #1
 800b05c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	2200      	movs	r2, #0
 800b064:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800b066:	2301      	movs	r3, #1
 800b068:	e151      	b.n	800b30e <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 800b06a:	69bb      	ldr	r3, [r7, #24]
 800b06c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800b06e:	e061      	b.n	800b134 <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b076:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d03c      	beq.n	800b0f8 <HAL_SD_ReadBlocks+0x198>
 800b07e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b080:	2b00      	cmp	r3, #0
 800b082:	d039      	beq.n	800b0f8 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800b084:	2300      	movs	r3, #0
 800b086:	643b      	str	r3, [r7, #64]	@ 0x40
 800b088:	e033      	b.n	800b0f2 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	4618      	mov	r0, r3
 800b090:	f002 fdf2 	bl	800dc78 <SDIO_ReadFIFO>
 800b094:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800b096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b098:	b2da      	uxtb	r2, r3
 800b09a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b09c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800b09e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0a0:	3301      	adds	r3, #1
 800b0a2:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800b0a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0a6:	3b01      	subs	r3, #1
 800b0a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800b0aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ac:	0a1b      	lsrs	r3, r3, #8
 800b0ae:	b2da      	uxtb	r2, r3
 800b0b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0b2:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800b0b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800b0ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0bc:	3b01      	subs	r3, #1
 800b0be:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800b0c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0c2:	0c1b      	lsrs	r3, r3, #16
 800b0c4:	b2da      	uxtb	r2, r3
 800b0c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0c8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800b0ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0cc:	3301      	adds	r3, #1
 800b0ce:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800b0d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0d2:	3b01      	subs	r3, #1
 800b0d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800b0d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0d8:	0e1b      	lsrs	r3, r3, #24
 800b0da:	b2da      	uxtb	r2, r3
 800b0dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0de:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800b0e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0e2:	3301      	adds	r3, #1
 800b0e4:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800b0e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0e8:	3b01      	subs	r3, #1
 800b0ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 800b0ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0ee:	3301      	adds	r3, #1
 800b0f0:	643b      	str	r3, [r7, #64]	@ 0x40
 800b0f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0f4:	2b07      	cmp	r3, #7
 800b0f6:	d9c8      	bls.n	800b08a <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800b0f8:	f7fc fc92 	bl	8007a20 <HAL_GetTick>
 800b0fc:	4602      	mov	r2, r0
 800b0fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b100:	1ad3      	subs	r3, r2, r3
 800b102:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b104:	429a      	cmp	r2, r3
 800b106:	d902      	bls.n	800b10e <HAL_SD_ReadBlocks+0x1ae>
 800b108:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d112      	bne.n	800b134 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	4a48      	ldr	r2, [pc, #288]	@ (800b234 <HAL_SD_ReadBlocks+0x2d4>)
 800b114:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b11a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	2201      	movs	r2, #1
 800b126:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	2200      	movs	r2, #0
 800b12e:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800b130:	2303      	movs	r3, #3
 800b132:	e0ec      	b.n	800b30e <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b13a:	f240 332a 	movw	r3, #810	@ 0x32a
 800b13e:	4013      	ands	r3, r2
 800b140:	2b00      	cmp	r3, #0
 800b142:	d095      	beq.n	800b070 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b14a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d022      	beq.n	800b198 <HAL_SD_ReadBlocks+0x238>
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	2b01      	cmp	r3, #1
 800b156:	d91f      	bls.n	800b198 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b15c:	2b03      	cmp	r3, #3
 800b15e:	d01b      	beq.n	800b198 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	4618      	mov	r0, r3
 800b166:	f002 fed9 	bl	800df1c <SDMMC_CmdStopTransfer>
 800b16a:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800b16c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d012      	beq.n	800b198 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	4a2f      	ldr	r2, [pc, #188]	@ (800b234 <HAL_SD_ReadBlocks+0x2d4>)
 800b178:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b17e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b180:	431a      	orrs	r2, r3
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	2201      	movs	r2, #1
 800b18a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	2200      	movs	r2, #0
 800b192:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800b194:	2301      	movs	r3, #1
 800b196:	e0ba      	b.n	800b30e <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b19e:	f003 0308 	and.w	r3, r3, #8
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d012      	beq.n	800b1cc <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	4a22      	ldr	r2, [pc, #136]	@ (800b234 <HAL_SD_ReadBlocks+0x2d4>)
 800b1ac:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1b2:	f043 0208 	orr.w	r2, r3, #8
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	2201      	movs	r2, #1
 800b1be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800b1c8:	2301      	movs	r3, #1
 800b1ca:	e0a0      	b.n	800b30e <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1d2:	f003 0302 	and.w	r3, r3, #2
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d012      	beq.n	800b200 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	4a15      	ldr	r2, [pc, #84]	@ (800b234 <HAL_SD_ReadBlocks+0x2d4>)
 800b1e0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1e6:	f043 0202 	orr.w	r2, r3, #2
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	2201      	movs	r2, #1
 800b1f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800b1fc:	2301      	movs	r3, #1
 800b1fe:	e086      	b.n	800b30e <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b206:	f003 0320 	and.w	r3, r3, #32
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d063      	beq.n	800b2d6 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	4a08      	ldr	r2, [pc, #32]	@ (800b234 <HAL_SD_ReadBlocks+0x2d4>)
 800b214:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b21a:	f043 0220 	orr.w	r2, r3, #32
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	2201      	movs	r2, #1
 800b226:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	2200      	movs	r2, #0
 800b22e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800b230:	2301      	movs	r3, #1
 800b232:	e06c      	b.n	800b30e <HAL_SD_ReadBlocks+0x3ae>
 800b234:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	4618      	mov	r0, r3
 800b23e:	f002 fd1b 	bl	800dc78 <SDIO_ReadFIFO>
 800b242:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800b244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b246:	b2da      	uxtb	r2, r3
 800b248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b24a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800b24c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b24e:	3301      	adds	r3, #1
 800b250:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800b252:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b254:	3b01      	subs	r3, #1
 800b256:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800b258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b25a:	0a1b      	lsrs	r3, r3, #8
 800b25c:	b2da      	uxtb	r2, r3
 800b25e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b260:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800b262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b264:	3301      	adds	r3, #1
 800b266:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800b268:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b26a:	3b01      	subs	r3, #1
 800b26c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800b26e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b270:	0c1b      	lsrs	r3, r3, #16
 800b272:	b2da      	uxtb	r2, r3
 800b274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b276:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800b278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b27a:	3301      	adds	r3, #1
 800b27c:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800b27e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b280:	3b01      	subs	r3, #1
 800b282:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800b284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b286:	0e1b      	lsrs	r3, r3, #24
 800b288:	b2da      	uxtb	r2, r3
 800b28a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b28c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800b28e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b290:	3301      	adds	r3, #1
 800b292:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800b294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b296:	3b01      	subs	r3, #1
 800b298:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800b29a:	f7fc fbc1 	bl	8007a20 <HAL_GetTick>
 800b29e:	4602      	mov	r2, r0
 800b2a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a2:	1ad3      	subs	r3, r2, r3
 800b2a4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	d902      	bls.n	800b2b0 <HAL_SD_ReadBlocks+0x350>
 800b2aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d112      	bne.n	800b2d6 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	4a18      	ldr	r2, [pc, #96]	@ (800b318 <HAL_SD_ReadBlocks+0x3b8>)
 800b2b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2bc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	2201      	movs	r2, #1
 800b2c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	e01b      	b.n	800b30e <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d002      	beq.n	800b2ea <HAL_SD_ReadBlocks+0x38a>
 800b2e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d1a6      	bne.n	800b238 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f240 523a 	movw	r2, #1338	@ 0x53a
 800b2f2:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	2201      	movs	r2, #1
 800b2f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	e006      	b.n	800b30e <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b304:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800b30c:	2301      	movs	r3, #1
  }
}
 800b30e:	4618      	mov	r0, r3
 800b310:	3748      	adds	r7, #72	@ 0x48
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}
 800b316:	bf00      	nop
 800b318:	004005ff 	.word	0x004005ff

0800b31c <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b092      	sub	sp, #72	@ 0x48
 800b320:	af00      	add	r7, sp, #0
 800b322:	60f8      	str	r0, [r7, #12]
 800b324:	60b9      	str	r1, [r7, #8]
 800b326:	607a      	str	r2, [r7, #4]
 800b328:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b32a:	f7fc fb79 	bl	8007a20 <HAL_GetTick>
 800b32e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d107      	bne.n	800b34e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b342:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800b34a:	2301      	movs	r3, #1
 800b34c:	e166      	b.n	800b61c <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b354:	b2db      	uxtb	r3, r3
 800b356:	2b01      	cmp	r3, #1
 800b358:	f040 8159 	bne.w	800b60e <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	2200      	movs	r2, #0
 800b360:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b362:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	441a      	add	r2, r3
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b36c:	429a      	cmp	r2, r3
 800b36e:	d907      	bls.n	800b380 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b374:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800b37c:	2301      	movs	r3, #1
 800b37e:	e14d      	b.n	800b61c <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	2203      	movs	r2, #3
 800b384:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	2200      	movs	r2, #0
 800b38e:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b394:	2b01      	cmp	r3, #1
 800b396:	d002      	beq.n	800b39e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800b398:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b39a:	025b      	lsls	r3, r3, #9
 800b39c:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b39e:	f04f 33ff 	mov.w	r3, #4294967295
 800b3a2:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	025b      	lsls	r3, r3, #9
 800b3a8:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800b3aa:	2390      	movs	r3, #144	@ 0x90
 800b3ac:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f107 0218 	add.w	r2, r7, #24
 800b3c2:	4611      	mov	r1, r2
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	f002 fcd4 	bl	800dd72 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	2b01      	cmp	r3, #1
 800b3ce:	d90a      	bls.n	800b3e6 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	2220      	movs	r2, #32
 800b3d4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b3dc:	4618      	mov	r0, r3
 800b3de:	f002 fd7b 	bl	800ded8 <SDMMC_CmdWriteMultiBlock>
 800b3e2:	6478      	str	r0, [r7, #68]	@ 0x44
 800b3e4:	e009      	b.n	800b3fa <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	2210      	movs	r2, #16
 800b3ea:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	f002 fd4e 	bl	800de94 <SDMMC_CmdWriteSingleBlock>
 800b3f8:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800b3fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d012      	beq.n	800b426 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	4a87      	ldr	r2, [pc, #540]	@ (800b624 <HAL_SD_WriteBlocks+0x308>)
 800b406:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b40c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b40e:	431a      	orrs	r2, r3
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	2201      	movs	r2, #1
 800b418:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	2200      	movs	r2, #0
 800b420:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800b422:	2301      	movs	r3, #1
 800b424:	e0fa      	b.n	800b61c <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800b426:	69fb      	ldr	r3, [r7, #28]
 800b428:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800b42a:	e065      	b.n	800b4f8 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b432:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b436:	2b00      	cmp	r3, #0
 800b438:	d040      	beq.n	800b4bc <HAL_SD_WriteBlocks+0x1a0>
 800b43a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d03d      	beq.n	800b4bc <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800b440:	2300      	movs	r3, #0
 800b442:	643b      	str	r3, [r7, #64]	@ 0x40
 800b444:	e037      	b.n	800b4b6 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800b446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b448:	781b      	ldrb	r3, [r3, #0]
 800b44a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800b44c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b44e:	3301      	adds	r3, #1
 800b450:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800b452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b454:	3b01      	subs	r3, #1
 800b456:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800b458:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b45a:	781b      	ldrb	r3, [r3, #0]
 800b45c:	021a      	lsls	r2, r3, #8
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	4313      	orrs	r3, r2
 800b462:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800b464:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b466:	3301      	adds	r3, #1
 800b468:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800b46a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b46c:	3b01      	subs	r3, #1
 800b46e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800b470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b472:	781b      	ldrb	r3, [r3, #0]
 800b474:	041a      	lsls	r2, r3, #16
 800b476:	697b      	ldr	r3, [r7, #20]
 800b478:	4313      	orrs	r3, r2
 800b47a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800b47c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b47e:	3301      	adds	r3, #1
 800b480:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800b482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b484:	3b01      	subs	r3, #1
 800b486:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800b488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b48a:	781b      	ldrb	r3, [r3, #0]
 800b48c:	061a      	lsls	r2, r3, #24
 800b48e:	697b      	ldr	r3, [r7, #20]
 800b490:	4313      	orrs	r3, r2
 800b492:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800b494:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b496:	3301      	adds	r3, #1
 800b498:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800b49a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b49c:	3b01      	subs	r3, #1
 800b49e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f107 0214 	add.w	r2, r7, #20
 800b4a8:	4611      	mov	r1, r2
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f002 fbf0 	bl	800dc90 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800b4b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4b2:	3301      	adds	r3, #1
 800b4b4:	643b      	str	r3, [r7, #64]	@ 0x40
 800b4b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4b8:	2b07      	cmp	r3, #7
 800b4ba:	d9c4      	bls.n	800b446 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800b4bc:	f7fc fab0 	bl	8007a20 <HAL_GetTick>
 800b4c0:	4602      	mov	r2, r0
 800b4c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4c4:	1ad3      	subs	r3, r2, r3
 800b4c6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b4c8:	429a      	cmp	r2, r3
 800b4ca:	d902      	bls.n	800b4d2 <HAL_SD_WriteBlocks+0x1b6>
 800b4cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d112      	bne.n	800b4f8 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	4a53      	ldr	r2, [pc, #332]	@ (800b624 <HAL_SD_WriteBlocks+0x308>)
 800b4d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b4de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4e0:	431a      	orrs	r2, r3
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	2201      	movs	r2, #1
 800b4ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800b4f4:	2303      	movs	r3, #3
 800b4f6:	e091      	b.n	800b61c <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b4fe:	f240 331a 	movw	r3, #794	@ 0x31a
 800b502:	4013      	ands	r3, r2
 800b504:	2b00      	cmp	r3, #0
 800b506:	d091      	beq.n	800b42c <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b50e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b512:	2b00      	cmp	r3, #0
 800b514:	d022      	beq.n	800b55c <HAL_SD_WriteBlocks+0x240>
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	2b01      	cmp	r3, #1
 800b51a:	d91f      	bls.n	800b55c <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b520:	2b03      	cmp	r3, #3
 800b522:	d01b      	beq.n	800b55c <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	4618      	mov	r0, r3
 800b52a:	f002 fcf7 	bl	800df1c <SDMMC_CmdStopTransfer>
 800b52e:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800b530:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b532:	2b00      	cmp	r3, #0
 800b534:	d012      	beq.n	800b55c <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	4a3a      	ldr	r2, [pc, #232]	@ (800b624 <HAL_SD_WriteBlocks+0x308>)
 800b53c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b542:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b544:	431a      	orrs	r2, r3
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	2201      	movs	r2, #1
 800b54e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	2200      	movs	r2, #0
 800b556:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800b558:	2301      	movs	r3, #1
 800b55a:	e05f      	b.n	800b61c <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b562:	f003 0308 	and.w	r3, r3, #8
 800b566:	2b00      	cmp	r3, #0
 800b568:	d012      	beq.n	800b590 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4a2d      	ldr	r2, [pc, #180]	@ (800b624 <HAL_SD_WriteBlocks+0x308>)
 800b570:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b576:	f043 0208 	orr.w	r2, r3, #8
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	2201      	movs	r2, #1
 800b582:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	2200      	movs	r2, #0
 800b58a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800b58c:	2301      	movs	r3, #1
 800b58e:	e045      	b.n	800b61c <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b596:	f003 0302 	and.w	r3, r3, #2
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d012      	beq.n	800b5c4 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	4a20      	ldr	r2, [pc, #128]	@ (800b624 <HAL_SD_WriteBlocks+0x308>)
 800b5a4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5aa:	f043 0202 	orr.w	r2, r3, #2
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	2200      	movs	r2, #0
 800b5be:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	e02b      	b.n	800b61c <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5ca:	f003 0310 	and.w	r3, r3, #16
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d012      	beq.n	800b5f8 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	4a13      	ldr	r2, [pc, #76]	@ (800b624 <HAL_SD_WriteBlocks+0x308>)
 800b5d8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5de:	f043 0210 	orr.w	r2, r3, #16
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	2201      	movs	r2, #1
 800b5ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800b5f4:	2301      	movs	r3, #1
 800b5f6:	e011      	b.n	800b61c <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f240 523a 	movw	r2, #1338	@ 0x53a
 800b600:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	2201      	movs	r2, #1
 800b606:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800b60a:	2300      	movs	r3, #0
 800b60c:	e006      	b.n	800b61c <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b612:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800b61a:	2301      	movs	r3, #1
  }
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	3748      	adds	r7, #72	@ 0x48
 800b620:	46bd      	mov	sp, r7
 800b622:	bd80      	pop	{r7, pc}
 800b624:	004005ff 	.word	0x004005ff

0800b628 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800b628:	b480      	push	{r7}
 800b62a:	b083      	sub	sp, #12
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
 800b630:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b636:	0f9b      	lsrs	r3, r3, #30
 800b638:	b2da      	uxtb	r2, r3
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b642:	0e9b      	lsrs	r3, r3, #26
 800b644:	b2db      	uxtb	r3, r3
 800b646:	f003 030f 	and.w	r3, r3, #15
 800b64a:	b2da      	uxtb	r2, r3
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b654:	0e1b      	lsrs	r3, r3, #24
 800b656:	b2db      	uxtb	r3, r3
 800b658:	f003 0303 	and.w	r3, r3, #3
 800b65c:	b2da      	uxtb	r2, r3
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b666:	0c1b      	lsrs	r3, r3, #16
 800b668:	b2da      	uxtb	r2, r3
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b672:	0a1b      	lsrs	r3, r3, #8
 800b674:	b2da      	uxtb	r2, r3
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b67e:	b2da      	uxtb	r2, r3
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b688:	0d1b      	lsrs	r3, r3, #20
 800b68a:	b29a      	uxth	r2, r3
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b694:	0c1b      	lsrs	r3, r3, #16
 800b696:	b2db      	uxtb	r3, r3
 800b698:	f003 030f 	and.w	r3, r3, #15
 800b69c:	b2da      	uxtb	r2, r3
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b6a6:	0bdb      	lsrs	r3, r3, #15
 800b6a8:	b2db      	uxtb	r3, r3
 800b6aa:	f003 0301 	and.w	r3, r3, #1
 800b6ae:	b2da      	uxtb	r2, r3
 800b6b0:	683b      	ldr	r3, [r7, #0]
 800b6b2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b6b8:	0b9b      	lsrs	r3, r3, #14
 800b6ba:	b2db      	uxtb	r3, r3
 800b6bc:	f003 0301 	and.w	r3, r3, #1
 800b6c0:	b2da      	uxtb	r2, r3
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b6ca:	0b5b      	lsrs	r3, r3, #13
 800b6cc:	b2db      	uxtb	r3, r3
 800b6ce:	f003 0301 	and.w	r3, r3, #1
 800b6d2:	b2da      	uxtb	r2, r3
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b6dc:	0b1b      	lsrs	r3, r3, #12
 800b6de:	b2db      	uxtb	r3, r3
 800b6e0:	f003 0301 	and.w	r3, r3, #1
 800b6e4:	b2da      	uxtb	r2, r3
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d163      	bne.n	800b7c0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b6fc:	009a      	lsls	r2, r3, #2
 800b6fe:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800b702:	4013      	ands	r3, r2
 800b704:	687a      	ldr	r2, [r7, #4]
 800b706:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800b708:	0f92      	lsrs	r2, r2, #30
 800b70a:	431a      	orrs	r2, r3
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b714:	0edb      	lsrs	r3, r3, #27
 800b716:	b2db      	uxtb	r3, r3
 800b718:	f003 0307 	and.w	r3, r3, #7
 800b71c:	b2da      	uxtb	r2, r3
 800b71e:	683b      	ldr	r3, [r7, #0]
 800b720:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b726:	0e1b      	lsrs	r3, r3, #24
 800b728:	b2db      	uxtb	r3, r3
 800b72a:	f003 0307 	and.w	r3, r3, #7
 800b72e:	b2da      	uxtb	r2, r3
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b738:	0d5b      	lsrs	r3, r3, #21
 800b73a:	b2db      	uxtb	r3, r3
 800b73c:	f003 0307 	and.w	r3, r3, #7
 800b740:	b2da      	uxtb	r2, r3
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b74a:	0c9b      	lsrs	r3, r3, #18
 800b74c:	b2db      	uxtb	r3, r3
 800b74e:	f003 0307 	and.w	r3, r3, #7
 800b752:	b2da      	uxtb	r2, r3
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b75c:	0bdb      	lsrs	r3, r3, #15
 800b75e:	b2db      	uxtb	r3, r3
 800b760:	f003 0307 	and.w	r3, r3, #7
 800b764:	b2da      	uxtb	r2, r3
 800b766:	683b      	ldr	r3, [r7, #0]
 800b768:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	691b      	ldr	r3, [r3, #16]
 800b76e:	1c5a      	adds	r2, r3, #1
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	7e1b      	ldrb	r3, [r3, #24]
 800b778:	b2db      	uxtb	r3, r3
 800b77a:	f003 0307 	and.w	r3, r3, #7
 800b77e:	3302      	adds	r3, #2
 800b780:	2201      	movs	r2, #1
 800b782:	fa02 f303 	lsl.w	r3, r2, r3
 800b786:	687a      	ldr	r2, [r7, #4]
 800b788:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800b78a:	fb03 f202 	mul.w	r2, r3, r2
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	7a1b      	ldrb	r3, [r3, #8]
 800b796:	b2db      	uxtb	r3, r3
 800b798:	f003 030f 	and.w	r3, r3, #15
 800b79c:	2201      	movs	r2, #1
 800b79e:	409a      	lsls	r2, r3
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7a8:	687a      	ldr	r2, [r7, #4]
 800b7aa:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800b7ac:	0a52      	lsrs	r2, r2, #9
 800b7ae:	fb03 f202 	mul.w	r2, r3, r2
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b7bc:	661a      	str	r2, [r3, #96]	@ 0x60
 800b7be:	e031      	b.n	800b824 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7c4:	2b01      	cmp	r3, #1
 800b7c6:	d11d      	bne.n	800b804 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b7cc:	041b      	lsls	r3, r3, #16
 800b7ce:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b7d6:	0c1b      	lsrs	r3, r3, #16
 800b7d8:	431a      	orrs	r2, r3
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	691b      	ldr	r3, [r3, #16]
 800b7e2:	3301      	adds	r3, #1
 800b7e4:	029a      	lsls	r2, r3, #10
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b7f8:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	661a      	str	r2, [r3, #96]	@ 0x60
 800b802:	e00f      	b.n	800b824 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	4a58      	ldr	r2, [pc, #352]	@ (800b96c <HAL_SD_GetCardCSD+0x344>)
 800b80a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b810:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2201      	movs	r2, #1
 800b81c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800b820:	2301      	movs	r3, #1
 800b822:	e09d      	b.n	800b960 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b828:	0b9b      	lsrs	r3, r3, #14
 800b82a:	b2db      	uxtb	r3, r3
 800b82c:	f003 0301 	and.w	r3, r3, #1
 800b830:	b2da      	uxtb	r2, r3
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b83a:	09db      	lsrs	r3, r3, #7
 800b83c:	b2db      	uxtb	r3, r3
 800b83e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b842:	b2da      	uxtb	r2, r3
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b84c:	b2db      	uxtb	r3, r3
 800b84e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b852:	b2da      	uxtb	r2, r3
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b85c:	0fdb      	lsrs	r3, r3, #31
 800b85e:	b2da      	uxtb	r2, r3
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b868:	0f5b      	lsrs	r3, r3, #29
 800b86a:	b2db      	uxtb	r3, r3
 800b86c:	f003 0303 	and.w	r3, r3, #3
 800b870:	b2da      	uxtb	r2, r3
 800b872:	683b      	ldr	r3, [r7, #0]
 800b874:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b87a:	0e9b      	lsrs	r3, r3, #26
 800b87c:	b2db      	uxtb	r3, r3
 800b87e:	f003 0307 	and.w	r3, r3, #7
 800b882:	b2da      	uxtb	r2, r3
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b88c:	0d9b      	lsrs	r3, r3, #22
 800b88e:	b2db      	uxtb	r3, r3
 800b890:	f003 030f 	and.w	r3, r3, #15
 800b894:	b2da      	uxtb	r2, r3
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b89e:	0d5b      	lsrs	r3, r3, #21
 800b8a0:	b2db      	uxtb	r3, r3
 800b8a2:	f003 0301 	and.w	r3, r3, #1
 800b8a6:	b2da      	uxtb	r2, r3
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8ba:	0c1b      	lsrs	r3, r3, #16
 800b8bc:	b2db      	uxtb	r3, r3
 800b8be:	f003 0301 	and.w	r3, r3, #1
 800b8c2:	b2da      	uxtb	r2, r3
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8ce:	0bdb      	lsrs	r3, r3, #15
 800b8d0:	b2db      	uxtb	r3, r3
 800b8d2:	f003 0301 	and.w	r3, r3, #1
 800b8d6:	b2da      	uxtb	r2, r3
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8e2:	0b9b      	lsrs	r3, r3, #14
 800b8e4:	b2db      	uxtb	r3, r3
 800b8e6:	f003 0301 	and.w	r3, r3, #1
 800b8ea:	b2da      	uxtb	r2, r3
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8f6:	0b5b      	lsrs	r3, r3, #13
 800b8f8:	b2db      	uxtb	r3, r3
 800b8fa:	f003 0301 	and.w	r3, r3, #1
 800b8fe:	b2da      	uxtb	r2, r3
 800b900:	683b      	ldr	r3, [r7, #0]
 800b902:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b90a:	0b1b      	lsrs	r3, r3, #12
 800b90c:	b2db      	uxtb	r3, r3
 800b90e:	f003 0301 	and.w	r3, r3, #1
 800b912:	b2da      	uxtb	r2, r3
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b91e:	0a9b      	lsrs	r3, r3, #10
 800b920:	b2db      	uxtb	r3, r3
 800b922:	f003 0303 	and.w	r3, r3, #3
 800b926:	b2da      	uxtb	r2, r3
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b932:	0a1b      	lsrs	r3, r3, #8
 800b934:	b2db      	uxtb	r3, r3
 800b936:	f003 0303 	and.w	r3, r3, #3
 800b93a:	b2da      	uxtb	r2, r3
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b946:	085b      	lsrs	r3, r3, #1
 800b948:	b2db      	uxtb	r3, r3
 800b94a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b94e:	b2da      	uxtb	r2, r3
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800b956:	683b      	ldr	r3, [r7, #0]
 800b958:	2201      	movs	r2, #1
 800b95a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800b95e:	2300      	movs	r3, #0
}
 800b960:	4618      	mov	r0, r3
 800b962:	370c      	adds	r7, #12
 800b964:	46bd      	mov	sp, r7
 800b966:	bc80      	pop	{r7}
 800b968:	4770      	bx	lr
 800b96a:	bf00      	nop
 800b96c:	004005ff 	.word	0x004005ff

0800b970 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800b970:	b480      	push	{r7}
 800b972:	b083      	sub	sp, #12
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
 800b978:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b996:	683b      	ldr	r3, [r7, #0]
 800b998:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b99e:	683b      	ldr	r3, [r7, #0]
 800b9a0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b9b6:	683b      	ldr	r3, [r7, #0]
 800b9b8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800b9ba:	2300      	movs	r3, #0
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	370c      	adds	r7, #12
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bc80      	pop	{r7}
 800b9c4:	4770      	bx	lr

0800b9c6 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800b9c6:	b580      	push	{r7, lr}
 800b9c8:	b086      	sub	sp, #24
 800b9ca:	af00      	add	r7, sp, #0
 800b9cc:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800b9d2:	f107 030c 	add.w	r3, r7, #12
 800b9d6:	4619      	mov	r1, r3
 800b9d8:	6878      	ldr	r0, [r7, #4]
 800b9da:	f000 f971 	bl	800bcc0 <SD_SendStatus>
 800b9de:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b9e0:	697b      	ldr	r3, [r7, #20]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d005      	beq.n	800b9f2 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b9ea:	697b      	ldr	r3, [r7, #20]
 800b9ec:	431a      	orrs	r2, r3
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	0a5b      	lsrs	r3, r3, #9
 800b9f6:	f003 030f 	and.w	r3, r3, #15
 800b9fa:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800b9fc:	693b      	ldr	r3, [r7, #16]
}
 800b9fe:	4618      	mov	r0, r3
 800ba00:	3718      	adds	r7, #24
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}

0800ba06 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ba06:	b5b0      	push	{r4, r5, r7, lr}
 800ba08:	b094      	sub	sp, #80	@ 0x50
 800ba0a:	af04      	add	r7, sp, #16
 800ba0c:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800ba0e:	2301      	movs	r3, #1
 800ba10:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	4618      	mov	r0, r3
 800ba18:	f002 f957 	bl	800dcca <SDIO_GetPowerState>
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d102      	bne.n	800ba28 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ba22:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800ba26:	e0b8      	b.n	800bb9a <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba2c:	2b03      	cmp	r3, #3
 800ba2e:	d02f      	beq.n	800ba90 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	4618      	mov	r0, r3
 800ba36:	f002 fb38 	bl	800e0aa <SDMMC_CmdSendCID>
 800ba3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ba3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d001      	beq.n	800ba46 <SD_InitCard+0x40>
    {
      return errorstate;
 800ba42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba44:	e0a9      	b.n	800bb9a <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	2100      	movs	r1, #0
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	f002 f97e 	bl	800dd4e <SDIO_GetResponse>
 800ba52:	4602      	mov	r2, r0
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	2104      	movs	r1, #4
 800ba5e:	4618      	mov	r0, r3
 800ba60:	f002 f975 	bl	800dd4e <SDIO_GetResponse>
 800ba64:	4602      	mov	r2, r0
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	2108      	movs	r1, #8
 800ba70:	4618      	mov	r0, r3
 800ba72:	f002 f96c 	bl	800dd4e <SDIO_GetResponse>
 800ba76:	4602      	mov	r2, r0
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	210c      	movs	r1, #12
 800ba82:	4618      	mov	r0, r3
 800ba84:	f002 f963 	bl	800dd4e <SDIO_GetResponse>
 800ba88:	4602      	mov	r2, r0
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba94:	2b03      	cmp	r3, #3
 800ba96:	d00d      	beq.n	800bab4 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f107 020e 	add.w	r2, r7, #14
 800baa0:	4611      	mov	r1, r2
 800baa2:	4618      	mov	r0, r3
 800baa4:	f002 fb3e 	bl	800e124 <SDMMC_CmdSetRelAdd>
 800baa8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800baaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800baac:	2b00      	cmp	r3, #0
 800baae:	d001      	beq.n	800bab4 <SD_InitCard+0xae>
    {
      return errorstate;
 800bab0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bab2:	e072      	b.n	800bb9a <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bab8:	2b03      	cmp	r3, #3
 800baba:	d036      	beq.n	800bb2a <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800babc:	89fb      	ldrh	r3, [r7, #14]
 800babe:	461a      	mov	r2, r3
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681a      	ldr	r2, [r3, #0]
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bacc:	041b      	lsls	r3, r3, #16
 800bace:	4619      	mov	r1, r3
 800bad0:	4610      	mov	r0, r2
 800bad2:	f002 fb08 	bl	800e0e6 <SDMMC_CmdSendCSD>
 800bad6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bad8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bada:	2b00      	cmp	r3, #0
 800badc:	d001      	beq.n	800bae2 <SD_InitCard+0xdc>
    {
      return errorstate;
 800bade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bae0:	e05b      	b.n	800bb9a <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	2100      	movs	r1, #0
 800bae8:	4618      	mov	r0, r3
 800baea:	f002 f930 	bl	800dd4e <SDIO_GetResponse>
 800baee:	4602      	mov	r2, r0
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	2104      	movs	r1, #4
 800bafa:	4618      	mov	r0, r3
 800bafc:	f002 f927 	bl	800dd4e <SDIO_GetResponse>
 800bb00:	4602      	mov	r2, r0
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	2108      	movs	r1, #8
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	f002 f91e 	bl	800dd4e <SDIO_GetResponse>
 800bb12:	4602      	mov	r2, r0
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	210c      	movs	r1, #12
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f002 f915 	bl	800dd4e <SDIO_GetResponse>
 800bb24:	4602      	mov	r2, r0
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	2104      	movs	r1, #4
 800bb30:	4618      	mov	r0, r3
 800bb32:	f002 f90c 	bl	800dd4e <SDIO_GetResponse>
 800bb36:	4603      	mov	r3, r0
 800bb38:	0d1a      	lsrs	r2, r3, #20
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800bb3e:	f107 0310 	add.w	r3, r7, #16
 800bb42:	4619      	mov	r1, r3
 800bb44:	6878      	ldr	r0, [r7, #4]
 800bb46:	f7ff fd6f 	bl	800b628 <HAL_SD_GetCardCSD>
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d002      	beq.n	800bb56 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bb50:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800bb54:	e021      	b.n	800bb9a <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	6819      	ldr	r1, [r3, #0]
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb5e:	041b      	lsls	r3, r3, #16
 800bb60:	2200      	movs	r2, #0
 800bb62:	461c      	mov	r4, r3
 800bb64:	4615      	mov	r5, r2
 800bb66:	4622      	mov	r2, r4
 800bb68:	462b      	mov	r3, r5
 800bb6a:	4608      	mov	r0, r1
 800bb6c:	f002 f9f8 	bl	800df60 <SDMMC_CmdSelDesel>
 800bb70:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800bb72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d001      	beq.n	800bb7c <SD_InitCard+0x176>
  {
    return errorstate;
 800bb78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb7a:	e00e      	b.n	800bb9a <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681d      	ldr	r5, [r3, #0]
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	466c      	mov	r4, sp
 800bb84:	f103 0210 	add.w	r2, r3, #16
 800bb88:	ca07      	ldmia	r2, {r0, r1, r2}
 800bb8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bb8e:	3304      	adds	r3, #4
 800bb90:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bb92:	4628      	mov	r0, r5
 800bb94:	f002 f846 	bl	800dc24 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800bb98:	2300      	movs	r3, #0
}
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	3740      	adds	r7, #64	@ 0x40
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800bba4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b086      	sub	sp, #24
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bbac:	2300      	movs	r3, #0
 800bbae:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	617b      	str	r3, [r7, #20]
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	f002 f9f2 	bl	800dfa6 <SDMMC_CmdGoIdleState>
 800bbc2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d001      	beq.n	800bbce <SD_PowerON+0x2a>
  {
    return errorstate;
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	e072      	b.n	800bcb4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	f002 fa05 	bl	800dfe2 <SDMMC_CmdOperCond>
 800bbd8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d00d      	beq.n	800bbfc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	4618      	mov	r0, r3
 800bbec:	f002 f9db 	bl	800dfa6 <SDMMC_CmdGoIdleState>
 800bbf0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d004      	beq.n	800bc02 <SD_PowerON+0x5e>
    {
      return errorstate;
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	e05b      	b.n	800bcb4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2201      	movs	r2, #1
 800bc00:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc06:	2b01      	cmp	r3, #1
 800bc08:	d137      	bne.n	800bc7a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	2100      	movs	r1, #0
 800bc10:	4618      	mov	r0, r3
 800bc12:	f002 fa05 	bl	800e020 <SDMMC_CmdAppCommand>
 800bc16:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d02d      	beq.n	800bc7a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bc1e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800bc22:	e047      	b.n	800bcb4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	2100      	movs	r1, #0
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	f002 f9f8 	bl	800e020 <SDMMC_CmdAppCommand>
 800bc30:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d001      	beq.n	800bc3c <SD_PowerON+0x98>
    {
      return errorstate;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	e03b      	b.n	800bcb4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	491e      	ldr	r1, [pc, #120]	@ (800bcbc <SD_PowerON+0x118>)
 800bc42:	4618      	mov	r0, r3
 800bc44:	f002 fa0e 	bl	800e064 <SDMMC_CmdAppOperCommand>
 800bc48:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d002      	beq.n	800bc56 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bc50:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800bc54:	e02e      	b.n	800bcb4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	2100      	movs	r1, #0
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	f002 f876 	bl	800dd4e <SDIO_GetResponse>
 800bc62:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800bc64:	697b      	ldr	r3, [r7, #20]
 800bc66:	0fdb      	lsrs	r3, r3, #31
 800bc68:	2b01      	cmp	r3, #1
 800bc6a:	d101      	bne.n	800bc70 <SD_PowerON+0xcc>
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	e000      	b.n	800bc72 <SD_PowerON+0xce>
 800bc70:	2300      	movs	r3, #0
 800bc72:	613b      	str	r3, [r7, #16]

    count++;
 800bc74:	68bb      	ldr	r3, [r7, #8]
 800bc76:	3301      	adds	r3, #1
 800bc78:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800bc80:	4293      	cmp	r3, r2
 800bc82:	d802      	bhi.n	800bc8a <SD_PowerON+0xe6>
 800bc84:	693b      	ldr	r3, [r7, #16]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d0cc      	beq.n	800bc24 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800bc90:	4293      	cmp	r3, r2
 800bc92:	d902      	bls.n	800bc9a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800bc94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bc98:	e00c      	b.n	800bcb4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800bc9a:	697b      	ldr	r3, [r7, #20]
 800bc9c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d003      	beq.n	800bcac <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2201      	movs	r2, #1
 800bca8:	645a      	str	r2, [r3, #68]	@ 0x44
 800bcaa:	e002      	b.n	800bcb2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	2200      	movs	r2, #0
 800bcb0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800bcb2:	2300      	movs	r3, #0
}
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	3718      	adds	r7, #24
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	bd80      	pop	{r7, pc}
 800bcbc:	c1100000 	.word	0xc1100000

0800bcc0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b084      	sub	sp, #16
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
 800bcc8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d102      	bne.n	800bcd6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800bcd0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800bcd4:	e018      	b.n	800bd08 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681a      	ldr	r2, [r3, #0]
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bcde:	041b      	lsls	r3, r3, #16
 800bce0:	4619      	mov	r1, r3
 800bce2:	4610      	mov	r0, r2
 800bce4:	f002 fa3f 	bl	800e166 <SDMMC_CmdSendStatus>
 800bce8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d001      	beq.n	800bcf4 <SD_SendStatus+0x34>
  {
    return errorstate;
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	e009      	b.n	800bd08 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	2100      	movs	r1, #0
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f002 f827 	bl	800dd4e <SDIO_GetResponse>
 800bd00:	4602      	mov	r2, r0
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800bd06:	2300      	movs	r3, #0
}
 800bd08:	4618      	mov	r0, r3
 800bd0a:	3710      	adds	r7, #16
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	bd80      	pop	{r7, pc}

0800bd10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	b082      	sub	sp, #8
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d101      	bne.n	800bd22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bd1e:	2301      	movs	r3, #1
 800bd20:	e041      	b.n	800bda6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bd28:	b2db      	uxtb	r3, r3
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d106      	bne.n	800bd3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	2200      	movs	r2, #0
 800bd32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bd36:	6878      	ldr	r0, [r7, #4]
 800bd38:	f7fa f87c 	bl	8005e34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2202      	movs	r2, #2
 800bd40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681a      	ldr	r2, [r3, #0]
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	3304      	adds	r3, #4
 800bd4c:	4619      	mov	r1, r3
 800bd4e:	4610      	mov	r0, r2
 800bd50:	f000 fc56 	bl	800c600 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2201      	movs	r2, #1
 800bd58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2201      	movs	r2, #1
 800bd60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2201      	movs	r2, #1
 800bd68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2201      	movs	r2, #1
 800bd70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	2201      	movs	r2, #1
 800bd78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2201      	movs	r2, #1
 800bd80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2201      	movs	r2, #1
 800bd88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2201      	movs	r2, #1
 800bd90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2201      	movs	r2, #1
 800bd98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2201      	movs	r2, #1
 800bda0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bda4:	2300      	movs	r3, #0
}
 800bda6:	4618      	mov	r0, r3
 800bda8:	3708      	adds	r7, #8
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}
	...

0800bdb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bdb0:	b480      	push	{r7}
 800bdb2:	b085      	sub	sp, #20
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bdbe:	b2db      	uxtb	r3, r3
 800bdc0:	2b01      	cmp	r3, #1
 800bdc2:	d001      	beq.n	800bdc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	e044      	b.n	800be52 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2202      	movs	r2, #2
 800bdcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	68da      	ldr	r2, [r3, #12]
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	f042 0201 	orr.w	r2, r2, #1
 800bdde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	4a1d      	ldr	r2, [pc, #116]	@ (800be5c <HAL_TIM_Base_Start_IT+0xac>)
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d018      	beq.n	800be1c <HAL_TIM_Base_Start_IT+0x6c>
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	4a1c      	ldr	r2, [pc, #112]	@ (800be60 <HAL_TIM_Base_Start_IT+0xb0>)
 800bdf0:	4293      	cmp	r3, r2
 800bdf2:	d013      	beq.n	800be1c <HAL_TIM_Base_Start_IT+0x6c>
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdfc:	d00e      	beq.n	800be1c <HAL_TIM_Base_Start_IT+0x6c>
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	4a18      	ldr	r2, [pc, #96]	@ (800be64 <HAL_TIM_Base_Start_IT+0xb4>)
 800be04:	4293      	cmp	r3, r2
 800be06:	d009      	beq.n	800be1c <HAL_TIM_Base_Start_IT+0x6c>
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	4a16      	ldr	r2, [pc, #88]	@ (800be68 <HAL_TIM_Base_Start_IT+0xb8>)
 800be0e:	4293      	cmp	r3, r2
 800be10:	d004      	beq.n	800be1c <HAL_TIM_Base_Start_IT+0x6c>
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	4a15      	ldr	r2, [pc, #84]	@ (800be6c <HAL_TIM_Base_Start_IT+0xbc>)
 800be18:	4293      	cmp	r3, r2
 800be1a:	d111      	bne.n	800be40 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	689b      	ldr	r3, [r3, #8]
 800be22:	f003 0307 	and.w	r3, r3, #7
 800be26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	2b06      	cmp	r3, #6
 800be2c:	d010      	beq.n	800be50 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	681a      	ldr	r2, [r3, #0]
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	f042 0201 	orr.w	r2, r2, #1
 800be3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be3e:	e007      	b.n	800be50 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	681a      	ldr	r2, [r3, #0]
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f042 0201 	orr.w	r2, r2, #1
 800be4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800be50:	2300      	movs	r3, #0
}
 800be52:	4618      	mov	r0, r3
 800be54:	3714      	adds	r7, #20
 800be56:	46bd      	mov	sp, r7
 800be58:	bc80      	pop	{r7}
 800be5a:	4770      	bx	lr
 800be5c:	40012c00 	.word	0x40012c00
 800be60:	40013400 	.word	0x40013400
 800be64:	40000400 	.word	0x40000400
 800be68:	40000800 	.word	0x40000800
 800be6c:	40000c00 	.word	0x40000c00

0800be70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b082      	sub	sp, #8
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d101      	bne.n	800be82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800be7e:	2301      	movs	r3, #1
 800be80:	e041      	b.n	800bf06 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800be88:	b2db      	uxtb	r3, r3
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d106      	bne.n	800be9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	2200      	movs	r2, #0
 800be92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800be96:	6878      	ldr	r0, [r7, #4]
 800be98:	f000 f839 	bl	800bf0e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2202      	movs	r2, #2
 800bea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681a      	ldr	r2, [r3, #0]
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	3304      	adds	r3, #4
 800beac:	4619      	mov	r1, r3
 800beae:	4610      	mov	r0, r2
 800beb0:	f000 fba6 	bl	800c600 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2201      	movs	r2, #1
 800beb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	2201      	movs	r2, #1
 800bec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2201      	movs	r2, #1
 800bec8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2201      	movs	r2, #1
 800bed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2201      	movs	r2, #1
 800bed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2201      	movs	r2, #1
 800bee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	2201      	movs	r2, #1
 800bee8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2201      	movs	r2, #1
 800bef0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2201      	movs	r2, #1
 800bef8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2201      	movs	r2, #1
 800bf00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bf04:	2300      	movs	r3, #0
}
 800bf06:	4618      	mov	r0, r3
 800bf08:	3708      	adds	r7, #8
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	bd80      	pop	{r7, pc}

0800bf0e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bf0e:	b480      	push	{r7}
 800bf10:	b083      	sub	sp, #12
 800bf12:	af00      	add	r7, sp, #0
 800bf14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bf16:	bf00      	nop
 800bf18:	370c      	adds	r7, #12
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bc80      	pop	{r7}
 800bf1e:	4770      	bx	lr

0800bf20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b084      	sub	sp, #16
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
 800bf28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bf2a:	683b      	ldr	r3, [r7, #0]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d109      	bne.n	800bf44 <HAL_TIM_PWM_Start+0x24>
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bf36:	b2db      	uxtb	r3, r3
 800bf38:	2b01      	cmp	r3, #1
 800bf3a:	bf14      	ite	ne
 800bf3c:	2301      	movne	r3, #1
 800bf3e:	2300      	moveq	r3, #0
 800bf40:	b2db      	uxtb	r3, r3
 800bf42:	e022      	b.n	800bf8a <HAL_TIM_PWM_Start+0x6a>
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	2b04      	cmp	r3, #4
 800bf48:	d109      	bne.n	800bf5e <HAL_TIM_PWM_Start+0x3e>
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bf50:	b2db      	uxtb	r3, r3
 800bf52:	2b01      	cmp	r3, #1
 800bf54:	bf14      	ite	ne
 800bf56:	2301      	movne	r3, #1
 800bf58:	2300      	moveq	r3, #0
 800bf5a:	b2db      	uxtb	r3, r3
 800bf5c:	e015      	b.n	800bf8a <HAL_TIM_PWM_Start+0x6a>
 800bf5e:	683b      	ldr	r3, [r7, #0]
 800bf60:	2b08      	cmp	r3, #8
 800bf62:	d109      	bne.n	800bf78 <HAL_TIM_PWM_Start+0x58>
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bf6a:	b2db      	uxtb	r3, r3
 800bf6c:	2b01      	cmp	r3, #1
 800bf6e:	bf14      	ite	ne
 800bf70:	2301      	movne	r3, #1
 800bf72:	2300      	moveq	r3, #0
 800bf74:	b2db      	uxtb	r3, r3
 800bf76:	e008      	b.n	800bf8a <HAL_TIM_PWM_Start+0x6a>
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bf7e:	b2db      	uxtb	r3, r3
 800bf80:	2b01      	cmp	r3, #1
 800bf82:	bf14      	ite	ne
 800bf84:	2301      	movne	r3, #1
 800bf86:	2300      	moveq	r3, #0
 800bf88:	b2db      	uxtb	r3, r3
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d001      	beq.n	800bf92 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800bf8e:	2301      	movs	r3, #1
 800bf90:	e072      	b.n	800c078 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d104      	bne.n	800bfa2 <HAL_TIM_PWM_Start+0x82>
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	2202      	movs	r2, #2
 800bf9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bfa0:	e013      	b.n	800bfca <HAL_TIM_PWM_Start+0xaa>
 800bfa2:	683b      	ldr	r3, [r7, #0]
 800bfa4:	2b04      	cmp	r3, #4
 800bfa6:	d104      	bne.n	800bfb2 <HAL_TIM_PWM_Start+0x92>
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	2202      	movs	r2, #2
 800bfac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bfb0:	e00b      	b.n	800bfca <HAL_TIM_PWM_Start+0xaa>
 800bfb2:	683b      	ldr	r3, [r7, #0]
 800bfb4:	2b08      	cmp	r3, #8
 800bfb6:	d104      	bne.n	800bfc2 <HAL_TIM_PWM_Start+0xa2>
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2202      	movs	r2, #2
 800bfbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bfc0:	e003      	b.n	800bfca <HAL_TIM_PWM_Start+0xaa>
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	2202      	movs	r2, #2
 800bfc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	2201      	movs	r2, #1
 800bfd0:	6839      	ldr	r1, [r7, #0]
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	f000 fdd0 	bl	800cb78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	4a28      	ldr	r2, [pc, #160]	@ (800c080 <HAL_TIM_PWM_Start+0x160>)
 800bfde:	4293      	cmp	r3, r2
 800bfe0:	d004      	beq.n	800bfec <HAL_TIM_PWM_Start+0xcc>
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	4a27      	ldr	r2, [pc, #156]	@ (800c084 <HAL_TIM_PWM_Start+0x164>)
 800bfe8:	4293      	cmp	r3, r2
 800bfea:	d101      	bne.n	800bff0 <HAL_TIM_PWM_Start+0xd0>
 800bfec:	2301      	movs	r3, #1
 800bfee:	e000      	b.n	800bff2 <HAL_TIM_PWM_Start+0xd2>
 800bff0:	2300      	movs	r3, #0
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d007      	beq.n	800c006 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c004:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	4a1d      	ldr	r2, [pc, #116]	@ (800c080 <HAL_TIM_PWM_Start+0x160>)
 800c00c:	4293      	cmp	r3, r2
 800c00e:	d018      	beq.n	800c042 <HAL_TIM_PWM_Start+0x122>
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	4a1b      	ldr	r2, [pc, #108]	@ (800c084 <HAL_TIM_PWM_Start+0x164>)
 800c016:	4293      	cmp	r3, r2
 800c018:	d013      	beq.n	800c042 <HAL_TIM_PWM_Start+0x122>
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c022:	d00e      	beq.n	800c042 <HAL_TIM_PWM_Start+0x122>
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	4a17      	ldr	r2, [pc, #92]	@ (800c088 <HAL_TIM_PWM_Start+0x168>)
 800c02a:	4293      	cmp	r3, r2
 800c02c:	d009      	beq.n	800c042 <HAL_TIM_PWM_Start+0x122>
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	4a16      	ldr	r2, [pc, #88]	@ (800c08c <HAL_TIM_PWM_Start+0x16c>)
 800c034:	4293      	cmp	r3, r2
 800c036:	d004      	beq.n	800c042 <HAL_TIM_PWM_Start+0x122>
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	4a14      	ldr	r2, [pc, #80]	@ (800c090 <HAL_TIM_PWM_Start+0x170>)
 800c03e:	4293      	cmp	r3, r2
 800c040:	d111      	bne.n	800c066 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	689b      	ldr	r3, [r3, #8]
 800c048:	f003 0307 	and.w	r3, r3, #7
 800c04c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	2b06      	cmp	r3, #6
 800c052:	d010      	beq.n	800c076 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	681a      	ldr	r2, [r3, #0]
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	f042 0201 	orr.w	r2, r2, #1
 800c062:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c064:	e007      	b.n	800c076 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	681a      	ldr	r2, [r3, #0]
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	f042 0201 	orr.w	r2, r2, #1
 800c074:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c076:	2300      	movs	r3, #0
}
 800c078:	4618      	mov	r0, r3
 800c07a:	3710      	adds	r7, #16
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bd80      	pop	{r7, pc}
 800c080:	40012c00 	.word	0x40012c00
 800c084:	40013400 	.word	0x40013400
 800c088:	40000400 	.word	0x40000400
 800c08c:	40000800 	.word	0x40000800
 800c090:	40000c00 	.word	0x40000c00

0800c094 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c094:	b580      	push	{r7, lr}
 800c096:	b082      	sub	sp, #8
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	691b      	ldr	r3, [r3, #16]
 800c0a2:	f003 0302 	and.w	r3, r3, #2
 800c0a6:	2b02      	cmp	r3, #2
 800c0a8:	d122      	bne.n	800c0f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	68db      	ldr	r3, [r3, #12]
 800c0b0:	f003 0302 	and.w	r3, r3, #2
 800c0b4:	2b02      	cmp	r3, #2
 800c0b6:	d11b      	bne.n	800c0f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	f06f 0202 	mvn.w	r2, #2
 800c0c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	2201      	movs	r2, #1
 800c0c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	699b      	ldr	r3, [r3, #24]
 800c0ce:	f003 0303 	and.w	r3, r3, #3
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d003      	beq.n	800c0de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f000 fa76 	bl	800c5c8 <HAL_TIM_IC_CaptureCallback>
 800c0dc:	e005      	b.n	800c0ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f000 fa69 	bl	800c5b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	f000 fa78 	bl	800c5da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	2200      	movs	r2, #0
 800c0ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	691b      	ldr	r3, [r3, #16]
 800c0f6:	f003 0304 	and.w	r3, r3, #4
 800c0fa:	2b04      	cmp	r3, #4
 800c0fc:	d122      	bne.n	800c144 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	68db      	ldr	r3, [r3, #12]
 800c104:	f003 0304 	and.w	r3, r3, #4
 800c108:	2b04      	cmp	r3, #4
 800c10a:	d11b      	bne.n	800c144 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	f06f 0204 	mvn.w	r2, #4
 800c114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	2202      	movs	r2, #2
 800c11a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	699b      	ldr	r3, [r3, #24]
 800c122:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c126:	2b00      	cmp	r3, #0
 800c128:	d003      	beq.n	800c132 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c12a:	6878      	ldr	r0, [r7, #4]
 800c12c:	f000 fa4c 	bl	800c5c8 <HAL_TIM_IC_CaptureCallback>
 800c130:	e005      	b.n	800c13e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f000 fa3f 	bl	800c5b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c138:	6878      	ldr	r0, [r7, #4]
 800c13a:	f000 fa4e 	bl	800c5da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	2200      	movs	r2, #0
 800c142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	691b      	ldr	r3, [r3, #16]
 800c14a:	f003 0308 	and.w	r3, r3, #8
 800c14e:	2b08      	cmp	r3, #8
 800c150:	d122      	bne.n	800c198 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	68db      	ldr	r3, [r3, #12]
 800c158:	f003 0308 	and.w	r3, r3, #8
 800c15c:	2b08      	cmp	r3, #8
 800c15e:	d11b      	bne.n	800c198 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	f06f 0208 	mvn.w	r2, #8
 800c168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	2204      	movs	r2, #4
 800c16e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	69db      	ldr	r3, [r3, #28]
 800c176:	f003 0303 	and.w	r3, r3, #3
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d003      	beq.n	800c186 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c17e:	6878      	ldr	r0, [r7, #4]
 800c180:	f000 fa22 	bl	800c5c8 <HAL_TIM_IC_CaptureCallback>
 800c184:	e005      	b.n	800c192 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c186:	6878      	ldr	r0, [r7, #4]
 800c188:	f000 fa15 	bl	800c5b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c18c:	6878      	ldr	r0, [r7, #4]
 800c18e:	f000 fa24 	bl	800c5da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2200      	movs	r2, #0
 800c196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	691b      	ldr	r3, [r3, #16]
 800c19e:	f003 0310 	and.w	r3, r3, #16
 800c1a2:	2b10      	cmp	r3, #16
 800c1a4:	d122      	bne.n	800c1ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	68db      	ldr	r3, [r3, #12]
 800c1ac:	f003 0310 	and.w	r3, r3, #16
 800c1b0:	2b10      	cmp	r3, #16
 800c1b2:	d11b      	bne.n	800c1ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	f06f 0210 	mvn.w	r2, #16
 800c1bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2208      	movs	r2, #8
 800c1c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	69db      	ldr	r3, [r3, #28]
 800c1ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d003      	beq.n	800c1da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c1d2:	6878      	ldr	r0, [r7, #4]
 800c1d4:	f000 f9f8 	bl	800c5c8 <HAL_TIM_IC_CaptureCallback>
 800c1d8:	e005      	b.n	800c1e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c1da:	6878      	ldr	r0, [r7, #4]
 800c1dc:	f000 f9eb 	bl	800c5b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c1e0:	6878      	ldr	r0, [r7, #4]
 800c1e2:	f000 f9fa 	bl	800c5da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	691b      	ldr	r3, [r3, #16]
 800c1f2:	f003 0301 	and.w	r3, r3, #1
 800c1f6:	2b01      	cmp	r3, #1
 800c1f8:	d10e      	bne.n	800c218 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	68db      	ldr	r3, [r3, #12]
 800c200:	f003 0301 	and.w	r3, r3, #1
 800c204:	2b01      	cmp	r3, #1
 800c206:	d107      	bne.n	800c218 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	f06f 0201 	mvn.w	r2, #1
 800c210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c212:	6878      	ldr	r0, [r7, #4]
 800c214:	f7f9 fb5a 	bl	80058cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	691b      	ldr	r3, [r3, #16]
 800c21e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c222:	2b80      	cmp	r3, #128	@ 0x80
 800c224:	d10e      	bne.n	800c244 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	68db      	ldr	r3, [r3, #12]
 800c22c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c230:	2b80      	cmp	r3, #128	@ 0x80
 800c232:	d107      	bne.n	800c244 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800c23c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	f000 fd33 	bl	800ccaa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	691b      	ldr	r3, [r3, #16]
 800c24a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c24e:	2b40      	cmp	r3, #64	@ 0x40
 800c250:	d10e      	bne.n	800c270 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	68db      	ldr	r3, [r3, #12]
 800c258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c25c:	2b40      	cmp	r3, #64	@ 0x40
 800c25e:	d107      	bne.n	800c270 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c268:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c26a:	6878      	ldr	r0, [r7, #4]
 800c26c:	f000 f9be 	bl	800c5ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	691b      	ldr	r3, [r3, #16]
 800c276:	f003 0320 	and.w	r3, r3, #32
 800c27a:	2b20      	cmp	r3, #32
 800c27c:	d10e      	bne.n	800c29c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	68db      	ldr	r3, [r3, #12]
 800c284:	f003 0320 	and.w	r3, r3, #32
 800c288:	2b20      	cmp	r3, #32
 800c28a:	d107      	bne.n	800c29c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	f06f 0220 	mvn.w	r2, #32
 800c294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c296:	6878      	ldr	r0, [r7, #4]
 800c298:	f000 fcfe 	bl	800cc98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c29c:	bf00      	nop
 800c29e:	3708      	adds	r7, #8
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	bd80      	pop	{r7, pc}

0800c2a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b086      	sub	sp, #24
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	60f8      	str	r0, [r7, #12]
 800c2ac:	60b9      	str	r1, [r7, #8]
 800c2ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c2ba:	2b01      	cmp	r3, #1
 800c2bc:	d101      	bne.n	800c2c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c2be:	2302      	movs	r3, #2
 800c2c0:	e0ae      	b.n	800c420 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	2201      	movs	r2, #1
 800c2c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	2b0c      	cmp	r3, #12
 800c2ce:	f200 809f 	bhi.w	800c410 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800c2d2:	a201      	add	r2, pc, #4	@ (adr r2, 800c2d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c2d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2d8:	0800c30d 	.word	0x0800c30d
 800c2dc:	0800c411 	.word	0x0800c411
 800c2e0:	0800c411 	.word	0x0800c411
 800c2e4:	0800c411 	.word	0x0800c411
 800c2e8:	0800c34d 	.word	0x0800c34d
 800c2ec:	0800c411 	.word	0x0800c411
 800c2f0:	0800c411 	.word	0x0800c411
 800c2f4:	0800c411 	.word	0x0800c411
 800c2f8:	0800c38f 	.word	0x0800c38f
 800c2fc:	0800c411 	.word	0x0800c411
 800c300:	0800c411 	.word	0x0800c411
 800c304:	0800c411 	.word	0x0800c411
 800c308:	0800c3cf 	.word	0x0800c3cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	68b9      	ldr	r1, [r7, #8]
 800c312:	4618      	mov	r0, r3
 800c314:	f000 f9ee 	bl	800c6f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	699a      	ldr	r2, [r3, #24]
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	f042 0208 	orr.w	r2, r2, #8
 800c326:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	699a      	ldr	r2, [r3, #24]
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	f022 0204 	bic.w	r2, r2, #4
 800c336:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	6999      	ldr	r1, [r3, #24]
 800c33e:	68bb      	ldr	r3, [r7, #8]
 800c340:	691a      	ldr	r2, [r3, #16]
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	430a      	orrs	r2, r1
 800c348:	619a      	str	r2, [r3, #24]
      break;
 800c34a:	e064      	b.n	800c416 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	68b9      	ldr	r1, [r7, #8]
 800c352:	4618      	mov	r0, r3
 800c354:	f000 fa3e 	bl	800c7d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	699a      	ldr	r2, [r3, #24]
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c366:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	699a      	ldr	r2, [r3, #24]
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c376:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	6999      	ldr	r1, [r3, #24]
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	691b      	ldr	r3, [r3, #16]
 800c382:	021a      	lsls	r2, r3, #8
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	430a      	orrs	r2, r1
 800c38a:	619a      	str	r2, [r3, #24]
      break;
 800c38c:	e043      	b.n	800c416 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	68b9      	ldr	r1, [r7, #8]
 800c394:	4618      	mov	r0, r3
 800c396:	f000 fa91 	bl	800c8bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	69da      	ldr	r2, [r3, #28]
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	f042 0208 	orr.w	r2, r2, #8
 800c3a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	69da      	ldr	r2, [r3, #28]
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	f022 0204 	bic.w	r2, r2, #4
 800c3b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	69d9      	ldr	r1, [r3, #28]
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	691a      	ldr	r2, [r3, #16]
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	430a      	orrs	r2, r1
 800c3ca:	61da      	str	r2, [r3, #28]
      break;
 800c3cc:	e023      	b.n	800c416 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	68b9      	ldr	r1, [r7, #8]
 800c3d4:	4618      	mov	r0, r3
 800c3d6:	f000 fae5 	bl	800c9a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	69da      	ldr	r2, [r3, #28]
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c3e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	69da      	ldr	r2, [r3, #28]
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c3f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	69d9      	ldr	r1, [r3, #28]
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	691b      	ldr	r3, [r3, #16]
 800c404:	021a      	lsls	r2, r3, #8
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	430a      	orrs	r2, r1
 800c40c:	61da      	str	r2, [r3, #28]
      break;
 800c40e:	e002      	b.n	800c416 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800c410:	2301      	movs	r3, #1
 800c412:	75fb      	strb	r3, [r7, #23]
      break;
 800c414:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	2200      	movs	r2, #0
 800c41a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c41e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c420:	4618      	mov	r0, r3
 800c422:	3718      	adds	r7, #24
 800c424:	46bd      	mov	sp, r7
 800c426:	bd80      	pop	{r7, pc}

0800c428 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c428:	b580      	push	{r7, lr}
 800c42a:	b084      	sub	sp, #16
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	6078      	str	r0, [r7, #4]
 800c430:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c432:	2300      	movs	r3, #0
 800c434:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c43c:	2b01      	cmp	r3, #1
 800c43e:	d101      	bne.n	800c444 <HAL_TIM_ConfigClockSource+0x1c>
 800c440:	2302      	movs	r3, #2
 800c442:	e0b4      	b.n	800c5ae <HAL_TIM_ConfigClockSource+0x186>
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2201      	movs	r2, #1
 800c448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2202      	movs	r2, #2
 800c450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	689b      	ldr	r3, [r3, #8]
 800c45a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800c462:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c46a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	68ba      	ldr	r2, [r7, #8]
 800c472:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c474:	683b      	ldr	r3, [r7, #0]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c47c:	d03e      	beq.n	800c4fc <HAL_TIM_ConfigClockSource+0xd4>
 800c47e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c482:	f200 8087 	bhi.w	800c594 <HAL_TIM_ConfigClockSource+0x16c>
 800c486:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c48a:	f000 8086 	beq.w	800c59a <HAL_TIM_ConfigClockSource+0x172>
 800c48e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c492:	d87f      	bhi.n	800c594 <HAL_TIM_ConfigClockSource+0x16c>
 800c494:	2b70      	cmp	r3, #112	@ 0x70
 800c496:	d01a      	beq.n	800c4ce <HAL_TIM_ConfigClockSource+0xa6>
 800c498:	2b70      	cmp	r3, #112	@ 0x70
 800c49a:	d87b      	bhi.n	800c594 <HAL_TIM_ConfigClockSource+0x16c>
 800c49c:	2b60      	cmp	r3, #96	@ 0x60
 800c49e:	d050      	beq.n	800c542 <HAL_TIM_ConfigClockSource+0x11a>
 800c4a0:	2b60      	cmp	r3, #96	@ 0x60
 800c4a2:	d877      	bhi.n	800c594 <HAL_TIM_ConfigClockSource+0x16c>
 800c4a4:	2b50      	cmp	r3, #80	@ 0x50
 800c4a6:	d03c      	beq.n	800c522 <HAL_TIM_ConfigClockSource+0xfa>
 800c4a8:	2b50      	cmp	r3, #80	@ 0x50
 800c4aa:	d873      	bhi.n	800c594 <HAL_TIM_ConfigClockSource+0x16c>
 800c4ac:	2b40      	cmp	r3, #64	@ 0x40
 800c4ae:	d058      	beq.n	800c562 <HAL_TIM_ConfigClockSource+0x13a>
 800c4b0:	2b40      	cmp	r3, #64	@ 0x40
 800c4b2:	d86f      	bhi.n	800c594 <HAL_TIM_ConfigClockSource+0x16c>
 800c4b4:	2b30      	cmp	r3, #48	@ 0x30
 800c4b6:	d064      	beq.n	800c582 <HAL_TIM_ConfigClockSource+0x15a>
 800c4b8:	2b30      	cmp	r3, #48	@ 0x30
 800c4ba:	d86b      	bhi.n	800c594 <HAL_TIM_ConfigClockSource+0x16c>
 800c4bc:	2b20      	cmp	r3, #32
 800c4be:	d060      	beq.n	800c582 <HAL_TIM_ConfigClockSource+0x15a>
 800c4c0:	2b20      	cmp	r3, #32
 800c4c2:	d867      	bhi.n	800c594 <HAL_TIM_ConfigClockSource+0x16c>
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d05c      	beq.n	800c582 <HAL_TIM_ConfigClockSource+0x15a>
 800c4c8:	2b10      	cmp	r3, #16
 800c4ca:	d05a      	beq.n	800c582 <HAL_TIM_ConfigClockSource+0x15a>
 800c4cc:	e062      	b.n	800c594 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c4de:	f000 fb2c 	bl	800cb3a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	689b      	ldr	r3, [r3, #8]
 800c4e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c4ea:	68bb      	ldr	r3, [r7, #8]
 800c4ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c4f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	68ba      	ldr	r2, [r7, #8]
 800c4f8:	609a      	str	r2, [r3, #8]
      break;
 800c4fa:	e04f      	b.n	800c59c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c504:	683b      	ldr	r3, [r7, #0]
 800c506:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c508:	683b      	ldr	r3, [r7, #0]
 800c50a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c50c:	f000 fb15 	bl	800cb3a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	689a      	ldr	r2, [r3, #8]
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c51e:	609a      	str	r2, [r3, #8]
      break;
 800c520:	e03c      	b.n	800c59c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c526:	683b      	ldr	r3, [r7, #0]
 800c528:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c52a:	683b      	ldr	r3, [r7, #0]
 800c52c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c52e:	461a      	mov	r2, r3
 800c530:	f000 fa8c 	bl	800ca4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	2150      	movs	r1, #80	@ 0x50
 800c53a:	4618      	mov	r0, r3
 800c53c:	f000 fae3 	bl	800cb06 <TIM_ITRx_SetConfig>
      break;
 800c540:	e02c      	b.n	800c59c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c546:	683b      	ldr	r3, [r7, #0]
 800c548:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c54a:	683b      	ldr	r3, [r7, #0]
 800c54c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c54e:	461a      	mov	r2, r3
 800c550:	f000 faaa 	bl	800caa8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	2160      	movs	r1, #96	@ 0x60
 800c55a:	4618      	mov	r0, r3
 800c55c:	f000 fad3 	bl	800cb06 <TIM_ITRx_SetConfig>
      break;
 800c560:	e01c      	b.n	800c59c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c56a:	683b      	ldr	r3, [r7, #0]
 800c56c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c56e:	461a      	mov	r2, r3
 800c570:	f000 fa6c 	bl	800ca4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	2140      	movs	r1, #64	@ 0x40
 800c57a:	4618      	mov	r0, r3
 800c57c:	f000 fac3 	bl	800cb06 <TIM_ITRx_SetConfig>
      break;
 800c580:	e00c      	b.n	800c59c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681a      	ldr	r2, [r3, #0]
 800c586:	683b      	ldr	r3, [r7, #0]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	4619      	mov	r1, r3
 800c58c:	4610      	mov	r0, r2
 800c58e:	f000 faba 	bl	800cb06 <TIM_ITRx_SetConfig>
      break;
 800c592:	e003      	b.n	800c59c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800c594:	2301      	movs	r3, #1
 800c596:	73fb      	strb	r3, [r7, #15]
      break;
 800c598:	e000      	b.n	800c59c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800c59a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2201      	movs	r2, #1
 800c5a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c5ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	3710      	adds	r7, #16
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bd80      	pop	{r7, pc}

0800c5b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c5b6:	b480      	push	{r7}
 800c5b8:	b083      	sub	sp, #12
 800c5ba:	af00      	add	r7, sp, #0
 800c5bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c5be:	bf00      	nop
 800c5c0:	370c      	adds	r7, #12
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bc80      	pop	{r7}
 800c5c6:	4770      	bx	lr

0800c5c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b083      	sub	sp, #12
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c5d0:	bf00      	nop
 800c5d2:	370c      	adds	r7, #12
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bc80      	pop	{r7}
 800c5d8:	4770      	bx	lr

0800c5da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c5da:	b480      	push	{r7}
 800c5dc:	b083      	sub	sp, #12
 800c5de:	af00      	add	r7, sp, #0
 800c5e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c5e2:	bf00      	nop
 800c5e4:	370c      	adds	r7, #12
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	bc80      	pop	{r7}
 800c5ea:	4770      	bx	lr

0800c5ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c5ec:	b480      	push	{r7}
 800c5ee:	b083      	sub	sp, #12
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c5f4:	bf00      	nop
 800c5f6:	370c      	adds	r7, #12
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	bc80      	pop	{r7}
 800c5fc:	4770      	bx	lr
	...

0800c600 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c600:	b480      	push	{r7}
 800c602:	b085      	sub	sp, #20
 800c604:	af00      	add	r7, sp, #0
 800c606:	6078      	str	r0, [r7, #4]
 800c608:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	4a33      	ldr	r2, [pc, #204]	@ (800c6e0 <TIM_Base_SetConfig+0xe0>)
 800c614:	4293      	cmp	r3, r2
 800c616:	d013      	beq.n	800c640 <TIM_Base_SetConfig+0x40>
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	4a32      	ldr	r2, [pc, #200]	@ (800c6e4 <TIM_Base_SetConfig+0xe4>)
 800c61c:	4293      	cmp	r3, r2
 800c61e:	d00f      	beq.n	800c640 <TIM_Base_SetConfig+0x40>
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c626:	d00b      	beq.n	800c640 <TIM_Base_SetConfig+0x40>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	4a2f      	ldr	r2, [pc, #188]	@ (800c6e8 <TIM_Base_SetConfig+0xe8>)
 800c62c:	4293      	cmp	r3, r2
 800c62e:	d007      	beq.n	800c640 <TIM_Base_SetConfig+0x40>
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	4a2e      	ldr	r2, [pc, #184]	@ (800c6ec <TIM_Base_SetConfig+0xec>)
 800c634:	4293      	cmp	r3, r2
 800c636:	d003      	beq.n	800c640 <TIM_Base_SetConfig+0x40>
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	4a2d      	ldr	r2, [pc, #180]	@ (800c6f0 <TIM_Base_SetConfig+0xf0>)
 800c63c:	4293      	cmp	r3, r2
 800c63e:	d108      	bne.n	800c652 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c646:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	685b      	ldr	r3, [r3, #4]
 800c64c:	68fa      	ldr	r2, [r7, #12]
 800c64e:	4313      	orrs	r3, r2
 800c650:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	4a22      	ldr	r2, [pc, #136]	@ (800c6e0 <TIM_Base_SetConfig+0xe0>)
 800c656:	4293      	cmp	r3, r2
 800c658:	d013      	beq.n	800c682 <TIM_Base_SetConfig+0x82>
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	4a21      	ldr	r2, [pc, #132]	@ (800c6e4 <TIM_Base_SetConfig+0xe4>)
 800c65e:	4293      	cmp	r3, r2
 800c660:	d00f      	beq.n	800c682 <TIM_Base_SetConfig+0x82>
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c668:	d00b      	beq.n	800c682 <TIM_Base_SetConfig+0x82>
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	4a1e      	ldr	r2, [pc, #120]	@ (800c6e8 <TIM_Base_SetConfig+0xe8>)
 800c66e:	4293      	cmp	r3, r2
 800c670:	d007      	beq.n	800c682 <TIM_Base_SetConfig+0x82>
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	4a1d      	ldr	r2, [pc, #116]	@ (800c6ec <TIM_Base_SetConfig+0xec>)
 800c676:	4293      	cmp	r3, r2
 800c678:	d003      	beq.n	800c682 <TIM_Base_SetConfig+0x82>
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	4a1c      	ldr	r2, [pc, #112]	@ (800c6f0 <TIM_Base_SetConfig+0xf0>)
 800c67e:	4293      	cmp	r3, r2
 800c680:	d108      	bne.n	800c694 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c688:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c68a:	683b      	ldr	r3, [r7, #0]
 800c68c:	68db      	ldr	r3, [r3, #12]
 800c68e:	68fa      	ldr	r2, [r7, #12]
 800c690:	4313      	orrs	r3, r2
 800c692:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c69a:	683b      	ldr	r3, [r7, #0]
 800c69c:	695b      	ldr	r3, [r3, #20]
 800c69e:	4313      	orrs	r3, r2
 800c6a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	68fa      	ldr	r2, [r7, #12]
 800c6a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c6a8:	683b      	ldr	r3, [r7, #0]
 800c6aa:	689a      	ldr	r2, [r3, #8]
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	681a      	ldr	r2, [r3, #0]
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	4a09      	ldr	r2, [pc, #36]	@ (800c6e0 <TIM_Base_SetConfig+0xe0>)
 800c6bc:	4293      	cmp	r3, r2
 800c6be:	d003      	beq.n	800c6c8 <TIM_Base_SetConfig+0xc8>
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	4a08      	ldr	r2, [pc, #32]	@ (800c6e4 <TIM_Base_SetConfig+0xe4>)
 800c6c4:	4293      	cmp	r3, r2
 800c6c6:	d103      	bne.n	800c6d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	691a      	ldr	r2, [r3, #16]
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	2201      	movs	r2, #1
 800c6d4:	615a      	str	r2, [r3, #20]
}
 800c6d6:	bf00      	nop
 800c6d8:	3714      	adds	r7, #20
 800c6da:	46bd      	mov	sp, r7
 800c6dc:	bc80      	pop	{r7}
 800c6de:	4770      	bx	lr
 800c6e0:	40012c00 	.word	0x40012c00
 800c6e4:	40013400 	.word	0x40013400
 800c6e8:	40000400 	.word	0x40000400
 800c6ec:	40000800 	.word	0x40000800
 800c6f0:	40000c00 	.word	0x40000c00

0800c6f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c6f4:	b480      	push	{r7}
 800c6f6:	b087      	sub	sp, #28
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
 800c6fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	6a1b      	ldr	r3, [r3, #32]
 800c702:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	6a1b      	ldr	r3, [r3, #32]
 800c708:	f023 0201 	bic.w	r2, r3, #1
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	685b      	ldr	r3, [r3, #4]
 800c714:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	699b      	ldr	r3, [r3, #24]
 800c71a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c722:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	f023 0303 	bic.w	r3, r3, #3
 800c72a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c72c:	683b      	ldr	r3, [r7, #0]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	68fa      	ldr	r2, [r7, #12]
 800c732:	4313      	orrs	r3, r2
 800c734:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c736:	697b      	ldr	r3, [r7, #20]
 800c738:	f023 0302 	bic.w	r3, r3, #2
 800c73c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	689b      	ldr	r3, [r3, #8]
 800c742:	697a      	ldr	r2, [r7, #20]
 800c744:	4313      	orrs	r3, r2
 800c746:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	4a20      	ldr	r2, [pc, #128]	@ (800c7cc <TIM_OC1_SetConfig+0xd8>)
 800c74c:	4293      	cmp	r3, r2
 800c74e:	d003      	beq.n	800c758 <TIM_OC1_SetConfig+0x64>
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	4a1f      	ldr	r2, [pc, #124]	@ (800c7d0 <TIM_OC1_SetConfig+0xdc>)
 800c754:	4293      	cmp	r3, r2
 800c756:	d10c      	bne.n	800c772 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c758:	697b      	ldr	r3, [r7, #20]
 800c75a:	f023 0308 	bic.w	r3, r3, #8
 800c75e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c760:	683b      	ldr	r3, [r7, #0]
 800c762:	68db      	ldr	r3, [r3, #12]
 800c764:	697a      	ldr	r2, [r7, #20]
 800c766:	4313      	orrs	r3, r2
 800c768:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c76a:	697b      	ldr	r3, [r7, #20]
 800c76c:	f023 0304 	bic.w	r3, r3, #4
 800c770:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	4a15      	ldr	r2, [pc, #84]	@ (800c7cc <TIM_OC1_SetConfig+0xd8>)
 800c776:	4293      	cmp	r3, r2
 800c778:	d003      	beq.n	800c782 <TIM_OC1_SetConfig+0x8e>
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	4a14      	ldr	r2, [pc, #80]	@ (800c7d0 <TIM_OC1_SetConfig+0xdc>)
 800c77e:	4293      	cmp	r3, r2
 800c780:	d111      	bne.n	800c7a6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c782:	693b      	ldr	r3, [r7, #16]
 800c784:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c788:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c78a:	693b      	ldr	r3, [r7, #16]
 800c78c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c790:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	695b      	ldr	r3, [r3, #20]
 800c796:	693a      	ldr	r2, [r7, #16]
 800c798:	4313      	orrs	r3, r2
 800c79a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	699b      	ldr	r3, [r3, #24]
 800c7a0:	693a      	ldr	r2, [r7, #16]
 800c7a2:	4313      	orrs	r3, r2
 800c7a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	693a      	ldr	r2, [r7, #16]
 800c7aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	68fa      	ldr	r2, [r7, #12]
 800c7b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c7b2:	683b      	ldr	r3, [r7, #0]
 800c7b4:	685a      	ldr	r2, [r3, #4]
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	697a      	ldr	r2, [r7, #20]
 800c7be:	621a      	str	r2, [r3, #32]
}
 800c7c0:	bf00      	nop
 800c7c2:	371c      	adds	r7, #28
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	bc80      	pop	{r7}
 800c7c8:	4770      	bx	lr
 800c7ca:	bf00      	nop
 800c7cc:	40012c00 	.word	0x40012c00
 800c7d0:	40013400 	.word	0x40013400

0800c7d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c7d4:	b480      	push	{r7}
 800c7d6:	b087      	sub	sp, #28
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]
 800c7dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	6a1b      	ldr	r3, [r3, #32]
 800c7e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	6a1b      	ldr	r3, [r3, #32]
 800c7e8:	f023 0210 	bic.w	r2, r3, #16
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	685b      	ldr	r3, [r3, #4]
 800c7f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	699b      	ldr	r3, [r3, #24]
 800c7fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c80a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	021b      	lsls	r3, r3, #8
 800c812:	68fa      	ldr	r2, [r7, #12]
 800c814:	4313      	orrs	r3, r2
 800c816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c818:	697b      	ldr	r3, [r7, #20]
 800c81a:	f023 0320 	bic.w	r3, r3, #32
 800c81e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	689b      	ldr	r3, [r3, #8]
 800c824:	011b      	lsls	r3, r3, #4
 800c826:	697a      	ldr	r2, [r7, #20]
 800c828:	4313      	orrs	r3, r2
 800c82a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	4a21      	ldr	r2, [pc, #132]	@ (800c8b4 <TIM_OC2_SetConfig+0xe0>)
 800c830:	4293      	cmp	r3, r2
 800c832:	d003      	beq.n	800c83c <TIM_OC2_SetConfig+0x68>
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	4a20      	ldr	r2, [pc, #128]	@ (800c8b8 <TIM_OC2_SetConfig+0xe4>)
 800c838:	4293      	cmp	r3, r2
 800c83a:	d10d      	bne.n	800c858 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c83c:	697b      	ldr	r3, [r7, #20]
 800c83e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c842:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c844:	683b      	ldr	r3, [r7, #0]
 800c846:	68db      	ldr	r3, [r3, #12]
 800c848:	011b      	lsls	r3, r3, #4
 800c84a:	697a      	ldr	r2, [r7, #20]
 800c84c:	4313      	orrs	r3, r2
 800c84e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c850:	697b      	ldr	r3, [r7, #20]
 800c852:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c856:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	4a16      	ldr	r2, [pc, #88]	@ (800c8b4 <TIM_OC2_SetConfig+0xe0>)
 800c85c:	4293      	cmp	r3, r2
 800c85e:	d003      	beq.n	800c868 <TIM_OC2_SetConfig+0x94>
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	4a15      	ldr	r2, [pc, #84]	@ (800c8b8 <TIM_OC2_SetConfig+0xe4>)
 800c864:	4293      	cmp	r3, r2
 800c866:	d113      	bne.n	800c890 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c868:	693b      	ldr	r3, [r7, #16]
 800c86a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c86e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c870:	693b      	ldr	r3, [r7, #16]
 800c872:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c876:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c878:	683b      	ldr	r3, [r7, #0]
 800c87a:	695b      	ldr	r3, [r3, #20]
 800c87c:	009b      	lsls	r3, r3, #2
 800c87e:	693a      	ldr	r2, [r7, #16]
 800c880:	4313      	orrs	r3, r2
 800c882:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	699b      	ldr	r3, [r3, #24]
 800c888:	009b      	lsls	r3, r3, #2
 800c88a:	693a      	ldr	r2, [r7, #16]
 800c88c:	4313      	orrs	r3, r2
 800c88e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	693a      	ldr	r2, [r7, #16]
 800c894:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	68fa      	ldr	r2, [r7, #12]
 800c89a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c89c:	683b      	ldr	r3, [r7, #0]
 800c89e:	685a      	ldr	r2, [r3, #4]
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	697a      	ldr	r2, [r7, #20]
 800c8a8:	621a      	str	r2, [r3, #32]
}
 800c8aa:	bf00      	nop
 800c8ac:	371c      	adds	r7, #28
 800c8ae:	46bd      	mov	sp, r7
 800c8b0:	bc80      	pop	{r7}
 800c8b2:	4770      	bx	lr
 800c8b4:	40012c00 	.word	0x40012c00
 800c8b8:	40013400 	.word	0x40013400

0800c8bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c8bc:	b480      	push	{r7}
 800c8be:	b087      	sub	sp, #28
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	6078      	str	r0, [r7, #4]
 800c8c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	6a1b      	ldr	r3, [r3, #32]
 800c8ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6a1b      	ldr	r3, [r3, #32]
 800c8d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	685b      	ldr	r3, [r3, #4]
 800c8dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	69db      	ldr	r3, [r3, #28]
 800c8e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	f023 0303 	bic.w	r3, r3, #3
 800c8f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c8f4:	683b      	ldr	r3, [r7, #0]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	68fa      	ldr	r2, [r7, #12]
 800c8fa:	4313      	orrs	r3, r2
 800c8fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c904:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	689b      	ldr	r3, [r3, #8]
 800c90a:	021b      	lsls	r3, r3, #8
 800c90c:	697a      	ldr	r2, [r7, #20]
 800c90e:	4313      	orrs	r3, r2
 800c910:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	4a21      	ldr	r2, [pc, #132]	@ (800c99c <TIM_OC3_SetConfig+0xe0>)
 800c916:	4293      	cmp	r3, r2
 800c918:	d003      	beq.n	800c922 <TIM_OC3_SetConfig+0x66>
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	4a20      	ldr	r2, [pc, #128]	@ (800c9a0 <TIM_OC3_SetConfig+0xe4>)
 800c91e:	4293      	cmp	r3, r2
 800c920:	d10d      	bne.n	800c93e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c922:	697b      	ldr	r3, [r7, #20]
 800c924:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c928:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c92a:	683b      	ldr	r3, [r7, #0]
 800c92c:	68db      	ldr	r3, [r3, #12]
 800c92e:	021b      	lsls	r3, r3, #8
 800c930:	697a      	ldr	r2, [r7, #20]
 800c932:	4313      	orrs	r3, r2
 800c934:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c936:	697b      	ldr	r3, [r7, #20]
 800c938:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c93c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	4a16      	ldr	r2, [pc, #88]	@ (800c99c <TIM_OC3_SetConfig+0xe0>)
 800c942:	4293      	cmp	r3, r2
 800c944:	d003      	beq.n	800c94e <TIM_OC3_SetConfig+0x92>
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	4a15      	ldr	r2, [pc, #84]	@ (800c9a0 <TIM_OC3_SetConfig+0xe4>)
 800c94a:	4293      	cmp	r3, r2
 800c94c:	d113      	bne.n	800c976 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c94e:	693b      	ldr	r3, [r7, #16]
 800c950:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c954:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c956:	693b      	ldr	r3, [r7, #16]
 800c958:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c95c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c95e:	683b      	ldr	r3, [r7, #0]
 800c960:	695b      	ldr	r3, [r3, #20]
 800c962:	011b      	lsls	r3, r3, #4
 800c964:	693a      	ldr	r2, [r7, #16]
 800c966:	4313      	orrs	r3, r2
 800c968:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c96a:	683b      	ldr	r3, [r7, #0]
 800c96c:	699b      	ldr	r3, [r3, #24]
 800c96e:	011b      	lsls	r3, r3, #4
 800c970:	693a      	ldr	r2, [r7, #16]
 800c972:	4313      	orrs	r3, r2
 800c974:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	693a      	ldr	r2, [r7, #16]
 800c97a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	68fa      	ldr	r2, [r7, #12]
 800c980:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	685a      	ldr	r2, [r3, #4]
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	697a      	ldr	r2, [r7, #20]
 800c98e:	621a      	str	r2, [r3, #32]
}
 800c990:	bf00      	nop
 800c992:	371c      	adds	r7, #28
 800c994:	46bd      	mov	sp, r7
 800c996:	bc80      	pop	{r7}
 800c998:	4770      	bx	lr
 800c99a:	bf00      	nop
 800c99c:	40012c00 	.word	0x40012c00
 800c9a0:	40013400 	.word	0x40013400

0800c9a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c9a4:	b480      	push	{r7}
 800c9a6:	b087      	sub	sp, #28
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	6078      	str	r0, [r7, #4]
 800c9ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	6a1b      	ldr	r3, [r3, #32]
 800c9b2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	6a1b      	ldr	r3, [r3, #32]
 800c9b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	685b      	ldr	r3, [r3, #4]
 800c9c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	69db      	ldr	r3, [r3, #28]
 800c9ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c9d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c9da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	021b      	lsls	r3, r3, #8
 800c9e2:	68fa      	ldr	r2, [r7, #12]
 800c9e4:	4313      	orrs	r3, r2
 800c9e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c9e8:	693b      	ldr	r3, [r7, #16]
 800c9ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c9ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	689b      	ldr	r3, [r3, #8]
 800c9f4:	031b      	lsls	r3, r3, #12
 800c9f6:	693a      	ldr	r2, [r7, #16]
 800c9f8:	4313      	orrs	r3, r2
 800c9fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	4a11      	ldr	r2, [pc, #68]	@ (800ca44 <TIM_OC4_SetConfig+0xa0>)
 800ca00:	4293      	cmp	r3, r2
 800ca02:	d003      	beq.n	800ca0c <TIM_OC4_SetConfig+0x68>
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	4a10      	ldr	r2, [pc, #64]	@ (800ca48 <TIM_OC4_SetConfig+0xa4>)
 800ca08:	4293      	cmp	r3, r2
 800ca0a:	d109      	bne.n	800ca20 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ca0c:	697b      	ldr	r3, [r7, #20]
 800ca0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ca12:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	695b      	ldr	r3, [r3, #20]
 800ca18:	019b      	lsls	r3, r3, #6
 800ca1a:	697a      	ldr	r2, [r7, #20]
 800ca1c:	4313      	orrs	r3, r2
 800ca1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	697a      	ldr	r2, [r7, #20]
 800ca24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	68fa      	ldr	r2, [r7, #12]
 800ca2a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	685a      	ldr	r2, [r3, #4]
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	693a      	ldr	r2, [r7, #16]
 800ca38:	621a      	str	r2, [r3, #32]
}
 800ca3a:	bf00      	nop
 800ca3c:	371c      	adds	r7, #28
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bc80      	pop	{r7}
 800ca42:	4770      	bx	lr
 800ca44:	40012c00 	.word	0x40012c00
 800ca48:	40013400 	.word	0x40013400

0800ca4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ca4c:	b480      	push	{r7}
 800ca4e:	b087      	sub	sp, #28
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	60f8      	str	r0, [r7, #12]
 800ca54:	60b9      	str	r1, [r7, #8]
 800ca56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	6a1b      	ldr	r3, [r3, #32]
 800ca5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	6a1b      	ldr	r3, [r3, #32]
 800ca62:	f023 0201 	bic.w	r2, r3, #1
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	699b      	ldr	r3, [r3, #24]
 800ca6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ca70:	693b      	ldr	r3, [r7, #16]
 800ca72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ca76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	011b      	lsls	r3, r3, #4
 800ca7c:	693a      	ldr	r2, [r7, #16]
 800ca7e:	4313      	orrs	r3, r2
 800ca80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ca82:	697b      	ldr	r3, [r7, #20]
 800ca84:	f023 030a 	bic.w	r3, r3, #10
 800ca88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ca8a:	697a      	ldr	r2, [r7, #20]
 800ca8c:	68bb      	ldr	r3, [r7, #8]
 800ca8e:	4313      	orrs	r3, r2
 800ca90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	693a      	ldr	r2, [r7, #16]
 800ca96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	697a      	ldr	r2, [r7, #20]
 800ca9c:	621a      	str	r2, [r3, #32]
}
 800ca9e:	bf00      	nop
 800caa0:	371c      	adds	r7, #28
 800caa2:	46bd      	mov	sp, r7
 800caa4:	bc80      	pop	{r7}
 800caa6:	4770      	bx	lr

0800caa8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800caa8:	b480      	push	{r7}
 800caaa:	b087      	sub	sp, #28
 800caac:	af00      	add	r7, sp, #0
 800caae:	60f8      	str	r0, [r7, #12]
 800cab0:	60b9      	str	r1, [r7, #8]
 800cab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	6a1b      	ldr	r3, [r3, #32]
 800cab8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	6a1b      	ldr	r3, [r3, #32]
 800cabe:	f023 0210 	bic.w	r2, r3, #16
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	699b      	ldr	r3, [r3, #24]
 800caca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cacc:	693b      	ldr	r3, [r7, #16]
 800cace:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	031b      	lsls	r3, r3, #12
 800cad8:	693a      	ldr	r2, [r7, #16]
 800cada:	4313      	orrs	r3, r2
 800cadc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cade:	697b      	ldr	r3, [r7, #20]
 800cae0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800cae4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	011b      	lsls	r3, r3, #4
 800caea:	697a      	ldr	r2, [r7, #20]
 800caec:	4313      	orrs	r3, r2
 800caee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	693a      	ldr	r2, [r7, #16]
 800caf4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	697a      	ldr	r2, [r7, #20]
 800cafa:	621a      	str	r2, [r3, #32]
}
 800cafc:	bf00      	nop
 800cafe:	371c      	adds	r7, #28
 800cb00:	46bd      	mov	sp, r7
 800cb02:	bc80      	pop	{r7}
 800cb04:	4770      	bx	lr

0800cb06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cb06:	b480      	push	{r7}
 800cb08:	b085      	sub	sp, #20
 800cb0a:	af00      	add	r7, sp, #0
 800cb0c:	6078      	str	r0, [r7, #4]
 800cb0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	689b      	ldr	r3, [r3, #8]
 800cb14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cb1e:	683a      	ldr	r2, [r7, #0]
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	4313      	orrs	r3, r2
 800cb24:	f043 0307 	orr.w	r3, r3, #7
 800cb28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	68fa      	ldr	r2, [r7, #12]
 800cb2e:	609a      	str	r2, [r3, #8]
}
 800cb30:	bf00      	nop
 800cb32:	3714      	adds	r7, #20
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bc80      	pop	{r7}
 800cb38:	4770      	bx	lr

0800cb3a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cb3a:	b480      	push	{r7}
 800cb3c:	b087      	sub	sp, #28
 800cb3e:	af00      	add	r7, sp, #0
 800cb40:	60f8      	str	r0, [r7, #12]
 800cb42:	60b9      	str	r1, [r7, #8]
 800cb44:	607a      	str	r2, [r7, #4]
 800cb46:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	689b      	ldr	r3, [r3, #8]
 800cb4c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cb4e:	697b      	ldr	r3, [r7, #20]
 800cb50:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cb54:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cb56:	683b      	ldr	r3, [r7, #0]
 800cb58:	021a      	lsls	r2, r3, #8
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	431a      	orrs	r2, r3
 800cb5e:	68bb      	ldr	r3, [r7, #8]
 800cb60:	4313      	orrs	r3, r2
 800cb62:	697a      	ldr	r2, [r7, #20]
 800cb64:	4313      	orrs	r3, r2
 800cb66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	697a      	ldr	r2, [r7, #20]
 800cb6c:	609a      	str	r2, [r3, #8]
}
 800cb6e:	bf00      	nop
 800cb70:	371c      	adds	r7, #28
 800cb72:	46bd      	mov	sp, r7
 800cb74:	bc80      	pop	{r7}
 800cb76:	4770      	bx	lr

0800cb78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cb78:	b480      	push	{r7}
 800cb7a:	b087      	sub	sp, #28
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	60f8      	str	r0, [r7, #12]
 800cb80:	60b9      	str	r1, [r7, #8]
 800cb82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cb84:	68bb      	ldr	r3, [r7, #8]
 800cb86:	f003 031f 	and.w	r3, r3, #31
 800cb8a:	2201      	movs	r2, #1
 800cb8c:	fa02 f303 	lsl.w	r3, r2, r3
 800cb90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	6a1a      	ldr	r2, [r3, #32]
 800cb96:	697b      	ldr	r3, [r7, #20]
 800cb98:	43db      	mvns	r3, r3
 800cb9a:	401a      	ands	r2, r3
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	6a1a      	ldr	r2, [r3, #32]
 800cba4:	68bb      	ldr	r3, [r7, #8]
 800cba6:	f003 031f 	and.w	r3, r3, #31
 800cbaa:	6879      	ldr	r1, [r7, #4]
 800cbac:	fa01 f303 	lsl.w	r3, r1, r3
 800cbb0:	431a      	orrs	r2, r3
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	621a      	str	r2, [r3, #32]
}
 800cbb6:	bf00      	nop
 800cbb8:	371c      	adds	r7, #28
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	bc80      	pop	{r7}
 800cbbe:	4770      	bx	lr

0800cbc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cbc0:	b480      	push	{r7}
 800cbc2:	b085      	sub	sp, #20
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	6078      	str	r0, [r7, #4]
 800cbc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cbd0:	2b01      	cmp	r3, #1
 800cbd2:	d101      	bne.n	800cbd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cbd4:	2302      	movs	r3, #2
 800cbd6:	e050      	b.n	800cc7a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2201      	movs	r2, #1
 800cbdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	2202      	movs	r2, #2
 800cbe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	685b      	ldr	r3, [r3, #4]
 800cbee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	689b      	ldr	r3, [r3, #8]
 800cbf6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cc00:	683b      	ldr	r3, [r7, #0]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	68fa      	ldr	r2, [r7, #12]
 800cc06:	4313      	orrs	r3, r2
 800cc08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	68fa      	ldr	r2, [r7, #12]
 800cc10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	4a1b      	ldr	r2, [pc, #108]	@ (800cc84 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800cc18:	4293      	cmp	r3, r2
 800cc1a:	d018      	beq.n	800cc4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	4a19      	ldr	r2, [pc, #100]	@ (800cc88 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800cc22:	4293      	cmp	r3, r2
 800cc24:	d013      	beq.n	800cc4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc2e:	d00e      	beq.n	800cc4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	4a15      	ldr	r2, [pc, #84]	@ (800cc8c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800cc36:	4293      	cmp	r3, r2
 800cc38:	d009      	beq.n	800cc4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	4a14      	ldr	r2, [pc, #80]	@ (800cc90 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800cc40:	4293      	cmp	r3, r2
 800cc42:	d004      	beq.n	800cc4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	4a12      	ldr	r2, [pc, #72]	@ (800cc94 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800cc4a:	4293      	cmp	r3, r2
 800cc4c:	d10c      	bne.n	800cc68 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cc4e:	68bb      	ldr	r3, [r7, #8]
 800cc50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cc56:	683b      	ldr	r3, [r7, #0]
 800cc58:	685b      	ldr	r3, [r3, #4]
 800cc5a:	68ba      	ldr	r2, [r7, #8]
 800cc5c:	4313      	orrs	r3, r2
 800cc5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	68ba      	ldr	r2, [r7, #8]
 800cc66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	2201      	movs	r2, #1
 800cc6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	2200      	movs	r2, #0
 800cc74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cc78:	2300      	movs	r3, #0
}
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	3714      	adds	r7, #20
 800cc7e:	46bd      	mov	sp, r7
 800cc80:	bc80      	pop	{r7}
 800cc82:	4770      	bx	lr
 800cc84:	40012c00 	.word	0x40012c00
 800cc88:	40013400 	.word	0x40013400
 800cc8c:	40000400 	.word	0x40000400
 800cc90:	40000800 	.word	0x40000800
 800cc94:	40000c00 	.word	0x40000c00

0800cc98 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b083      	sub	sp, #12
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cca0:	bf00      	nop
 800cca2:	370c      	adds	r7, #12
 800cca4:	46bd      	mov	sp, r7
 800cca6:	bc80      	pop	{r7}
 800cca8:	4770      	bx	lr

0800ccaa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ccaa:	b480      	push	{r7}
 800ccac:	b083      	sub	sp, #12
 800ccae:	af00      	add	r7, sp, #0
 800ccb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ccb2:	bf00      	nop
 800ccb4:	370c      	adds	r7, #12
 800ccb6:	46bd      	mov	sp, r7
 800ccb8:	bc80      	pop	{r7}
 800ccba:	4770      	bx	lr

0800ccbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ccbc:	b580      	push	{r7, lr}
 800ccbe:	b082      	sub	sp, #8
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d101      	bne.n	800ccce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ccca:	2301      	movs	r3, #1
 800cccc:	e042      	b.n	800cd54 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ccd4:	b2db      	uxtb	r3, r3
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d106      	bne.n	800cce8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	2200      	movs	r2, #0
 800ccde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cce2:	6878      	ldr	r0, [r7, #4]
 800cce4:	f7f9 f9b2 	bl	800604c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2224      	movs	r2, #36	@ 0x24
 800ccec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	68da      	ldr	r2, [r3, #12]
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ccfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800cd00:	6878      	ldr	r0, [r7, #4]
 800cd02:	f000 ff01 	bl	800db08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	691a      	ldr	r2, [r3, #16]
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800cd14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	695a      	ldr	r2, [r3, #20]
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cd24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	68da      	ldr	r2, [r3, #12]
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800cd34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	2200      	movs	r2, #0
 800cd3a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	2220      	movs	r2, #32
 800cd40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	2220      	movs	r2, #32
 800cd48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2200      	movs	r2, #0
 800cd50:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800cd52:	2300      	movs	r3, #0
}
 800cd54:	4618      	mov	r0, r3
 800cd56:	3708      	adds	r7, #8
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	bd80      	pop	{r7, pc}

0800cd5c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cd5c:	b580      	push	{r7, lr}
 800cd5e:	b08a      	sub	sp, #40	@ 0x28
 800cd60:	af02      	add	r7, sp, #8
 800cd62:	60f8      	str	r0, [r7, #12]
 800cd64:	60b9      	str	r1, [r7, #8]
 800cd66:	603b      	str	r3, [r7, #0]
 800cd68:	4613      	mov	r3, r2
 800cd6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cd76:	b2db      	uxtb	r3, r3
 800cd78:	2b20      	cmp	r3, #32
 800cd7a:	d16d      	bne.n	800ce58 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800cd7c:	68bb      	ldr	r3, [r7, #8]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d002      	beq.n	800cd88 <HAL_UART_Transmit+0x2c>
 800cd82:	88fb      	ldrh	r3, [r7, #6]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d101      	bne.n	800cd8c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800cd88:	2301      	movs	r3, #1
 800cd8a:	e066      	b.n	800ce5a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	2200      	movs	r2, #0
 800cd90:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	2221      	movs	r2, #33	@ 0x21
 800cd96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cd9a:	f7fa fe41 	bl	8007a20 <HAL_GetTick>
 800cd9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	88fa      	ldrh	r2, [r7, #6]
 800cda4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	88fa      	ldrh	r2, [r7, #6]
 800cdaa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	689b      	ldr	r3, [r3, #8]
 800cdb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cdb4:	d108      	bne.n	800cdc8 <HAL_UART_Transmit+0x6c>
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	691b      	ldr	r3, [r3, #16]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d104      	bne.n	800cdc8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800cdc2:	68bb      	ldr	r3, [r7, #8]
 800cdc4:	61bb      	str	r3, [r7, #24]
 800cdc6:	e003      	b.n	800cdd0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800cdc8:	68bb      	ldr	r3, [r7, #8]
 800cdca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cdcc:	2300      	movs	r3, #0
 800cdce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800cdd0:	e02a      	b.n	800ce28 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	9300      	str	r3, [sp, #0]
 800cdd6:	697b      	ldr	r3, [r7, #20]
 800cdd8:	2200      	movs	r2, #0
 800cdda:	2180      	movs	r1, #128	@ 0x80
 800cddc:	68f8      	ldr	r0, [r7, #12]
 800cdde:	f000 fc29 	bl	800d634 <UART_WaitOnFlagUntilTimeout>
 800cde2:	4603      	mov	r3, r0
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d001      	beq.n	800cdec <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800cde8:	2303      	movs	r3, #3
 800cdea:	e036      	b.n	800ce5a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800cdec:	69fb      	ldr	r3, [r7, #28]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d10b      	bne.n	800ce0a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cdf2:	69bb      	ldr	r3, [r7, #24]
 800cdf4:	881b      	ldrh	r3, [r3, #0]
 800cdf6:	461a      	mov	r2, r3
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ce00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800ce02:	69bb      	ldr	r3, [r7, #24]
 800ce04:	3302      	adds	r3, #2
 800ce06:	61bb      	str	r3, [r7, #24]
 800ce08:	e007      	b.n	800ce1a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ce0a:	69fb      	ldr	r3, [r7, #28]
 800ce0c:	781a      	ldrb	r2, [r3, #0]
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800ce14:	69fb      	ldr	r3, [r7, #28]
 800ce16:	3301      	adds	r3, #1
 800ce18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ce1e:	b29b      	uxth	r3, r3
 800ce20:	3b01      	subs	r3, #1
 800ce22:	b29a      	uxth	r2, r3
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ce2c:	b29b      	uxth	r3, r3
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d1cf      	bne.n	800cdd2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ce32:	683b      	ldr	r3, [r7, #0]
 800ce34:	9300      	str	r3, [sp, #0]
 800ce36:	697b      	ldr	r3, [r7, #20]
 800ce38:	2200      	movs	r2, #0
 800ce3a:	2140      	movs	r1, #64	@ 0x40
 800ce3c:	68f8      	ldr	r0, [r7, #12]
 800ce3e:	f000 fbf9 	bl	800d634 <UART_WaitOnFlagUntilTimeout>
 800ce42:	4603      	mov	r3, r0
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d001      	beq.n	800ce4c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800ce48:	2303      	movs	r3, #3
 800ce4a:	e006      	b.n	800ce5a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	2220      	movs	r2, #32
 800ce50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800ce54:	2300      	movs	r3, #0
 800ce56:	e000      	b.n	800ce5a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800ce58:	2302      	movs	r3, #2
  }
}
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	3720      	adds	r7, #32
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}

0800ce62 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ce62:	b580      	push	{r7, lr}
 800ce64:	b084      	sub	sp, #16
 800ce66:	af00      	add	r7, sp, #0
 800ce68:	60f8      	str	r0, [r7, #12]
 800ce6a:	60b9      	str	r1, [r7, #8]
 800ce6c:	4613      	mov	r3, r2
 800ce6e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ce76:	b2db      	uxtb	r3, r3
 800ce78:	2b20      	cmp	r3, #32
 800ce7a:	d112      	bne.n	800cea2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800ce7c:	68bb      	ldr	r3, [r7, #8]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d002      	beq.n	800ce88 <HAL_UART_Receive_IT+0x26>
 800ce82:	88fb      	ldrh	r3, [r7, #6]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d101      	bne.n	800ce8c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800ce88:	2301      	movs	r3, #1
 800ce8a:	e00b      	b.n	800cea4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	2200      	movs	r2, #0
 800ce90:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ce92:	88fb      	ldrh	r3, [r7, #6]
 800ce94:	461a      	mov	r2, r3
 800ce96:	68b9      	ldr	r1, [r7, #8]
 800ce98:	68f8      	ldr	r0, [r7, #12]
 800ce9a:	f000 fc39 	bl	800d710 <UART_Start_Receive_IT>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	e000      	b.n	800cea4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800cea2:	2302      	movs	r3, #2
  }
}
 800cea4:	4618      	mov	r0, r3
 800cea6:	3710      	adds	r7, #16
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	bd80      	pop	{r7, pc}

0800ceac <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b08c      	sub	sp, #48	@ 0x30
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	60f8      	str	r0, [r7, #12]
 800ceb4:	60b9      	str	r1, [r7, #8]
 800ceb6:	4613      	mov	r3, r2
 800ceb8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cec0:	b2db      	uxtb	r3, r3
 800cec2:	2b20      	cmp	r3, #32
 800cec4:	d156      	bne.n	800cf74 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800cec6:	68bb      	ldr	r3, [r7, #8]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d002      	beq.n	800ced2 <HAL_UART_Transmit_DMA+0x26>
 800cecc:	88fb      	ldrh	r3, [r7, #6]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d101      	bne.n	800ced6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800ced2:	2301      	movs	r3, #1
 800ced4:	e04f      	b.n	800cf76 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800ced6:	68ba      	ldr	r2, [r7, #8]
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	88fa      	ldrh	r2, [r7, #6]
 800cee0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	88fa      	ldrh	r2, [r7, #6]
 800cee6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	2200      	movs	r2, #0
 800ceec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	2221      	movs	r2, #33	@ 0x21
 800cef2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cefa:	4a21      	ldr	r2, [pc, #132]	@ (800cf80 <HAL_UART_Transmit_DMA+0xd4>)
 800cefc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf02:	4a20      	ldr	r2, [pc, #128]	@ (800cf84 <HAL_UART_Transmit_DMA+0xd8>)
 800cf04:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf0a:	4a1f      	ldr	r2, [pc, #124]	@ (800cf88 <HAL_UART_Transmit_DMA+0xdc>)
 800cf0c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf12:	2200      	movs	r2, #0
 800cf14:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 800cf16:	f107 0308 	add.w	r3, r7, #8
 800cf1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800cf20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf22:	6819      	ldr	r1, [r3, #0]
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	3304      	adds	r3, #4
 800cf2a:	461a      	mov	r2, r3
 800cf2c:	88fb      	ldrh	r3, [r7, #6]
 800cf2e:	f7fa fefb 	bl	8007d28 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800cf3a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	3314      	adds	r3, #20
 800cf42:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf44:	69bb      	ldr	r3, [r7, #24]
 800cf46:	e853 3f00 	ldrex	r3, [r3]
 800cf4a:	617b      	str	r3, [r7, #20]
   return(result);
 800cf4c:	697b      	ldr	r3, [r7, #20]
 800cf4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf52:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	3314      	adds	r3, #20
 800cf5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf5c:	627a      	str	r2, [r7, #36]	@ 0x24
 800cf5e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf60:	6a39      	ldr	r1, [r7, #32]
 800cf62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cf64:	e841 2300 	strex	r3, r2, [r1]
 800cf68:	61fb      	str	r3, [r7, #28]
   return(result);
 800cf6a:	69fb      	ldr	r3, [r7, #28]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d1e5      	bne.n	800cf3c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800cf70:	2300      	movs	r3, #0
 800cf72:	e000      	b.n	800cf76 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 800cf74:	2302      	movs	r3, #2
  }
}
 800cf76:	4618      	mov	r0, r3
 800cf78:	3730      	adds	r7, #48	@ 0x30
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	bd80      	pop	{r7, pc}
 800cf7e:	bf00      	nop
 800cf80:	0800d4eb 	.word	0x0800d4eb
 800cf84:	0800d585 	.word	0x0800d585
 800cf88:	0800d5a1 	.word	0x0800d5a1

0800cf8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	b0ba      	sub	sp, #232	@ 0xe8
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	68db      	ldr	r3, [r3, #12]
 800cfa4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	695b      	ldr	r3, [r3, #20]
 800cfae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800cfb8:	2300      	movs	r3, #0
 800cfba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800cfbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cfc2:	f003 030f 	and.w	r3, r3, #15
 800cfc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800cfca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d10f      	bne.n	800cff2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800cfd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cfd6:	f003 0320 	and.w	r3, r3, #32
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d009      	beq.n	800cff2 <HAL_UART_IRQHandler+0x66>
 800cfde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cfe2:	f003 0320 	and.w	r3, r3, #32
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d003      	beq.n	800cff2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800cfea:	6878      	ldr	r0, [r7, #4]
 800cfec:	f000 fccd 	bl	800d98a <UART_Receive_IT>
      return;
 800cff0:	e25b      	b.n	800d4aa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800cff2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	f000 80de 	beq.w	800d1b8 <HAL_UART_IRQHandler+0x22c>
 800cffc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d000:	f003 0301 	and.w	r3, r3, #1
 800d004:	2b00      	cmp	r3, #0
 800d006:	d106      	bne.n	800d016 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800d008:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d00c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800d010:	2b00      	cmp	r3, #0
 800d012:	f000 80d1 	beq.w	800d1b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800d016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d01a:	f003 0301 	and.w	r3, r3, #1
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d00b      	beq.n	800d03a <HAL_UART_IRQHandler+0xae>
 800d022:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d005      	beq.n	800d03a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d032:	f043 0201 	orr.w	r2, r3, #1
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d03a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d03e:	f003 0304 	and.w	r3, r3, #4
 800d042:	2b00      	cmp	r3, #0
 800d044:	d00b      	beq.n	800d05e <HAL_UART_IRQHandler+0xd2>
 800d046:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d04a:	f003 0301 	and.w	r3, r3, #1
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d005      	beq.n	800d05e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d056:	f043 0202 	orr.w	r2, r3, #2
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d05e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d062:	f003 0302 	and.w	r3, r3, #2
 800d066:	2b00      	cmp	r3, #0
 800d068:	d00b      	beq.n	800d082 <HAL_UART_IRQHandler+0xf6>
 800d06a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d06e:	f003 0301 	and.w	r3, r3, #1
 800d072:	2b00      	cmp	r3, #0
 800d074:	d005      	beq.n	800d082 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d07a:	f043 0204 	orr.w	r2, r3, #4
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800d082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d086:	f003 0308 	and.w	r3, r3, #8
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d011      	beq.n	800d0b2 <HAL_UART_IRQHandler+0x126>
 800d08e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d092:	f003 0320 	and.w	r3, r3, #32
 800d096:	2b00      	cmp	r3, #0
 800d098:	d105      	bne.n	800d0a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800d09a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d09e:	f003 0301 	and.w	r3, r3, #1
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d005      	beq.n	800d0b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0aa:	f043 0208 	orr.w	r2, r3, #8
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	f000 81f2 	beq.w	800d4a0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d0bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d0c0:	f003 0320 	and.w	r3, r3, #32
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d008      	beq.n	800d0da <HAL_UART_IRQHandler+0x14e>
 800d0c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d0cc:	f003 0320 	and.w	r3, r3, #32
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d002      	beq.n	800d0da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800d0d4:	6878      	ldr	r0, [r7, #4]
 800d0d6:	f000 fc58 	bl	800d98a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	695b      	ldr	r3, [r3, #20]
 800d0e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	bf14      	ite	ne
 800d0e8:	2301      	movne	r3, #1
 800d0ea:	2300      	moveq	r3, #0
 800d0ec:	b2db      	uxtb	r3, r3
 800d0ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0f6:	f003 0308 	and.w	r3, r3, #8
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d103      	bne.n	800d106 <HAL_UART_IRQHandler+0x17a>
 800d0fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d102:	2b00      	cmp	r3, #0
 800d104:	d04f      	beq.n	800d1a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d106:	6878      	ldr	r0, [r7, #4]
 800d108:	f000 fb62 	bl	800d7d0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	695b      	ldr	r3, [r3, #20]
 800d112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d116:	2b00      	cmp	r3, #0
 800d118:	d041      	beq.n	800d19e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	3314      	adds	r3, #20
 800d120:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d124:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d128:	e853 3f00 	ldrex	r3, [r3]
 800d12c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d130:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d134:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d138:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	3314      	adds	r3, #20
 800d142:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d146:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d14a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d14e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d152:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d156:	e841 2300 	strex	r3, r2, [r1]
 800d15a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d15e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d162:	2b00      	cmp	r3, #0
 800d164:	d1d9      	bne.n	800d11a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d013      	beq.n	800d196 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d172:	4a7e      	ldr	r2, [pc, #504]	@ (800d36c <HAL_UART_IRQHandler+0x3e0>)
 800d174:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d17a:	4618      	mov	r0, r3
 800d17c:	f7fa fe70 	bl	8007e60 <HAL_DMA_Abort_IT>
 800d180:	4603      	mov	r3, r0
 800d182:	2b00      	cmp	r3, #0
 800d184:	d016      	beq.n	800d1b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d18a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d18c:	687a      	ldr	r2, [r7, #4]
 800d18e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800d190:	4610      	mov	r0, r2
 800d192:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d194:	e00e      	b.n	800d1b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d196:	6878      	ldr	r0, [r7, #4]
 800d198:	f000 f993 	bl	800d4c2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d19c:	e00a      	b.n	800d1b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d19e:	6878      	ldr	r0, [r7, #4]
 800d1a0:	f000 f98f 	bl	800d4c2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d1a4:	e006      	b.n	800d1b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d1a6:	6878      	ldr	r0, [r7, #4]
 800d1a8:	f000 f98b 	bl	800d4c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800d1b2:	e175      	b.n	800d4a0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d1b4:	bf00      	nop
    return;
 800d1b6:	e173      	b.n	800d4a0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1bc:	2b01      	cmp	r3, #1
 800d1be:	f040 814f 	bne.w	800d460 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800d1c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1c6:	f003 0310 	and.w	r3, r3, #16
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	f000 8148 	beq.w	800d460 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800d1d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d1d4:	f003 0310 	and.w	r3, r3, #16
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	f000 8141 	beq.w	800d460 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d1de:	2300      	movs	r3, #0
 800d1e0:	60bb      	str	r3, [r7, #8]
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	60bb      	str	r3, [r7, #8]
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	685b      	ldr	r3, [r3, #4]
 800d1f0:	60bb      	str	r3, [r7, #8]
 800d1f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	695b      	ldr	r3, [r3, #20]
 800d1fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	f000 80b6 	beq.w	800d370 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	685b      	ldr	r3, [r3, #4]
 800d20c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d210:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d214:	2b00      	cmp	r3, #0
 800d216:	f000 8145 	beq.w	800d4a4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d21e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d222:	429a      	cmp	r2, r3
 800d224:	f080 813e 	bcs.w	800d4a4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d22e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d234:	699b      	ldr	r3, [r3, #24]
 800d236:	2b20      	cmp	r3, #32
 800d238:	f000 8088 	beq.w	800d34c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	330c      	adds	r3, #12
 800d242:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d246:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d24a:	e853 3f00 	ldrex	r3, [r3]
 800d24e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d252:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d256:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d25a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	330c      	adds	r3, #12
 800d264:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800d268:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800d26c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d270:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d274:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d278:	e841 2300 	strex	r3, r2, [r1]
 800d27c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d280:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d284:	2b00      	cmp	r3, #0
 800d286:	d1d9      	bne.n	800d23c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	3314      	adds	r3, #20
 800d28e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d290:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d292:	e853 3f00 	ldrex	r3, [r3]
 800d296:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d298:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d29a:	f023 0301 	bic.w	r3, r3, #1
 800d29e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	3314      	adds	r3, #20
 800d2a8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d2ac:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d2b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2b2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d2b4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d2b8:	e841 2300 	strex	r3, r2, [r1]
 800d2bc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d2be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d1e1      	bne.n	800d288 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	3314      	adds	r3, #20
 800d2ca:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d2ce:	e853 3f00 	ldrex	r3, [r3]
 800d2d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d2d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d2d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d2da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	3314      	adds	r3, #20
 800d2e4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d2e8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d2ea:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2ec:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d2ee:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d2f0:	e841 2300 	strex	r3, r2, [r1]
 800d2f4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d2f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d1e3      	bne.n	800d2c4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	2220      	movs	r2, #32
 800d300:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	2200      	movs	r2, #0
 800d308:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	330c      	adds	r3, #12
 800d310:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d312:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d314:	e853 3f00 	ldrex	r3, [r3]
 800d318:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d31a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d31c:	f023 0310 	bic.w	r3, r3, #16
 800d320:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	330c      	adds	r3, #12
 800d32a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800d32e:	65ba      	str	r2, [r7, #88]	@ 0x58
 800d330:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d332:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d334:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d336:	e841 2300 	strex	r3, r2, [r1]
 800d33a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d33c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d1e3      	bne.n	800d30a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d346:	4618      	mov	r0, r3
 800d348:	f7fa fd4e 	bl	8007de8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2202      	movs	r2, #2
 800d350:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d35a:	b29b      	uxth	r3, r3
 800d35c:	1ad3      	subs	r3, r2, r3
 800d35e:	b29b      	uxth	r3, r3
 800d360:	4619      	mov	r1, r3
 800d362:	6878      	ldr	r0, [r7, #4]
 800d364:	f000 f8b6 	bl	800d4d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d368:	e09c      	b.n	800d4a4 <HAL_UART_IRQHandler+0x518>
 800d36a:	bf00      	nop
 800d36c:	0800d895 	.word	0x0800d895
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d378:	b29b      	uxth	r3, r3
 800d37a:	1ad3      	subs	r3, r2, r3
 800d37c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d384:	b29b      	uxth	r3, r3
 800d386:	2b00      	cmp	r3, #0
 800d388:	f000 808e 	beq.w	800d4a8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800d38c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d390:	2b00      	cmp	r3, #0
 800d392:	f000 8089 	beq.w	800d4a8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	330c      	adds	r3, #12
 800d39c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d39e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3a0:	e853 3f00 	ldrex	r3, [r3]
 800d3a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d3a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d3ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	330c      	adds	r3, #12
 800d3b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800d3ba:	647a      	str	r2, [r7, #68]	@ 0x44
 800d3bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d3c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d3c2:	e841 2300 	strex	r3, r2, [r1]
 800d3c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d3c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d1e3      	bne.n	800d396 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	3314      	adds	r3, #20
 800d3d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d8:	e853 3f00 	ldrex	r3, [r3]
 800d3dc:	623b      	str	r3, [r7, #32]
   return(result);
 800d3de:	6a3b      	ldr	r3, [r7, #32]
 800d3e0:	f023 0301 	bic.w	r3, r3, #1
 800d3e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	3314      	adds	r3, #20
 800d3ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d3f2:	633a      	str	r2, [r7, #48]	@ 0x30
 800d3f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d3f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d3fa:	e841 2300 	strex	r3, r2, [r1]
 800d3fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d402:	2b00      	cmp	r3, #0
 800d404:	d1e3      	bne.n	800d3ce <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	2220      	movs	r2, #32
 800d40a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	2200      	movs	r2, #0
 800d412:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	330c      	adds	r3, #12
 800d41a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d41c:	693b      	ldr	r3, [r7, #16]
 800d41e:	e853 3f00 	ldrex	r3, [r3]
 800d422:	60fb      	str	r3, [r7, #12]
   return(result);
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	f023 0310 	bic.w	r3, r3, #16
 800d42a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	330c      	adds	r3, #12
 800d434:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800d438:	61fa      	str	r2, [r7, #28]
 800d43a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d43c:	69b9      	ldr	r1, [r7, #24]
 800d43e:	69fa      	ldr	r2, [r7, #28]
 800d440:	e841 2300 	strex	r3, r2, [r1]
 800d444:	617b      	str	r3, [r7, #20]
   return(result);
 800d446:	697b      	ldr	r3, [r7, #20]
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d1e3      	bne.n	800d414 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	2202      	movs	r2, #2
 800d450:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d452:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d456:	4619      	mov	r1, r3
 800d458:	6878      	ldr	r0, [r7, #4]
 800d45a:	f000 f83b 	bl	800d4d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d45e:	e023      	b.n	800d4a8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d460:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d464:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d009      	beq.n	800d480 <HAL_UART_IRQHandler+0x4f4>
 800d46c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d470:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d474:	2b00      	cmp	r3, #0
 800d476:	d003      	beq.n	800d480 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	f000 fa1f 	bl	800d8bc <UART_Transmit_IT>
    return;
 800d47e:	e014      	b.n	800d4aa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d00e      	beq.n	800d4aa <HAL_UART_IRQHandler+0x51e>
 800d48c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d494:	2b00      	cmp	r3, #0
 800d496:	d008      	beq.n	800d4aa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800d498:	6878      	ldr	r0, [r7, #4]
 800d49a:	f000 fa5e 	bl	800d95a <UART_EndTransmit_IT>
    return;
 800d49e:	e004      	b.n	800d4aa <HAL_UART_IRQHandler+0x51e>
    return;
 800d4a0:	bf00      	nop
 800d4a2:	e002      	b.n	800d4aa <HAL_UART_IRQHandler+0x51e>
      return;
 800d4a4:	bf00      	nop
 800d4a6:	e000      	b.n	800d4aa <HAL_UART_IRQHandler+0x51e>
      return;
 800d4a8:	bf00      	nop
  }
}
 800d4aa:	37e8      	adds	r7, #232	@ 0xe8
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	bd80      	pop	{r7, pc}

0800d4b0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d4b0:	b480      	push	{r7}
 800d4b2:	b083      	sub	sp, #12
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800d4b8:	bf00      	nop
 800d4ba:	370c      	adds	r7, #12
 800d4bc:	46bd      	mov	sp, r7
 800d4be:	bc80      	pop	{r7}
 800d4c0:	4770      	bx	lr

0800d4c2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d4c2:	b480      	push	{r7}
 800d4c4:	b083      	sub	sp, #12
 800d4c6:	af00      	add	r7, sp, #0
 800d4c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800d4ca:	bf00      	nop
 800d4cc:	370c      	adds	r7, #12
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bc80      	pop	{r7}
 800d4d2:	4770      	bx	lr

0800d4d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d4d4:	b480      	push	{r7}
 800d4d6:	b083      	sub	sp, #12
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
 800d4dc:	460b      	mov	r3, r1
 800d4de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d4e0:	bf00      	nop
 800d4e2:	370c      	adds	r7, #12
 800d4e4:	46bd      	mov	sp, r7
 800d4e6:	bc80      	pop	{r7}
 800d4e8:	4770      	bx	lr

0800d4ea <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d4ea:	b580      	push	{r7, lr}
 800d4ec:	b090      	sub	sp, #64	@ 0x40
 800d4ee:	af00      	add	r7, sp, #0
 800d4f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	f003 0320 	and.w	r3, r3, #32
 800d502:	2b00      	cmp	r3, #0
 800d504:	d137      	bne.n	800d576 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800d506:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d508:	2200      	movs	r2, #0
 800d50a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d50c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	3314      	adds	r3, #20
 800d512:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d516:	e853 3f00 	ldrex	r3, [r3]
 800d51a:	623b      	str	r3, [r7, #32]
   return(result);
 800d51c:	6a3b      	ldr	r3, [r7, #32]
 800d51e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d522:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	3314      	adds	r3, #20
 800d52a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d52c:	633a      	str	r2, [r7, #48]	@ 0x30
 800d52e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d530:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d534:	e841 2300 	strex	r3, r2, [r1]
 800d538:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d53a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d1e5      	bne.n	800d50c <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	330c      	adds	r3, #12
 800d546:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d548:	693b      	ldr	r3, [r7, #16]
 800d54a:	e853 3f00 	ldrex	r3, [r3]
 800d54e:	60fb      	str	r3, [r7, #12]
   return(result);
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d556:	637b      	str	r3, [r7, #52]	@ 0x34
 800d558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	330c      	adds	r3, #12
 800d55e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d560:	61fa      	str	r2, [r7, #28]
 800d562:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d564:	69b9      	ldr	r1, [r7, #24]
 800d566:	69fa      	ldr	r2, [r7, #28]
 800d568:	e841 2300 	strex	r3, r2, [r1]
 800d56c:	617b      	str	r3, [r7, #20]
   return(result);
 800d56e:	697b      	ldr	r3, [r7, #20]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d1e5      	bne.n	800d540 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d574:	e002      	b.n	800d57c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800d576:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d578:	f7f7 fb18 	bl	8004bac <HAL_UART_TxCpltCallback>
}
 800d57c:	bf00      	nop
 800d57e:	3740      	adds	r7, #64	@ 0x40
 800d580:	46bd      	mov	sp, r7
 800d582:	bd80      	pop	{r7, pc}

0800d584 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b084      	sub	sp, #16
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d590:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d592:	68f8      	ldr	r0, [r7, #12]
 800d594:	f7ff ff8c 	bl	800d4b0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d598:	bf00      	nop
 800d59a:	3710      	adds	r7, #16
 800d59c:	46bd      	mov	sp, r7
 800d59e:	bd80      	pop	{r7, pc}

0800d5a0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b084      	sub	sp, #16
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5b0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800d5b2:	68bb      	ldr	r3, [r7, #8]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	695b      	ldr	r3, [r3, #20]
 800d5b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	bf14      	ite	ne
 800d5c0:	2301      	movne	r3, #1
 800d5c2:	2300      	moveq	r3, #0
 800d5c4:	b2db      	uxtb	r3, r3
 800d5c6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d5c8:	68bb      	ldr	r3, [r7, #8]
 800d5ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d5ce:	b2db      	uxtb	r3, r3
 800d5d0:	2b21      	cmp	r3, #33	@ 0x21
 800d5d2:	d108      	bne.n	800d5e6 <UART_DMAError+0x46>
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d005      	beq.n	800d5e6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800d5da:	68bb      	ldr	r3, [r7, #8]
 800d5dc:	2200      	movs	r2, #0
 800d5de:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800d5e0:	68b8      	ldr	r0, [r7, #8]
 800d5e2:	f000 f8ce 	bl	800d782 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d5e6:	68bb      	ldr	r3, [r7, #8]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	695b      	ldr	r3, [r3, #20]
 800d5ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	bf14      	ite	ne
 800d5f4:	2301      	movne	r3, #1
 800d5f6:	2300      	moveq	r3, #0
 800d5f8:	b2db      	uxtb	r3, r3
 800d5fa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d5fc:	68bb      	ldr	r3, [r7, #8]
 800d5fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d602:	b2db      	uxtb	r3, r3
 800d604:	2b22      	cmp	r3, #34	@ 0x22
 800d606:	d108      	bne.n	800d61a <UART_DMAError+0x7a>
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d005      	beq.n	800d61a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800d60e:	68bb      	ldr	r3, [r7, #8]
 800d610:	2200      	movs	r2, #0
 800d612:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800d614:	68b8      	ldr	r0, [r7, #8]
 800d616:	f000 f8db 	bl	800d7d0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d61a:	68bb      	ldr	r3, [r7, #8]
 800d61c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d61e:	f043 0210 	orr.w	r2, r3, #16
 800d622:	68bb      	ldr	r3, [r7, #8]
 800d624:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d626:	68b8      	ldr	r0, [r7, #8]
 800d628:	f7ff ff4b 	bl	800d4c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d62c:	bf00      	nop
 800d62e:	3710      	adds	r7, #16
 800d630:	46bd      	mov	sp, r7
 800d632:	bd80      	pop	{r7, pc}

0800d634 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b090      	sub	sp, #64	@ 0x40
 800d638:	af00      	add	r7, sp, #0
 800d63a:	60f8      	str	r0, [r7, #12]
 800d63c:	60b9      	str	r1, [r7, #8]
 800d63e:	603b      	str	r3, [r7, #0]
 800d640:	4613      	mov	r3, r2
 800d642:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d644:	e050      	b.n	800d6e8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d646:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d64c:	d04c      	beq.n	800d6e8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800d64e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d650:	2b00      	cmp	r3, #0
 800d652:	d007      	beq.n	800d664 <UART_WaitOnFlagUntilTimeout+0x30>
 800d654:	f7fa f9e4 	bl	8007a20 <HAL_GetTick>
 800d658:	4602      	mov	r2, r0
 800d65a:	683b      	ldr	r3, [r7, #0]
 800d65c:	1ad3      	subs	r3, r2, r3
 800d65e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d660:	429a      	cmp	r2, r3
 800d662:	d241      	bcs.n	800d6e8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	330c      	adds	r3, #12
 800d66a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d66c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d66e:	e853 3f00 	ldrex	r3, [r3]
 800d672:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d676:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800d67a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	330c      	adds	r3, #12
 800d682:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d684:	637a      	str	r2, [r7, #52]	@ 0x34
 800d686:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d688:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d68a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d68c:	e841 2300 	strex	r3, r2, [r1]
 800d690:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d694:	2b00      	cmp	r3, #0
 800d696:	d1e5      	bne.n	800d664 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	3314      	adds	r3, #20
 800d69e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6a0:	697b      	ldr	r3, [r7, #20]
 800d6a2:	e853 3f00 	ldrex	r3, [r3]
 800d6a6:	613b      	str	r3, [r7, #16]
   return(result);
 800d6a8:	693b      	ldr	r3, [r7, #16]
 800d6aa:	f023 0301 	bic.w	r3, r3, #1
 800d6ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	3314      	adds	r3, #20
 800d6b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d6b8:	623a      	str	r2, [r7, #32]
 800d6ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6bc:	69f9      	ldr	r1, [r7, #28]
 800d6be:	6a3a      	ldr	r2, [r7, #32]
 800d6c0:	e841 2300 	strex	r3, r2, [r1]
 800d6c4:	61bb      	str	r3, [r7, #24]
   return(result);
 800d6c6:	69bb      	ldr	r3, [r7, #24]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d1e5      	bne.n	800d698 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	2220      	movs	r2, #32
 800d6d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	2220      	movs	r2, #32
 800d6d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	2200      	movs	r2, #0
 800d6e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800d6e4:	2303      	movs	r3, #3
 800d6e6:	e00f      	b.n	800d708 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	681a      	ldr	r2, [r3, #0]
 800d6ee:	68bb      	ldr	r3, [r7, #8]
 800d6f0:	4013      	ands	r3, r2
 800d6f2:	68ba      	ldr	r2, [r7, #8]
 800d6f4:	429a      	cmp	r2, r3
 800d6f6:	bf0c      	ite	eq
 800d6f8:	2301      	moveq	r3, #1
 800d6fa:	2300      	movne	r3, #0
 800d6fc:	b2db      	uxtb	r3, r3
 800d6fe:	461a      	mov	r2, r3
 800d700:	79fb      	ldrb	r3, [r7, #7]
 800d702:	429a      	cmp	r2, r3
 800d704:	d09f      	beq.n	800d646 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800d706:	2300      	movs	r3, #0
}
 800d708:	4618      	mov	r0, r3
 800d70a:	3740      	adds	r7, #64	@ 0x40
 800d70c:	46bd      	mov	sp, r7
 800d70e:	bd80      	pop	{r7, pc}

0800d710 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d710:	b480      	push	{r7}
 800d712:	b085      	sub	sp, #20
 800d714:	af00      	add	r7, sp, #0
 800d716:	60f8      	str	r0, [r7, #12]
 800d718:	60b9      	str	r1, [r7, #8]
 800d71a:	4613      	mov	r3, r2
 800d71c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	68ba      	ldr	r2, [r7, #8]
 800d722:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	88fa      	ldrh	r2, [r7, #6]
 800d728:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	88fa      	ldrh	r2, [r7, #6]
 800d72e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	2200      	movs	r2, #0
 800d734:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	2222      	movs	r2, #34	@ 0x22
 800d73a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	691b      	ldr	r3, [r3, #16]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d007      	beq.n	800d756 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	68da      	ldr	r2, [r3, #12]
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d754:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	695a      	ldr	r2, [r3, #20]
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	f042 0201 	orr.w	r2, r2, #1
 800d764:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	68da      	ldr	r2, [r3, #12]
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	f042 0220 	orr.w	r2, r2, #32
 800d774:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800d776:	2300      	movs	r3, #0
}
 800d778:	4618      	mov	r0, r3
 800d77a:	3714      	adds	r7, #20
 800d77c:	46bd      	mov	sp, r7
 800d77e:	bc80      	pop	{r7}
 800d780:	4770      	bx	lr

0800d782 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d782:	b480      	push	{r7}
 800d784:	b089      	sub	sp, #36	@ 0x24
 800d786:	af00      	add	r7, sp, #0
 800d788:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	330c      	adds	r3, #12
 800d790:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	e853 3f00 	ldrex	r3, [r3]
 800d798:	60bb      	str	r3, [r7, #8]
   return(result);
 800d79a:	68bb      	ldr	r3, [r7, #8]
 800d79c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d7a0:	61fb      	str	r3, [r7, #28]
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	330c      	adds	r3, #12
 800d7a8:	69fa      	ldr	r2, [r7, #28]
 800d7aa:	61ba      	str	r2, [r7, #24]
 800d7ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7ae:	6979      	ldr	r1, [r7, #20]
 800d7b0:	69ba      	ldr	r2, [r7, #24]
 800d7b2:	e841 2300 	strex	r3, r2, [r1]
 800d7b6:	613b      	str	r3, [r7, #16]
   return(result);
 800d7b8:	693b      	ldr	r3, [r7, #16]
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d1e5      	bne.n	800d78a <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	2220      	movs	r2, #32
 800d7c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800d7c6:	bf00      	nop
 800d7c8:	3724      	adds	r7, #36	@ 0x24
 800d7ca:	46bd      	mov	sp, r7
 800d7cc:	bc80      	pop	{r7}
 800d7ce:	4770      	bx	lr

0800d7d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d7d0:	b480      	push	{r7}
 800d7d2:	b095      	sub	sp, #84	@ 0x54
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	330c      	adds	r3, #12
 800d7de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7e2:	e853 3f00 	ldrex	r3, [r3]
 800d7e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d7e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d7ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	330c      	adds	r3, #12
 800d7f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d7f8:	643a      	str	r2, [r7, #64]	@ 0x40
 800d7fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d7fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d800:	e841 2300 	strex	r3, r2, [r1]
 800d804:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d1e5      	bne.n	800d7d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	3314      	adds	r3, #20
 800d812:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d814:	6a3b      	ldr	r3, [r7, #32]
 800d816:	e853 3f00 	ldrex	r3, [r3]
 800d81a:	61fb      	str	r3, [r7, #28]
   return(result);
 800d81c:	69fb      	ldr	r3, [r7, #28]
 800d81e:	f023 0301 	bic.w	r3, r3, #1
 800d822:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	3314      	adds	r3, #20
 800d82a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d82c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d82e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d830:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d832:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d834:	e841 2300 	strex	r3, r2, [r1]
 800d838:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d83a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d1e5      	bne.n	800d80c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d844:	2b01      	cmp	r3, #1
 800d846:	d119      	bne.n	800d87c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	330c      	adds	r3, #12
 800d84e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	e853 3f00 	ldrex	r3, [r3]
 800d856:	60bb      	str	r3, [r7, #8]
   return(result);
 800d858:	68bb      	ldr	r3, [r7, #8]
 800d85a:	f023 0310 	bic.w	r3, r3, #16
 800d85e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	330c      	adds	r3, #12
 800d866:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d868:	61ba      	str	r2, [r7, #24]
 800d86a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d86c:	6979      	ldr	r1, [r7, #20]
 800d86e:	69ba      	ldr	r2, [r7, #24]
 800d870:	e841 2300 	strex	r3, r2, [r1]
 800d874:	613b      	str	r3, [r7, #16]
   return(result);
 800d876:	693b      	ldr	r3, [r7, #16]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d1e5      	bne.n	800d848 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	2220      	movs	r2, #32
 800d880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	2200      	movs	r2, #0
 800d888:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800d88a:	bf00      	nop
 800d88c:	3754      	adds	r7, #84	@ 0x54
 800d88e:	46bd      	mov	sp, r7
 800d890:	bc80      	pop	{r7}
 800d892:	4770      	bx	lr

0800d894 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b084      	sub	sp, #16
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d8ae:	68f8      	ldr	r0, [r7, #12]
 800d8b0:	f7ff fe07 	bl	800d4c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d8b4:	bf00      	nop
 800d8b6:	3710      	adds	r7, #16
 800d8b8:	46bd      	mov	sp, r7
 800d8ba:	bd80      	pop	{r7, pc}

0800d8bc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800d8bc:	b480      	push	{r7}
 800d8be:	b085      	sub	sp, #20
 800d8c0:	af00      	add	r7, sp, #0
 800d8c2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d8ca:	b2db      	uxtb	r3, r3
 800d8cc:	2b21      	cmp	r3, #33	@ 0x21
 800d8ce:	d13e      	bne.n	800d94e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	689b      	ldr	r3, [r3, #8]
 800d8d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d8d8:	d114      	bne.n	800d904 <UART_Transmit_IT+0x48>
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	691b      	ldr	r3, [r3, #16]
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d110      	bne.n	800d904 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	6a1b      	ldr	r3, [r3, #32]
 800d8e6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	881b      	ldrh	r3, [r3, #0]
 800d8ec:	461a      	mov	r2, r3
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d8f6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	6a1b      	ldr	r3, [r3, #32]
 800d8fc:	1c9a      	adds	r2, r3, #2
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	621a      	str	r2, [r3, #32]
 800d902:	e008      	b.n	800d916 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	6a1b      	ldr	r3, [r3, #32]
 800d908:	1c59      	adds	r1, r3, #1
 800d90a:	687a      	ldr	r2, [r7, #4]
 800d90c:	6211      	str	r1, [r2, #32]
 800d90e:	781a      	ldrb	r2, [r3, #0]
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d91a:	b29b      	uxth	r3, r3
 800d91c:	3b01      	subs	r3, #1
 800d91e:	b29b      	uxth	r3, r3
 800d920:	687a      	ldr	r2, [r7, #4]
 800d922:	4619      	mov	r1, r3
 800d924:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800d926:	2b00      	cmp	r3, #0
 800d928:	d10f      	bne.n	800d94a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	68da      	ldr	r2, [r3, #12]
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d938:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	68da      	ldr	r2, [r3, #12]
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d948:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d94a:	2300      	movs	r3, #0
 800d94c:	e000      	b.n	800d950 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800d94e:	2302      	movs	r3, #2
  }
}
 800d950:	4618      	mov	r0, r3
 800d952:	3714      	adds	r7, #20
 800d954:	46bd      	mov	sp, r7
 800d956:	bc80      	pop	{r7}
 800d958:	4770      	bx	lr

0800d95a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d95a:	b580      	push	{r7, lr}
 800d95c:	b082      	sub	sp, #8
 800d95e:	af00      	add	r7, sp, #0
 800d960:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	68da      	ldr	r2, [r3, #12]
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d970:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	2220      	movs	r2, #32
 800d976:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d97a:	6878      	ldr	r0, [r7, #4]
 800d97c:	f7f7 f916 	bl	8004bac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d980:	2300      	movs	r3, #0
}
 800d982:	4618      	mov	r0, r3
 800d984:	3708      	adds	r7, #8
 800d986:	46bd      	mov	sp, r7
 800d988:	bd80      	pop	{r7, pc}

0800d98a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d98a:	b580      	push	{r7, lr}
 800d98c:	b08c      	sub	sp, #48	@ 0x30
 800d98e:	af00      	add	r7, sp, #0
 800d990:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d998:	b2db      	uxtb	r3, r3
 800d99a:	2b22      	cmp	r3, #34	@ 0x22
 800d99c:	f040 80ae 	bne.w	800dafc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	689b      	ldr	r3, [r3, #8]
 800d9a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d9a8:	d117      	bne.n	800d9da <UART_Receive_IT+0x50>
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	691b      	ldr	r3, [r3, #16]
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d113      	bne.n	800d9da <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9ba:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	685b      	ldr	r3, [r3, #4]
 800d9c2:	b29b      	uxth	r3, r3
 800d9c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9c8:	b29a      	uxth	r2, r3
 800d9ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9cc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9d2:	1c9a      	adds	r2, r3, #2
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	629a      	str	r2, [r3, #40]	@ 0x28
 800d9d8:	e026      	b.n	800da28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9de:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	689b      	ldr	r3, [r3, #8]
 800d9e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d9ec:	d007      	beq.n	800d9fe <UART_Receive_IT+0x74>
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	689b      	ldr	r3, [r3, #8]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d10a      	bne.n	800da0c <UART_Receive_IT+0x82>
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	691b      	ldr	r3, [r3, #16]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d106      	bne.n	800da0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	685b      	ldr	r3, [r3, #4]
 800da04:	b2da      	uxtb	r2, r3
 800da06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da08:	701a      	strb	r2, [r3, #0]
 800da0a:	e008      	b.n	800da1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	685b      	ldr	r3, [r3, #4]
 800da12:	b2db      	uxtb	r3, r3
 800da14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da18:	b2da      	uxtb	r2, r3
 800da1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da22:	1c5a      	adds	r2, r3, #1
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800da2c:	b29b      	uxth	r3, r3
 800da2e:	3b01      	subs	r3, #1
 800da30:	b29b      	uxth	r3, r3
 800da32:	687a      	ldr	r2, [r7, #4]
 800da34:	4619      	mov	r1, r3
 800da36:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d15d      	bne.n	800daf8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	68da      	ldr	r2, [r3, #12]
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	f022 0220 	bic.w	r2, r2, #32
 800da4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	68da      	ldr	r2, [r3, #12]
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800da5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	695a      	ldr	r2, [r3, #20]
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	f022 0201 	bic.w	r2, r2, #1
 800da6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	2220      	movs	r2, #32
 800da70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	2200      	movs	r2, #0
 800da78:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da7e:	2b01      	cmp	r3, #1
 800da80:	d135      	bne.n	800daee <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	2200      	movs	r2, #0
 800da86:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	330c      	adds	r3, #12
 800da8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da90:	697b      	ldr	r3, [r7, #20]
 800da92:	e853 3f00 	ldrex	r3, [r3]
 800da96:	613b      	str	r3, [r7, #16]
   return(result);
 800da98:	693b      	ldr	r3, [r7, #16]
 800da9a:	f023 0310 	bic.w	r3, r3, #16
 800da9e:	627b      	str	r3, [r7, #36]	@ 0x24
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	330c      	adds	r3, #12
 800daa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800daa8:	623a      	str	r2, [r7, #32]
 800daaa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daac:	69f9      	ldr	r1, [r7, #28]
 800daae:	6a3a      	ldr	r2, [r7, #32]
 800dab0:	e841 2300 	strex	r3, r2, [r1]
 800dab4:	61bb      	str	r3, [r7, #24]
   return(result);
 800dab6:	69bb      	ldr	r3, [r7, #24]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d1e5      	bne.n	800da88 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	f003 0310 	and.w	r3, r3, #16
 800dac6:	2b10      	cmp	r3, #16
 800dac8:	d10a      	bne.n	800dae0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800daca:	2300      	movs	r3, #0
 800dacc:	60fb      	str	r3, [r7, #12]
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	60fb      	str	r3, [r7, #12]
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	685b      	ldr	r3, [r3, #4]
 800dadc:	60fb      	str	r3, [r7, #12]
 800dade:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800dae4:	4619      	mov	r1, r3
 800dae6:	6878      	ldr	r0, [r7, #4]
 800dae8:	f7ff fcf4 	bl	800d4d4 <HAL_UARTEx_RxEventCallback>
 800daec:	e002      	b.n	800daf4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800daee:	6878      	ldr	r0, [r7, #4]
 800daf0:	f7f7 f842 	bl	8004b78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800daf4:	2300      	movs	r3, #0
 800daf6:	e002      	b.n	800dafe <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800daf8:	2300      	movs	r3, #0
 800dafa:	e000      	b.n	800dafe <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800dafc:	2302      	movs	r3, #2
  }
}
 800dafe:	4618      	mov	r0, r3
 800db00:	3730      	adds	r7, #48	@ 0x30
 800db02:	46bd      	mov	sp, r7
 800db04:	bd80      	pop	{r7, pc}
	...

0800db08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800db08:	b580      	push	{r7, lr}
 800db0a:	b084      	sub	sp, #16
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	691b      	ldr	r3, [r3, #16]
 800db16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	68da      	ldr	r2, [r3, #12]
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	430a      	orrs	r2, r1
 800db24:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	689a      	ldr	r2, [r3, #8]
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	691b      	ldr	r3, [r3, #16]
 800db2e:	431a      	orrs	r2, r3
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	695b      	ldr	r3, [r3, #20]
 800db34:	4313      	orrs	r3, r2
 800db36:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	68db      	ldr	r3, [r3, #12]
 800db3e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800db42:	f023 030c 	bic.w	r3, r3, #12
 800db46:	687a      	ldr	r2, [r7, #4]
 800db48:	6812      	ldr	r2, [r2, #0]
 800db4a:	68b9      	ldr	r1, [r7, #8]
 800db4c:	430b      	orrs	r3, r1
 800db4e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	695b      	ldr	r3, [r3, #20]
 800db56:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	699a      	ldr	r2, [r3, #24]
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	430a      	orrs	r2, r1
 800db64:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	4a2c      	ldr	r2, [pc, #176]	@ (800dc1c <UART_SetConfig+0x114>)
 800db6c:	4293      	cmp	r3, r2
 800db6e:	d103      	bne.n	800db78 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800db70:	f7fd f8e4 	bl	800ad3c <HAL_RCC_GetPCLK2Freq>
 800db74:	60f8      	str	r0, [r7, #12]
 800db76:	e002      	b.n	800db7e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800db78:	f7fd f8cc 	bl	800ad14 <HAL_RCC_GetPCLK1Freq>
 800db7c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800db7e:	68fa      	ldr	r2, [r7, #12]
 800db80:	4613      	mov	r3, r2
 800db82:	009b      	lsls	r3, r3, #2
 800db84:	4413      	add	r3, r2
 800db86:	009a      	lsls	r2, r3, #2
 800db88:	441a      	add	r2, r3
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	685b      	ldr	r3, [r3, #4]
 800db8e:	009b      	lsls	r3, r3, #2
 800db90:	fbb2 f3f3 	udiv	r3, r2, r3
 800db94:	4a22      	ldr	r2, [pc, #136]	@ (800dc20 <UART_SetConfig+0x118>)
 800db96:	fba2 2303 	umull	r2, r3, r2, r3
 800db9a:	095b      	lsrs	r3, r3, #5
 800db9c:	0119      	lsls	r1, r3, #4
 800db9e:	68fa      	ldr	r2, [r7, #12]
 800dba0:	4613      	mov	r3, r2
 800dba2:	009b      	lsls	r3, r3, #2
 800dba4:	4413      	add	r3, r2
 800dba6:	009a      	lsls	r2, r3, #2
 800dba8:	441a      	add	r2, r3
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	685b      	ldr	r3, [r3, #4]
 800dbae:	009b      	lsls	r3, r3, #2
 800dbb0:	fbb2 f2f3 	udiv	r2, r2, r3
 800dbb4:	4b1a      	ldr	r3, [pc, #104]	@ (800dc20 <UART_SetConfig+0x118>)
 800dbb6:	fba3 0302 	umull	r0, r3, r3, r2
 800dbba:	095b      	lsrs	r3, r3, #5
 800dbbc:	2064      	movs	r0, #100	@ 0x64
 800dbbe:	fb00 f303 	mul.w	r3, r0, r3
 800dbc2:	1ad3      	subs	r3, r2, r3
 800dbc4:	011b      	lsls	r3, r3, #4
 800dbc6:	3332      	adds	r3, #50	@ 0x32
 800dbc8:	4a15      	ldr	r2, [pc, #84]	@ (800dc20 <UART_SetConfig+0x118>)
 800dbca:	fba2 2303 	umull	r2, r3, r2, r3
 800dbce:	095b      	lsrs	r3, r3, #5
 800dbd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800dbd4:	4419      	add	r1, r3
 800dbd6:	68fa      	ldr	r2, [r7, #12]
 800dbd8:	4613      	mov	r3, r2
 800dbda:	009b      	lsls	r3, r3, #2
 800dbdc:	4413      	add	r3, r2
 800dbde:	009a      	lsls	r2, r3, #2
 800dbe0:	441a      	add	r2, r3
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	685b      	ldr	r3, [r3, #4]
 800dbe6:	009b      	lsls	r3, r3, #2
 800dbe8:	fbb2 f2f3 	udiv	r2, r2, r3
 800dbec:	4b0c      	ldr	r3, [pc, #48]	@ (800dc20 <UART_SetConfig+0x118>)
 800dbee:	fba3 0302 	umull	r0, r3, r3, r2
 800dbf2:	095b      	lsrs	r3, r3, #5
 800dbf4:	2064      	movs	r0, #100	@ 0x64
 800dbf6:	fb00 f303 	mul.w	r3, r0, r3
 800dbfa:	1ad3      	subs	r3, r2, r3
 800dbfc:	011b      	lsls	r3, r3, #4
 800dbfe:	3332      	adds	r3, #50	@ 0x32
 800dc00:	4a07      	ldr	r2, [pc, #28]	@ (800dc20 <UART_SetConfig+0x118>)
 800dc02:	fba2 2303 	umull	r2, r3, r2, r3
 800dc06:	095b      	lsrs	r3, r3, #5
 800dc08:	f003 020f 	and.w	r2, r3, #15
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	440a      	add	r2, r1
 800dc12:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800dc14:	bf00      	nop
 800dc16:	3710      	adds	r7, #16
 800dc18:	46bd      	mov	sp, r7
 800dc1a:	bd80      	pop	{r7, pc}
 800dc1c:	40013800 	.word	0x40013800
 800dc20:	51eb851f 	.word	0x51eb851f

0800dc24 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800dc24:	b084      	sub	sp, #16
 800dc26:	b480      	push	{r7}
 800dc28:	b085      	sub	sp, #20
 800dc2a:	af00      	add	r7, sp, #0
 800dc2c:	6078      	str	r0, [r7, #4]
 800dc2e:	f107 001c 	add.w	r0, r7, #28
 800dc32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800dc36:	2300      	movs	r3, #0
 800dc38:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800dc3a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800dc3c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800dc3e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800dc40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800dc42:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800dc44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800dc46:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800dc48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800dc4a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800dc4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800dc4e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800dc50:	68fa      	ldr	r2, [r7, #12]
 800dc52:	4313      	orrs	r3, r2
 800dc54:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	685b      	ldr	r3, [r3, #4]
 800dc5a:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800dc5e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800dc62:	68fa      	ldr	r2, [r7, #12]
 800dc64:	431a      	orrs	r2, r3
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800dc6a:	2300      	movs	r3, #0
}
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	3714      	adds	r7, #20
 800dc70:	46bd      	mov	sp, r7
 800dc72:	bc80      	pop	{r7}
 800dc74:	b004      	add	sp, #16
 800dc76:	4770      	bx	lr

0800dc78 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800dc78:	b480      	push	{r7}
 800dc7a:	b083      	sub	sp, #12
 800dc7c:	af00      	add	r7, sp, #0
 800dc7e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800dc86:	4618      	mov	r0, r3
 800dc88:	370c      	adds	r7, #12
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	bc80      	pop	{r7}
 800dc8e:	4770      	bx	lr

0800dc90 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800dc90:	b480      	push	{r7}
 800dc92:	b083      	sub	sp, #12
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	6078      	str	r0, [r7, #4]
 800dc98:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800dc9a:	683b      	ldr	r3, [r7, #0]
 800dc9c:	681a      	ldr	r2, [r3, #0]
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800dca4:	2300      	movs	r3, #0
}
 800dca6:	4618      	mov	r0, r3
 800dca8:	370c      	adds	r7, #12
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	bc80      	pop	{r7}
 800dcae:	4770      	bx	lr

0800dcb0 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800dcb0:	b480      	push	{r7}
 800dcb2:	b083      	sub	sp, #12
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	2203      	movs	r2, #3
 800dcbc:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800dcbe:	2300      	movs	r3, #0
}
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	370c      	adds	r7, #12
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	bc80      	pop	{r7}
 800dcc8:	4770      	bx	lr

0800dcca <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800dcca:	b480      	push	{r7}
 800dccc:	b083      	sub	sp, #12
 800dcce:	af00      	add	r7, sp, #0
 800dcd0:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	f003 0303 	and.w	r3, r3, #3
}
 800dcda:	4618      	mov	r0, r3
 800dcdc:	370c      	adds	r7, #12
 800dcde:	46bd      	mov	sp, r7
 800dce0:	bc80      	pop	{r7}
 800dce2:	4770      	bx	lr

0800dce4 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800dce4:	b480      	push	{r7}
 800dce6:	b085      	sub	sp, #20
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
 800dcec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800dcee:	2300      	movs	r3, #0
 800dcf0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800dcf2:	683b      	ldr	r3, [r7, #0]
 800dcf4:	681a      	ldr	r2, [r3, #0]
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800dcfa:	683b      	ldr	r3, [r7, #0]
 800dcfc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800dcfe:	683b      	ldr	r3, [r7, #0]
 800dd00:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800dd02:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800dd04:	683b      	ldr	r3, [r7, #0]
 800dd06:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800dd08:	431a      	orrs	r2, r3
                       Command->CPSM);
 800dd0a:	683b      	ldr	r3, [r7, #0]
 800dd0c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800dd0e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800dd10:	68fa      	ldr	r2, [r7, #12]
 800dd12:	4313      	orrs	r3, r2
 800dd14:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	68db      	ldr	r3, [r3, #12]
 800dd1a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800dd1e:	f023 030f 	bic.w	r3, r3, #15
 800dd22:	68fa      	ldr	r2, [r7, #12]
 800dd24:	431a      	orrs	r2, r3
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800dd2a:	2300      	movs	r3, #0
}
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	3714      	adds	r7, #20
 800dd30:	46bd      	mov	sp, r7
 800dd32:	bc80      	pop	{r7}
 800dd34:	4770      	bx	lr

0800dd36 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800dd36:	b480      	push	{r7}
 800dd38:	b083      	sub	sp, #12
 800dd3a:	af00      	add	r7, sp, #0
 800dd3c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	691b      	ldr	r3, [r3, #16]
 800dd42:	b2db      	uxtb	r3, r3
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	370c      	adds	r7, #12
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bc80      	pop	{r7}
 800dd4c:	4770      	bx	lr

0800dd4e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800dd4e:	b480      	push	{r7}
 800dd50:	b085      	sub	sp, #20
 800dd52:	af00      	add	r7, sp, #0
 800dd54:	6078      	str	r0, [r7, #4]
 800dd56:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	3314      	adds	r3, #20
 800dd5c:	461a      	mov	r2, r3
 800dd5e:	683b      	ldr	r3, [r7, #0]
 800dd60:	4413      	add	r3, r2
 800dd62:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	681b      	ldr	r3, [r3, #0]
}  
 800dd68:	4618      	mov	r0, r3
 800dd6a:	3714      	adds	r7, #20
 800dd6c:	46bd      	mov	sp, r7
 800dd6e:	bc80      	pop	{r7}
 800dd70:	4770      	bx	lr

0800dd72 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800dd72:	b480      	push	{r7}
 800dd74:	b085      	sub	sp, #20
 800dd76:	af00      	add	r7, sp, #0
 800dd78:	6078      	str	r0, [r7, #4]
 800dd7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800dd80:	683b      	ldr	r3, [r7, #0]
 800dd82:	681a      	ldr	r2, [r3, #0]
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800dd88:	683b      	ldr	r3, [r7, #0]
 800dd8a:	685a      	ldr	r2, [r3, #4]
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800dd90:	683b      	ldr	r3, [r7, #0]
 800dd92:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800dd94:	683b      	ldr	r3, [r7, #0]
 800dd96:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800dd98:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800dd9a:	683b      	ldr	r3, [r7, #0]
 800dd9c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800dd9e:	431a      	orrs	r2, r3
                       Data->DPSM);
 800dda0:	683b      	ldr	r3, [r7, #0]
 800dda2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800dda4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800dda6:	68fa      	ldr	r2, [r7, #12]
 800dda8:	4313      	orrs	r3, r2
 800ddaa:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddb0:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	431a      	orrs	r2, r3
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800ddbc:	2300      	movs	r3, #0

}
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	3714      	adds	r7, #20
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	bc80      	pop	{r7}
 800ddc6:	4770      	bx	lr

0800ddc8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800ddc8:	b580      	push	{r7, lr}
 800ddca:	b088      	sub	sp, #32
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	6078      	str	r0, [r7, #4]
 800ddd0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800ddd2:	683b      	ldr	r3, [r7, #0]
 800ddd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800ddd6:	2310      	movs	r3, #16
 800ddd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ddda:	2340      	movs	r3, #64	@ 0x40
 800dddc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ddde:	2300      	movs	r3, #0
 800dde0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dde2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dde6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dde8:	f107 0308 	add.w	r3, r7, #8
 800ddec:	4619      	mov	r1, r3
 800ddee:	6878      	ldr	r0, [r7, #4]
 800ddf0:	f7ff ff78 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800ddf4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ddf8:	2110      	movs	r1, #16
 800ddfa:	6878      	ldr	r0, [r7, #4]
 800ddfc:	f000 f9d6 	bl	800e1ac <SDMMC_GetCmdResp1>
 800de00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800de02:	69fb      	ldr	r3, [r7, #28]
}
 800de04:	4618      	mov	r0, r3
 800de06:	3720      	adds	r7, #32
 800de08:	46bd      	mov	sp, r7
 800de0a:	bd80      	pop	{r7, pc}

0800de0c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800de0c:	b580      	push	{r7, lr}
 800de0e:	b088      	sub	sp, #32
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
 800de14:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800de16:	683b      	ldr	r3, [r7, #0]
 800de18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800de1a:	2311      	movs	r3, #17
 800de1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800de1e:	2340      	movs	r3, #64	@ 0x40
 800de20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800de22:	2300      	movs	r3, #0
 800de24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800de26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de2a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800de2c:	f107 0308 	add.w	r3, r7, #8
 800de30:	4619      	mov	r1, r3
 800de32:	6878      	ldr	r0, [r7, #4]
 800de34:	f7ff ff56 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800de38:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de3c:	2111      	movs	r1, #17
 800de3e:	6878      	ldr	r0, [r7, #4]
 800de40:	f000 f9b4 	bl	800e1ac <SDMMC_GetCmdResp1>
 800de44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800de46:	69fb      	ldr	r3, [r7, #28]
}
 800de48:	4618      	mov	r0, r3
 800de4a:	3720      	adds	r7, #32
 800de4c:	46bd      	mov	sp, r7
 800de4e:	bd80      	pop	{r7, pc}

0800de50 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b088      	sub	sp, #32
 800de54:	af00      	add	r7, sp, #0
 800de56:	6078      	str	r0, [r7, #4]
 800de58:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800de5e:	2312      	movs	r3, #18
 800de60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800de62:	2340      	movs	r3, #64	@ 0x40
 800de64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800de66:	2300      	movs	r3, #0
 800de68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800de6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de6e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800de70:	f107 0308 	add.w	r3, r7, #8
 800de74:	4619      	mov	r1, r3
 800de76:	6878      	ldr	r0, [r7, #4]
 800de78:	f7ff ff34 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800de7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de80:	2112      	movs	r1, #18
 800de82:	6878      	ldr	r0, [r7, #4]
 800de84:	f000 f992 	bl	800e1ac <SDMMC_GetCmdResp1>
 800de88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800de8a:	69fb      	ldr	r3, [r7, #28]
}
 800de8c:	4618      	mov	r0, r3
 800de8e:	3720      	adds	r7, #32
 800de90:	46bd      	mov	sp, r7
 800de92:	bd80      	pop	{r7, pc}

0800de94 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800de94:	b580      	push	{r7, lr}
 800de96:	b088      	sub	sp, #32
 800de98:	af00      	add	r7, sp, #0
 800de9a:	6078      	str	r0, [r7, #4]
 800de9c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800dea2:	2318      	movs	r3, #24
 800dea4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dea6:	2340      	movs	r3, #64	@ 0x40
 800dea8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800deaa:	2300      	movs	r3, #0
 800deac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800deae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800deb2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800deb4:	f107 0308 	add.w	r3, r7, #8
 800deb8:	4619      	mov	r1, r3
 800deba:	6878      	ldr	r0, [r7, #4]
 800debc:	f7ff ff12 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800dec0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dec4:	2118      	movs	r1, #24
 800dec6:	6878      	ldr	r0, [r7, #4]
 800dec8:	f000 f970 	bl	800e1ac <SDMMC_GetCmdResp1>
 800decc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dece:	69fb      	ldr	r3, [r7, #28]
}
 800ded0:	4618      	mov	r0, r3
 800ded2:	3720      	adds	r7, #32
 800ded4:	46bd      	mov	sp, r7
 800ded6:	bd80      	pop	{r7, pc}

0800ded8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800ded8:	b580      	push	{r7, lr}
 800deda:	b088      	sub	sp, #32
 800dedc:	af00      	add	r7, sp, #0
 800dede:	6078      	str	r0, [r7, #4]
 800dee0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800dee6:	2319      	movs	r3, #25
 800dee8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800deea:	2340      	movs	r3, #64	@ 0x40
 800deec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800deee:	2300      	movs	r3, #0
 800def0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800def2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800def6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800def8:	f107 0308 	add.w	r3, r7, #8
 800defc:	4619      	mov	r1, r3
 800defe:	6878      	ldr	r0, [r7, #4]
 800df00:	f7ff fef0 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800df04:	f241 3288 	movw	r2, #5000	@ 0x1388
 800df08:	2119      	movs	r1, #25
 800df0a:	6878      	ldr	r0, [r7, #4]
 800df0c:	f000 f94e 	bl	800e1ac <SDMMC_GetCmdResp1>
 800df10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800df12:	69fb      	ldr	r3, [r7, #28]
}
 800df14:	4618      	mov	r0, r3
 800df16:	3720      	adds	r7, #32
 800df18:	46bd      	mov	sp, r7
 800df1a:	bd80      	pop	{r7, pc}

0800df1c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b088      	sub	sp, #32
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800df24:	2300      	movs	r3, #0
 800df26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800df28:	230c      	movs	r3, #12
 800df2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800df2c:	2340      	movs	r3, #64	@ 0x40
 800df2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800df30:	2300      	movs	r3, #0
 800df32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800df34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800df38:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800df3a:	f107 0308 	add.w	r3, r7, #8
 800df3e:	4619      	mov	r1, r3
 800df40:	6878      	ldr	r0, [r7, #4]
 800df42:	f7ff fecf 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800df46:	4a05      	ldr	r2, [pc, #20]	@ (800df5c <SDMMC_CmdStopTransfer+0x40>)
 800df48:	210c      	movs	r1, #12
 800df4a:	6878      	ldr	r0, [r7, #4]
 800df4c:	f000 f92e 	bl	800e1ac <SDMMC_GetCmdResp1>
 800df50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800df52:	69fb      	ldr	r3, [r7, #28]
}
 800df54:	4618      	mov	r0, r3
 800df56:	3720      	adds	r7, #32
 800df58:	46bd      	mov	sp, r7
 800df5a:	bd80      	pop	{r7, pc}
 800df5c:	05f5e100 	.word	0x05f5e100

0800df60 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800df60:	b580      	push	{r7, lr}
 800df62:	b08a      	sub	sp, #40	@ 0x28
 800df64:	af00      	add	r7, sp, #0
 800df66:	60f8      	str	r0, [r7, #12]
 800df68:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800df6c:	683b      	ldr	r3, [r7, #0]
 800df6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800df70:	2307      	movs	r3, #7
 800df72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800df74:	2340      	movs	r3, #64	@ 0x40
 800df76:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800df78:	2300      	movs	r3, #0
 800df7a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800df7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800df80:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800df82:	f107 0310 	add.w	r3, r7, #16
 800df86:	4619      	mov	r1, r3
 800df88:	68f8      	ldr	r0, [r7, #12]
 800df8a:	f7ff feab 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800df8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800df92:	2107      	movs	r1, #7
 800df94:	68f8      	ldr	r0, [r7, #12]
 800df96:	f000 f909 	bl	800e1ac <SDMMC_GetCmdResp1>
 800df9a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800df9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800df9e:	4618      	mov	r0, r3
 800dfa0:	3728      	adds	r7, #40	@ 0x28
 800dfa2:	46bd      	mov	sp, r7
 800dfa4:	bd80      	pop	{r7, pc}

0800dfa6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800dfa6:	b580      	push	{r7, lr}
 800dfa8:	b088      	sub	sp, #32
 800dfaa:	af00      	add	r7, sp, #0
 800dfac:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800dfae:	2300      	movs	r3, #0
 800dfb0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dfba:	2300      	movs	r3, #0
 800dfbc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dfbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dfc2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dfc4:	f107 0308 	add.w	r3, r7, #8
 800dfc8:	4619      	mov	r1, r3
 800dfca:	6878      	ldr	r0, [r7, #4]
 800dfcc:	f7ff fe8a 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800dfd0:	6878      	ldr	r0, [r7, #4]
 800dfd2:	f000 fb21 	bl	800e618 <SDMMC_GetCmdError>
 800dfd6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dfd8:	69fb      	ldr	r3, [r7, #28]
}
 800dfda:	4618      	mov	r0, r3
 800dfdc:	3720      	adds	r7, #32
 800dfde:	46bd      	mov	sp, r7
 800dfe0:	bd80      	pop	{r7, pc}

0800dfe2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800dfe2:	b580      	push	{r7, lr}
 800dfe4:	b088      	sub	sp, #32
 800dfe6:	af00      	add	r7, sp, #0
 800dfe8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800dfea:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800dfee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800dff0:	2308      	movs	r3, #8
 800dff2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dff4:	2340      	movs	r3, #64	@ 0x40
 800dff6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dff8:	2300      	movs	r3, #0
 800dffa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dffc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e000:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e002:	f107 0308 	add.w	r3, r7, #8
 800e006:	4619      	mov	r1, r3
 800e008:	6878      	ldr	r0, [r7, #4]
 800e00a:	f7ff fe6b 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800e00e:	6878      	ldr	r0, [r7, #4]
 800e010:	f000 fab4 	bl	800e57c <SDMMC_GetCmdResp7>
 800e014:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e016:	69fb      	ldr	r3, [r7, #28]
}
 800e018:	4618      	mov	r0, r3
 800e01a:	3720      	adds	r7, #32
 800e01c:	46bd      	mov	sp, r7
 800e01e:	bd80      	pop	{r7, pc}

0800e020 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b088      	sub	sp, #32
 800e024:	af00      	add	r7, sp, #0
 800e026:	6078      	str	r0, [r7, #4]
 800e028:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800e02e:	2337      	movs	r3, #55	@ 0x37
 800e030:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e032:	2340      	movs	r3, #64	@ 0x40
 800e034:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e036:	2300      	movs	r3, #0
 800e038:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e03a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e03e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e040:	f107 0308 	add.w	r3, r7, #8
 800e044:	4619      	mov	r1, r3
 800e046:	6878      	ldr	r0, [r7, #4]
 800e048:	f7ff fe4c 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800e04c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e050:	2137      	movs	r1, #55	@ 0x37
 800e052:	6878      	ldr	r0, [r7, #4]
 800e054:	f000 f8aa 	bl	800e1ac <SDMMC_GetCmdResp1>
 800e058:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e05a:	69fb      	ldr	r3, [r7, #28]
}
 800e05c:	4618      	mov	r0, r3
 800e05e:	3720      	adds	r7, #32
 800e060:	46bd      	mov	sp, r7
 800e062:	bd80      	pop	{r7, pc}

0800e064 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e064:	b580      	push	{r7, lr}
 800e066:	b088      	sub	sp, #32
 800e068:	af00      	add	r7, sp, #0
 800e06a:	6078      	str	r0, [r7, #4]
 800e06c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800e06e:	683b      	ldr	r3, [r7, #0]
 800e070:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800e074:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e078:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800e07a:	2329      	movs	r3, #41	@ 0x29
 800e07c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e07e:	2340      	movs	r3, #64	@ 0x40
 800e080:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e082:	2300      	movs	r3, #0
 800e084:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e086:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e08a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e08c:	f107 0308 	add.w	r3, r7, #8
 800e090:	4619      	mov	r1, r3
 800e092:	6878      	ldr	r0, [r7, #4]
 800e094:	f7ff fe26 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800e098:	6878      	ldr	r0, [r7, #4]
 800e09a:	f000 f9bd 	bl	800e418 <SDMMC_GetCmdResp3>
 800e09e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e0a0:	69fb      	ldr	r3, [r7, #28]
}
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	3720      	adds	r7, #32
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	bd80      	pop	{r7, pc}

0800e0aa <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800e0aa:	b580      	push	{r7, lr}
 800e0ac:	b088      	sub	sp, #32
 800e0ae:	af00      	add	r7, sp, #0
 800e0b0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800e0b2:	2300      	movs	r3, #0
 800e0b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800e0b6:	2302      	movs	r3, #2
 800e0b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800e0ba:	23c0      	movs	r3, #192	@ 0xc0
 800e0bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e0be:	2300      	movs	r3, #0
 800e0c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e0c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e0c6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e0c8:	f107 0308 	add.w	r3, r7, #8
 800e0cc:	4619      	mov	r1, r3
 800e0ce:	6878      	ldr	r0, [r7, #4]
 800e0d0:	f7ff fe08 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800e0d4:	6878      	ldr	r0, [r7, #4]
 800e0d6:	f000 f957 	bl	800e388 <SDMMC_GetCmdResp2>
 800e0da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e0dc:	69fb      	ldr	r3, [r7, #28]
}
 800e0de:	4618      	mov	r0, r3
 800e0e0:	3720      	adds	r7, #32
 800e0e2:	46bd      	mov	sp, r7
 800e0e4:	bd80      	pop	{r7, pc}

0800e0e6 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e0e6:	b580      	push	{r7, lr}
 800e0e8:	b088      	sub	sp, #32
 800e0ea:	af00      	add	r7, sp, #0
 800e0ec:	6078      	str	r0, [r7, #4]
 800e0ee:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800e0f0:	683b      	ldr	r3, [r7, #0]
 800e0f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800e0f4:	2309      	movs	r3, #9
 800e0f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800e0f8:	23c0      	movs	r3, #192	@ 0xc0
 800e0fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e100:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e104:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e106:	f107 0308 	add.w	r3, r7, #8
 800e10a:	4619      	mov	r1, r3
 800e10c:	6878      	ldr	r0, [r7, #4]
 800e10e:	f7ff fde9 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800e112:	6878      	ldr	r0, [r7, #4]
 800e114:	f000 f938 	bl	800e388 <SDMMC_GetCmdResp2>
 800e118:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e11a:	69fb      	ldr	r3, [r7, #28]
}
 800e11c:	4618      	mov	r0, r3
 800e11e:	3720      	adds	r7, #32
 800e120:	46bd      	mov	sp, r7
 800e122:	bd80      	pop	{r7, pc}

0800e124 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800e124:	b580      	push	{r7, lr}
 800e126:	b088      	sub	sp, #32
 800e128:	af00      	add	r7, sp, #0
 800e12a:	6078      	str	r0, [r7, #4]
 800e12c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800e12e:	2300      	movs	r3, #0
 800e130:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800e132:	2303      	movs	r3, #3
 800e134:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e136:	2340      	movs	r3, #64	@ 0x40
 800e138:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e13a:	2300      	movs	r3, #0
 800e13c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e13e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e142:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e144:	f107 0308 	add.w	r3, r7, #8
 800e148:	4619      	mov	r1, r3
 800e14a:	6878      	ldr	r0, [r7, #4]
 800e14c:	f7ff fdca 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800e150:	683a      	ldr	r2, [r7, #0]
 800e152:	2103      	movs	r1, #3
 800e154:	6878      	ldr	r0, [r7, #4]
 800e156:	f000 f99b 	bl	800e490 <SDMMC_GetCmdResp6>
 800e15a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e15c:	69fb      	ldr	r3, [r7, #28]
}
 800e15e:	4618      	mov	r0, r3
 800e160:	3720      	adds	r7, #32
 800e162:	46bd      	mov	sp, r7
 800e164:	bd80      	pop	{r7, pc}

0800e166 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e166:	b580      	push	{r7, lr}
 800e168:	b088      	sub	sp, #32
 800e16a:	af00      	add	r7, sp, #0
 800e16c:	6078      	str	r0, [r7, #4]
 800e16e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800e170:	683b      	ldr	r3, [r7, #0]
 800e172:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800e174:	230d      	movs	r3, #13
 800e176:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e178:	2340      	movs	r3, #64	@ 0x40
 800e17a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e17c:	2300      	movs	r3, #0
 800e17e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e180:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e184:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e186:	f107 0308 	add.w	r3, r7, #8
 800e18a:	4619      	mov	r1, r3
 800e18c:	6878      	ldr	r0, [r7, #4]
 800e18e:	f7ff fda9 	bl	800dce4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800e192:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e196:	210d      	movs	r1, #13
 800e198:	6878      	ldr	r0, [r7, #4]
 800e19a:	f000 f807 	bl	800e1ac <SDMMC_GetCmdResp1>
 800e19e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e1a0:	69fb      	ldr	r3, [r7, #28]
}
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	3720      	adds	r7, #32
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	bd80      	pop	{r7, pc}
	...

0800e1ac <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800e1ac:	b580      	push	{r7, lr}
 800e1ae:	b088      	sub	sp, #32
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	60f8      	str	r0, [r7, #12]
 800e1b4:	460b      	mov	r3, r1
 800e1b6:	607a      	str	r2, [r7, #4]
 800e1b8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800e1ba:	4b70      	ldr	r3, [pc, #448]	@ (800e37c <SDMMC_GetCmdResp1+0x1d0>)
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	4a70      	ldr	r2, [pc, #448]	@ (800e380 <SDMMC_GetCmdResp1+0x1d4>)
 800e1c0:	fba2 2303 	umull	r2, r3, r2, r3
 800e1c4:	0a5a      	lsrs	r2, r3, #9
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	fb02 f303 	mul.w	r3, r2, r3
 800e1cc:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800e1ce:	69fb      	ldr	r3, [r7, #28]
 800e1d0:	1e5a      	subs	r2, r3, #1
 800e1d2:	61fa      	str	r2, [r7, #28]
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d102      	bne.n	800e1de <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e1d8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e1dc:	e0c9      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1e2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e1e4:	69bb      	ldr	r3, [r7, #24]
 800e1e6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d0ef      	beq.n	800e1ce <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e1ee:	69bb      	ldr	r3, [r7, #24]
 800e1f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d1ea      	bne.n	800e1ce <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1fc:	f003 0304 	and.w	r3, r3, #4
 800e200:	2b00      	cmp	r3, #0
 800e202:	d004      	beq.n	800e20e <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	2204      	movs	r2, #4
 800e208:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e20a:	2304      	movs	r3, #4
 800e20c:	e0b1      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e212:	f003 0301 	and.w	r3, r3, #1
 800e216:	2b00      	cmp	r3, #0
 800e218:	d004      	beq.n	800e224 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	2201      	movs	r2, #1
 800e21e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e220:	2301      	movs	r3, #1
 800e222:	e0a6      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	22c5      	movs	r2, #197	@ 0xc5
 800e228:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800e22a:	68f8      	ldr	r0, [r7, #12]
 800e22c:	f7ff fd83 	bl	800dd36 <SDIO_GetCommandResponse>
 800e230:	4603      	mov	r3, r0
 800e232:	461a      	mov	r2, r3
 800e234:	7afb      	ldrb	r3, [r7, #11]
 800e236:	4293      	cmp	r3, r2
 800e238:	d001      	beq.n	800e23e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e23a:	2301      	movs	r3, #1
 800e23c:	e099      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800e23e:	2100      	movs	r1, #0
 800e240:	68f8      	ldr	r0, [r7, #12]
 800e242:	f7ff fd84 	bl	800dd4e <SDIO_GetResponse>
 800e246:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800e248:	697a      	ldr	r2, [r7, #20]
 800e24a:	4b4e      	ldr	r3, [pc, #312]	@ (800e384 <SDMMC_GetCmdResp1+0x1d8>)
 800e24c:	4013      	ands	r3, r2
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d101      	bne.n	800e256 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800e252:	2300      	movs	r3, #0
 800e254:	e08d      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800e256:	697b      	ldr	r3, [r7, #20]
 800e258:	2b00      	cmp	r3, #0
 800e25a:	da02      	bge.n	800e262 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800e25c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800e260:	e087      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800e262:	697b      	ldr	r3, [r7, #20]
 800e264:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d001      	beq.n	800e270 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800e26c:	2340      	movs	r3, #64	@ 0x40
 800e26e:	e080      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800e270:	697b      	ldr	r3, [r7, #20]
 800e272:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e276:	2b00      	cmp	r3, #0
 800e278:	d001      	beq.n	800e27e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800e27a:	2380      	movs	r3, #128	@ 0x80
 800e27c:	e079      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800e27e:	697b      	ldr	r3, [r7, #20]
 800e280:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e284:	2b00      	cmp	r3, #0
 800e286:	d002      	beq.n	800e28e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800e288:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e28c:	e071      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800e28e:	697b      	ldr	r3, [r7, #20]
 800e290:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e294:	2b00      	cmp	r3, #0
 800e296:	d002      	beq.n	800e29e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800e298:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e29c:	e069      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800e29e:	697b      	ldr	r3, [r7, #20]
 800e2a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d002      	beq.n	800e2ae <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800e2a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e2ac:	e061      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800e2ae:	697b      	ldr	r3, [r7, #20]
 800e2b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d002      	beq.n	800e2be <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800e2b8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e2bc:	e059      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800e2be:	697b      	ldr	r3, [r7, #20]
 800e2c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d002      	beq.n	800e2ce <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e2c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e2cc:	e051      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800e2ce:	697b      	ldr	r3, [r7, #20]
 800e2d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d002      	beq.n	800e2de <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e2d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e2dc:	e049      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800e2de:	697b      	ldr	r3, [r7, #20]
 800e2e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d002      	beq.n	800e2ee <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800e2e8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e2ec:	e041      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800e2ee:	697b      	ldr	r3, [r7, #20]
 800e2f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d002      	beq.n	800e2fe <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800e2f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e2fc:	e039      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800e2fe:	697b      	ldr	r3, [r7, #20]
 800e300:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e304:	2b00      	cmp	r3, #0
 800e306:	d002      	beq.n	800e30e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800e308:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800e30c:	e031      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800e30e:	697b      	ldr	r3, [r7, #20]
 800e310:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e314:	2b00      	cmp	r3, #0
 800e316:	d002      	beq.n	800e31e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800e318:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800e31c:	e029      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800e31e:	697b      	ldr	r3, [r7, #20]
 800e320:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e324:	2b00      	cmp	r3, #0
 800e326:	d002      	beq.n	800e32e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800e328:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e32c:	e021      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800e32e:	697b      	ldr	r3, [r7, #20]
 800e330:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e334:	2b00      	cmp	r3, #0
 800e336:	d002      	beq.n	800e33e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800e338:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800e33c:	e019      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800e33e:	697b      	ldr	r3, [r7, #20]
 800e340:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e344:	2b00      	cmp	r3, #0
 800e346:	d002      	beq.n	800e34e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800e348:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800e34c:	e011      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800e34e:	697b      	ldr	r3, [r7, #20]
 800e350:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e354:	2b00      	cmp	r3, #0
 800e356:	d002      	beq.n	800e35e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800e358:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800e35c:	e009      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800e35e:	697b      	ldr	r3, [r7, #20]
 800e360:	f003 0308 	and.w	r3, r3, #8
 800e364:	2b00      	cmp	r3, #0
 800e366:	d002      	beq.n	800e36e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800e368:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800e36c:	e001      	b.n	800e372 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e36e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800e372:	4618      	mov	r0, r3
 800e374:	3720      	adds	r7, #32
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}
 800e37a:	bf00      	nop
 800e37c:	20000028 	.word	0x20000028
 800e380:	10624dd3 	.word	0x10624dd3
 800e384:	fdffe008 	.word	0xfdffe008

0800e388 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800e388:	b480      	push	{r7}
 800e38a:	b085      	sub	sp, #20
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e390:	4b1f      	ldr	r3, [pc, #124]	@ (800e410 <SDMMC_GetCmdResp2+0x88>)
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	4a1f      	ldr	r2, [pc, #124]	@ (800e414 <SDMMC_GetCmdResp2+0x8c>)
 800e396:	fba2 2303 	umull	r2, r3, r2, r3
 800e39a:	0a5b      	lsrs	r3, r3, #9
 800e39c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e3a0:	fb02 f303 	mul.w	r3, r2, r3
 800e3a4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	1e5a      	subs	r2, r3, #1
 800e3aa:	60fa      	str	r2, [r7, #12]
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d102      	bne.n	800e3b6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e3b0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e3b4:	e026      	b.n	800e404 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3ba:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e3bc:	68bb      	ldr	r3, [r7, #8]
 800e3be:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d0ef      	beq.n	800e3a6 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e3c6:	68bb      	ldr	r3, [r7, #8]
 800e3c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d1ea      	bne.n	800e3a6 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3d4:	f003 0304 	and.w	r3, r3, #4
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d004      	beq.n	800e3e6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	2204      	movs	r2, #4
 800e3e0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e3e2:	2304      	movs	r3, #4
 800e3e4:	e00e      	b.n	800e404 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3ea:	f003 0301 	and.w	r3, r3, #1
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d004      	beq.n	800e3fc <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	2201      	movs	r2, #1
 800e3f6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e3f8:	2301      	movs	r3, #1
 800e3fa:	e003      	b.n	800e404 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	22c5      	movs	r2, #197	@ 0xc5
 800e400:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800e402:	2300      	movs	r3, #0
}
 800e404:	4618      	mov	r0, r3
 800e406:	3714      	adds	r7, #20
 800e408:	46bd      	mov	sp, r7
 800e40a:	bc80      	pop	{r7}
 800e40c:	4770      	bx	lr
 800e40e:	bf00      	nop
 800e410:	20000028 	.word	0x20000028
 800e414:	10624dd3 	.word	0x10624dd3

0800e418 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800e418:	b480      	push	{r7}
 800e41a:	b085      	sub	sp, #20
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e420:	4b19      	ldr	r3, [pc, #100]	@ (800e488 <SDMMC_GetCmdResp3+0x70>)
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	4a19      	ldr	r2, [pc, #100]	@ (800e48c <SDMMC_GetCmdResp3+0x74>)
 800e426:	fba2 2303 	umull	r2, r3, r2, r3
 800e42a:	0a5b      	lsrs	r3, r3, #9
 800e42c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e430:	fb02 f303 	mul.w	r3, r2, r3
 800e434:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	1e5a      	subs	r2, r3, #1
 800e43a:	60fa      	str	r2, [r7, #12]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d102      	bne.n	800e446 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e440:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e444:	e01b      	b.n	800e47e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e44a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e44c:	68bb      	ldr	r3, [r7, #8]
 800e44e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e452:	2b00      	cmp	r3, #0
 800e454:	d0ef      	beq.n	800e436 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e456:	68bb      	ldr	r3, [r7, #8]
 800e458:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d1ea      	bne.n	800e436 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e464:	f003 0304 	and.w	r3, r3, #4
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d004      	beq.n	800e476 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	2204      	movs	r2, #4
 800e470:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e472:	2304      	movs	r3, #4
 800e474:	e003      	b.n	800e47e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	22c5      	movs	r2, #197	@ 0xc5
 800e47a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e47c:	2300      	movs	r3, #0
}
 800e47e:	4618      	mov	r0, r3
 800e480:	3714      	adds	r7, #20
 800e482:	46bd      	mov	sp, r7
 800e484:	bc80      	pop	{r7}
 800e486:	4770      	bx	lr
 800e488:	20000028 	.word	0x20000028
 800e48c:	10624dd3 	.word	0x10624dd3

0800e490 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b088      	sub	sp, #32
 800e494:	af00      	add	r7, sp, #0
 800e496:	60f8      	str	r0, [r7, #12]
 800e498:	460b      	mov	r3, r1
 800e49a:	607a      	str	r2, [r7, #4]
 800e49c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e49e:	4b35      	ldr	r3, [pc, #212]	@ (800e574 <SDMMC_GetCmdResp6+0xe4>)
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	4a35      	ldr	r2, [pc, #212]	@ (800e578 <SDMMC_GetCmdResp6+0xe8>)
 800e4a4:	fba2 2303 	umull	r2, r3, r2, r3
 800e4a8:	0a5b      	lsrs	r3, r3, #9
 800e4aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e4ae:	fb02 f303 	mul.w	r3, r2, r3
 800e4b2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800e4b4:	69fb      	ldr	r3, [r7, #28]
 800e4b6:	1e5a      	subs	r2, r3, #1
 800e4b8:	61fa      	str	r2, [r7, #28]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d102      	bne.n	800e4c4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e4be:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e4c2:	e052      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4c8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e4ca:	69bb      	ldr	r3, [r7, #24]
 800e4cc:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d0ef      	beq.n	800e4b4 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e4d4:	69bb      	ldr	r3, [r7, #24]
 800e4d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d1ea      	bne.n	800e4b4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4e2:	f003 0304 	and.w	r3, r3, #4
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d004      	beq.n	800e4f4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	2204      	movs	r2, #4
 800e4ee:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e4f0:	2304      	movs	r3, #4
 800e4f2:	e03a      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4f8:	f003 0301 	and.w	r3, r3, #1
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d004      	beq.n	800e50a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	2201      	movs	r2, #1
 800e504:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e506:	2301      	movs	r3, #1
 800e508:	e02f      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800e50a:	68f8      	ldr	r0, [r7, #12]
 800e50c:	f7ff fc13 	bl	800dd36 <SDIO_GetCommandResponse>
 800e510:	4603      	mov	r3, r0
 800e512:	461a      	mov	r2, r3
 800e514:	7afb      	ldrb	r3, [r7, #11]
 800e516:	4293      	cmp	r3, r2
 800e518:	d001      	beq.n	800e51e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e51a:	2301      	movs	r3, #1
 800e51c:	e025      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	22c5      	movs	r2, #197	@ 0xc5
 800e522:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800e524:	2100      	movs	r1, #0
 800e526:	68f8      	ldr	r0, [r7, #12]
 800e528:	f7ff fc11 	bl	800dd4e <SDIO_GetResponse>
 800e52c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800e52e:	697b      	ldr	r3, [r7, #20]
 800e530:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800e534:	2b00      	cmp	r3, #0
 800e536:	d106      	bne.n	800e546 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800e538:	697b      	ldr	r3, [r7, #20]
 800e53a:	0c1b      	lsrs	r3, r3, #16
 800e53c:	b29a      	uxth	r2, r3
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800e542:	2300      	movs	r3, #0
 800e544:	e011      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800e546:	697b      	ldr	r3, [r7, #20]
 800e548:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d002      	beq.n	800e556 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e550:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e554:	e009      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800e556:	697b      	ldr	r3, [r7, #20]
 800e558:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d002      	beq.n	800e566 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e560:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e564:	e001      	b.n	800e56a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e566:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800e56a:	4618      	mov	r0, r3
 800e56c:	3720      	adds	r7, #32
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}
 800e572:	bf00      	nop
 800e574:	20000028 	.word	0x20000028
 800e578:	10624dd3 	.word	0x10624dd3

0800e57c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800e57c:	b480      	push	{r7}
 800e57e:	b085      	sub	sp, #20
 800e580:	af00      	add	r7, sp, #0
 800e582:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e584:	4b22      	ldr	r3, [pc, #136]	@ (800e610 <SDMMC_GetCmdResp7+0x94>)
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	4a22      	ldr	r2, [pc, #136]	@ (800e614 <SDMMC_GetCmdResp7+0x98>)
 800e58a:	fba2 2303 	umull	r2, r3, r2, r3
 800e58e:	0a5b      	lsrs	r3, r3, #9
 800e590:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e594:	fb02 f303 	mul.w	r3, r2, r3
 800e598:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	1e5a      	subs	r2, r3, #1
 800e59e:	60fa      	str	r2, [r7, #12]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d102      	bne.n	800e5aa <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e5a4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e5a8:	e02c      	b.n	800e604 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5ae:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d0ef      	beq.n	800e59a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e5ba:	68bb      	ldr	r3, [r7, #8]
 800e5bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d1ea      	bne.n	800e59a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5c8:	f003 0304 	and.w	r3, r3, #4
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d004      	beq.n	800e5da <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	2204      	movs	r2, #4
 800e5d4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e5d6:	2304      	movs	r3, #4
 800e5d8:	e014      	b.n	800e604 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5de:	f003 0301 	and.w	r3, r3, #1
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d004      	beq.n	800e5f0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	2201      	movs	r2, #1
 800e5ea:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e5ec:	2301      	movs	r3, #1
 800e5ee:	e009      	b.n	800e604 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d002      	beq.n	800e602 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	2240      	movs	r2, #64	@ 0x40
 800e600:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e602:	2300      	movs	r3, #0
  
}
 800e604:	4618      	mov	r0, r3
 800e606:	3714      	adds	r7, #20
 800e608:	46bd      	mov	sp, r7
 800e60a:	bc80      	pop	{r7}
 800e60c:	4770      	bx	lr
 800e60e:	bf00      	nop
 800e610:	20000028 	.word	0x20000028
 800e614:	10624dd3 	.word	0x10624dd3

0800e618 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800e618:	b480      	push	{r7}
 800e61a:	b085      	sub	sp, #20
 800e61c:	af00      	add	r7, sp, #0
 800e61e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e620:	4b10      	ldr	r3, [pc, #64]	@ (800e664 <SDMMC_GetCmdError+0x4c>)
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	4a10      	ldr	r2, [pc, #64]	@ (800e668 <SDMMC_GetCmdError+0x50>)
 800e626:	fba2 2303 	umull	r2, r3, r2, r3
 800e62a:	0a5b      	lsrs	r3, r3, #9
 800e62c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e630:	fb02 f303 	mul.w	r3, r2, r3
 800e634:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	1e5a      	subs	r2, r3, #1
 800e63a:	60fa      	str	r2, [r7, #12]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d102      	bne.n	800e646 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e640:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e644:	e009      	b.n	800e65a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e64a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d0f1      	beq.n	800e636 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	22c5      	movs	r2, #197	@ 0xc5
 800e656:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800e658:	2300      	movs	r3, #0
}
 800e65a:	4618      	mov	r0, r3
 800e65c:	3714      	adds	r7, #20
 800e65e:	46bd      	mov	sp, r7
 800e660:	bc80      	pop	{r7}
 800e662:	4770      	bx	lr
 800e664:	20000028 	.word	0x20000028
 800e668:	10624dd3 	.word	0x10624dd3

0800e66c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800e670:	4904      	ldr	r1, [pc, #16]	@ (800e684 <MX_FATFS_Init+0x18>)
 800e672:	4805      	ldr	r0, [pc, #20]	@ (800e688 <MX_FATFS_Init+0x1c>)
 800e674:	f003 fc26 	bl	8011ec4 <FATFS_LinkDriver>
 800e678:	4603      	mov	r3, r0
 800e67a:	461a      	mov	r2, r3
 800e67c:	4b03      	ldr	r3, [pc, #12]	@ (800e68c <MX_FATFS_Init+0x20>)
 800e67e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800e680:	bf00      	nop
 800e682:	bd80      	pop	{r7, pc}
 800e684:	20000e94 	.word	0x20000e94
 800e688:	08015e04 	.word	0x08015e04
 800e68c:	20000e90 	.word	0x20000e90

0800e690 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800e690:	b480      	push	{r7}
 800e692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800e694:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800e696:	4618      	mov	r0, r3
 800e698:	46bd      	mov	sp, r7
 800e69a:	bc80      	pop	{r7}
 800e69c:	4770      	bx	lr
	...

0800e6a0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800e6a0:	b580      	push	{r7, lr}
 800e6a2:	b082      	sub	sp, #8
 800e6a4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800e6a6:	2300      	movs	r3, #0
 800e6a8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800e6aa:	f000 f86b 	bl	800e784 <BSP_SD_IsDetected>
 800e6ae:	4603      	mov	r3, r0
 800e6b0:	2b01      	cmp	r3, #1
 800e6b2:	d001      	beq.n	800e6b8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800e6b4:	2301      	movs	r3, #1
 800e6b6:	e005      	b.n	800e6c4 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800e6b8:	4804      	ldr	r0, [pc, #16]	@ (800e6cc <BSP_SD_Init+0x2c>)
 800e6ba:	f7fc fba1 	bl	800ae00 <HAL_SD_Init>
 800e6be:	4603      	mov	r3, r0
 800e6c0:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800e6c2:	79fb      	ldrb	r3, [r7, #7]
}
 800e6c4:	4618      	mov	r0, r3
 800e6c6:	3708      	adds	r7, #8
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	bd80      	pop	{r7, pc}
 800e6cc:	20000928 	.word	0x20000928

0800e6d0 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	b088      	sub	sp, #32
 800e6d4:	af02      	add	r7, sp, #8
 800e6d6:	60f8      	str	r0, [r7, #12]
 800e6d8:	60b9      	str	r1, [r7, #8]
 800e6da:	607a      	str	r2, [r7, #4]
 800e6dc:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800e6de:	2300      	movs	r3, #0
 800e6e0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	9300      	str	r3, [sp, #0]
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	68ba      	ldr	r2, [r7, #8]
 800e6ea:	68f9      	ldr	r1, [r7, #12]
 800e6ec:	4806      	ldr	r0, [pc, #24]	@ (800e708 <BSP_SD_ReadBlocks+0x38>)
 800e6ee:	f7fc fc37 	bl	800af60 <HAL_SD_ReadBlocks>
 800e6f2:	4603      	mov	r3, r0
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d001      	beq.n	800e6fc <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800e6f8:	2301      	movs	r3, #1
 800e6fa:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800e6fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6fe:	4618      	mov	r0, r3
 800e700:	3718      	adds	r7, #24
 800e702:	46bd      	mov	sp, r7
 800e704:	bd80      	pop	{r7, pc}
 800e706:	bf00      	nop
 800e708:	20000928 	.word	0x20000928

0800e70c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800e70c:	b580      	push	{r7, lr}
 800e70e:	b088      	sub	sp, #32
 800e710:	af02      	add	r7, sp, #8
 800e712:	60f8      	str	r0, [r7, #12]
 800e714:	60b9      	str	r1, [r7, #8]
 800e716:	607a      	str	r2, [r7, #4]
 800e718:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800e71a:	2300      	movs	r3, #0
 800e71c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800e71e:	683b      	ldr	r3, [r7, #0]
 800e720:	9300      	str	r3, [sp, #0]
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	68ba      	ldr	r2, [r7, #8]
 800e726:	68f9      	ldr	r1, [r7, #12]
 800e728:	4806      	ldr	r0, [pc, #24]	@ (800e744 <BSP_SD_WriteBlocks+0x38>)
 800e72a:	f7fc fdf7 	bl	800b31c <HAL_SD_WriteBlocks>
 800e72e:	4603      	mov	r3, r0
 800e730:	2b00      	cmp	r3, #0
 800e732:	d001      	beq.n	800e738 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800e734:	2301      	movs	r3, #1
 800e736:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800e738:	7dfb      	ldrb	r3, [r7, #23]
}
 800e73a:	4618      	mov	r0, r3
 800e73c:	3718      	adds	r7, #24
 800e73e:	46bd      	mov	sp, r7
 800e740:	bd80      	pop	{r7, pc}
 800e742:	bf00      	nop
 800e744:	20000928 	.word	0x20000928

0800e748 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800e748:	b580      	push	{r7, lr}
 800e74a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800e74c:	4805      	ldr	r0, [pc, #20]	@ (800e764 <BSP_SD_GetCardState+0x1c>)
 800e74e:	f7fd f93a 	bl	800b9c6 <HAL_SD_GetCardState>
 800e752:	4603      	mov	r3, r0
 800e754:	2b04      	cmp	r3, #4
 800e756:	bf14      	ite	ne
 800e758:	2301      	movne	r3, #1
 800e75a:	2300      	moveq	r3, #0
 800e75c:	b2db      	uxtb	r3, r3
}
 800e75e:	4618      	mov	r0, r3
 800e760:	bd80      	pop	{r7, pc}
 800e762:	bf00      	nop
 800e764:	20000928 	.word	0x20000928

0800e768 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	b082      	sub	sp, #8
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800e770:	6879      	ldr	r1, [r7, #4]
 800e772:	4803      	ldr	r0, [pc, #12]	@ (800e780 <BSP_SD_GetCardInfo+0x18>)
 800e774:	f7fd f8fc 	bl	800b970 <HAL_SD_GetCardInfo>
}
 800e778:	bf00      	nop
 800e77a:	3708      	adds	r7, #8
 800e77c:	46bd      	mov	sp, r7
 800e77e:	bd80      	pop	{r7, pc}
 800e780:	20000928 	.word	0x20000928

0800e784 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800e784:	b480      	push	{r7}
 800e786:	b083      	sub	sp, #12
 800e788:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800e78a:	2301      	movs	r3, #1
 800e78c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800e78e:	79fb      	ldrb	r3, [r7, #7]
 800e790:	b2db      	uxtb	r3, r3
}
 800e792:	4618      	mov	r0, r3
 800e794:	370c      	adds	r7, #12
 800e796:	46bd      	mov	sp, r7
 800e798:	bc80      	pop	{r7}
 800e79a:	4770      	bx	lr

0800e79c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 800e79c:	b580      	push	{r7, lr}
 800e79e:	b084      	sub	sp, #16
 800e7a0:	af00      	add	r7, sp, #0
 800e7a2:	4603      	mov	r3, r0
 800e7a4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800e7a6:	79fb      	ldrb	r3, [r7, #7]
 800e7a8:	4a08      	ldr	r2, [pc, #32]	@ (800e7cc <disk_status+0x30>)
 800e7aa:	009b      	lsls	r3, r3, #2
 800e7ac:	4413      	add	r3, r2
 800e7ae:	685b      	ldr	r3, [r3, #4]
 800e7b0:	685b      	ldr	r3, [r3, #4]
 800e7b2:	79fa      	ldrb	r2, [r7, #7]
 800e7b4:	4905      	ldr	r1, [pc, #20]	@ (800e7cc <disk_status+0x30>)
 800e7b6:	440a      	add	r2, r1
 800e7b8:	7a12      	ldrb	r2, [r2, #8]
 800e7ba:	4610      	mov	r0, r2
 800e7bc:	4798      	blx	r3
 800e7be:	4603      	mov	r3, r0
 800e7c0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800e7c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	3710      	adds	r7, #16
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	bd80      	pop	{r7, pc}
 800e7cc:	20001318 	.word	0x20001318

0800e7d0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	b084      	sub	sp, #16
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	4603      	mov	r3, r0
 800e7d8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800e7da:	2300      	movs	r3, #0
 800e7dc:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 800e7de:	79fb      	ldrb	r3, [r7, #7]
 800e7e0:	4a0d      	ldr	r2, [pc, #52]	@ (800e818 <disk_initialize+0x48>)
 800e7e2:	5cd3      	ldrb	r3, [r2, r3]
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d111      	bne.n	800e80c <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 800e7e8:	79fb      	ldrb	r3, [r7, #7]
 800e7ea:	4a0b      	ldr	r2, [pc, #44]	@ (800e818 <disk_initialize+0x48>)
 800e7ec:	2101      	movs	r1, #1
 800e7ee:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e7f0:	79fb      	ldrb	r3, [r7, #7]
 800e7f2:	4a09      	ldr	r2, [pc, #36]	@ (800e818 <disk_initialize+0x48>)
 800e7f4:	009b      	lsls	r3, r3, #2
 800e7f6:	4413      	add	r3, r2
 800e7f8:	685b      	ldr	r3, [r3, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	79fa      	ldrb	r2, [r7, #7]
 800e7fe:	4906      	ldr	r1, [pc, #24]	@ (800e818 <disk_initialize+0x48>)
 800e800:	440a      	add	r2, r1
 800e802:	7a12      	ldrb	r2, [r2, #8]
 800e804:	4610      	mov	r0, r2
 800e806:	4798      	blx	r3
 800e808:	4603      	mov	r3, r0
 800e80a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800e80c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e80e:	4618      	mov	r0, r3
 800e810:	3710      	adds	r7, #16
 800e812:	46bd      	mov	sp, r7
 800e814:	bd80      	pop	{r7, pc}
 800e816:	bf00      	nop
 800e818:	20001318 	.word	0x20001318

0800e81c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e81c:	b590      	push	{r4, r7, lr}
 800e81e:	b087      	sub	sp, #28
 800e820:	af00      	add	r7, sp, #0
 800e822:	60b9      	str	r1, [r7, #8]
 800e824:	607a      	str	r2, [r7, #4]
 800e826:	603b      	str	r3, [r7, #0]
 800e828:	4603      	mov	r3, r0
 800e82a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e82c:	7bfb      	ldrb	r3, [r7, #15]
 800e82e:	4a0a      	ldr	r2, [pc, #40]	@ (800e858 <disk_read+0x3c>)
 800e830:	009b      	lsls	r3, r3, #2
 800e832:	4413      	add	r3, r2
 800e834:	685b      	ldr	r3, [r3, #4]
 800e836:	689c      	ldr	r4, [r3, #8]
 800e838:	7bfb      	ldrb	r3, [r7, #15]
 800e83a:	4a07      	ldr	r2, [pc, #28]	@ (800e858 <disk_read+0x3c>)
 800e83c:	4413      	add	r3, r2
 800e83e:	7a18      	ldrb	r0, [r3, #8]
 800e840:	683b      	ldr	r3, [r7, #0]
 800e842:	687a      	ldr	r2, [r7, #4]
 800e844:	68b9      	ldr	r1, [r7, #8]
 800e846:	47a0      	blx	r4
 800e848:	4603      	mov	r3, r0
 800e84a:	75fb      	strb	r3, [r7, #23]
  return res;
 800e84c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e84e:	4618      	mov	r0, r3
 800e850:	371c      	adds	r7, #28
 800e852:	46bd      	mov	sp, r7
 800e854:	bd90      	pop	{r4, r7, pc}
 800e856:	bf00      	nop
 800e858:	20001318 	.word	0x20001318

0800e85c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e85c:	b590      	push	{r4, r7, lr}
 800e85e:	b087      	sub	sp, #28
 800e860:	af00      	add	r7, sp, #0
 800e862:	60b9      	str	r1, [r7, #8]
 800e864:	607a      	str	r2, [r7, #4]
 800e866:	603b      	str	r3, [r7, #0]
 800e868:	4603      	mov	r3, r0
 800e86a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e86c:	7bfb      	ldrb	r3, [r7, #15]
 800e86e:	4a0a      	ldr	r2, [pc, #40]	@ (800e898 <disk_write+0x3c>)
 800e870:	009b      	lsls	r3, r3, #2
 800e872:	4413      	add	r3, r2
 800e874:	685b      	ldr	r3, [r3, #4]
 800e876:	68dc      	ldr	r4, [r3, #12]
 800e878:	7bfb      	ldrb	r3, [r7, #15]
 800e87a:	4a07      	ldr	r2, [pc, #28]	@ (800e898 <disk_write+0x3c>)
 800e87c:	4413      	add	r3, r2
 800e87e:	7a18      	ldrb	r0, [r3, #8]
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	687a      	ldr	r2, [r7, #4]
 800e884:	68b9      	ldr	r1, [r7, #8]
 800e886:	47a0      	blx	r4
 800e888:	4603      	mov	r3, r0
 800e88a:	75fb      	strb	r3, [r7, #23]
  return res;
 800e88c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e88e:	4618      	mov	r0, r3
 800e890:	371c      	adds	r7, #28
 800e892:	46bd      	mov	sp, r7
 800e894:	bd90      	pop	{r4, r7, pc}
 800e896:	bf00      	nop
 800e898:	20001318 	.word	0x20001318

0800e89c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e89c:	b580      	push	{r7, lr}
 800e89e:	b084      	sub	sp, #16
 800e8a0:	af00      	add	r7, sp, #0
 800e8a2:	4603      	mov	r3, r0
 800e8a4:	603a      	str	r2, [r7, #0]
 800e8a6:	71fb      	strb	r3, [r7, #7]
 800e8a8:	460b      	mov	r3, r1
 800e8aa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e8ac:	79fb      	ldrb	r3, [r7, #7]
 800e8ae:	4a09      	ldr	r2, [pc, #36]	@ (800e8d4 <disk_ioctl+0x38>)
 800e8b0:	009b      	lsls	r3, r3, #2
 800e8b2:	4413      	add	r3, r2
 800e8b4:	685b      	ldr	r3, [r3, #4]
 800e8b6:	691b      	ldr	r3, [r3, #16]
 800e8b8:	79fa      	ldrb	r2, [r7, #7]
 800e8ba:	4906      	ldr	r1, [pc, #24]	@ (800e8d4 <disk_ioctl+0x38>)
 800e8bc:	440a      	add	r2, r1
 800e8be:	7a10      	ldrb	r0, [r2, #8]
 800e8c0:	79b9      	ldrb	r1, [r7, #6]
 800e8c2:	683a      	ldr	r2, [r7, #0]
 800e8c4:	4798      	blx	r3
 800e8c6:	4603      	mov	r3, r0
 800e8c8:	73fb      	strb	r3, [r7, #15]
  return res;
 800e8ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	3710      	adds	r7, #16
 800e8d0:	46bd      	mov	sp, r7
 800e8d2:	bd80      	pop	{r7, pc}
 800e8d4:	20001318 	.word	0x20001318

0800e8d8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800e8d8:	b480      	push	{r7}
 800e8da:	b087      	sub	sp, #28
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	60f8      	str	r0, [r7, #12]
 800e8e0:	60b9      	str	r1, [r7, #8]
 800e8e2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800e8e8:	68bb      	ldr	r3, [r7, #8]
 800e8ea:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800e8ec:	e007      	b.n	800e8fe <mem_cpy+0x26>
		*d++ = *s++;
 800e8ee:	693a      	ldr	r2, [r7, #16]
 800e8f0:	1c53      	adds	r3, r2, #1
 800e8f2:	613b      	str	r3, [r7, #16]
 800e8f4:	697b      	ldr	r3, [r7, #20]
 800e8f6:	1c59      	adds	r1, r3, #1
 800e8f8:	6179      	str	r1, [r7, #20]
 800e8fa:	7812      	ldrb	r2, [r2, #0]
 800e8fc:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	1e5a      	subs	r2, r3, #1
 800e902:	607a      	str	r2, [r7, #4]
 800e904:	2b00      	cmp	r3, #0
 800e906:	d1f2      	bne.n	800e8ee <mem_cpy+0x16>
}
 800e908:	bf00      	nop
 800e90a:	bf00      	nop
 800e90c:	371c      	adds	r7, #28
 800e90e:	46bd      	mov	sp, r7
 800e910:	bc80      	pop	{r7}
 800e912:	4770      	bx	lr

0800e914 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 800e914:	b480      	push	{r7}
 800e916:	b087      	sub	sp, #28
 800e918:	af00      	add	r7, sp, #0
 800e91a:	60f8      	str	r0, [r7, #12]
 800e91c:	60b9      	str	r1, [r7, #8]
 800e91e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	617b      	str	r3, [r7, #20]

	while (cnt--)
 800e924:	e005      	b.n	800e932 <mem_set+0x1e>
		*d++ = (BYTE)val;
 800e926:	697b      	ldr	r3, [r7, #20]
 800e928:	1c5a      	adds	r2, r3, #1
 800e92a:	617a      	str	r2, [r7, #20]
 800e92c:	68ba      	ldr	r2, [r7, #8]
 800e92e:	b2d2      	uxtb	r2, r2
 800e930:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	1e5a      	subs	r2, r3, #1
 800e936:	607a      	str	r2, [r7, #4]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d1f4      	bne.n	800e926 <mem_set+0x12>
}
 800e93c:	bf00      	nop
 800e93e:	bf00      	nop
 800e940:	371c      	adds	r7, #28
 800e942:	46bd      	mov	sp, r7
 800e944:	bc80      	pop	{r7}
 800e946:	4770      	bx	lr

0800e948 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 800e948:	b480      	push	{r7}
 800e94a:	b089      	sub	sp, #36	@ 0x24
 800e94c:	af00      	add	r7, sp, #0
 800e94e:	60f8      	str	r0, [r7, #12]
 800e950:	60b9      	str	r1, [r7, #8]
 800e952:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	61fb      	str	r3, [r7, #28]
 800e958:	68bb      	ldr	r3, [r7, #8]
 800e95a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800e95c:	2300      	movs	r3, #0
 800e95e:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800e960:	bf00      	nop
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	1e5a      	subs	r2, r3, #1
 800e966:	607a      	str	r2, [r7, #4]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d00d      	beq.n	800e988 <mem_cmp+0x40>
 800e96c:	69fb      	ldr	r3, [r7, #28]
 800e96e:	1c5a      	adds	r2, r3, #1
 800e970:	61fa      	str	r2, [r7, #28]
 800e972:	781b      	ldrb	r3, [r3, #0]
 800e974:	4619      	mov	r1, r3
 800e976:	69bb      	ldr	r3, [r7, #24]
 800e978:	1c5a      	adds	r2, r3, #1
 800e97a:	61ba      	str	r2, [r7, #24]
 800e97c:	781b      	ldrb	r3, [r3, #0]
 800e97e:	1acb      	subs	r3, r1, r3
 800e980:	617b      	str	r3, [r7, #20]
 800e982:	697b      	ldr	r3, [r7, #20]
 800e984:	2b00      	cmp	r3, #0
 800e986:	d0ec      	beq.n	800e962 <mem_cmp+0x1a>
	return r;
 800e988:	697b      	ldr	r3, [r7, #20]
}
 800e98a:	4618      	mov	r0, r3
 800e98c:	3724      	adds	r7, #36	@ 0x24
 800e98e:	46bd      	mov	sp, r7
 800e990:	bc80      	pop	{r7}
 800e992:	4770      	bx	lr

0800e994 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 800e994:	b480      	push	{r7}
 800e996:	b083      	sub	sp, #12
 800e998:	af00      	add	r7, sp, #0
 800e99a:	6078      	str	r0, [r7, #4]
 800e99c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800e99e:	e002      	b.n	800e9a6 <chk_chr+0x12>
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	3301      	adds	r3, #1
 800e9a4:	607b      	str	r3, [r7, #4]
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	781b      	ldrb	r3, [r3, #0]
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d005      	beq.n	800e9ba <chk_chr+0x26>
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	781b      	ldrb	r3, [r3, #0]
 800e9b2:	461a      	mov	r2, r3
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	4293      	cmp	r3, r2
 800e9b8:	d1f2      	bne.n	800e9a0 <chk_chr+0xc>
	return *str;
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	781b      	ldrb	r3, [r3, #0]
}
 800e9be:	4618      	mov	r0, r3
 800e9c0:	370c      	adds	r7, #12
 800e9c2:	46bd      	mov	sp, r7
 800e9c4:	bc80      	pop	{r7}
 800e9c6:	4770      	bx	lr

0800e9c8 <lock_fs>:
#if _FS_REENTRANT
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800e9c8:	b580      	push	{r7, lr}
 800e9ca:	b082      	sub	sp, #8
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	6078      	str	r0, [r7, #4]
	return ff_req_grant(fs->sobj);
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 800e9d6:	4618      	mov	r0, r3
 800e9d8:	f003 fc06 	bl	80121e8 <ff_req_grant>
 800e9dc:	4603      	mov	r3, r0
}
 800e9de:	4618      	mov	r0, r3
 800e9e0:	3708      	adds	r7, #8
 800e9e2:	46bd      	mov	sp, r7
 800e9e4:	bd80      	pop	{r7, pc}

0800e9e6 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800e9e6:	b580      	push	{r7, lr}
 800e9e8:	b082      	sub	sp, #8
 800e9ea:	af00      	add	r7, sp, #0
 800e9ec:	6078      	str	r0, [r7, #4]
 800e9ee:	460b      	mov	r3, r1
 800e9f0:	70fb      	strb	r3, [r7, #3]
	if (fs &&
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d011      	beq.n	800ea1c <unlock_fs+0x36>
 800e9f8:	78fb      	ldrb	r3, [r7, #3]
 800e9fa:	2b0c      	cmp	r3, #12
 800e9fc:	d00e      	beq.n	800ea1c <unlock_fs+0x36>
		res != FR_NOT_ENABLED &&
 800e9fe:	78fb      	ldrb	r3, [r7, #3]
 800ea00:	2b0b      	cmp	r3, #11
 800ea02:	d00b      	beq.n	800ea1c <unlock_fs+0x36>
		res != FR_INVALID_DRIVE &&
 800ea04:	78fb      	ldrb	r3, [r7, #3]
 800ea06:	2b09      	cmp	r3, #9
 800ea08:	d008      	beq.n	800ea1c <unlock_fs+0x36>
		res != FR_INVALID_OBJECT &&
 800ea0a:	78fb      	ldrb	r3, [r7, #3]
 800ea0c:	2b0f      	cmp	r3, #15
 800ea0e:	d005      	beq.n	800ea1c <unlock_fs+0x36>
		res != FR_TIMEOUT) {
		ff_rel_grant(fs->sobj);
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 800ea16:	4618      	mov	r0, r3
 800ea18:	f003 fbfb 	bl	8012212 <ff_rel_grant>
	}
}
 800ea1c:	bf00      	nop
 800ea1e:	3708      	adds	r7, #8
 800ea20:	46bd      	mov	sp, r7
 800ea22:	bd80      	pop	{r7, pc}

0800ea24 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ea24:	b480      	push	{r7}
 800ea26:	b085      	sub	sp, #20
 800ea28:	af00      	add	r7, sp, #0
 800ea2a:	6078      	str	r0, [r7, #4]
 800ea2c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ea2e:	2300      	movs	r3, #0
 800ea30:	60bb      	str	r3, [r7, #8]
 800ea32:	68bb      	ldr	r3, [r7, #8]
 800ea34:	60fb      	str	r3, [r7, #12]
 800ea36:	e038      	b.n	800eaaa <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 800ea38:	492f      	ldr	r1, [pc, #188]	@ (800eaf8 <chk_lock+0xd4>)
 800ea3a:	68fa      	ldr	r2, [r7, #12]
 800ea3c:	4613      	mov	r3, r2
 800ea3e:	005b      	lsls	r3, r3, #1
 800ea40:	4413      	add	r3, r2
 800ea42:	009b      	lsls	r3, r3, #2
 800ea44:	440b      	add	r3, r1
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d029      	beq.n	800eaa0 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800ea4c:	492a      	ldr	r1, [pc, #168]	@ (800eaf8 <chk_lock+0xd4>)
 800ea4e:	68fa      	ldr	r2, [r7, #12]
 800ea50:	4613      	mov	r3, r2
 800ea52:	005b      	lsls	r3, r3, #1
 800ea54:	4413      	add	r3, r2
 800ea56:	009b      	lsls	r3, r3, #2
 800ea58:	440b      	add	r3, r1
 800ea5a:	681a      	ldr	r2, [r3, #0]
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800ea62:	429a      	cmp	r2, r3
 800ea64:	d11e      	bne.n	800eaa4 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 800ea66:	4924      	ldr	r1, [pc, #144]	@ (800eaf8 <chk_lock+0xd4>)
 800ea68:	68fa      	ldr	r2, [r7, #12]
 800ea6a:	4613      	mov	r3, r2
 800ea6c:	005b      	lsls	r3, r3, #1
 800ea6e:	4413      	add	r3, r2
 800ea70:	009b      	lsls	r3, r3, #2
 800ea72:	440b      	add	r3, r1
 800ea74:	3304      	adds	r3, #4
 800ea76:	681a      	ldr	r2, [r3, #0]
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800ea7e:	429a      	cmp	r2, r3
 800ea80:	d110      	bne.n	800eaa4 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800ea82:	491d      	ldr	r1, [pc, #116]	@ (800eaf8 <chk_lock+0xd4>)
 800ea84:	68fa      	ldr	r2, [r7, #12]
 800ea86:	4613      	mov	r3, r2
 800ea88:	005b      	lsls	r3, r3, #1
 800ea8a:	4413      	add	r3, r2
 800ea8c:	009b      	lsls	r3, r3, #2
 800ea8e:	440b      	add	r3, r1
 800ea90:	3308      	adds	r3, #8
 800ea92:	881a      	ldrh	r2, [r3, #0]
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	f8b3 3206 	ldrh.w	r3, [r3, #518]	@ 0x206
				Files[i].clu == dp->sclust &&
 800ea9a:	429a      	cmp	r2, r3
 800ea9c:	d102      	bne.n	800eaa4 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800ea9e:	e007      	b.n	800eab0 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 800eaa0:	2301      	movs	r3, #1
 800eaa2:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	3301      	adds	r3, #1
 800eaa8:	60fb      	str	r3, [r7, #12]
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	2b01      	cmp	r3, #1
 800eaae:	d9c3      	bls.n	800ea38 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	2b02      	cmp	r3, #2
 800eab4:	d109      	bne.n	800eaca <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800eab6:	68bb      	ldr	r3, [r7, #8]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d102      	bne.n	800eac2 <chk_lock+0x9e>
 800eabc:	683b      	ldr	r3, [r7, #0]
 800eabe:	2b02      	cmp	r3, #2
 800eac0:	d101      	bne.n	800eac6 <chk_lock+0xa2>
 800eac2:	2300      	movs	r3, #0
 800eac4:	e013      	b.n	800eaee <chk_lock+0xca>
 800eac6:	2312      	movs	r3, #18
 800eac8:	e011      	b.n	800eaee <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800eaca:	683b      	ldr	r3, [r7, #0]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d10b      	bne.n	800eae8 <chk_lock+0xc4>
 800ead0:	4909      	ldr	r1, [pc, #36]	@ (800eaf8 <chk_lock+0xd4>)
 800ead2:	68fa      	ldr	r2, [r7, #12]
 800ead4:	4613      	mov	r3, r2
 800ead6:	005b      	lsls	r3, r3, #1
 800ead8:	4413      	add	r3, r2
 800eada:	009b      	lsls	r3, r3, #2
 800eadc:	440b      	add	r3, r1
 800eade:	330a      	adds	r3, #10
 800eae0:	881b      	ldrh	r3, [r3, #0]
 800eae2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eae6:	d101      	bne.n	800eaec <chk_lock+0xc8>
 800eae8:	2310      	movs	r3, #16
 800eaea:	e000      	b.n	800eaee <chk_lock+0xca>
 800eaec:	2300      	movs	r3, #0
}
 800eaee:	4618      	mov	r0, r3
 800eaf0:	3714      	adds	r7, #20
 800eaf2:	46bd      	mov	sp, r7
 800eaf4:	bc80      	pop	{r7}
 800eaf6:	4770      	bx	lr
 800eaf8:	20001300 	.word	0x20001300

0800eafc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800eafc:	b480      	push	{r7}
 800eafe:	b083      	sub	sp, #12
 800eb00:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800eb02:	2300      	movs	r3, #0
 800eb04:	607b      	str	r3, [r7, #4]
 800eb06:	e002      	b.n	800eb0e <enq_lock+0x12>
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	3301      	adds	r3, #1
 800eb0c:	607b      	str	r3, [r7, #4]
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	2b01      	cmp	r3, #1
 800eb12:	d809      	bhi.n	800eb28 <enq_lock+0x2c>
 800eb14:	490a      	ldr	r1, [pc, #40]	@ (800eb40 <enq_lock+0x44>)
 800eb16:	687a      	ldr	r2, [r7, #4]
 800eb18:	4613      	mov	r3, r2
 800eb1a:	005b      	lsls	r3, r3, #1
 800eb1c:	4413      	add	r3, r2
 800eb1e:	009b      	lsls	r3, r3, #2
 800eb20:	440b      	add	r3, r1
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d1ef      	bne.n	800eb08 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	2b02      	cmp	r3, #2
 800eb2c:	bf14      	ite	ne
 800eb2e:	2301      	movne	r3, #1
 800eb30:	2300      	moveq	r3, #0
 800eb32:	b2db      	uxtb	r3, r3
}
 800eb34:	4618      	mov	r0, r3
 800eb36:	370c      	adds	r7, #12
 800eb38:	46bd      	mov	sp, r7
 800eb3a:	bc80      	pop	{r7}
 800eb3c:	4770      	bx	lr
 800eb3e:	bf00      	nop
 800eb40:	20001300 	.word	0x20001300

0800eb44 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800eb44:	b480      	push	{r7}
 800eb46:	b085      	sub	sp, #20
 800eb48:	af00      	add	r7, sp, #0
 800eb4a:	6078      	str	r0, [r7, #4]
 800eb4c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800eb4e:	2300      	movs	r3, #0
 800eb50:	60fb      	str	r3, [r7, #12]
 800eb52:	e02b      	b.n	800ebac <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 800eb54:	4955      	ldr	r1, [pc, #340]	@ (800ecac <inc_lock+0x168>)
 800eb56:	68fa      	ldr	r2, [r7, #12]
 800eb58:	4613      	mov	r3, r2
 800eb5a:	005b      	lsls	r3, r3, #1
 800eb5c:	4413      	add	r3, r2
 800eb5e:	009b      	lsls	r3, r3, #2
 800eb60:	440b      	add	r3, r1
 800eb62:	681a      	ldr	r2, [r3, #0]
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800eb6a:	429a      	cmp	r2, r3
 800eb6c:	d11b      	bne.n	800eba6 <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 800eb6e:	494f      	ldr	r1, [pc, #316]	@ (800ecac <inc_lock+0x168>)
 800eb70:	68fa      	ldr	r2, [r7, #12]
 800eb72:	4613      	mov	r3, r2
 800eb74:	005b      	lsls	r3, r3, #1
 800eb76:	4413      	add	r3, r2
 800eb78:	009b      	lsls	r3, r3, #2
 800eb7a:	440b      	add	r3, r1
 800eb7c:	3304      	adds	r3, #4
 800eb7e:	681a      	ldr	r2, [r3, #0]
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
		if (Files[i].fs == dp->fs &&
 800eb86:	429a      	cmp	r2, r3
 800eb88:	d10d      	bne.n	800eba6 <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800eb8a:	4948      	ldr	r1, [pc, #288]	@ (800ecac <inc_lock+0x168>)
 800eb8c:	68fa      	ldr	r2, [r7, #12]
 800eb8e:	4613      	mov	r3, r2
 800eb90:	005b      	lsls	r3, r3, #1
 800eb92:	4413      	add	r3, r2
 800eb94:	009b      	lsls	r3, r3, #2
 800eb96:	440b      	add	r3, r1
 800eb98:	3308      	adds	r3, #8
 800eb9a:	881a      	ldrh	r2, [r3, #0]
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	f8b3 3206 	ldrh.w	r3, [r3, #518]	@ 0x206
			Files[i].clu == dp->sclust &&
 800eba2:	429a      	cmp	r2, r3
 800eba4:	d006      	beq.n	800ebb4 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	3301      	adds	r3, #1
 800ebaa:	60fb      	str	r3, [r7, #12]
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	2b01      	cmp	r3, #1
 800ebb0:	d9d0      	bls.n	800eb54 <inc_lock+0x10>
 800ebb2:	e000      	b.n	800ebb6 <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 800ebb4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	2b02      	cmp	r3, #2
 800ebba:	d145      	bne.n	800ec48 <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	60fb      	str	r3, [r7, #12]
 800ebc0:	e002      	b.n	800ebc8 <inc_lock+0x84>
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	3301      	adds	r3, #1
 800ebc6:	60fb      	str	r3, [r7, #12]
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	2b01      	cmp	r3, #1
 800ebcc:	d809      	bhi.n	800ebe2 <inc_lock+0x9e>
 800ebce:	4937      	ldr	r1, [pc, #220]	@ (800ecac <inc_lock+0x168>)
 800ebd0:	68fa      	ldr	r2, [r7, #12]
 800ebd2:	4613      	mov	r3, r2
 800ebd4:	005b      	lsls	r3, r3, #1
 800ebd6:	4413      	add	r3, r2
 800ebd8:	009b      	lsls	r3, r3, #2
 800ebda:	440b      	add	r3, r1
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d1ef      	bne.n	800ebc2 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	2b02      	cmp	r3, #2
 800ebe6:	d101      	bne.n	800ebec <inc_lock+0xa8>
 800ebe8:	2300      	movs	r3, #0
 800ebea:	e05a      	b.n	800eca2 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	f8d3 1200 	ldr.w	r1, [r3, #512]	@ 0x200
 800ebf2:	482e      	ldr	r0, [pc, #184]	@ (800ecac <inc_lock+0x168>)
 800ebf4:	68fa      	ldr	r2, [r7, #12]
 800ebf6:	4613      	mov	r3, r2
 800ebf8:	005b      	lsls	r3, r3, #1
 800ebfa:	4413      	add	r3, r2
 800ebfc:	009b      	lsls	r3, r3, #2
 800ebfe:	4403      	add	r3, r0
 800ec00:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	f8d3 1208 	ldr.w	r1, [r3, #520]	@ 0x208
 800ec08:	4828      	ldr	r0, [pc, #160]	@ (800ecac <inc_lock+0x168>)
 800ec0a:	68fa      	ldr	r2, [r7, #12]
 800ec0c:	4613      	mov	r3, r2
 800ec0e:	005b      	lsls	r3, r3, #1
 800ec10:	4413      	add	r3, r2
 800ec12:	009b      	lsls	r3, r3, #2
 800ec14:	4403      	add	r3, r0
 800ec16:	3304      	adds	r3, #4
 800ec18:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	f8b3 0206 	ldrh.w	r0, [r3, #518]	@ 0x206
 800ec20:	4922      	ldr	r1, [pc, #136]	@ (800ecac <inc_lock+0x168>)
 800ec22:	68fa      	ldr	r2, [r7, #12]
 800ec24:	4613      	mov	r3, r2
 800ec26:	005b      	lsls	r3, r3, #1
 800ec28:	4413      	add	r3, r2
 800ec2a:	009b      	lsls	r3, r3, #2
 800ec2c:	440b      	add	r3, r1
 800ec2e:	3308      	adds	r3, #8
 800ec30:	4602      	mov	r2, r0
 800ec32:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 800ec34:	491d      	ldr	r1, [pc, #116]	@ (800ecac <inc_lock+0x168>)
 800ec36:	68fa      	ldr	r2, [r7, #12]
 800ec38:	4613      	mov	r3, r2
 800ec3a:	005b      	lsls	r3, r3, #1
 800ec3c:	4413      	add	r3, r2
 800ec3e:	009b      	lsls	r3, r3, #2
 800ec40:	440b      	add	r3, r1
 800ec42:	330a      	adds	r3, #10
 800ec44:	2200      	movs	r2, #0
 800ec46:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ec48:	683b      	ldr	r3, [r7, #0]
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d00c      	beq.n	800ec68 <inc_lock+0x124>
 800ec4e:	4917      	ldr	r1, [pc, #92]	@ (800ecac <inc_lock+0x168>)
 800ec50:	68fa      	ldr	r2, [r7, #12]
 800ec52:	4613      	mov	r3, r2
 800ec54:	005b      	lsls	r3, r3, #1
 800ec56:	4413      	add	r3, r2
 800ec58:	009b      	lsls	r3, r3, #2
 800ec5a:	440b      	add	r3, r1
 800ec5c:	330a      	adds	r3, #10
 800ec5e:	881b      	ldrh	r3, [r3, #0]
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d001      	beq.n	800ec68 <inc_lock+0x124>
 800ec64:	2300      	movs	r3, #0
 800ec66:	e01c      	b.n	800eca2 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d10b      	bne.n	800ec86 <inc_lock+0x142>
 800ec6e:	490f      	ldr	r1, [pc, #60]	@ (800ecac <inc_lock+0x168>)
 800ec70:	68fa      	ldr	r2, [r7, #12]
 800ec72:	4613      	mov	r3, r2
 800ec74:	005b      	lsls	r3, r3, #1
 800ec76:	4413      	add	r3, r2
 800ec78:	009b      	lsls	r3, r3, #2
 800ec7a:	440b      	add	r3, r1
 800ec7c:	330a      	adds	r3, #10
 800ec7e:	881b      	ldrh	r3, [r3, #0]
 800ec80:	3301      	adds	r3, #1
 800ec82:	b299      	uxth	r1, r3
 800ec84:	e001      	b.n	800ec8a <inc_lock+0x146>
 800ec86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ec8a:	4808      	ldr	r0, [pc, #32]	@ (800ecac <inc_lock+0x168>)
 800ec8c:	68fa      	ldr	r2, [r7, #12]
 800ec8e:	4613      	mov	r3, r2
 800ec90:	005b      	lsls	r3, r3, #1
 800ec92:	4413      	add	r3, r2
 800ec94:	009b      	lsls	r3, r3, #2
 800ec96:	4403      	add	r3, r0
 800ec98:	330a      	adds	r3, #10
 800ec9a:	460a      	mov	r2, r1
 800ec9c:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	3301      	adds	r3, #1
}
 800eca2:	4618      	mov	r0, r3
 800eca4:	3714      	adds	r7, #20
 800eca6:	46bd      	mov	sp, r7
 800eca8:	bc80      	pop	{r7}
 800ecaa:	4770      	bx	lr
 800ecac:	20001300 	.word	0x20001300

0800ecb0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ecb0:	b480      	push	{r7}
 800ecb2:	b085      	sub	sp, #20
 800ecb4:	af00      	add	r7, sp, #0
 800ecb6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ecb8:	2300      	movs	r3, #0
 800ecba:	60fb      	str	r3, [r7, #12]
 800ecbc:	e016      	b.n	800ecec <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ecbe:	4910      	ldr	r1, [pc, #64]	@ (800ed00 <clear_lock+0x50>)
 800ecc0:	68fa      	ldr	r2, [r7, #12]
 800ecc2:	4613      	mov	r3, r2
 800ecc4:	005b      	lsls	r3, r3, #1
 800ecc6:	4413      	add	r3, r2
 800ecc8:	009b      	lsls	r3, r3, #2
 800ecca:	440b      	add	r3, r1
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	687a      	ldr	r2, [r7, #4]
 800ecd0:	429a      	cmp	r2, r3
 800ecd2:	d108      	bne.n	800ece6 <clear_lock+0x36>
 800ecd4:	490a      	ldr	r1, [pc, #40]	@ (800ed00 <clear_lock+0x50>)
 800ecd6:	68fa      	ldr	r2, [r7, #12]
 800ecd8:	4613      	mov	r3, r2
 800ecda:	005b      	lsls	r3, r3, #1
 800ecdc:	4413      	add	r3, r2
 800ecde:	009b      	lsls	r3, r3, #2
 800ece0:	440b      	add	r3, r1
 800ece2:	2200      	movs	r2, #0
 800ece4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	3301      	adds	r3, #1
 800ecea:	60fb      	str	r3, [r7, #12]
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	2b01      	cmp	r3, #1
 800ecf0:	d9e5      	bls.n	800ecbe <clear_lock+0xe>
	}
}
 800ecf2:	bf00      	nop
 800ecf4:	bf00      	nop
 800ecf6:	3714      	adds	r7, #20
 800ecf8:	46bd      	mov	sp, r7
 800ecfa:	bc80      	pop	{r7}
 800ecfc:	4770      	bx	lr
 800ecfe:	bf00      	nop
 800ed00:	20001300 	.word	0x20001300

0800ed04 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800ed04:	b580      	push	{r7, lr}
 800ed06:	b086      	sub	sp, #24
 800ed08:	af00      	add	r7, sp, #0
 800ed0a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	f893 3204 	ldrb.w	r3, [r3, #516]	@ 0x204
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d038      	beq.n	800ed8c <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	f8d3 3230 	ldr.w	r3, [r3, #560]	@ 0x230
 800ed20:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 800ed28:	6879      	ldr	r1, [r7, #4]
 800ed2a:	2301      	movs	r3, #1
 800ed2c:	697a      	ldr	r2, [r7, #20]
 800ed2e:	f7ff fd95 	bl	800e85c <disk_write>
 800ed32:	4603      	mov	r3, r0
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d002      	beq.n	800ed3e <sync_window+0x3a>
			res = FR_DISK_ERR;
 800ed38:	2301      	movs	r3, #1
 800ed3a:	73fb      	strb	r3, [r7, #15]
 800ed3c:	e026      	b.n	800ed8c <sync_window+0x88>
		} else {
			fs->wflag = 0;
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	2200      	movs	r2, #0
 800ed42:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 800ed4c:	697a      	ldr	r2, [r7, #20]
 800ed4e:	1ad2      	subs	r2, r2, r3
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 800ed56:	429a      	cmp	r2, r3
 800ed58:	d218      	bcs.n	800ed8c <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 800ed60:	613b      	str	r3, [r7, #16]
 800ed62:	e010      	b.n	800ed86 <sync_window+0x82>
					wsect += fs->fsize;
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 800ed6a:	697a      	ldr	r2, [r7, #20]
 800ed6c:	4413      	add	r3, r2
 800ed6e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 800ed76:	6879      	ldr	r1, [r7, #4]
 800ed78:	2301      	movs	r3, #1
 800ed7a:	697a      	ldr	r2, [r7, #20]
 800ed7c:	f7ff fd6e 	bl	800e85c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ed80:	693b      	ldr	r3, [r7, #16]
 800ed82:	3b01      	subs	r3, #1
 800ed84:	613b      	str	r3, [r7, #16]
 800ed86:	693b      	ldr	r3, [r7, #16]
 800ed88:	2b01      	cmp	r3, #1
 800ed8a:	d8eb      	bhi.n	800ed64 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 800ed8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed8e:	4618      	mov	r0, r3
 800ed90:	3718      	adds	r7, #24
 800ed92:	46bd      	mov	sp, r7
 800ed94:	bd80      	pop	{r7, pc}

0800ed96 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 800ed96:	b580      	push	{r7, lr}
 800ed98:	b084      	sub	sp, #16
 800ed9a:	af00      	add	r7, sp, #0
 800ed9c:	6078      	str	r0, [r7, #4]
 800ed9e:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800eda0:	2300      	movs	r3, #0
 800eda2:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	f8d3 3230 	ldr.w	r3, [r3, #560]	@ 0x230
 800edaa:	683a      	ldr	r2, [r7, #0]
 800edac:	429a      	cmp	r2, r3
 800edae:	d01b      	beq.n	800ede8 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800edb0:	6878      	ldr	r0, [r7, #4]
 800edb2:	f7ff ffa7 	bl	800ed04 <sync_window>
 800edb6:	4603      	mov	r3, r0
 800edb8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800edba:	7bfb      	ldrb	r3, [r7, #15]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d113      	bne.n	800ede8 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 800edc6:	6879      	ldr	r1, [r7, #4]
 800edc8:	2301      	movs	r3, #1
 800edca:	683a      	ldr	r2, [r7, #0]
 800edcc:	f7ff fd26 	bl	800e81c <disk_read>
 800edd0:	4603      	mov	r3, r0
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d004      	beq.n	800ede0 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800edd6:	f04f 33ff 	mov.w	r3, #4294967295
 800edda:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800eddc:	2301      	movs	r3, #1
 800edde:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	683a      	ldr	r2, [r7, #0]
 800ede4:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
		}
	}
	return res;
 800ede8:	7bfb      	ldrb	r3, [r7, #15]
}
 800edea:	4618      	mov	r0, r3
 800edec:	3710      	adds	r7, #16
 800edee:	46bd      	mov	sp, r7
 800edf0:	bd80      	pop	{r7, pc}

0800edf2 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 800edf2:	b580      	push	{r7, lr}
 800edf4:	b084      	sub	sp, #16
 800edf6:	af00      	add	r7, sp, #0
 800edf8:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800edfa:	6878      	ldr	r0, [r7, #4]
 800edfc:	f7ff ff82 	bl	800ed04 <sync_window>
 800ee00:	4603      	mov	r3, r0
 800ee02:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ee04:	7bfb      	ldrb	r3, [r7, #15]
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	f040 809b 	bne.w	800ef42 <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800ee12:	2b03      	cmp	r3, #3
 800ee14:	f040 8088 	bne.w	800ef28 <sync_fs+0x136>
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	f893 3205 	ldrb.w	r3, [r3, #517]	@ 0x205
 800ee1e:	2b01      	cmp	r3, #1
 800ee20:	f040 8082 	bne.w	800ef28 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ee2a:	2100      	movs	r1, #0
 800ee2c:	4618      	mov	r0, r3
 800ee2e:	f7ff fd71 	bl	800e914 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	2255      	movs	r2, #85	@ 0x55
 800ee36:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	22aa      	movs	r2, #170	@ 0xaa
 800ee3e:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	2252      	movs	r2, #82	@ 0x52
 800ee46:	701a      	strb	r2, [r3, #0]
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	2252      	movs	r2, #82	@ 0x52
 800ee4c:	705a      	strb	r2, [r3, #1]
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	2261      	movs	r2, #97	@ 0x61
 800ee52:	709a      	strb	r2, [r3, #2]
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	2241      	movs	r2, #65	@ 0x41
 800ee58:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	2272      	movs	r2, #114	@ 0x72
 800ee5e:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	2272      	movs	r2, #114	@ 0x72
 800ee66:	f883 21e5 	strb.w	r2, [r3, #485]	@ 0x1e5
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	2241      	movs	r2, #65	@ 0x41
 800ee6e:	f883 21e6 	strb.w	r2, [r3, #486]	@ 0x1e6
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	2261      	movs	r2, #97	@ 0x61
 800ee76:	f883 21e7 	strb.w	r2, [r3, #487]	@ 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ee80:	b2da      	uxtb	r2, r3
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	f883 21e8 	strb.w	r2, [r3, #488]	@ 0x1e8
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ee8e:	b29b      	uxth	r3, r3
 800ee90:	0a1b      	lsrs	r3, r3, #8
 800ee92:	b29b      	uxth	r3, r3
 800ee94:	b2da      	uxtb	r2, r3
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	f883 21e9 	strb.w	r2, [r3, #489]	@ 0x1e9
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800eea2:	0c1b      	lsrs	r3, r3, #16
 800eea4:	b2da      	uxtb	r2, r3
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	f883 21ea 	strb.w	r2, [r3, #490]	@ 0x1ea
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800eeb2:	0e1b      	lsrs	r3, r3, #24
 800eeb4:	b2da      	uxtb	r2, r3
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	f883 21eb 	strb.w	r2, [r3, #491]	@ 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800eec2:	b2da      	uxtb	r2, r3
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	f883 21ec 	strb.w	r2, [r3, #492]	@ 0x1ec
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800eed0:	b29b      	uxth	r3, r3
 800eed2:	0a1b      	lsrs	r3, r3, #8
 800eed4:	b29b      	uxth	r3, r3
 800eed6:	b2da      	uxtb	r2, r3
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	f883 21ed 	strb.w	r2, [r3, #493]	@ 0x1ed
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800eee4:	0c1b      	lsrs	r3, r3, #16
 800eee6:	b2da      	uxtb	r2, r3
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	f883 21ee 	strb.w	r2, [r3, #494]	@ 0x1ee
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800eef4:	0e1b      	lsrs	r3, r3, #24
 800eef6:	b2da      	uxtb	r2, r3
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	f883 21ef 	strb.w	r2, [r3, #495]	@ 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800ef04:	1c5a      	adds	r2, r3, #1
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 800ef12:	6879      	ldr	r1, [r7, #4]
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	f8d3 2230 	ldr.w	r2, [r3, #560]	@ 0x230
 800ef1a:	2301      	movs	r3, #1
 800ef1c:	f7ff fc9e 	bl	800e85c <disk_write>
			fs->fsi_flag = 0;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2200      	movs	r2, #0
 800ef24:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800ef2e:	2200      	movs	r2, #0
 800ef30:	2100      	movs	r1, #0
 800ef32:	4618      	mov	r0, r3
 800ef34:	f7ff fcb2 	bl	800e89c <disk_ioctl>
 800ef38:	4603      	mov	r3, r0
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d001      	beq.n	800ef42 <sync_fs+0x150>
			res = FR_DISK_ERR;
 800ef3e:	2301      	movs	r3, #1
 800ef40:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800ef42:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef44:	4618      	mov	r0, r3
 800ef46:	3710      	adds	r7, #16
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	bd80      	pop	{r7, pc}

0800ef4c <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800ef4c:	b480      	push	{r7}
 800ef4e:	b083      	sub	sp, #12
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
 800ef54:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	3b02      	subs	r3, #2
 800ef5a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800ef62:	3b02      	subs	r3, #2
 800ef64:	683a      	ldr	r2, [r7, #0]
 800ef66:	429a      	cmp	r2, r3
 800ef68:	d301      	bcc.n	800ef6e <clust2sect+0x22>
 800ef6a:	2300      	movs	r3, #0
 800ef6c:	e00a      	b.n	800ef84 <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 800ef74:	461a      	mov	r2, r3
 800ef76:	683b      	ldr	r3, [r7, #0]
 800ef78:	fb03 f202 	mul.w	r2, r3, r2
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800ef82:	4413      	add	r3, r2
}
 800ef84:	4618      	mov	r0, r3
 800ef86:	370c      	adds	r7, #12
 800ef88:	46bd      	mov	sp, r7
 800ef8a:	bc80      	pop	{r7}
 800ef8c:	4770      	bx	lr

0800ef8e <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 800ef8e:	b580      	push	{r7, lr}
 800ef90:	b086      	sub	sp, #24
 800ef92:	af00      	add	r7, sp, #0
 800ef94:	6078      	str	r0, [r7, #4]
 800ef96:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800ef98:	683b      	ldr	r3, [r7, #0]
 800ef9a:	2b01      	cmp	r3, #1
 800ef9c:	d905      	bls.n	800efaa <get_fat+0x1c>
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800efa4:	683a      	ldr	r2, [r7, #0]
 800efa6:	429a      	cmp	r2, r3
 800efa8:	d302      	bcc.n	800efb0 <get_fat+0x22>
		val = 1;	/* Internal error */
 800efaa:	2301      	movs	r3, #1
 800efac:	617b      	str	r3, [r7, #20]
 800efae:	e0a2      	b.n	800f0f6 <get_fat+0x168>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800efb0:	f04f 33ff 	mov.w	r3, #4294967295
 800efb4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800efbc:	2b03      	cmp	r3, #3
 800efbe:	d067      	beq.n	800f090 <get_fat+0x102>
 800efc0:	2b03      	cmp	r3, #3
 800efc2:	f300 808e 	bgt.w	800f0e2 <get_fat+0x154>
 800efc6:	2b01      	cmp	r3, #1
 800efc8:	d002      	beq.n	800efd0 <get_fat+0x42>
 800efca:	2b02      	cmp	r3, #2
 800efcc:	d03f      	beq.n	800f04e <get_fat+0xc0>
 800efce:	e088      	b.n	800f0e2 <get_fat+0x154>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800efd0:	683b      	ldr	r3, [r7, #0]
 800efd2:	60fb      	str	r3, [r7, #12]
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	085b      	lsrs	r3, r3, #1
 800efd8:	68fa      	ldr	r2, [r7, #12]
 800efda:	4413      	add	r3, r2
 800efdc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	f8d3 2224 	ldr.w	r2, [r3, #548]	@ 0x224
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	0a5b      	lsrs	r3, r3, #9
 800efe8:	4413      	add	r3, r2
 800efea:	4619      	mov	r1, r3
 800efec:	6878      	ldr	r0, [r7, #4]
 800efee:	f7ff fed2 	bl	800ed96 <move_window>
 800eff2:	4603      	mov	r3, r0
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d177      	bne.n	800f0e8 <get_fat+0x15a>
			wc = fs->win.d8[bc++ % SS(fs)];
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	1c5a      	adds	r2, r3, #1
 800effc:	60fa      	str	r2, [r7, #12]
 800effe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f002:	687a      	ldr	r2, [r7, #4]
 800f004:	5cd3      	ldrb	r3, [r2, r3]
 800f006:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	f8d3 2224 	ldr.w	r2, [r3, #548]	@ 0x224
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	0a5b      	lsrs	r3, r3, #9
 800f012:	4413      	add	r3, r2
 800f014:	4619      	mov	r1, r3
 800f016:	6878      	ldr	r0, [r7, #4]
 800f018:	f7ff febd 	bl	800ed96 <move_window>
 800f01c:	4603      	mov	r3, r0
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d164      	bne.n	800f0ec <get_fat+0x15e>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f028:	687a      	ldr	r2, [r7, #4]
 800f02a:	5cd3      	ldrb	r3, [r2, r3]
 800f02c:	021b      	lsls	r3, r3, #8
 800f02e:	68ba      	ldr	r2, [r7, #8]
 800f030:	4313      	orrs	r3, r2
 800f032:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800f034:	683b      	ldr	r3, [r7, #0]
 800f036:	f003 0301 	and.w	r3, r3, #1
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d002      	beq.n	800f044 <get_fat+0xb6>
 800f03e:	68bb      	ldr	r3, [r7, #8]
 800f040:	091b      	lsrs	r3, r3, #4
 800f042:	e002      	b.n	800f04a <get_fat+0xbc>
 800f044:	68bb      	ldr	r3, [r7, #8]
 800f046:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f04a:	617b      	str	r3, [r7, #20]
			break;
 800f04c:	e053      	b.n	800f0f6 <get_fat+0x168>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	f8d3 2224 	ldr.w	r2, [r3, #548]	@ 0x224
 800f054:	683b      	ldr	r3, [r7, #0]
 800f056:	0a1b      	lsrs	r3, r3, #8
 800f058:	4413      	add	r3, r2
 800f05a:	4619      	mov	r1, r3
 800f05c:	6878      	ldr	r0, [r7, #4]
 800f05e:	f7ff fe9a 	bl	800ed96 <move_window>
 800f062:	4603      	mov	r3, r0
 800f064:	2b00      	cmp	r3, #0
 800f066:	d143      	bne.n	800f0f0 <get_fat+0x162>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	005b      	lsls	r3, r3, #1
 800f06c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800f070:	687a      	ldr	r2, [r7, #4]
 800f072:	4413      	add	r3, r2
 800f074:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 800f076:	693b      	ldr	r3, [r7, #16]
 800f078:	3301      	adds	r3, #1
 800f07a:	781b      	ldrb	r3, [r3, #0]
 800f07c:	021b      	lsls	r3, r3, #8
 800f07e:	b21a      	sxth	r2, r3
 800f080:	693b      	ldr	r3, [r7, #16]
 800f082:	781b      	ldrb	r3, [r3, #0]
 800f084:	b21b      	sxth	r3, r3
 800f086:	4313      	orrs	r3, r2
 800f088:	b21b      	sxth	r3, r3
 800f08a:	b29b      	uxth	r3, r3
 800f08c:	617b      	str	r3, [r7, #20]
			break;
 800f08e:	e032      	b.n	800f0f6 <get_fat+0x168>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	f8d3 2224 	ldr.w	r2, [r3, #548]	@ 0x224
 800f096:	683b      	ldr	r3, [r7, #0]
 800f098:	09db      	lsrs	r3, r3, #7
 800f09a:	4413      	add	r3, r2
 800f09c:	4619      	mov	r1, r3
 800f09e:	6878      	ldr	r0, [r7, #4]
 800f0a0:	f7ff fe79 	bl	800ed96 <move_window>
 800f0a4:	4603      	mov	r3, r0
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d124      	bne.n	800f0f4 <get_fat+0x166>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800f0aa:	683b      	ldr	r3, [r7, #0]
 800f0ac:	009b      	lsls	r3, r3, #2
 800f0ae:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800f0b2:	687a      	ldr	r2, [r7, #4]
 800f0b4:	4413      	add	r3, r2
 800f0b6:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 800f0b8:	693b      	ldr	r3, [r7, #16]
 800f0ba:	3303      	adds	r3, #3
 800f0bc:	781b      	ldrb	r3, [r3, #0]
 800f0be:	061a      	lsls	r2, r3, #24
 800f0c0:	693b      	ldr	r3, [r7, #16]
 800f0c2:	3302      	adds	r3, #2
 800f0c4:	781b      	ldrb	r3, [r3, #0]
 800f0c6:	041b      	lsls	r3, r3, #16
 800f0c8:	431a      	orrs	r2, r3
 800f0ca:	693b      	ldr	r3, [r7, #16]
 800f0cc:	3301      	adds	r3, #1
 800f0ce:	781b      	ldrb	r3, [r3, #0]
 800f0d0:	021b      	lsls	r3, r3, #8
 800f0d2:	4313      	orrs	r3, r2
 800f0d4:	693a      	ldr	r2, [r7, #16]
 800f0d6:	7812      	ldrb	r2, [r2, #0]
 800f0d8:	4313      	orrs	r3, r2
 800f0da:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800f0de:	617b      	str	r3, [r7, #20]
			break;
 800f0e0:	e009      	b.n	800f0f6 <get_fat+0x168>

		default:
			val = 1;	/* Internal error */
 800f0e2:	2301      	movs	r3, #1
 800f0e4:	617b      	str	r3, [r7, #20]
 800f0e6:	e006      	b.n	800f0f6 <get_fat+0x168>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f0e8:	bf00      	nop
 800f0ea:	e004      	b.n	800f0f6 <get_fat+0x168>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f0ec:	bf00      	nop
 800f0ee:	e002      	b.n	800f0f6 <get_fat+0x168>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f0f0:	bf00      	nop
 800f0f2:	e000      	b.n	800f0f6 <get_fat+0x168>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f0f4:	bf00      	nop
		}
	}

	return val;
 800f0f6:	697b      	ldr	r3, [r7, #20]
}
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	3718      	adds	r7, #24
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	bd80      	pop	{r7, pc}

0800f100 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 800f100:	b580      	push	{r7, lr}
 800f102:	b088      	sub	sp, #32
 800f104:	af00      	add	r7, sp, #0
 800f106:	60f8      	str	r0, [r7, #12]
 800f108:	60b9      	str	r1, [r7, #8]
 800f10a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800f10c:	68bb      	ldr	r3, [r7, #8]
 800f10e:	2b01      	cmp	r3, #1
 800f110:	d905      	bls.n	800f11e <put_fat+0x1e>
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f118:	68ba      	ldr	r2, [r7, #8]
 800f11a:	429a      	cmp	r2, r3
 800f11c:	d302      	bcc.n	800f124 <put_fat+0x24>
		res = FR_INT_ERR;
 800f11e:	2302      	movs	r3, #2
 800f120:	77fb      	strb	r3, [r7, #31]
 800f122:	e0f6      	b.n	800f312 <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800f12a:	2b03      	cmp	r3, #3
 800f12c:	f000 809e 	beq.w	800f26c <put_fat+0x16c>
 800f130:	2b03      	cmp	r3, #3
 800f132:	f300 80e4 	bgt.w	800f2fe <put_fat+0x1fe>
 800f136:	2b01      	cmp	r3, #1
 800f138:	d002      	beq.n	800f140 <put_fat+0x40>
 800f13a:	2b02      	cmp	r3, #2
 800f13c:	d06f      	beq.n	800f21e <put_fat+0x11e>
 800f13e:	e0de      	b.n	800f2fe <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f140:	68bb      	ldr	r3, [r7, #8]
 800f142:	617b      	str	r3, [r7, #20]
 800f144:	697b      	ldr	r3, [r7, #20]
 800f146:	085b      	lsrs	r3, r3, #1
 800f148:	697a      	ldr	r2, [r7, #20]
 800f14a:	4413      	add	r3, r2
 800f14c:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	f8d3 2224 	ldr.w	r2, [r3, #548]	@ 0x224
 800f154:	697b      	ldr	r3, [r7, #20]
 800f156:	0a5b      	lsrs	r3, r3, #9
 800f158:	4413      	add	r3, r2
 800f15a:	4619      	mov	r1, r3
 800f15c:	68f8      	ldr	r0, [r7, #12]
 800f15e:	f7ff fe1a 	bl	800ed96 <move_window>
 800f162:	4603      	mov	r3, r0
 800f164:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f166:	7ffb      	ldrb	r3, [r7, #31]
 800f168:	2b00      	cmp	r3, #0
 800f16a:	f040 80cb 	bne.w	800f304 <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 800f16e:	697b      	ldr	r3, [r7, #20]
 800f170:	1c5a      	adds	r2, r3, #1
 800f172:	617a      	str	r2, [r7, #20]
 800f174:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f178:	68fa      	ldr	r2, [r7, #12]
 800f17a:	4413      	add	r3, r2
 800f17c:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f17e:	68bb      	ldr	r3, [r7, #8]
 800f180:	f003 0301 	and.w	r3, r3, #1
 800f184:	2b00      	cmp	r3, #0
 800f186:	d00d      	beq.n	800f1a4 <put_fat+0xa4>
 800f188:	69bb      	ldr	r3, [r7, #24]
 800f18a:	781b      	ldrb	r3, [r3, #0]
 800f18c:	b25b      	sxtb	r3, r3
 800f18e:	f003 030f 	and.w	r3, r3, #15
 800f192:	b25a      	sxtb	r2, r3
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	b2db      	uxtb	r3, r3
 800f198:	011b      	lsls	r3, r3, #4
 800f19a:	b25b      	sxtb	r3, r3
 800f19c:	4313      	orrs	r3, r2
 800f19e:	b25b      	sxtb	r3, r3
 800f1a0:	b2db      	uxtb	r3, r3
 800f1a2:	e001      	b.n	800f1a8 <put_fat+0xa8>
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	b2db      	uxtb	r3, r3
 800f1a8:	69ba      	ldr	r2, [r7, #24]
 800f1aa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	2201      	movs	r2, #1
 800f1b0:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	f8d3 2224 	ldr.w	r2, [r3, #548]	@ 0x224
 800f1ba:	697b      	ldr	r3, [r7, #20]
 800f1bc:	0a5b      	lsrs	r3, r3, #9
 800f1be:	4413      	add	r3, r2
 800f1c0:	4619      	mov	r1, r3
 800f1c2:	68f8      	ldr	r0, [r7, #12]
 800f1c4:	f7ff fde7 	bl	800ed96 <move_window>
 800f1c8:	4603      	mov	r3, r0
 800f1ca:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f1cc:	7ffb      	ldrb	r3, [r7, #31]
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	f040 809a 	bne.w	800f308 <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 800f1d4:	697b      	ldr	r3, [r7, #20]
 800f1d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f1da:	68fa      	ldr	r2, [r7, #12]
 800f1dc:	4413      	add	r3, r2
 800f1de:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f1e0:	68bb      	ldr	r3, [r7, #8]
 800f1e2:	f003 0301 	and.w	r3, r3, #1
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d003      	beq.n	800f1f2 <put_fat+0xf2>
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	091b      	lsrs	r3, r3, #4
 800f1ee:	b2db      	uxtb	r3, r3
 800f1f0:	e00e      	b.n	800f210 <put_fat+0x110>
 800f1f2:	69bb      	ldr	r3, [r7, #24]
 800f1f4:	781b      	ldrb	r3, [r3, #0]
 800f1f6:	b25b      	sxtb	r3, r3
 800f1f8:	f023 030f 	bic.w	r3, r3, #15
 800f1fc:	b25a      	sxtb	r2, r3
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	0a1b      	lsrs	r3, r3, #8
 800f202:	b25b      	sxtb	r3, r3
 800f204:	f003 030f 	and.w	r3, r3, #15
 800f208:	b25b      	sxtb	r3, r3
 800f20a:	4313      	orrs	r3, r2
 800f20c:	b25b      	sxtb	r3, r3
 800f20e:	b2db      	uxtb	r3, r3
 800f210:	69ba      	ldr	r2, [r7, #24]
 800f212:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	2201      	movs	r2, #1
 800f218:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			break;
 800f21c:	e079      	b.n	800f312 <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	f8d3 2224 	ldr.w	r2, [r3, #548]	@ 0x224
 800f224:	68bb      	ldr	r3, [r7, #8]
 800f226:	0a1b      	lsrs	r3, r3, #8
 800f228:	4413      	add	r3, r2
 800f22a:	4619      	mov	r1, r3
 800f22c:	68f8      	ldr	r0, [r7, #12]
 800f22e:	f7ff fdb2 	bl	800ed96 <move_window>
 800f232:	4603      	mov	r3, r0
 800f234:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f236:	7ffb      	ldrb	r3, [r7, #31]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d167      	bne.n	800f30c <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800f23c:	68bb      	ldr	r3, [r7, #8]
 800f23e:	005b      	lsls	r3, r3, #1
 800f240:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800f244:	68fa      	ldr	r2, [r7, #12]
 800f246:	4413      	add	r3, r2
 800f248:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	b2da      	uxtb	r2, r3
 800f24e:	69bb      	ldr	r3, [r7, #24]
 800f250:	701a      	strb	r2, [r3, #0]
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	b29b      	uxth	r3, r3
 800f256:	0a1b      	lsrs	r3, r3, #8
 800f258:	b29a      	uxth	r2, r3
 800f25a:	69bb      	ldr	r3, [r7, #24]
 800f25c:	3301      	adds	r3, #1
 800f25e:	b2d2      	uxtb	r2, r2
 800f260:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	2201      	movs	r2, #1
 800f266:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			break;
 800f26a:	e052      	b.n	800f312 <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	f8d3 2224 	ldr.w	r2, [r3, #548]	@ 0x224
 800f272:	68bb      	ldr	r3, [r7, #8]
 800f274:	09db      	lsrs	r3, r3, #7
 800f276:	4413      	add	r3, r2
 800f278:	4619      	mov	r1, r3
 800f27a:	68f8      	ldr	r0, [r7, #12]
 800f27c:	f7ff fd8b 	bl	800ed96 <move_window>
 800f280:	4603      	mov	r3, r0
 800f282:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f284:	7ffb      	ldrb	r3, [r7, #31]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d142      	bne.n	800f310 <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800f28a:	68bb      	ldr	r3, [r7, #8]
 800f28c:	009b      	lsls	r3, r3, #2
 800f28e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800f292:	68fa      	ldr	r2, [r7, #12]
 800f294:	4413      	add	r3, r2
 800f296:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 800f298:	69bb      	ldr	r3, [r7, #24]
 800f29a:	3303      	adds	r3, #3
 800f29c:	781b      	ldrb	r3, [r3, #0]
 800f29e:	061a      	lsls	r2, r3, #24
 800f2a0:	69bb      	ldr	r3, [r7, #24]
 800f2a2:	3302      	adds	r3, #2
 800f2a4:	781b      	ldrb	r3, [r3, #0]
 800f2a6:	041b      	lsls	r3, r3, #16
 800f2a8:	431a      	orrs	r2, r3
 800f2aa:	69bb      	ldr	r3, [r7, #24]
 800f2ac:	3301      	adds	r3, #1
 800f2ae:	781b      	ldrb	r3, [r3, #0]
 800f2b0:	021b      	lsls	r3, r3, #8
 800f2b2:	4313      	orrs	r3, r2
 800f2b4:	69ba      	ldr	r2, [r7, #24]
 800f2b6:	7812      	ldrb	r2, [r2, #0]
 800f2b8:	4313      	orrs	r3, r2
 800f2ba:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800f2be:	687a      	ldr	r2, [r7, #4]
 800f2c0:	4313      	orrs	r3, r2
 800f2c2:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	b2da      	uxtb	r2, r3
 800f2c8:	69bb      	ldr	r3, [r7, #24]
 800f2ca:	701a      	strb	r2, [r3, #0]
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	b29b      	uxth	r3, r3
 800f2d0:	0a1b      	lsrs	r3, r3, #8
 800f2d2:	b29a      	uxth	r2, r3
 800f2d4:	69bb      	ldr	r3, [r7, #24]
 800f2d6:	3301      	adds	r3, #1
 800f2d8:	b2d2      	uxtb	r2, r2
 800f2da:	701a      	strb	r2, [r3, #0]
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	0c1a      	lsrs	r2, r3, #16
 800f2e0:	69bb      	ldr	r3, [r7, #24]
 800f2e2:	3302      	adds	r3, #2
 800f2e4:	b2d2      	uxtb	r2, r2
 800f2e6:	701a      	strb	r2, [r3, #0]
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	0e1a      	lsrs	r2, r3, #24
 800f2ec:	69bb      	ldr	r3, [r7, #24]
 800f2ee:	3303      	adds	r3, #3
 800f2f0:	b2d2      	uxtb	r2, r2
 800f2f2:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	2201      	movs	r2, #1
 800f2f8:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
			break;
 800f2fc:	e009      	b.n	800f312 <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 800f2fe:	2302      	movs	r3, #2
 800f300:	77fb      	strb	r3, [r7, #31]
 800f302:	e006      	b.n	800f312 <put_fat+0x212>
			if (res != FR_OK) break;
 800f304:	bf00      	nop
 800f306:	e004      	b.n	800f312 <put_fat+0x212>
			if (res != FR_OK) break;
 800f308:	bf00      	nop
 800f30a:	e002      	b.n	800f312 <put_fat+0x212>
			if (res != FR_OK) break;
 800f30c:	bf00      	nop
 800f30e:	e000      	b.n	800f312 <put_fat+0x212>
			if (res != FR_OK) break;
 800f310:	bf00      	nop
		}
	}

	return res;
 800f312:	7ffb      	ldrb	r3, [r7, #31]
}
 800f314:	4618      	mov	r0, r3
 800f316:	3720      	adds	r7, #32
 800f318:	46bd      	mov	sp, r7
 800f31a:	bd80      	pop	{r7, pc}

0800f31c <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 800f31c:	b580      	push	{r7, lr}
 800f31e:	b084      	sub	sp, #16
 800f320:	af00      	add	r7, sp, #0
 800f322:	6078      	str	r0, [r7, #4]
 800f324:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800f326:	683b      	ldr	r3, [r7, #0]
 800f328:	2b01      	cmp	r3, #1
 800f32a:	d905      	bls.n	800f338 <remove_chain+0x1c>
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f332:	683a      	ldr	r2, [r7, #0]
 800f334:	429a      	cmp	r2, r3
 800f336:	d302      	bcc.n	800f33e <remove_chain+0x22>
		res = FR_INT_ERR;
 800f338:	2302      	movs	r3, #2
 800f33a:	73fb      	strb	r3, [r7, #15]
 800f33c:	e043      	b.n	800f3c6 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 800f33e:	2300      	movs	r3, #0
 800f340:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800f342:	e036      	b.n	800f3b2 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 800f344:	6839      	ldr	r1, [r7, #0]
 800f346:	6878      	ldr	r0, [r7, #4]
 800f348:	f7ff fe21 	bl	800ef8e <get_fat>
 800f34c:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 800f34e:	68bb      	ldr	r3, [r7, #8]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d035      	beq.n	800f3c0 <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800f354:	68bb      	ldr	r3, [r7, #8]
 800f356:	2b01      	cmp	r3, #1
 800f358:	d102      	bne.n	800f360 <remove_chain+0x44>
 800f35a:	2302      	movs	r3, #2
 800f35c:	73fb      	strb	r3, [r7, #15]
 800f35e:	e032      	b.n	800f3c6 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800f360:	68bb      	ldr	r3, [r7, #8]
 800f362:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f366:	d102      	bne.n	800f36e <remove_chain+0x52>
 800f368:	2301      	movs	r3, #1
 800f36a:	73fb      	strb	r3, [r7, #15]
 800f36c:	e02b      	b.n	800f3c6 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800f36e:	2200      	movs	r2, #0
 800f370:	6839      	ldr	r1, [r7, #0]
 800f372:	6878      	ldr	r0, [r7, #4]
 800f374:	f7ff fec4 	bl	800f100 <put_fat>
 800f378:	4603      	mov	r3, r0
 800f37a:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800f37c:	7bfb      	ldrb	r3, [r7, #15]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d120      	bne.n	800f3c4 <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f38c:	d00f      	beq.n	800f3ae <remove_chain+0x92>
				fs->free_clust++;
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f394:	1c5a      	adds	r2, r3, #1
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
				fs->fsi_flag |= 1;
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	f893 3205 	ldrb.w	r3, [r3, #517]	@ 0x205
 800f3a2:	f043 0301 	orr.w	r3, r3, #1
 800f3a6:	b2da      	uxtb	r2, r3
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800f3ae:	68bb      	ldr	r3, [r7, #8]
 800f3b0:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f3b8:	683a      	ldr	r2, [r7, #0]
 800f3ba:	429a      	cmp	r2, r3
 800f3bc:	d3c2      	bcc.n	800f344 <remove_chain+0x28>
 800f3be:	e002      	b.n	800f3c6 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 800f3c0:	bf00      	nop
 800f3c2:	e000      	b.n	800f3c6 <remove_chain+0xaa>
			if (res != FR_OK) break;
 800f3c4:	bf00      	nop
		}
	}

	return res;
 800f3c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3c8:	4618      	mov	r0, r3
 800f3ca:	3710      	adds	r7, #16
 800f3cc:	46bd      	mov	sp, r7
 800f3ce:	bd80      	pop	{r7, pc}

0800f3d0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	b086      	sub	sp, #24
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	6078      	str	r0, [r7, #4]
 800f3d8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800f3da:	683b      	ldr	r3, [r7, #0]
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d10f      	bne.n	800f400 <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800f3e6:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800f3e8:	693b      	ldr	r3, [r7, #16]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d005      	beq.n	800f3fa <create_chain+0x2a>
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f3f4:	693a      	ldr	r2, [r7, #16]
 800f3f6:	429a      	cmp	r2, r3
 800f3f8:	d31c      	bcc.n	800f434 <create_chain+0x64>
 800f3fa:	2301      	movs	r3, #1
 800f3fc:	613b      	str	r3, [r7, #16]
 800f3fe:	e019      	b.n	800f434 <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800f400:	6839      	ldr	r1, [r7, #0]
 800f402:	6878      	ldr	r0, [r7, #4]
 800f404:	f7ff fdc3 	bl	800ef8e <get_fat>
 800f408:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 800f40a:	68bb      	ldr	r3, [r7, #8]
 800f40c:	2b01      	cmp	r3, #1
 800f40e:	d801      	bhi.n	800f414 <create_chain+0x44>
 800f410:	2301      	movs	r3, #1
 800f412:	e076      	b.n	800f502 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800f414:	68bb      	ldr	r3, [r7, #8]
 800f416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f41a:	d101      	bne.n	800f420 <create_chain+0x50>
 800f41c:	68bb      	ldr	r3, [r7, #8]
 800f41e:	e070      	b.n	800f502 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f426:	68ba      	ldr	r2, [r7, #8]
 800f428:	429a      	cmp	r2, r3
 800f42a:	d201      	bcs.n	800f430 <create_chain+0x60>
 800f42c:	68bb      	ldr	r3, [r7, #8]
 800f42e:	e068      	b.n	800f502 <create_chain+0x132>
		scl = clst;
 800f430:	683b      	ldr	r3, [r7, #0]
 800f432:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800f434:	693b      	ldr	r3, [r7, #16]
 800f436:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 800f438:	697b      	ldr	r3, [r7, #20]
 800f43a:	3301      	adds	r3, #1
 800f43c:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f444:	697a      	ldr	r2, [r7, #20]
 800f446:	429a      	cmp	r2, r3
 800f448:	d307      	bcc.n	800f45a <create_chain+0x8a>
			ncl = 2;
 800f44a:	2302      	movs	r3, #2
 800f44c:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800f44e:	697a      	ldr	r2, [r7, #20]
 800f450:	693b      	ldr	r3, [r7, #16]
 800f452:	429a      	cmp	r2, r3
 800f454:	d901      	bls.n	800f45a <create_chain+0x8a>
 800f456:	2300      	movs	r3, #0
 800f458:	e053      	b.n	800f502 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800f45a:	6979      	ldr	r1, [r7, #20]
 800f45c:	6878      	ldr	r0, [r7, #4]
 800f45e:	f7ff fd96 	bl	800ef8e <get_fat>
 800f462:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800f464:	68bb      	ldr	r3, [r7, #8]
 800f466:	2b00      	cmp	r3, #0
 800f468:	d00e      	beq.n	800f488 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800f46a:	68bb      	ldr	r3, [r7, #8]
 800f46c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f470:	d002      	beq.n	800f478 <create_chain+0xa8>
 800f472:	68bb      	ldr	r3, [r7, #8]
 800f474:	2b01      	cmp	r3, #1
 800f476:	d101      	bne.n	800f47c <create_chain+0xac>
			return cs;
 800f478:	68bb      	ldr	r3, [r7, #8]
 800f47a:	e042      	b.n	800f502 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 800f47c:	697a      	ldr	r2, [r7, #20]
 800f47e:	693b      	ldr	r3, [r7, #16]
 800f480:	429a      	cmp	r2, r3
 800f482:	d1d9      	bne.n	800f438 <create_chain+0x68>
 800f484:	2300      	movs	r3, #0
 800f486:	e03c      	b.n	800f502 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 800f488:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800f48a:	f06f 4270 	mvn.w	r2, #4026531840	@ 0xf0000000
 800f48e:	6979      	ldr	r1, [r7, #20]
 800f490:	6878      	ldr	r0, [r7, #4]
 800f492:	f7ff fe35 	bl	800f100 <put_fat>
 800f496:	4603      	mov	r3, r0
 800f498:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800f49a:	7bfb      	ldrb	r3, [r7, #15]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d109      	bne.n	800f4b4 <create_chain+0xe4>
 800f4a0:	683b      	ldr	r3, [r7, #0]
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d006      	beq.n	800f4b4 <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800f4a6:	697a      	ldr	r2, [r7, #20]
 800f4a8:	6839      	ldr	r1, [r7, #0]
 800f4aa:	6878      	ldr	r0, [r7, #4]
 800f4ac:	f7ff fe28 	bl	800f100 <put_fat>
 800f4b0:	4603      	mov	r3, r0
 800f4b2:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800f4b4:	7bfb      	ldrb	r3, [r7, #15]
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d11a      	bne.n	800f4f0 <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	697a      	ldr	r2, [r7, #20]
 800f4be:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
		if (fs->free_clust != 0xFFFFFFFF) {
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f4c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4cc:	d018      	beq.n	800f500 <create_chain+0x130>
			fs->free_clust--;
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f4d4:	1e5a      	subs	r2, r3, #1
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
			fs->fsi_flag |= 1;
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	f893 3205 	ldrb.w	r3, [r3, #517]	@ 0x205
 800f4e2:	f043 0301 	orr.w	r3, r3, #1
 800f4e6:	b2da      	uxtb	r2, r3
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
 800f4ee:	e007      	b.n	800f500 <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800f4f0:	7bfb      	ldrb	r3, [r7, #15]
 800f4f2:	2b01      	cmp	r3, #1
 800f4f4:	d102      	bne.n	800f4fc <create_chain+0x12c>
 800f4f6:	f04f 33ff 	mov.w	r3, #4294967295
 800f4fa:	e000      	b.n	800f4fe <create_chain+0x12e>
 800f4fc:	2301      	movs	r3, #1
 800f4fe:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800f500:	697b      	ldr	r3, [r7, #20]
}
 800f502:	4618      	mov	r0, r3
 800f504:	3718      	adds	r7, #24
 800f506:	46bd      	mov	sp, r7
 800f508:	bd80      	pop	{r7, pc}

0800f50a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800f50a:	b480      	push	{r7}
 800f50c:	b087      	sub	sp, #28
 800f50e:	af00      	add	r7, sp, #0
 800f510:	6078      	str	r0, [r7, #4]
 800f512:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 800f51a:	3304      	adds	r3, #4
 800f51c:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800f51e:	683b      	ldr	r3, [r7, #0]
 800f520:	0a5b      	lsrs	r3, r3, #9
 800f522:	687a      	ldr	r2, [r7, #4]
 800f524:	f8d2 2200 	ldr.w	r2, [r2, #512]	@ 0x200
 800f528:	f892 2202 	ldrb.w	r2, [r2, #514]	@ 0x202
 800f52c:	fbb3 f3f2 	udiv	r3, r3, r2
 800f530:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f532:	693b      	ldr	r3, [r7, #16]
 800f534:	1d1a      	adds	r2, r3, #4
 800f536:	613a      	str	r2, [r7, #16]
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d101      	bne.n	800f546 <clmt_clust+0x3c>
 800f542:	2300      	movs	r3, #0
 800f544:	e010      	b.n	800f568 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 800f546:	697a      	ldr	r2, [r7, #20]
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	429a      	cmp	r2, r3
 800f54c:	d307      	bcc.n	800f55e <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 800f54e:	697a      	ldr	r2, [r7, #20]
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	1ad3      	subs	r3, r2, r3
 800f554:	617b      	str	r3, [r7, #20]
 800f556:	693b      	ldr	r3, [r7, #16]
 800f558:	3304      	adds	r3, #4
 800f55a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f55c:	e7e9      	b.n	800f532 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 800f55e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800f560:	693b      	ldr	r3, [r7, #16]
 800f562:	681a      	ldr	r2, [r3, #0]
 800f564:	697b      	ldr	r3, [r7, #20]
 800f566:	4413      	add	r3, r2
}
 800f568:	4618      	mov	r0, r3
 800f56a:	371c      	adds	r7, #28
 800f56c:	46bd      	mov	sp, r7
 800f56e:	bc80      	pop	{r7}
 800f570:	4770      	bx	lr

0800f572 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 800f572:	b580      	push	{r7, lr}
 800f574:	b086      	sub	sp, #24
 800f576:	af00      	add	r7, sp, #0
 800f578:	6078      	str	r0, [r7, #4]
 800f57a:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800f57c:	683b      	ldr	r3, [r7, #0]
 800f57e:	b29a      	uxth	r2, r3
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 800f58c:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800f58e:	697b      	ldr	r3, [r7, #20]
 800f590:	2b01      	cmp	r3, #1
 800f592:	d007      	beq.n	800f5a4 <dir_sdi+0x32>
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f59a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f59e:	697a      	ldr	r2, [r7, #20]
 800f5a0:	429a      	cmp	r2, r3
 800f5a2:	d301      	bcc.n	800f5a8 <dir_sdi+0x36>
		return FR_INT_ERR;
 800f5a4:	2302      	movs	r3, #2
 800f5a6:	e074      	b.n	800f692 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800f5a8:	697b      	ldr	r3, [r7, #20]
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d10c      	bne.n	800f5c8 <dir_sdi+0x56>
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f5b4:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800f5b8:	2b03      	cmp	r3, #3
 800f5ba:	d105      	bne.n	800f5c8 <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f5c2:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 800f5c6:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800f5c8:	697b      	ldr	r3, [r7, #20]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d111      	bne.n	800f5f2 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f5d4:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 800f5d8:	461a      	mov	r2, r3
 800f5da:	683b      	ldr	r3, [r7, #0]
 800f5dc:	4293      	cmp	r3, r2
 800f5de:	d301      	bcc.n	800f5e4 <dir_sdi+0x72>
			return FR_INT_ERR;
 800f5e0:	2302      	movs	r3, #2
 800f5e2:	e056      	b.n	800f692 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f5ea:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 800f5ee:	613b      	str	r3, [r7, #16]
 800f5f0:	e032      	b.n	800f658 <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f5f8:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 800f5fc:	011b      	lsls	r3, r3, #4
 800f5fe:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800f600:	e01e      	b.n	800f640 <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f608:	6979      	ldr	r1, [r7, #20]
 800f60a:	4618      	mov	r0, r3
 800f60c:	f7ff fcbf 	bl	800ef8e <get_fat>
 800f610:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f612:	697b      	ldr	r3, [r7, #20]
 800f614:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f618:	d101      	bne.n	800f61e <dir_sdi+0xac>
 800f61a:	2301      	movs	r3, #1
 800f61c:	e039      	b.n	800f692 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800f61e:	697b      	ldr	r3, [r7, #20]
 800f620:	2b01      	cmp	r3, #1
 800f622:	d907      	bls.n	800f634 <dir_sdi+0xc2>
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f62a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f62e:	697a      	ldr	r2, [r7, #20]
 800f630:	429a      	cmp	r2, r3
 800f632:	d301      	bcc.n	800f638 <dir_sdi+0xc6>
				return FR_INT_ERR;
 800f634:	2302      	movs	r3, #2
 800f636:	e02c      	b.n	800f692 <dir_sdi+0x120>
			idx -= ic;
 800f638:	683a      	ldr	r2, [r7, #0]
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	1ad3      	subs	r3, r2, r3
 800f63e:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800f640:	683a      	ldr	r2, [r7, #0]
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	429a      	cmp	r2, r3
 800f646:	d2dc      	bcs.n	800f602 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f64e:	6979      	ldr	r1, [r7, #20]
 800f650:	4618      	mov	r0, r3
 800f652:	f7ff fc7b 	bl	800ef4c <clust2sect>
 800f656:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	697a      	ldr	r2, [r7, #20]
 800f65c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
	if (!sect) return FR_INT_ERR;
 800f660:	693b      	ldr	r3, [r7, #16]
 800f662:	2b00      	cmp	r3, #0
 800f664:	d101      	bne.n	800f66a <dir_sdi+0xf8>
 800f666:	2302      	movs	r3, #2
 800f668:	e013      	b.n	800f692 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800f66a:	683b      	ldr	r3, [r7, #0]
 800f66c:	091a      	lsrs	r2, r3, #4
 800f66e:	693b      	ldr	r3, [r7, #16]
 800f670:	441a      	add	r2, r3
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f67e:	461a      	mov	r2, r3
 800f680:	683b      	ldr	r3, [r7, #0]
 800f682:	f003 030f 	and.w	r3, r3, #15
 800f686:	015b      	lsls	r3, r3, #5
 800f688:	441a      	add	r2, r3
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

	return FR_OK;
 800f690:	2300      	movs	r3, #0
}
 800f692:	4618      	mov	r0, r3
 800f694:	3718      	adds	r7, #24
 800f696:	46bd      	mov	sp, r7
 800f698:	bd80      	pop	{r7, pc}

0800f69a <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800f69a:	b590      	push	{r4, r7, lr}
 800f69c:	b087      	sub	sp, #28
 800f69e:	af00      	add	r7, sp, #0
 800f6a0:	6078      	str	r0, [r7, #4]
 800f6a2:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	f8b3 3206 	ldrh.w	r3, [r3, #518]	@ 0x206
 800f6aa:	3301      	adds	r3, #1
 800f6ac:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	b29b      	uxth	r3, r3
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d004      	beq.n	800f6c0 <dir_next+0x26>
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d101      	bne.n	800f6c4 <dir_next+0x2a>
		return FR_NO_FILE;
 800f6c0:	2304      	movs	r3, #4
 800f6c2:	e0dd      	b.n	800f880 <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	f003 030f 	and.w	r3, r3, #15
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	f040 80c6 	bne.w	800f85c <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800f6d6:	1c5a      	adds	r2, r3, #1
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

		if (!dp->clust) {		/* Static table */
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d10b      	bne.n	800f700 <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f6ee:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 800f6f2:	461a      	mov	r2, r3
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	4293      	cmp	r3, r2
 800f6f8:	f0c0 80b0 	bcc.w	800f85c <dir_next+0x1c2>
				return FR_NO_FILE;
 800f6fc:	2304      	movs	r3, #4
 800f6fe:	e0bf      	b.n	800f880 <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	091b      	lsrs	r3, r3, #4
 800f704:	687a      	ldr	r2, [r7, #4]
 800f706:	f8d2 2200 	ldr.w	r2, [r2, #512]	@ 0x200
 800f70a:	f892 2202 	ldrb.w	r2, [r2, #514]	@ 0x202
 800f70e:	3a01      	subs	r2, #1
 800f710:	4013      	ands	r3, r2
 800f712:	2b00      	cmp	r3, #0
 800f714:	f040 80a2 	bne.w	800f85c <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 800f724:	4619      	mov	r1, r3
 800f726:	4610      	mov	r0, r2
 800f728:	f7ff fc31 	bl	800ef8e <get_fat>
 800f72c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800f72e:	697b      	ldr	r3, [r7, #20]
 800f730:	2b01      	cmp	r3, #1
 800f732:	d801      	bhi.n	800f738 <dir_next+0x9e>
 800f734:	2302      	movs	r3, #2
 800f736:	e0a3      	b.n	800f880 <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800f738:	697b      	ldr	r3, [r7, #20]
 800f73a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f73e:	d101      	bne.n	800f744 <dir_next+0xaa>
 800f740:	2301      	movs	r3, #1
 800f742:	e09d      	b.n	800f880 <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f74a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f74e:	697a      	ldr	r2, [r7, #20]
 800f750:	429a      	cmp	r2, r3
 800f752:	d374      	bcc.n	800f83e <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800f754:	683b      	ldr	r3, [r7, #0]
 800f756:	2b00      	cmp	r3, #0
 800f758:	d101      	bne.n	800f75e <dir_next+0xc4>
 800f75a:	2304      	movs	r3, #4
 800f75c:	e090      	b.n	800f880 <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 800f76a:	4619      	mov	r1, r3
 800f76c:	4610      	mov	r0, r2
 800f76e:	f7ff fe2f 	bl	800f3d0 <create_chain>
 800f772:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800f774:	697b      	ldr	r3, [r7, #20]
 800f776:	2b00      	cmp	r3, #0
 800f778:	d101      	bne.n	800f77e <dir_next+0xe4>
 800f77a:	2307      	movs	r3, #7
 800f77c:	e080      	b.n	800f880 <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 800f77e:	697b      	ldr	r3, [r7, #20]
 800f780:	2b01      	cmp	r3, #1
 800f782:	d101      	bne.n	800f788 <dir_next+0xee>
 800f784:	2302      	movs	r3, #2
 800f786:	e07b      	b.n	800f880 <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800f788:	697b      	ldr	r3, [r7, #20]
 800f78a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f78e:	d101      	bne.n	800f794 <dir_next+0xfa>
 800f790:	2301      	movs	r3, #1
 800f792:	e075      	b.n	800f880 <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f79a:	4618      	mov	r0, r3
 800f79c:	f7ff fab2 	bl	800ed04 <sync_window>
 800f7a0:	4603      	mov	r3, r0
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d001      	beq.n	800f7aa <dir_next+0x110>
 800f7a6:	2301      	movs	r3, #1
 800f7a8:	e06a      	b.n	800f880 <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f7b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f7b4:	2100      	movs	r1, #0
 800f7b6:	4618      	mov	r0, r3
 800f7b8:	f7ff f8ac 	bl	800e914 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	f8d3 4200 	ldr.w	r4, [r3, #512]	@ 0x200
 800f7c8:	6979      	ldr	r1, [r7, #20]
 800f7ca:	4610      	mov	r0, r2
 800f7cc:	f7ff fbbe 	bl	800ef4c <clust2sect>
 800f7d0:	4603      	mov	r3, r0
 800f7d2:	f8c4 3230 	str.w	r3, [r4, #560]	@ 0x230
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800f7d6:	2300      	movs	r3, #0
 800f7d8:	613b      	str	r3, [r7, #16]
 800f7da:	e01b      	b.n	800f814 <dir_next+0x17a>
						dp->fs->wflag = 1;
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f7e2:	2201      	movs	r2, #1
 800f7e4:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f7ee:	4618      	mov	r0, r3
 800f7f0:	f7ff fa88 	bl	800ed04 <sync_window>
 800f7f4:	4603      	mov	r3, r0
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d001      	beq.n	800f7fe <dir_next+0x164>
 800f7fa:	2301      	movs	r3, #1
 800f7fc:	e040      	b.n	800f880 <dir_next+0x1e6>
						dp->fs->winsect++;
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f804:	f8d3 2230 	ldr.w	r2, [r3, #560]	@ 0x230
 800f808:	3201      	adds	r2, #1
 800f80a:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800f80e:	693b      	ldr	r3, [r7, #16]
 800f810:	3301      	adds	r3, #1
 800f812:	613b      	str	r3, [r7, #16]
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f81a:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 800f81e:	461a      	mov	r2, r3
 800f820:	693b      	ldr	r3, [r7, #16]
 800f822:	4293      	cmp	r3, r2
 800f824:	d3da      	bcc.n	800f7dc <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f82c:	f8d3 1230 	ldr.w	r1, [r3, #560]	@ 0x230
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f836:	693a      	ldr	r2, [r7, #16]
 800f838:	1a8a      	subs	r2, r1, r2
 800f83a:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	697a      	ldr	r2, [r7, #20]
 800f842:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f84c:	6979      	ldr	r1, [r7, #20]
 800f84e:	4618      	mov	r0, r3
 800f850:	f7ff fb7c 	bl	800ef4c <clust2sect>
 800f854:	4602      	mov	r2, r0
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	b29a      	uxth	r2, r3
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800f86c:	461a      	mov	r2, r3
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	f003 030f 	and.w	r3, r3, #15
 800f874:	015b      	lsls	r3, r3, #5
 800f876:	441a      	add	r2, r3
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

	return FR_OK;
 800f87e:	2300      	movs	r3, #0
}
 800f880:	4618      	mov	r0, r3
 800f882:	371c      	adds	r7, #28
 800f884:	46bd      	mov	sp, r7
 800f886:	bd90      	pop	{r4, r7, pc}

0800f888 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800f888:	b580      	push	{r7, lr}
 800f88a:	b084      	sub	sp, #16
 800f88c:	af00      	add	r7, sp, #0
 800f88e:	6078      	str	r0, [r7, #4]
 800f890:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 800f892:	2100      	movs	r1, #0
 800f894:	6878      	ldr	r0, [r7, #4]
 800f896:	f7ff fe6c 	bl	800f572 <dir_sdi>
 800f89a:	4603      	mov	r3, r0
 800f89c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f89e:	7bfb      	ldrb	r3, [r7, #15]
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d131      	bne.n	800f908 <dir_alloc+0x80>
		n = 0;
 800f8a4:	2300      	movs	r3, #0
 800f8a6:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800f8b4:	4619      	mov	r1, r3
 800f8b6:	4610      	mov	r0, r2
 800f8b8:	f7ff fa6d 	bl	800ed96 <move_window>
 800f8bc:	4603      	mov	r3, r0
 800f8be:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800f8c0:	7bfb      	ldrb	r3, [r7, #15]
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d11f      	bne.n	800f906 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f8cc:	781b      	ldrb	r3, [r3, #0]
 800f8ce:	2be5      	cmp	r3, #229	@ 0xe5
 800f8d0:	d005      	beq.n	800f8de <dir_alloc+0x56>
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f8d8:	781b      	ldrb	r3, [r3, #0]
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d107      	bne.n	800f8ee <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f8de:	68bb      	ldr	r3, [r7, #8]
 800f8e0:	3301      	adds	r3, #1
 800f8e2:	60bb      	str	r3, [r7, #8]
 800f8e4:	68ba      	ldr	r2, [r7, #8]
 800f8e6:	683b      	ldr	r3, [r7, #0]
 800f8e8:	429a      	cmp	r2, r3
 800f8ea:	d102      	bne.n	800f8f2 <dir_alloc+0x6a>
 800f8ec:	e00c      	b.n	800f908 <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f8ee:	2300      	movs	r3, #0
 800f8f0:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800f8f2:	2101      	movs	r1, #1
 800f8f4:	6878      	ldr	r0, [r7, #4]
 800f8f6:	f7ff fed0 	bl	800f69a <dir_next>
 800f8fa:	4603      	mov	r3, r0
 800f8fc:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800f8fe:	7bfb      	ldrb	r3, [r7, #15]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d0d1      	beq.n	800f8a8 <dir_alloc+0x20>
 800f904:	e000      	b.n	800f908 <dir_alloc+0x80>
			if (res != FR_OK) break;
 800f906:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f908:	7bfb      	ldrb	r3, [r7, #15]
 800f90a:	2b04      	cmp	r3, #4
 800f90c:	d101      	bne.n	800f912 <dir_alloc+0x8a>
 800f90e:	2307      	movs	r3, #7
 800f910:	73fb      	strb	r3, [r7, #15]
	return res;
 800f912:	7bfb      	ldrb	r3, [r7, #15]
}
 800f914:	4618      	mov	r0, r3
 800f916:	3710      	adds	r7, #16
 800f918:	46bd      	mov	sp, r7
 800f91a:	bd80      	pop	{r7, pc}

0800f91c <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800f91c:	b480      	push	{r7}
 800f91e:	b085      	sub	sp, #20
 800f920:	af00      	add	r7, sp, #0
 800f922:	6078      	str	r0, [r7, #4]
 800f924:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 800f926:	683b      	ldr	r3, [r7, #0]
 800f928:	331b      	adds	r3, #27
 800f92a:	781b      	ldrb	r3, [r3, #0]
 800f92c:	021b      	lsls	r3, r3, #8
 800f92e:	b21a      	sxth	r2, r3
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	331a      	adds	r3, #26
 800f934:	781b      	ldrb	r3, [r3, #0]
 800f936:	b21b      	sxth	r3, r3
 800f938:	4313      	orrs	r3, r2
 800f93a:	b21b      	sxth	r3, r3
 800f93c:	b29b      	uxth	r3, r3
 800f93e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800f946:	2b03      	cmp	r3, #3
 800f948:	d10f      	bne.n	800f96a <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 800f94a:	683b      	ldr	r3, [r7, #0]
 800f94c:	3315      	adds	r3, #21
 800f94e:	781b      	ldrb	r3, [r3, #0]
 800f950:	021b      	lsls	r3, r3, #8
 800f952:	b21a      	sxth	r2, r3
 800f954:	683b      	ldr	r3, [r7, #0]
 800f956:	3314      	adds	r3, #20
 800f958:	781b      	ldrb	r3, [r3, #0]
 800f95a:	b21b      	sxth	r3, r3
 800f95c:	4313      	orrs	r3, r2
 800f95e:	b21b      	sxth	r3, r3
 800f960:	b29b      	uxth	r3, r3
 800f962:	041b      	lsls	r3, r3, #16
 800f964:	68fa      	ldr	r2, [r7, #12]
 800f966:	4313      	orrs	r3, r2
 800f968:	60fb      	str	r3, [r7, #12]

	return cl;
 800f96a:	68fb      	ldr	r3, [r7, #12]
}
 800f96c:	4618      	mov	r0, r3
 800f96e:	3714      	adds	r7, #20
 800f970:	46bd      	mov	sp, r7
 800f972:	bc80      	pop	{r7}
 800f974:	4770      	bx	lr

0800f976 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800f976:	b480      	push	{r7}
 800f978:	b083      	sub	sp, #12
 800f97a:	af00      	add	r7, sp, #0
 800f97c:	6078      	str	r0, [r7, #4]
 800f97e:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	331a      	adds	r3, #26
 800f984:	683a      	ldr	r2, [r7, #0]
 800f986:	b2d2      	uxtb	r2, r2
 800f988:	701a      	strb	r2, [r3, #0]
 800f98a:	683b      	ldr	r3, [r7, #0]
 800f98c:	b29b      	uxth	r3, r3
 800f98e:	0a1b      	lsrs	r3, r3, #8
 800f990:	b29a      	uxth	r2, r3
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	331b      	adds	r3, #27
 800f996:	b2d2      	uxtb	r2, r2
 800f998:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800f99a:	683b      	ldr	r3, [r7, #0]
 800f99c:	0c1a      	lsrs	r2, r3, #16
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	3314      	adds	r3, #20
 800f9a2:	b2d2      	uxtb	r2, r2
 800f9a4:	701a      	strb	r2, [r3, #0]
 800f9a6:	683b      	ldr	r3, [r7, #0]
 800f9a8:	0c1b      	lsrs	r3, r3, #16
 800f9aa:	b29b      	uxth	r3, r3
 800f9ac:	0a1b      	lsrs	r3, r3, #8
 800f9ae:	b29a      	uxth	r2, r3
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	3315      	adds	r3, #21
 800f9b4:	b2d2      	uxtb	r2, r2
 800f9b6:	701a      	strb	r2, [r3, #0]
}
 800f9b8:	bf00      	nop
 800f9ba:	370c      	adds	r7, #12
 800f9bc:	46bd      	mov	sp, r7
 800f9be:	bc80      	pop	{r7}
 800f9c0:	4770      	bx	lr
	...

0800f9c4 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 800f9c4:	b580      	push	{r7, lr}
 800f9c6:	b086      	sub	sp, #24
 800f9c8:	af00      	add	r7, sp, #0
 800f9ca:	6078      	str	r0, [r7, #4]
 800f9cc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 800f9ce:	683b      	ldr	r3, [r7, #0]
 800f9d0:	781b      	ldrb	r3, [r3, #0]
 800f9d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f9d6:	1e5a      	subs	r2, r3, #1
 800f9d8:	4613      	mov	r3, r2
 800f9da:	005b      	lsls	r3, r3, #1
 800f9dc:	4413      	add	r3, r2
 800f9de:	009b      	lsls	r3, r3, #2
 800f9e0:	4413      	add	r3, r2
 800f9e2:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	613b      	str	r3, [r7, #16]
 800f9e8:	2301      	movs	r3, #1
 800f9ea:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 800f9ec:	4a2b      	ldr	r2, [pc, #172]	@ (800fa9c <cmp_lfn+0xd8>)
 800f9ee:	693b      	ldr	r3, [r7, #16]
 800f9f0:	4413      	add	r3, r2
 800f9f2:	781b      	ldrb	r3, [r3, #0]
 800f9f4:	3301      	adds	r3, #1
 800f9f6:	683a      	ldr	r2, [r7, #0]
 800f9f8:	4413      	add	r3, r2
 800f9fa:	781b      	ldrb	r3, [r3, #0]
 800f9fc:	021b      	lsls	r3, r3, #8
 800f9fe:	b21a      	sxth	r2, r3
 800fa00:	4926      	ldr	r1, [pc, #152]	@ (800fa9c <cmp_lfn+0xd8>)
 800fa02:	693b      	ldr	r3, [r7, #16]
 800fa04:	440b      	add	r3, r1
 800fa06:	781b      	ldrb	r3, [r3, #0]
 800fa08:	4619      	mov	r1, r3
 800fa0a:	683b      	ldr	r3, [r7, #0]
 800fa0c:	440b      	add	r3, r1
 800fa0e:	781b      	ldrb	r3, [r3, #0]
 800fa10:	b21b      	sxth	r3, r3
 800fa12:	4313      	orrs	r3, r2
 800fa14:	b21b      	sxth	r3, r3
 800fa16:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 800fa18:	89fb      	ldrh	r3, [r7, #14]
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d019      	beq.n	800fa52 <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 800fa1e:	89bb      	ldrh	r3, [r7, #12]
 800fa20:	4618      	mov	r0, r3
 800fa22:	f002 fb87 	bl	8012134 <ff_wtoupper>
 800fa26:	4603      	mov	r3, r0
 800fa28:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 800fa2a:	697b      	ldr	r3, [r7, #20]
 800fa2c:	2bfe      	cmp	r3, #254	@ 0xfe
 800fa2e:	d80e      	bhi.n	800fa4e <cmp_lfn+0x8a>
 800fa30:	697b      	ldr	r3, [r7, #20]
 800fa32:	1c5a      	adds	r2, r3, #1
 800fa34:	617a      	str	r2, [r7, #20]
 800fa36:	005b      	lsls	r3, r3, #1
 800fa38:	687a      	ldr	r2, [r7, #4]
 800fa3a:	4413      	add	r3, r2
 800fa3c:	881b      	ldrh	r3, [r3, #0]
 800fa3e:	4618      	mov	r0, r3
 800fa40:	f002 fb78 	bl	8012134 <ff_wtoupper>
 800fa44:	4603      	mov	r3, r0
 800fa46:	461a      	mov	r2, r3
 800fa48:	89fb      	ldrh	r3, [r7, #14]
 800fa4a:	4293      	cmp	r3, r2
 800fa4c:	d008      	beq.n	800fa60 <cmp_lfn+0x9c>
				return 0;				/* Not matched */
 800fa4e:	2300      	movs	r3, #0
 800fa50:	e01f      	b.n	800fa92 <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 800fa52:	89bb      	ldrh	r3, [r7, #12]
 800fa54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fa58:	4293      	cmp	r3, r2
 800fa5a:	d001      	beq.n	800fa60 <cmp_lfn+0x9c>
 800fa5c:	2300      	movs	r3, #0
 800fa5e:	e018      	b.n	800fa92 <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 800fa60:	693b      	ldr	r3, [r7, #16]
 800fa62:	3301      	adds	r3, #1
 800fa64:	613b      	str	r3, [r7, #16]
 800fa66:	693b      	ldr	r3, [r7, #16]
 800fa68:	2b0c      	cmp	r3, #12
 800fa6a:	d9bf      	bls.n	800f9ec <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 800fa6c:	683b      	ldr	r3, [r7, #0]
 800fa6e:	781b      	ldrb	r3, [r3, #0]
 800fa70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d00b      	beq.n	800fa90 <cmp_lfn+0xcc>
 800fa78:	89fb      	ldrh	r3, [r7, #14]
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d008      	beq.n	800fa90 <cmp_lfn+0xcc>
 800fa7e:	697b      	ldr	r3, [r7, #20]
 800fa80:	005b      	lsls	r3, r3, #1
 800fa82:	687a      	ldr	r2, [r7, #4]
 800fa84:	4413      	add	r3, r2
 800fa86:	881b      	ldrh	r3, [r3, #0]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d001      	beq.n	800fa90 <cmp_lfn+0xcc>
		return 0;
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	e000      	b.n	800fa92 <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
 800fa90:	2301      	movs	r3, #1
}
 800fa92:	4618      	mov	r0, r3
 800fa94:	3718      	adds	r7, #24
 800fa96:	46bd      	mov	sp, r7
 800fa98:	bd80      	pop	{r7, pc}
 800fa9a:	bf00      	nop
 800fa9c:	08015df4 	.word	0x08015df4

0800faa0 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 800faa0:	b480      	push	{r7}
 800faa2:	b089      	sub	sp, #36	@ 0x24
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	60f8      	str	r0, [r7, #12]
 800faa8:	60b9      	str	r1, [r7, #8]
 800faaa:	4611      	mov	r1, r2
 800faac:	461a      	mov	r2, r3
 800faae:	460b      	mov	r3, r1
 800fab0:	71fb      	strb	r3, [r7, #7]
 800fab2:	4613      	mov	r3, r2
 800fab4:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 800fab6:	68bb      	ldr	r3, [r7, #8]
 800fab8:	330d      	adds	r3, #13
 800faba:	79ba      	ldrb	r2, [r7, #6]
 800fabc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800fabe:	68bb      	ldr	r3, [r7, #8]
 800fac0:	330b      	adds	r3, #11
 800fac2:	220f      	movs	r2, #15
 800fac4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800fac6:	68bb      	ldr	r3, [r7, #8]
 800fac8:	330c      	adds	r3, #12
 800faca:	2200      	movs	r2, #0
 800facc:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 800face:	68bb      	ldr	r3, [r7, #8]
 800fad0:	331a      	adds	r3, #26
 800fad2:	2200      	movs	r2, #0
 800fad4:	701a      	strb	r2, [r3, #0]
 800fad6:	68bb      	ldr	r3, [r7, #8]
 800fad8:	331b      	adds	r3, #27
 800fada:	2200      	movs	r2, #0
 800fadc:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 800fade:	79fb      	ldrb	r3, [r7, #7]
 800fae0:	1e5a      	subs	r2, r3, #1
 800fae2:	4613      	mov	r3, r2
 800fae4:	005b      	lsls	r3, r3, #1
 800fae6:	4413      	add	r3, r2
 800fae8:	009b      	lsls	r3, r3, #2
 800faea:	4413      	add	r3, r2
 800faec:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800faee:	2300      	movs	r3, #0
 800faf0:	82fb      	strh	r3, [r7, #22]
 800faf2:	2300      	movs	r3, #0
 800faf4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 800faf6:	8afb      	ldrh	r3, [r7, #22]
 800faf8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fafc:	4293      	cmp	r3, r2
 800fafe:	d007      	beq.n	800fb10 <fit_lfn+0x70>
 800fb00:	69fb      	ldr	r3, [r7, #28]
 800fb02:	1c5a      	adds	r2, r3, #1
 800fb04:	61fa      	str	r2, [r7, #28]
 800fb06:	005b      	lsls	r3, r3, #1
 800fb08:	68fa      	ldr	r2, [r7, #12]
 800fb0a:	4413      	add	r3, r2
 800fb0c:	881b      	ldrh	r3, [r3, #0]
 800fb0e:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 800fb10:	4a1c      	ldr	r2, [pc, #112]	@ (800fb84 <fit_lfn+0xe4>)
 800fb12:	69bb      	ldr	r3, [r7, #24]
 800fb14:	4413      	add	r3, r2
 800fb16:	781b      	ldrb	r3, [r3, #0]
 800fb18:	461a      	mov	r2, r3
 800fb1a:	68bb      	ldr	r3, [r7, #8]
 800fb1c:	4413      	add	r3, r2
 800fb1e:	8afa      	ldrh	r2, [r7, #22]
 800fb20:	b2d2      	uxtb	r2, r2
 800fb22:	701a      	strb	r2, [r3, #0]
 800fb24:	8afb      	ldrh	r3, [r7, #22]
 800fb26:	0a1b      	lsrs	r3, r3, #8
 800fb28:	b299      	uxth	r1, r3
 800fb2a:	4a16      	ldr	r2, [pc, #88]	@ (800fb84 <fit_lfn+0xe4>)
 800fb2c:	69bb      	ldr	r3, [r7, #24]
 800fb2e:	4413      	add	r3, r2
 800fb30:	781b      	ldrb	r3, [r3, #0]
 800fb32:	3301      	adds	r3, #1
 800fb34:	68ba      	ldr	r2, [r7, #8]
 800fb36:	4413      	add	r3, r2
 800fb38:	b2ca      	uxtb	r2, r1
 800fb3a:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 800fb3c:	8afb      	ldrh	r3, [r7, #22]
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d102      	bne.n	800fb48 <fit_lfn+0xa8>
 800fb42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fb46:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800fb48:	69bb      	ldr	r3, [r7, #24]
 800fb4a:	3301      	adds	r3, #1
 800fb4c:	61bb      	str	r3, [r7, #24]
 800fb4e:	69bb      	ldr	r3, [r7, #24]
 800fb50:	2b0c      	cmp	r3, #12
 800fb52:	d9d0      	bls.n	800faf6 <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 800fb54:	8afb      	ldrh	r3, [r7, #22]
 800fb56:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fb5a:	4293      	cmp	r3, r2
 800fb5c:	d006      	beq.n	800fb6c <fit_lfn+0xcc>
 800fb5e:	69fb      	ldr	r3, [r7, #28]
 800fb60:	005b      	lsls	r3, r3, #1
 800fb62:	68fa      	ldr	r2, [r7, #12]
 800fb64:	4413      	add	r3, r2
 800fb66:	881b      	ldrh	r3, [r3, #0]
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d103      	bne.n	800fb74 <fit_lfn+0xd4>
 800fb6c:	79fb      	ldrb	r3, [r7, #7]
 800fb6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb72:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800fb74:	68bb      	ldr	r3, [r7, #8]
 800fb76:	79fa      	ldrb	r2, [r7, #7]
 800fb78:	701a      	strb	r2, [r3, #0]
}
 800fb7a:	bf00      	nop
 800fb7c:	3724      	adds	r7, #36	@ 0x24
 800fb7e:	46bd      	mov	sp, r7
 800fb80:	bc80      	pop	{r7}
 800fb82:	4770      	bx	lr
 800fb84:	08015df4 	.word	0x08015df4

0800fb88 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800fb88:	b580      	push	{r7, lr}
 800fb8a:	b08c      	sub	sp, #48	@ 0x30
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	60f8      	str	r0, [r7, #12]
 800fb90:	60b9      	str	r1, [r7, #8]
 800fb92:	607a      	str	r2, [r7, #4]
 800fb94:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800fb96:	220b      	movs	r2, #11
 800fb98:	68b9      	ldr	r1, [r7, #8]
 800fb9a:	68f8      	ldr	r0, [r7, #12]
 800fb9c:	f7fe fe9c 	bl	800e8d8 <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 800fba0:	683b      	ldr	r3, [r7, #0]
 800fba2:	2b05      	cmp	r3, #5
 800fba4:	d92b      	bls.n	800fbfe <gen_numname+0x76>
		sr = seq;
 800fba6:	683b      	ldr	r3, [r7, #0]
 800fba8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800fbaa:	e022      	b.n	800fbf2 <gen_numname+0x6a>
			wc = *lfn++;
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	1c9a      	adds	r2, r3, #2
 800fbb0:	607a      	str	r2, [r7, #4]
 800fbb2:	881b      	ldrh	r3, [r3, #0]
 800fbb4:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fbba:	e017      	b.n	800fbec <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800fbbc:	69fb      	ldr	r3, [r7, #28]
 800fbbe:	005a      	lsls	r2, r3, #1
 800fbc0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fbc2:	f003 0301 	and.w	r3, r3, #1
 800fbc6:	4413      	add	r3, r2
 800fbc8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800fbca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fbcc:	085b      	lsrs	r3, r3, #1
 800fbce:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800fbd0:	69fb      	ldr	r3, [r7, #28]
 800fbd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d005      	beq.n	800fbe6 <gen_numname+0x5e>
 800fbda:	69fb      	ldr	r3, [r7, #28]
 800fbdc:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800fbe0:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800fbe4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800fbe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbe8:	3301      	adds	r3, #1
 800fbea:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fbec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbee:	2b0f      	cmp	r3, #15
 800fbf0:	d9e4      	bls.n	800fbbc <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	881b      	ldrh	r3, [r3, #0]
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d1d8      	bne.n	800fbac <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800fbfa:	69fb      	ldr	r3, [r7, #28]
 800fbfc:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800fbfe:	2307      	movs	r3, #7
 800fc00:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (seq % 16) + '0';
 800fc02:	683b      	ldr	r3, [r7, #0]
 800fc04:	b2db      	uxtb	r3, r3
 800fc06:	f003 030f 	and.w	r3, r3, #15
 800fc0a:	b2db      	uxtb	r3, r3
 800fc0c:	3330      	adds	r3, #48	@ 0x30
 800fc0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800fc12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fc16:	2b39      	cmp	r3, #57	@ 0x39
 800fc18:	d904      	bls.n	800fc24 <gen_numname+0x9c>
 800fc1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fc1e:	3307      	adds	r3, #7
 800fc20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800fc24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc26:	1e5a      	subs	r2, r3, #1
 800fc28:	62ba      	str	r2, [r7, #40]	@ 0x28
 800fc2a:	3330      	adds	r3, #48	@ 0x30
 800fc2c:	443b      	add	r3, r7
 800fc2e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800fc32:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800fc36:	683b      	ldr	r3, [r7, #0]
 800fc38:	091b      	lsrs	r3, r3, #4
 800fc3a:	603b      	str	r3, [r7, #0]
	} while (seq);
 800fc3c:	683b      	ldr	r3, [r7, #0]
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d1df      	bne.n	800fc02 <gen_numname+0x7a>
	ns[i] = '~';
 800fc42:	f107 0214 	add.w	r2, r7, #20
 800fc46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc48:	4413      	add	r3, r2
 800fc4a:	227e      	movs	r2, #126	@ 0x7e
 800fc4c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800fc4e:	2300      	movs	r3, #0
 800fc50:	627b      	str	r3, [r7, #36]	@ 0x24
 800fc52:	e002      	b.n	800fc5a <gen_numname+0xd2>
 800fc54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc56:	3301      	adds	r3, #1
 800fc58:	627b      	str	r3, [r7, #36]	@ 0x24
 800fc5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fc5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc5e:	429a      	cmp	r2, r3
 800fc60:	d205      	bcs.n	800fc6e <gen_numname+0xe6>
 800fc62:	68fa      	ldr	r2, [r7, #12]
 800fc64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc66:	4413      	add	r3, r2
 800fc68:	781b      	ldrb	r3, [r3, #0]
 800fc6a:	2b20      	cmp	r3, #32
 800fc6c:	d1f2      	bne.n	800fc54 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800fc6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc70:	2b07      	cmp	r3, #7
 800fc72:	d807      	bhi.n	800fc84 <gen_numname+0xfc>
 800fc74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc76:	1c5a      	adds	r2, r3, #1
 800fc78:	62ba      	str	r2, [r7, #40]	@ 0x28
 800fc7a:	3330      	adds	r3, #48	@ 0x30
 800fc7c:	443b      	add	r3, r7
 800fc7e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800fc82:	e000      	b.n	800fc86 <gen_numname+0xfe>
 800fc84:	2120      	movs	r1, #32
 800fc86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc88:	1c5a      	adds	r2, r3, #1
 800fc8a:	627a      	str	r2, [r7, #36]	@ 0x24
 800fc8c:	68fa      	ldr	r2, [r7, #12]
 800fc8e:	4413      	add	r3, r2
 800fc90:	460a      	mov	r2, r1
 800fc92:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800fc94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc96:	2b07      	cmp	r3, #7
 800fc98:	d9e9      	bls.n	800fc6e <gen_numname+0xe6>
}
 800fc9a:	bf00      	nop
 800fc9c:	bf00      	nop
 800fc9e:	3730      	adds	r7, #48	@ 0x30
 800fca0:	46bd      	mov	sp, r7
 800fca2:	bd80      	pop	{r7, pc}

0800fca4 <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800fca4:	b480      	push	{r7}
 800fca6:	b085      	sub	sp, #20
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800fcac:	2300      	movs	r3, #0
 800fcae:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800fcb0:	230b      	movs	r3, #11
 800fcb2:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 800fcb4:	7bfb      	ldrb	r3, [r7, #15]
 800fcb6:	b2da      	uxtb	r2, r3
 800fcb8:	0852      	lsrs	r2, r2, #1
 800fcba:	01db      	lsls	r3, r3, #7
 800fcbc:	4313      	orrs	r3, r2
 800fcbe:	b2da      	uxtb	r2, r3
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	1c59      	adds	r1, r3, #1
 800fcc4:	6079      	str	r1, [r7, #4]
 800fcc6:	781b      	ldrb	r3, [r3, #0]
 800fcc8:	4413      	add	r3, r2
 800fcca:	73fb      	strb	r3, [r7, #15]
 800fccc:	68bb      	ldr	r3, [r7, #8]
 800fcce:	3b01      	subs	r3, #1
 800fcd0:	60bb      	str	r3, [r7, #8]
 800fcd2:	68bb      	ldr	r3, [r7, #8]
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d1ed      	bne.n	800fcb4 <sum_sfn+0x10>
	return sum;
 800fcd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcda:	4618      	mov	r0, r3
 800fcdc:	3714      	adds	r7, #20
 800fcde:	46bd      	mov	sp, r7
 800fce0:	bc80      	pop	{r7}
 800fce2:	4770      	bx	lr

0800fce4 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800fce4:	b580      	push	{r7, lr}
 800fce6:	b086      	sub	sp, #24
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800fcec:	2100      	movs	r1, #0
 800fcee:	6878      	ldr	r0, [r7, #4]
 800fcf0:	f7ff fc3f 	bl	800f572 <dir_sdi>
 800fcf4:	4603      	mov	r3, r0
 800fcf6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800fcf8:	7dfb      	ldrb	r3, [r7, #23]
 800fcfa:	2b00      	cmp	r3, #0
 800fcfc:	d001      	beq.n	800fd02 <dir_find+0x1e>
 800fcfe:	7dfb      	ldrb	r3, [r7, #23]
 800fd00:	e0ac      	b.n	800fe5c <dir_find+0x178>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800fd02:	23ff      	movs	r3, #255	@ 0xff
 800fd04:	753b      	strb	r3, [r7, #20]
 800fd06:	7d3b      	ldrb	r3, [r7, #20]
 800fd08:	757b      	strb	r3, [r7, #21]
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fd10:	f8a3 2224 	strh.w	r2, [r3, #548]	@ 0x224
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800fd20:	4619      	mov	r1, r3
 800fd22:	4610      	mov	r0, r2
 800fd24:	f7ff f837 	bl	800ed96 <move_window>
 800fd28:	4603      	mov	r3, r0
 800fd2a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800fd2c:	7dfb      	ldrb	r3, [r7, #23]
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	f040 808e 	bne.w	800fe50 <dir_find+0x16c>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800fd3a:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800fd3c:	693b      	ldr	r3, [r7, #16]
 800fd3e:	781b      	ldrb	r3, [r3, #0]
 800fd40:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800fd42:	7dbb      	ldrb	r3, [r7, #22]
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d102      	bne.n	800fd4e <dir_find+0x6a>
 800fd48:	2304      	movs	r3, #4
 800fd4a:	75fb      	strb	r3, [r7, #23]
 800fd4c:	e085      	b.n	800fe5a <dir_find+0x176>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 800fd4e:	693b      	ldr	r3, [r7, #16]
 800fd50:	330b      	adds	r3, #11
 800fd52:	781b      	ldrb	r3, [r3, #0]
 800fd54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fd58:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800fd5a:	7dbb      	ldrb	r3, [r7, #22]
 800fd5c:	2be5      	cmp	r3, #229	@ 0xe5
 800fd5e:	d007      	beq.n	800fd70 <dir_find+0x8c>
 800fd60:	7bfb      	ldrb	r3, [r7, #15]
 800fd62:	f003 0308 	and.w	r3, r3, #8
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d00a      	beq.n	800fd80 <dir_find+0x9c>
 800fd6a:	7bfb      	ldrb	r3, [r7, #15]
 800fd6c:	2b0f      	cmp	r3, #15
 800fd6e:	d007      	beq.n	800fd80 <dir_find+0x9c>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800fd70:	23ff      	movs	r3, #255	@ 0xff
 800fd72:	757b      	strb	r3, [r7, #21]
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fd7a:	f8a3 2224 	strh.w	r2, [r3, #548]	@ 0x224
 800fd7e:	e05c      	b.n	800fe3a <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800fd80:	7bfb      	ldrb	r3, [r7, #15]
 800fd82:	2b0f      	cmp	r3, #15
 800fd84:	d133      	bne.n	800fdee <dir_find+0x10a>
				if (dp->lfn) {
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d054      	beq.n	800fe3a <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800fd90:	7dbb      	ldrb	r3, [r7, #22]
 800fd92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d00e      	beq.n	800fdb8 <dir_find+0xd4>
						sum = dir[LDIR_Chksum];
 800fd9a:	693b      	ldr	r3, [r7, #16]
 800fd9c:	7b5b      	ldrb	r3, [r3, #13]
 800fd9e:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 800fda0:	7dbb      	ldrb	r3, [r7, #22]
 800fda2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fda6:	75bb      	strb	r3, [r7, #22]
 800fda8:	7dbb      	ldrb	r3, [r7, #22]
 800fdaa:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	f8b3 2206 	ldrh.w	r2, [r3, #518]	@ 0x206
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	f8a3 2224 	strh.w	r2, [r3, #548]	@ 0x224
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 800fdb8:	7dba      	ldrb	r2, [r7, #22]
 800fdba:	7d7b      	ldrb	r3, [r7, #21]
 800fdbc:	429a      	cmp	r2, r3
 800fdbe:	d113      	bne.n	800fde8 <dir_find+0x104>
 800fdc0:	693b      	ldr	r3, [r7, #16]
 800fdc2:	330d      	adds	r3, #13
 800fdc4:	781b      	ldrb	r3, [r3, #0]
 800fdc6:	7d3a      	ldrb	r2, [r7, #20]
 800fdc8:	429a      	cmp	r2, r3
 800fdca:	d10d      	bne.n	800fde8 <dir_find+0x104>
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800fdd2:	6939      	ldr	r1, [r7, #16]
 800fdd4:	4618      	mov	r0, r3
 800fdd6:	f7ff fdf5 	bl	800f9c4 <cmp_lfn>
 800fdda:	4603      	mov	r3, r0
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d003      	beq.n	800fde8 <dir_find+0x104>
 800fde0:	7d7b      	ldrb	r3, [r7, #21]
 800fde2:	3b01      	subs	r3, #1
 800fde4:	b2db      	uxtb	r3, r3
 800fde6:	e000      	b.n	800fdea <dir_find+0x106>
 800fde8:	23ff      	movs	r3, #255	@ 0xff
 800fdea:	757b      	strb	r3, [r7, #21]
 800fdec:	e025      	b.n	800fe3a <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 800fdee:	7d7b      	ldrb	r3, [r7, #21]
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d107      	bne.n	800fe04 <dir_find+0x120>
 800fdf4:	6938      	ldr	r0, [r7, #16]
 800fdf6:	f7ff ff55 	bl	800fca4 <sum_sfn>
 800fdfa:	4603      	mov	r3, r0
 800fdfc:	461a      	mov	r2, r3
 800fdfe:	7d3b      	ldrb	r3, [r7, #20]
 800fe00:	4293      	cmp	r3, r2
 800fe02:	d027      	beq.n	800fe54 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800fe0a:	330b      	adds	r3, #11
 800fe0c:	781b      	ldrb	r3, [r3, #0]
 800fe0e:	f003 0301 	and.w	r3, r3, #1
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d10a      	bne.n	800fe2c <dir_find+0x148>
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800fe1c:	220b      	movs	r2, #11
 800fe1e:	4619      	mov	r1, r3
 800fe20:	6938      	ldr	r0, [r7, #16]
 800fe22:	f7fe fd91 	bl	800e948 <mem_cmp>
 800fe26:	4603      	mov	r3, r0
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d015      	beq.n	800fe58 <dir_find+0x174>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800fe2c:	23ff      	movs	r3, #255	@ 0xff
 800fe2e:	757b      	strb	r3, [r7, #21]
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fe36:	f8a3 2224 	strh.w	r2, [r3, #548]	@ 0x224
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800fe3a:	2100      	movs	r1, #0
 800fe3c:	6878      	ldr	r0, [r7, #4]
 800fe3e:	f7ff fc2c 	bl	800f69a <dir_next>
 800fe42:	4603      	mov	r3, r0
 800fe44:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800fe46:	7dfb      	ldrb	r3, [r7, #23]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	f43f af63 	beq.w	800fd14 <dir_find+0x30>
 800fe4e:	e004      	b.n	800fe5a <dir_find+0x176>
		if (res != FR_OK) break;
 800fe50:	bf00      	nop
 800fe52:	e002      	b.n	800fe5a <dir_find+0x176>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 800fe54:	bf00      	nop
 800fe56:	e000      	b.n	800fe5a <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 800fe58:	bf00      	nop

	return res;
 800fe5a:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe5c:	4618      	mov	r0, r3
 800fe5e:	3718      	adds	r7, #24
 800fe60:	46bd      	mov	sp, r7
 800fe62:	bd80      	pop	{r7, pc}

0800fe64 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800fe64:	b580      	push	{r7, lr}
 800fe66:	b08c      	sub	sp, #48	@ 0x30
 800fe68:	af00      	add	r7, sp, #0
 800fe6a:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800fe72:	623b      	str	r3, [r7, #32]
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800fe7a:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 800fe7c:	f107 030c 	add.w	r3, r7, #12
 800fe80:	220c      	movs	r2, #12
 800fe82:	6a39      	ldr	r1, [r7, #32]
 800fe84:	4618      	mov	r0, r3
 800fe86:	f7fe fd27 	bl	800e8d8 <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800fe8a:	7dfb      	ldrb	r3, [r7, #23]
 800fe8c:	f003 0301 	and.w	r3, r3, #1
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d037      	beq.n	800ff04 <dir_register+0xa0>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 800fe94:	6a3b      	ldr	r3, [r7, #32]
 800fe96:	330b      	adds	r3, #11
 800fe98:	2200      	movs	r2, #0
 800fe9a:	701a      	strb	r2, [r3, #0]
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	2200      	movs	r2, #0
 800fea0:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
		for (n = 1; n < 100; n++) {
 800fea4:	2301      	movs	r3, #1
 800fea6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fea8:	e013      	b.n	800fed2 <dir_register+0x6e>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 800feaa:	f107 010c 	add.w	r1, r7, #12
 800feae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800feb0:	69fa      	ldr	r2, [r7, #28]
 800feb2:	6a38      	ldr	r0, [r7, #32]
 800feb4:	f7ff fe68 	bl	800fb88 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800feb8:	6878      	ldr	r0, [r7, #4]
 800feba:	f7ff ff13 	bl	800fce4 <dir_find>
 800febe:	4603      	mov	r3, r0
 800fec0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800fec4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d106      	bne.n	800feda <dir_register+0x76>
		for (n = 1; n < 100; n++) {
 800fecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fece:	3301      	adds	r3, #1
 800fed0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fed4:	2b63      	cmp	r3, #99	@ 0x63
 800fed6:	d9e8      	bls.n	800feaa <dir_register+0x46>
 800fed8:	e000      	b.n	800fedc <dir_register+0x78>
			if (res != FR_OK) break;
 800feda:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800fedc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fede:	2b64      	cmp	r3, #100	@ 0x64
 800fee0:	d101      	bne.n	800fee6 <dir_register+0x82>
 800fee2:	2307      	movs	r3, #7
 800fee4:	e0c5      	b.n	8010072 <dir_register+0x20e>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800fee6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800feea:	2b04      	cmp	r3, #4
 800feec:	d002      	beq.n	800fef4 <dir_register+0x90>
 800feee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fef2:	e0be      	b.n	8010072 <dir_register+0x20e>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 800fef4:	6a3b      	ldr	r3, [r7, #32]
 800fef6:	330b      	adds	r3, #11
 800fef8:	7dfa      	ldrb	r2, [r7, #23]
 800fefa:	701a      	strb	r2, [r3, #0]
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	69fa      	ldr	r2, [r7, #28]
 800ff00:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 800ff04:	7dfb      	ldrb	r3, [r7, #23]
 800ff06:	f003 0302 	and.w	r3, r3, #2
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d014      	beq.n	800ff38 <dir_register+0xd4>
		for (n = 0; lfn[n]; n++) ;
 800ff0e:	2300      	movs	r3, #0
 800ff10:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ff12:	e002      	b.n	800ff1a <dir_register+0xb6>
 800ff14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff16:	3301      	adds	r3, #1
 800ff18:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ff1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff1c:	005b      	lsls	r3, r3, #1
 800ff1e:	69fa      	ldr	r2, [r7, #28]
 800ff20:	4413      	add	r3, r2
 800ff22:	881b      	ldrh	r3, [r3, #0]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d1f5      	bne.n	800ff14 <dir_register+0xb0>
		nent = (n + 25) / 13;
 800ff28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff2a:	3319      	adds	r3, #25
 800ff2c:	4a53      	ldr	r2, [pc, #332]	@ (801007c <dir_register+0x218>)
 800ff2e:	fba2 2303 	umull	r2, r3, r2, r3
 800ff32:	089b      	lsrs	r3, r3, #2
 800ff34:	627b      	str	r3, [r7, #36]	@ 0x24
 800ff36:	e001      	b.n	800ff3c <dir_register+0xd8>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 800ff38:	2301      	movs	r3, #1
 800ff3a:	627b      	str	r3, [r7, #36]	@ 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800ff3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ff3e:	6878      	ldr	r0, [r7, #4]
 800ff40:	f7ff fca2 	bl	800f888 <dir_alloc>
 800ff44:	4603      	mov	r3, r0
 800ff46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800ff4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d153      	bne.n	800fffa <dir_register+0x196>
 800ff52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff54:	3b01      	subs	r3, #1
 800ff56:	627b      	str	r3, [r7, #36]	@ 0x24
 800ff58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d04d      	beq.n	800fffa <dir_register+0x196>
		res = dir_sdi(dp, dp->index - nent);
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	f8b3 3206 	ldrh.w	r3, [r3, #518]	@ 0x206
 800ff64:	461a      	mov	r2, r3
 800ff66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff68:	1ad3      	subs	r3, r2, r3
 800ff6a:	4619      	mov	r1, r3
 800ff6c:	6878      	ldr	r0, [r7, #4]
 800ff6e:	f7ff fb00 	bl	800f572 <dir_sdi>
 800ff72:	4603      	mov	r3, r0
 800ff74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800ff78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d13c      	bne.n	800fffa <dir_register+0x196>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800ff86:	4618      	mov	r0, r3
 800ff88:	f7ff fe8c 	bl	800fca4 <sum_sfn>
 800ff8c:	4603      	mov	r3, r0
 800ff8e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800ff9c:	4619      	mov	r1, r3
 800ff9e:	4610      	mov	r0, r2
 800ffa0:	f7fe fef9 	bl	800ed96 <move_window>
 800ffa4:	4603      	mov	r3, r0
 800ffa6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800ffaa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d122      	bne.n	800fff8 <dir_register+0x194>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	f8d3 1214 	ldr.w	r1, [r3, #532]	@ 0x214
 800ffbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffc0:	b2da      	uxtb	r2, r3
 800ffc2:	7efb      	ldrb	r3, [r7, #27]
 800ffc4:	f7ff fd6c 	bl	800faa0 <fit_lfn>
				dp->fs->wflag = 1;
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800ffce:	2201      	movs	r2, #1
 800ffd0:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
				res = dir_next(dp, 0);	/* Next entry */
 800ffd4:	2100      	movs	r1, #0
 800ffd6:	6878      	ldr	r0, [r7, #4]
 800ffd8:	f7ff fb5f 	bl	800f69a <dir_next>
 800ffdc:	4603      	mov	r3, r0
 800ffde:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800ffe2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d107      	bne.n	800fffa <dir_register+0x196>
 800ffea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffec:	3b01      	subs	r3, #1
 800ffee:	627b      	str	r3, [r7, #36]	@ 0x24
 800fff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d1cc      	bne.n	800ff90 <dir_register+0x12c>
 800fff6:	e000      	b.n	800fffa <dir_register+0x196>
				if (res != FR_OK) break;
 800fff8:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800fffa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d135      	bne.n	801006e <dir_register+0x20a>
		res = move_window(dp->fs, dp->sect);
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801000e:	4619      	mov	r1, r3
 8010010:	4610      	mov	r0, r2
 8010012:	f7fe fec0 	bl	800ed96 <move_window>
 8010016:	4603      	mov	r3, r0
 8010018:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 801001c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010020:	2b00      	cmp	r3, #0
 8010022:	d124      	bne.n	801006e <dir_register+0x20a>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801002a:	2220      	movs	r2, #32
 801002c:	2100      	movs	r1, #0
 801002e:	4618      	mov	r0, r3
 8010030:	f7fe fc70 	bl	800e914 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	f8d3 0214 	ldr.w	r0, [r3, #532]	@ 0x214
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010040:	220b      	movs	r2, #11
 8010042:	4619      	mov	r1, r3
 8010044:	f7fe fc48 	bl	800e8d8 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801004e:	330b      	adds	r3, #11
 8010050:	781a      	ldrb	r2, [r3, #0]
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010058:	330c      	adds	r3, #12
 801005a:	f002 0218 	and.w	r2, r2, #24
 801005e:	b2d2      	uxtb	r2, r2
 8010060:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8010068:	2201      	movs	r2, #1
 801006a:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
		}
	}

	return res;
 801006e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010072:	4618      	mov	r0, r3
 8010074:	3730      	adds	r7, #48	@ 0x30
 8010076:	46bd      	mov	sp, r7
 8010078:	bd80      	pop	{r7, pc}
 801007a:	bf00      	nop
 801007c:	4ec4ec4f 	.word	0x4ec4ec4f

08010080 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8010080:	b580      	push	{r7, lr}
 8010082:	b08a      	sub	sp, #40	@ 0x28
 8010084:	af00      	add	r7, sp, #0
 8010086:	6078      	str	r0, [r7, #4]
 8010088:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 801008a:	683b      	ldr	r3, [r7, #0]
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	613b      	str	r3, [r7, #16]
 8010090:	e002      	b.n	8010098 <create_name+0x18>
 8010092:	693b      	ldr	r3, [r7, #16]
 8010094:	3301      	adds	r3, #1
 8010096:	613b      	str	r3, [r7, #16]
 8010098:	693b      	ldr	r3, [r7, #16]
 801009a:	781b      	ldrb	r3, [r3, #0]
 801009c:	2b2f      	cmp	r3, #47	@ 0x2f
 801009e:	d0f8      	beq.n	8010092 <create_name+0x12>
 80100a0:	693b      	ldr	r3, [r7, #16]
 80100a2:	781b      	ldrb	r3, [r3, #0]
 80100a4:	2b5c      	cmp	r3, #92	@ 0x5c
 80100a6:	d0f4      	beq.n	8010092 <create_name+0x12>
	lfn = dp->lfn;
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 80100ae:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 80100b0:	2300      	movs	r3, #0
 80100b2:	617b      	str	r3, [r7, #20]
 80100b4:	697b      	ldr	r3, [r7, #20]
 80100b6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80100b8:	69bb      	ldr	r3, [r7, #24]
 80100ba:	1c5a      	adds	r2, r3, #1
 80100bc:	61ba      	str	r2, [r7, #24]
 80100be:	693a      	ldr	r2, [r7, #16]
 80100c0:	4413      	add	r3, r2
 80100c2:	781b      	ldrb	r3, [r3, #0]
 80100c4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 80100c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80100c8:	2b1f      	cmp	r3, #31
 80100ca:	d92f      	bls.n	801012c <create_name+0xac>
 80100cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80100ce:	2b2f      	cmp	r3, #47	@ 0x2f
 80100d0:	d02c      	beq.n	801012c <create_name+0xac>
 80100d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80100d4:	2b5c      	cmp	r3, #92	@ 0x5c
 80100d6:	d029      	beq.n	801012c <create_name+0xac>
		if (di >= _MAX_LFN)				/* Reject too long name */
 80100d8:	697b      	ldr	r3, [r7, #20]
 80100da:	2bfe      	cmp	r3, #254	@ 0xfe
 80100dc:	d901      	bls.n	80100e2 <create_name+0x62>
			return FR_INVALID_NAME;
 80100de:	2306      	movs	r3, #6
 80100e0:	e182      	b.n	80103e8 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80100e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80100e4:	b2db      	uxtb	r3, r3
 80100e6:	84bb      	strh	r3, [r7, #36]	@ 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80100e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80100ea:	2101      	movs	r1, #1
 80100ec:	4618      	mov	r0, r3
 80100ee:	f001 ffe7 	bl	80120c0 <ff_convert>
 80100f2:	4603      	mov	r3, r0
 80100f4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80100f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d101      	bne.n	8010100 <create_name+0x80>
 80100fc:	2306      	movs	r3, #6
 80100fe:	e173      	b.n	80103e8 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 8010100:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010102:	2b7f      	cmp	r3, #127	@ 0x7f
 8010104:	d809      	bhi.n	801011a <create_name+0x9a>
 8010106:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010108:	4619      	mov	r1, r3
 801010a:	488e      	ldr	r0, [pc, #568]	@ (8010344 <create_name+0x2c4>)
 801010c:	f7fe fc42 	bl	800e994 <chk_chr>
 8010110:	4603      	mov	r3, r0
 8010112:	2b00      	cmp	r3, #0
 8010114:	d001      	beq.n	801011a <create_name+0x9a>
			return FR_INVALID_NAME;
 8010116:	2306      	movs	r3, #6
 8010118:	e166      	b.n	80103e8 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 801011a:	697b      	ldr	r3, [r7, #20]
 801011c:	1c5a      	adds	r2, r3, #1
 801011e:	617a      	str	r2, [r7, #20]
 8010120:	005b      	lsls	r3, r3, #1
 8010122:	68fa      	ldr	r2, [r7, #12]
 8010124:	4413      	add	r3, r2
 8010126:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8010128:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 801012a:	e7c5      	b.n	80100b8 <create_name+0x38>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 801012c:	693a      	ldr	r2, [r7, #16]
 801012e:	69bb      	ldr	r3, [r7, #24]
 8010130:	441a      	add	r2, r3
 8010132:	683b      	ldr	r3, [r7, #0]
 8010134:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8010136:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010138:	2b1f      	cmp	r3, #31
 801013a:	d801      	bhi.n	8010140 <create_name+0xc0>
 801013c:	2304      	movs	r3, #4
 801013e:	e000      	b.n	8010142 <create_name+0xc2>
 8010140:	2300      	movs	r3, #0
 8010142:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 8010146:	e011      	b.n	801016c <create_name+0xec>
		w = lfn[di - 1];
 8010148:	697b      	ldr	r3, [r7, #20]
 801014a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801014e:	3b01      	subs	r3, #1
 8010150:	005b      	lsls	r3, r3, #1
 8010152:	68fa      	ldr	r2, [r7, #12]
 8010154:	4413      	add	r3, r2
 8010156:	881b      	ldrh	r3, [r3, #0]
 8010158:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 801015a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801015c:	2b20      	cmp	r3, #32
 801015e:	d002      	beq.n	8010166 <create_name+0xe6>
 8010160:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010162:	2b2e      	cmp	r3, #46	@ 0x2e
 8010164:	d106      	bne.n	8010174 <create_name+0xf4>
		di--;
 8010166:	697b      	ldr	r3, [r7, #20]
 8010168:	3b01      	subs	r3, #1
 801016a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 801016c:	697b      	ldr	r3, [r7, #20]
 801016e:	2b00      	cmp	r3, #0
 8010170:	d1ea      	bne.n	8010148 <create_name+0xc8>
 8010172:	e000      	b.n	8010176 <create_name+0xf6>
		if (w != ' ' && w != '.') break;
 8010174:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 8010176:	697b      	ldr	r3, [r7, #20]
 8010178:	2b00      	cmp	r3, #0
 801017a:	d101      	bne.n	8010180 <create_name+0x100>
 801017c:	2306      	movs	r3, #6
 801017e:	e133      	b.n	80103e8 <create_name+0x368>

	lfn[di] = 0;						/* LFN is created */
 8010180:	697b      	ldr	r3, [r7, #20]
 8010182:	005b      	lsls	r3, r3, #1
 8010184:	68fa      	ldr	r2, [r7, #12]
 8010186:	4413      	add	r3, r2
 8010188:	2200      	movs	r2, #0
 801018a:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010192:	220b      	movs	r2, #11
 8010194:	2120      	movs	r1, #32
 8010196:	4618      	mov	r0, r3
 8010198:	f7fe fbbc 	bl	800e914 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801019c:	2300      	movs	r3, #0
 801019e:	61bb      	str	r3, [r7, #24]
 80101a0:	e002      	b.n	80101a8 <create_name+0x128>
 80101a2:	69bb      	ldr	r3, [r7, #24]
 80101a4:	3301      	adds	r3, #1
 80101a6:	61bb      	str	r3, [r7, #24]
 80101a8:	69bb      	ldr	r3, [r7, #24]
 80101aa:	005b      	lsls	r3, r3, #1
 80101ac:	68fa      	ldr	r2, [r7, #12]
 80101ae:	4413      	add	r3, r2
 80101b0:	881b      	ldrh	r3, [r3, #0]
 80101b2:	2b20      	cmp	r3, #32
 80101b4:	d0f5      	beq.n	80101a2 <create_name+0x122>
 80101b6:	69bb      	ldr	r3, [r7, #24]
 80101b8:	005b      	lsls	r3, r3, #1
 80101ba:	68fa      	ldr	r2, [r7, #12]
 80101bc:	4413      	add	r3, r2
 80101be:	881b      	ldrh	r3, [r3, #0]
 80101c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80101c2:	d0ee      	beq.n	80101a2 <create_name+0x122>
	if (si) cf |= NS_LOSS | NS_LFN;
 80101c4:	69bb      	ldr	r3, [r7, #24]
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d009      	beq.n	80101de <create_name+0x15e>
 80101ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80101ce:	f043 0303 	orr.w	r3, r3, #3
 80101d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80101d6:	e002      	b.n	80101de <create_name+0x15e>
 80101d8:	697b      	ldr	r3, [r7, #20]
 80101da:	3b01      	subs	r3, #1
 80101dc:	617b      	str	r3, [r7, #20]
 80101de:	697b      	ldr	r3, [r7, #20]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d009      	beq.n	80101f8 <create_name+0x178>
 80101e4:	697b      	ldr	r3, [r7, #20]
 80101e6:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80101ea:	3b01      	subs	r3, #1
 80101ec:	005b      	lsls	r3, r3, #1
 80101ee:	68fa      	ldr	r2, [r7, #12]
 80101f0:	4413      	add	r3, r2
 80101f2:	881b      	ldrh	r3, [r3, #0]
 80101f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80101f6:	d1ef      	bne.n	80101d8 <create_name+0x158>

	b = i = 0; ni = 8;
 80101f8:	2300      	movs	r3, #0
 80101fa:	623b      	str	r3, [r7, #32]
 80101fc:	2300      	movs	r3, #0
 80101fe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8010202:	2308      	movs	r3, #8
 8010204:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8010206:	69bb      	ldr	r3, [r7, #24]
 8010208:	1c5a      	adds	r2, r3, #1
 801020a:	61ba      	str	r2, [r7, #24]
 801020c:	005b      	lsls	r3, r3, #1
 801020e:	68fa      	ldr	r2, [r7, #12]
 8010210:	4413      	add	r3, r2
 8010212:	881b      	ldrh	r3, [r3, #0]
 8010214:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8010216:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010218:	2b00      	cmp	r3, #0
 801021a:	f000 8090 	beq.w	801033e <create_name+0x2be>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 801021e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010220:	2b20      	cmp	r3, #32
 8010222:	d006      	beq.n	8010232 <create_name+0x1b2>
 8010224:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010226:	2b2e      	cmp	r3, #46	@ 0x2e
 8010228:	d10a      	bne.n	8010240 <create_name+0x1c0>
 801022a:	69ba      	ldr	r2, [r7, #24]
 801022c:	697b      	ldr	r3, [r7, #20]
 801022e:	429a      	cmp	r2, r3
 8010230:	d006      	beq.n	8010240 <create_name+0x1c0>
			cf |= NS_LOSS | NS_LFN; continue;
 8010232:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010236:	f043 0303 	orr.w	r3, r3, #3
 801023a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801023e:	e07d      	b.n	801033c <create_name+0x2bc>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8010240:	6a3a      	ldr	r2, [r7, #32]
 8010242:	69fb      	ldr	r3, [r7, #28]
 8010244:	429a      	cmp	r2, r3
 8010246:	d203      	bcs.n	8010250 <create_name+0x1d0>
 8010248:	69ba      	ldr	r2, [r7, #24]
 801024a:	697b      	ldr	r3, [r7, #20]
 801024c:	429a      	cmp	r2, r3
 801024e:	d123      	bne.n	8010298 <create_name+0x218>
			if (ni == 11) {				/* Long extension */
 8010250:	69fb      	ldr	r3, [r7, #28]
 8010252:	2b0b      	cmp	r3, #11
 8010254:	d106      	bne.n	8010264 <create_name+0x1e4>
				cf |= NS_LOSS | NS_LFN; break;
 8010256:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801025a:	f043 0303 	orr.w	r3, r3, #3
 801025e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010262:	e076      	b.n	8010352 <create_name+0x2d2>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8010264:	69ba      	ldr	r2, [r7, #24]
 8010266:	697b      	ldr	r3, [r7, #20]
 8010268:	429a      	cmp	r2, r3
 801026a:	d005      	beq.n	8010278 <create_name+0x1f8>
 801026c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010270:	f043 0303 	orr.w	r3, r3, #3
 8010274:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8010278:	69ba      	ldr	r2, [r7, #24]
 801027a:	697b      	ldr	r3, [r7, #20]
 801027c:	429a      	cmp	r2, r3
 801027e:	d867      	bhi.n	8010350 <create_name+0x2d0>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8010280:	697b      	ldr	r3, [r7, #20]
 8010282:	61bb      	str	r3, [r7, #24]
 8010284:	2308      	movs	r3, #8
 8010286:	623b      	str	r3, [r7, #32]
 8010288:	230b      	movs	r3, #11
 801028a:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 801028c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010290:	009b      	lsls	r3, r3, #2
 8010292:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8010296:	e051      	b.n	801033c <create_name+0x2bc>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8010298:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801029a:	2b7f      	cmp	r3, #127	@ 0x7f
 801029c:	d914      	bls.n	80102c8 <create_name+0x248>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 801029e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80102a0:	2100      	movs	r1, #0
 80102a2:	4618      	mov	r0, r3
 80102a4:	f001 ff0c 	bl	80120c0 <ff_convert>
 80102a8:	4603      	mov	r3, r0
 80102aa:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80102ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d004      	beq.n	80102bc <create_name+0x23c>
 80102b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80102b4:	3b80      	subs	r3, #128	@ 0x80
 80102b6:	4a24      	ldr	r2, [pc, #144]	@ (8010348 <create_name+0x2c8>)
 80102b8:	5cd3      	ldrb	r3, [r2, r3]
 80102ba:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80102bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80102c0:	f043 0302 	orr.w	r3, r3, #2
 80102c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80102c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d007      	beq.n	80102de <create_name+0x25e>
 80102ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80102d0:	4619      	mov	r1, r3
 80102d2:	481e      	ldr	r0, [pc, #120]	@ (801034c <create_name+0x2cc>)
 80102d4:	f7fe fb5e 	bl	800e994 <chk_chr>
 80102d8:	4603      	mov	r3, r0
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d008      	beq.n	80102f0 <create_name+0x270>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80102de:	235f      	movs	r3, #95	@ 0x5f
 80102e0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80102e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80102e6:	f043 0303 	orr.w	r3, r3, #3
 80102ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80102ee:	e01b      	b.n	8010328 <create_name+0x2a8>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80102f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80102f2:	2b40      	cmp	r3, #64	@ 0x40
 80102f4:	d909      	bls.n	801030a <create_name+0x28a>
 80102f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80102f8:	2b5a      	cmp	r3, #90	@ 0x5a
 80102fa:	d806      	bhi.n	801030a <create_name+0x28a>
					b |= 2;
 80102fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010300:	f043 0302 	orr.w	r3, r3, #2
 8010304:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8010308:	e00e      	b.n	8010328 <create_name+0x2a8>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 801030a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801030c:	2b60      	cmp	r3, #96	@ 0x60
 801030e:	d90b      	bls.n	8010328 <create_name+0x2a8>
 8010310:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010312:	2b7a      	cmp	r3, #122	@ 0x7a
 8010314:	d808      	bhi.n	8010328 <create_name+0x2a8>
						b |= 1; w -= 0x20;
 8010316:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801031a:	f043 0301 	orr.w	r3, r3, #1
 801031e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8010322:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010324:	3b20      	subs	r3, #32
 8010326:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 801032e:	6a3b      	ldr	r3, [r7, #32]
 8010330:	1c59      	adds	r1, r3, #1
 8010332:	6239      	str	r1, [r7, #32]
 8010334:	4413      	add	r3, r2
 8010336:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8010338:	b2d2      	uxtb	r2, r2
 801033a:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 801033c:	e763      	b.n	8010206 <create_name+0x186>
		if (!w) break;					/* Break on end of the LFN */
 801033e:	bf00      	nop
 8010340:	e007      	b.n	8010352 <create_name+0x2d2>
 8010342:	bf00      	nop
 8010344:	08015c34 	.word	0x08015c34
 8010348:	08015d74 	.word	0x08015d74
 801034c:	08015c40 	.word	0x08015c40
			if (si > di) break;			/* No extension */
 8010350:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010358:	781b      	ldrb	r3, [r3, #0]
 801035a:	2be5      	cmp	r3, #229	@ 0xe5
 801035c:	d104      	bne.n	8010368 <create_name+0x2e8>
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010364:	2205      	movs	r2, #5
 8010366:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8010368:	69fb      	ldr	r3, [r7, #28]
 801036a:	2b08      	cmp	r3, #8
 801036c:	d104      	bne.n	8010378 <create_name+0x2f8>
 801036e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010372:	009b      	lsls	r3, r3, #2
 8010374:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 8010378:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801037c:	f003 030c 	and.w	r3, r3, #12
 8010380:	2b0c      	cmp	r3, #12
 8010382:	d005      	beq.n	8010390 <create_name+0x310>
 8010384:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010388:	f003 0303 	and.w	r3, r3, #3
 801038c:	2b03      	cmp	r3, #3
 801038e:	d105      	bne.n	801039c <create_name+0x31c>
		cf |= NS_LFN;
 8010390:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010394:	f043 0302 	orr.w	r3, r3, #2
 8010398:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 801039c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80103a0:	f003 0302 	and.w	r3, r3, #2
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d117      	bne.n	80103d8 <create_name+0x358>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80103a8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80103ac:	f003 0303 	and.w	r3, r3, #3
 80103b0:	2b01      	cmp	r3, #1
 80103b2:	d105      	bne.n	80103c0 <create_name+0x340>
 80103b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80103b8:	f043 0310 	orr.w	r3, r3, #16
 80103bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80103c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80103c4:	f003 030c 	and.w	r3, r3, #12
 80103c8:	2b04      	cmp	r3, #4
 80103ca:	d105      	bne.n	80103d8 <create_name+0x358>
 80103cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80103d0:	f043 0308 	orr.w	r3, r3, #8
 80103d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80103de:	330b      	adds	r3, #11
 80103e0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80103e4:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80103e6:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 80103e8:	4618      	mov	r0, r3
 80103ea:	3728      	adds	r7, #40	@ 0x28
 80103ec:	46bd      	mov	sp, r7
 80103ee:	bd80      	pop	{r7, pc}

080103f0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80103f0:	b580      	push	{r7, lr}
 80103f2:	b084      	sub	sp, #16
 80103f4:	af00      	add	r7, sp, #0
 80103f6:	6078      	str	r0, [r7, #4]
 80103f8:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 80103fa:	683b      	ldr	r3, [r7, #0]
 80103fc:	781b      	ldrb	r3, [r3, #0]
 80103fe:	2b2f      	cmp	r3, #47	@ 0x2f
 8010400:	d003      	beq.n	801040a <follow_path+0x1a>
 8010402:	683b      	ldr	r3, [r7, #0]
 8010404:	781b      	ldrb	r3, [r3, #0]
 8010406:	2b5c      	cmp	r3, #92	@ 0x5c
 8010408:	d102      	bne.n	8010410 <follow_path+0x20>
		path++;
 801040a:	683b      	ldr	r3, [r7, #0]
 801040c:	3301      	adds	r3, #1
 801040e:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	2200      	movs	r2, #0
 8010414:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8010418:	683b      	ldr	r3, [r7, #0]
 801041a:	781b      	ldrb	r3, [r3, #0]
 801041c:	2b1f      	cmp	r3, #31
 801041e:	d80a      	bhi.n	8010436 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 8010420:	2100      	movs	r1, #0
 8010422:	6878      	ldr	r0, [r7, #4]
 8010424:	f7ff f8a5 	bl	800f572 <dir_sdi>
 8010428:	4603      	mov	r3, r0
 801042a:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	2200      	movs	r2, #0
 8010430:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8010434:	e045      	b.n	80104c2 <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010436:	463b      	mov	r3, r7
 8010438:	4619      	mov	r1, r3
 801043a:	6878      	ldr	r0, [r7, #4]
 801043c:	f7ff fe20 	bl	8010080 <create_name>
 8010440:	4603      	mov	r3, r0
 8010442:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8010444:	7bfb      	ldrb	r3, [r7, #15]
 8010446:	2b00      	cmp	r3, #0
 8010448:	d136      	bne.n	80104b8 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 801044a:	6878      	ldr	r0, [r7, #4]
 801044c:	f7ff fc4a 	bl	800fce4 <dir_find>
 8010450:	4603      	mov	r3, r0
 8010452:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801045a:	7adb      	ldrb	r3, [r3, #11]
 801045c:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 801045e:	7bfb      	ldrb	r3, [r7, #15]
 8010460:	2b00      	cmp	r3, #0
 8010462:	d00a      	beq.n	801047a <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8010464:	7bfb      	ldrb	r3, [r7, #15]
 8010466:	2b04      	cmp	r3, #4
 8010468:	d128      	bne.n	80104bc <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801046a:	7bbb      	ldrb	r3, [r7, #14]
 801046c:	f003 0304 	and.w	r3, r3, #4
 8010470:	2b00      	cmp	r3, #0
 8010472:	d123      	bne.n	80104bc <follow_path+0xcc>
 8010474:	2305      	movs	r3, #5
 8010476:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8010478:	e020      	b.n	80104bc <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801047a:	7bbb      	ldrb	r3, [r7, #14]
 801047c:	f003 0304 	and.w	r3, r3, #4
 8010480:	2b00      	cmp	r3, #0
 8010482:	d11d      	bne.n	80104c0 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801048a:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 801048c:	68bb      	ldr	r3, [r7, #8]
 801048e:	330b      	adds	r3, #11
 8010490:	781b      	ldrb	r3, [r3, #0]
 8010492:	f003 0310 	and.w	r3, r3, #16
 8010496:	2b00      	cmp	r3, #0
 8010498:	d102      	bne.n	80104a0 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 801049a:	2305      	movs	r3, #5
 801049c:	73fb      	strb	r3, [r7, #15]
 801049e:	e010      	b.n	80104c2 <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80104a6:	68b9      	ldr	r1, [r7, #8]
 80104a8:	4618      	mov	r0, r3
 80104aa:	f7ff fa37 	bl	800f91c <ld_clust>
 80104ae:	4602      	mov	r2, r0
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80104b6:	e7be      	b.n	8010436 <follow_path+0x46>
			if (res != FR_OK) break;
 80104b8:	bf00      	nop
 80104ba:	e002      	b.n	80104c2 <follow_path+0xd2>
				break;
 80104bc:	bf00      	nop
 80104be:	e000      	b.n	80104c2 <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80104c0:	bf00      	nop
		}
	}

	return res;
 80104c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80104c4:	4618      	mov	r0, r3
 80104c6:	3710      	adds	r7, #16
 80104c8:	46bd      	mov	sp, r7
 80104ca:	bd80      	pop	{r7, pc}

080104cc <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80104cc:	b480      	push	{r7}
 80104ce:	b087      	sub	sp, #28
 80104d0:	af00      	add	r7, sp, #0
 80104d2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80104d4:	f04f 33ff 	mov.w	r3, #4294967295
 80104d8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d031      	beq.n	8010546 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	617b      	str	r3, [r7, #20]
 80104e8:	e002      	b.n	80104f0 <get_ldnumber+0x24>
 80104ea:	697b      	ldr	r3, [r7, #20]
 80104ec:	3301      	adds	r3, #1
 80104ee:	617b      	str	r3, [r7, #20]
 80104f0:	697b      	ldr	r3, [r7, #20]
 80104f2:	781b      	ldrb	r3, [r3, #0]
 80104f4:	2b1f      	cmp	r3, #31
 80104f6:	d903      	bls.n	8010500 <get_ldnumber+0x34>
 80104f8:	697b      	ldr	r3, [r7, #20]
 80104fa:	781b      	ldrb	r3, [r3, #0]
 80104fc:	2b3a      	cmp	r3, #58	@ 0x3a
 80104fe:	d1f4      	bne.n	80104ea <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8010500:	697b      	ldr	r3, [r7, #20]
 8010502:	781b      	ldrb	r3, [r3, #0]
 8010504:	2b3a      	cmp	r3, #58	@ 0x3a
 8010506:	d11c      	bne.n	8010542 <get_ldnumber+0x76>
			tp = *path;
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	1c5a      	adds	r2, r3, #1
 8010512:	60fa      	str	r2, [r7, #12]
 8010514:	781b      	ldrb	r3, [r3, #0]
 8010516:	3b30      	subs	r3, #48	@ 0x30
 8010518:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801051a:	68bb      	ldr	r3, [r7, #8]
 801051c:	2b09      	cmp	r3, #9
 801051e:	d80e      	bhi.n	801053e <get_ldnumber+0x72>
 8010520:	68fa      	ldr	r2, [r7, #12]
 8010522:	697b      	ldr	r3, [r7, #20]
 8010524:	429a      	cmp	r2, r3
 8010526:	d10a      	bne.n	801053e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8010528:	68bb      	ldr	r3, [r7, #8]
 801052a:	2b00      	cmp	r3, #0
 801052c:	d107      	bne.n	801053e <get_ldnumber+0x72>
					vol = (int)i;
 801052e:	68bb      	ldr	r3, [r7, #8]
 8010530:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8010532:	697b      	ldr	r3, [r7, #20]
 8010534:	3301      	adds	r3, #1
 8010536:	617b      	str	r3, [r7, #20]
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	697a      	ldr	r2, [r7, #20]
 801053c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801053e:	693b      	ldr	r3, [r7, #16]
 8010540:	e002      	b.n	8010548 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8010542:	2300      	movs	r3, #0
 8010544:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8010546:	693b      	ldr	r3, [r7, #16]
}
 8010548:	4618      	mov	r0, r3
 801054a:	371c      	adds	r7, #28
 801054c:	46bd      	mov	sp, r7
 801054e:	bc80      	pop	{r7}
 8010550:	4770      	bx	lr
	...

08010554 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8010554:	b580      	push	{r7, lr}
 8010556:	b082      	sub	sp, #8
 8010558:	af00      	add	r7, sp, #0
 801055a:	6078      	str	r0, [r7, #4]
 801055c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	2200      	movs	r2, #0
 8010562:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	f04f 32ff 	mov.w	r2, #4294967295
 801056c:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8010570:	6839      	ldr	r1, [r7, #0]
 8010572:	6878      	ldr	r0, [r7, #4]
 8010574:	f7fe fc0f 	bl	800ed96 <move_window>
 8010578:	4603      	mov	r3, r0
 801057a:	2b00      	cmp	r3, #0
 801057c:	d001      	beq.n	8010582 <check_fs+0x2e>
		return 3;
 801057e:	2303      	movs	r3, #3
 8010580:	e04a      	b.n	8010618 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8010588:	3301      	adds	r3, #1
 801058a:	781b      	ldrb	r3, [r3, #0]
 801058c:	021b      	lsls	r3, r3, #8
 801058e:	b21a      	sxth	r2, r3
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 8010596:	b21b      	sxth	r3, r3
 8010598:	4313      	orrs	r3, r2
 801059a:	b21b      	sxth	r3, r3
 801059c:	4a20      	ldr	r2, [pc, #128]	@ (8010620 <check_fs+0xcc>)
 801059e:	4293      	cmp	r3, r2
 80105a0:	d001      	beq.n	80105a6 <check_fs+0x52>
		return 2;
 80105a2:	2302      	movs	r3, #2
 80105a4:	e038      	b.n	8010618 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	3336      	adds	r3, #54	@ 0x36
 80105aa:	3303      	adds	r3, #3
 80105ac:	781b      	ldrb	r3, [r3, #0]
 80105ae:	061a      	lsls	r2, r3, #24
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	3336      	adds	r3, #54	@ 0x36
 80105b4:	3302      	adds	r3, #2
 80105b6:	781b      	ldrb	r3, [r3, #0]
 80105b8:	041b      	lsls	r3, r3, #16
 80105ba:	431a      	orrs	r2, r3
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	3336      	adds	r3, #54	@ 0x36
 80105c0:	3301      	adds	r3, #1
 80105c2:	781b      	ldrb	r3, [r3, #0]
 80105c4:	021b      	lsls	r3, r3, #8
 80105c6:	4313      	orrs	r3, r2
 80105c8:	687a      	ldr	r2, [r7, #4]
 80105ca:	f892 2036 	ldrb.w	r2, [r2, #54]	@ 0x36
 80105ce:	4313      	orrs	r3, r2
 80105d0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80105d4:	4a13      	ldr	r2, [pc, #76]	@ (8010624 <check_fs+0xd0>)
 80105d6:	4293      	cmp	r3, r2
 80105d8:	d101      	bne.n	80105de <check_fs+0x8a>
		return 0;
 80105da:	2300      	movs	r3, #0
 80105dc:	e01c      	b.n	8010618 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	3352      	adds	r3, #82	@ 0x52
 80105e2:	3303      	adds	r3, #3
 80105e4:	781b      	ldrb	r3, [r3, #0]
 80105e6:	061a      	lsls	r2, r3, #24
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	3352      	adds	r3, #82	@ 0x52
 80105ec:	3302      	adds	r3, #2
 80105ee:	781b      	ldrb	r3, [r3, #0]
 80105f0:	041b      	lsls	r3, r3, #16
 80105f2:	431a      	orrs	r2, r3
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	3352      	adds	r3, #82	@ 0x52
 80105f8:	3301      	adds	r3, #1
 80105fa:	781b      	ldrb	r3, [r3, #0]
 80105fc:	021b      	lsls	r3, r3, #8
 80105fe:	4313      	orrs	r3, r2
 8010600:	687a      	ldr	r2, [r7, #4]
 8010602:	f892 2052 	ldrb.w	r2, [r2, #82]	@ 0x52
 8010606:	4313      	orrs	r3, r2
 8010608:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801060c:	4a05      	ldr	r2, [pc, #20]	@ (8010624 <check_fs+0xd0>)
 801060e:	4293      	cmp	r3, r2
 8010610:	d101      	bne.n	8010616 <check_fs+0xc2>
		return 0;
 8010612:	2300      	movs	r3, #0
 8010614:	e000      	b.n	8010618 <check_fs+0xc4>

	return 1;
 8010616:	2301      	movs	r3, #1
}
 8010618:	4618      	mov	r0, r3
 801061a:	3708      	adds	r7, #8
 801061c:	46bd      	mov	sp, r7
 801061e:	bd80      	pop	{r7, pc}
 8010620:	ffffaa55 	.word	0xffffaa55
 8010624:	00544146 	.word	0x00544146

08010628 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8010628:	b580      	push	{r7, lr}
 801062a:	b096      	sub	sp, #88	@ 0x58
 801062c:	af00      	add	r7, sp, #0
 801062e:	60f8      	str	r0, [r7, #12]
 8010630:	60b9      	str	r1, [r7, #8]
 8010632:	4613      	mov	r3, r2
 8010634:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	2200      	movs	r2, #0
 801063a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 801063c:	68b8      	ldr	r0, [r7, #8]
 801063e:	f7ff ff45 	bl	80104cc <get_ldnumber>
 8010642:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8010644:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010646:	2b00      	cmp	r3, #0
 8010648:	da01      	bge.n	801064e <find_volume+0x26>
 801064a:	230b      	movs	r3, #11
 801064c:	e2b0      	b.n	8010bb0 <find_volume+0x588>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801064e:	4aa1      	ldr	r2, [pc, #644]	@ (80108d4 <find_volume+0x2ac>)
 8010650:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010656:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8010658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801065a:	2b00      	cmp	r3, #0
 801065c:	d101      	bne.n	8010662 <find_volume+0x3a>
 801065e:	230c      	movs	r3, #12
 8010660:	e2a6      	b.n	8010bb0 <find_volume+0x588>

	ENTER_FF(fs);						/* Lock the volume */
 8010662:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010664:	f7fe f9b0 	bl	800e9c8 <lock_fs>
 8010668:	4603      	mov	r3, r0
 801066a:	2b00      	cmp	r3, #0
 801066c:	d101      	bne.n	8010672 <find_volume+0x4a>
 801066e:	230f      	movs	r3, #15
 8010670:	e29e      	b.n	8010bb0 <find_volume+0x588>
	*rfs = fs;							/* Return pointer to the file system object */
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010676:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8010678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801067a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801067e:	2b00      	cmp	r3, #0
 8010680:	d01b      	beq.n	80106ba <find_volume+0x92>
		stat = disk_status(fs->drv);
 8010682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010684:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8010688:	4618      	mov	r0, r3
 801068a:	f7fe f887 	bl	800e79c <disk_status>
 801068e:	4603      	mov	r3, r0
 8010690:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8010694:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010698:	f003 0301 	and.w	r3, r3, #1
 801069c:	2b00      	cmp	r3, #0
 801069e:	d10c      	bne.n	80106ba <find_volume+0x92>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 80106a0:	79fb      	ldrb	r3, [r7, #7]
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d007      	beq.n	80106b6 <find_volume+0x8e>
 80106a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80106aa:	f003 0304 	and.w	r3, r3, #4
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d001      	beq.n	80106b6 <find_volume+0x8e>
				return FR_WRITE_PROTECTED;
 80106b2:	230a      	movs	r3, #10
 80106b4:	e27c      	b.n	8010bb0 <find_volume+0x588>
			return FR_OK;				/* The file system object is valid */
 80106b6:	2300      	movs	r3, #0
 80106b8:	e27a      	b.n	8010bb0 <find_volume+0x588>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80106ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106bc:	2200      	movs	r2, #0
 80106be:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80106c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106c4:	b2da      	uxtb	r2, r3
 80106c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106c8:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80106cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106ce:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80106d2:	4618      	mov	r0, r3
 80106d4:	f7fe f87c 	bl	800e7d0 <disk_initialize>
 80106d8:	4603      	mov	r3, r0
 80106da:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 80106de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80106e2:	f003 0301 	and.w	r3, r3, #1
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d001      	beq.n	80106ee <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80106ea:	2303      	movs	r3, #3
 80106ec:	e260      	b.n	8010bb0 <find_volume+0x588>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 80106ee:	79fb      	ldrb	r3, [r7, #7]
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d007      	beq.n	8010704 <find_volume+0xdc>
 80106f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80106f8:	f003 0304 	and.w	r3, r3, #4
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d001      	beq.n	8010704 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 8010700:	230a      	movs	r3, #10
 8010702:	e255      	b.n	8010bb0 <find_volume+0x588>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8010704:	2300      	movs	r3, #0
 8010706:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8010708:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801070a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801070c:	f7ff ff22 	bl	8010554 <check_fs>
 8010710:	4603      	mov	r3, r0
 8010712:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8010716:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801071a:	2b01      	cmp	r3, #1
 801071c:	d153      	bne.n	80107c6 <find_volume+0x19e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 801071e:	2300      	movs	r3, #0
 8010720:	643b      	str	r3, [r7, #64]	@ 0x40
 8010722:	e028      	b.n	8010776 <find_volume+0x14e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8010724:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010726:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010728:	011b      	lsls	r3, r3, #4
 801072a:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 801072e:	4413      	add	r3, r2
 8010730:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8010732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010734:	3304      	adds	r3, #4
 8010736:	781b      	ldrb	r3, [r3, #0]
 8010738:	2b00      	cmp	r3, #0
 801073a:	d012      	beq.n	8010762 <find_volume+0x13a>
 801073c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801073e:	330b      	adds	r3, #11
 8010740:	781b      	ldrb	r3, [r3, #0]
 8010742:	061a      	lsls	r2, r3, #24
 8010744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010746:	330a      	adds	r3, #10
 8010748:	781b      	ldrb	r3, [r3, #0]
 801074a:	041b      	lsls	r3, r3, #16
 801074c:	431a      	orrs	r2, r3
 801074e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010750:	3309      	adds	r3, #9
 8010752:	781b      	ldrb	r3, [r3, #0]
 8010754:	021b      	lsls	r3, r3, #8
 8010756:	4313      	orrs	r3, r2
 8010758:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801075a:	3208      	adds	r2, #8
 801075c:	7812      	ldrb	r2, [r2, #0]
 801075e:	431a      	orrs	r2, r3
 8010760:	e000      	b.n	8010764 <find_volume+0x13c>
 8010762:	2200      	movs	r2, #0
 8010764:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010766:	009b      	lsls	r3, r3, #2
 8010768:	3358      	adds	r3, #88	@ 0x58
 801076a:	443b      	add	r3, r7
 801076c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8010770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010772:	3301      	adds	r3, #1
 8010774:	643b      	str	r3, [r7, #64]	@ 0x40
 8010776:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010778:	2b03      	cmp	r3, #3
 801077a:	d9d3      	bls.n	8010724 <find_volume+0xfc>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 801077c:	2300      	movs	r3, #0
 801077e:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8010780:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010782:	2b00      	cmp	r3, #0
 8010784:	d002      	beq.n	801078c <find_volume+0x164>
 8010786:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010788:	3b01      	subs	r3, #1
 801078a:	643b      	str	r3, [r7, #64]	@ 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 801078c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801078e:	009b      	lsls	r3, r3, #2
 8010790:	3358      	adds	r3, #88	@ 0x58
 8010792:	443b      	add	r3, r7
 8010794:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8010798:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 801079a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801079c:	2b00      	cmp	r3, #0
 801079e:	d005      	beq.n	80107ac <find_volume+0x184>
 80107a0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80107a2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80107a4:	f7ff fed6 	bl	8010554 <check_fs>
 80107a8:	4603      	mov	r3, r0
 80107aa:	e000      	b.n	80107ae <find_volume+0x186>
 80107ac:	2302      	movs	r3, #2
 80107ae:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 80107b2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d005      	beq.n	80107c6 <find_volume+0x19e>
 80107ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80107bc:	3301      	adds	r3, #1
 80107be:	643b      	str	r3, [r7, #64]	@ 0x40
 80107c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80107c2:	2b03      	cmp	r3, #3
 80107c4:	d9e2      	bls.n	801078c <find_volume+0x164>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80107c6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80107ca:	2b03      	cmp	r3, #3
 80107cc:	d101      	bne.n	80107d2 <find_volume+0x1aa>
 80107ce:	2301      	movs	r3, #1
 80107d0:	e1ee      	b.n	8010bb0 <find_volume+0x588>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 80107d2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d001      	beq.n	80107de <find_volume+0x1b6>
 80107da:	230d      	movs	r3, #13
 80107dc:	e1e8      	b.n	8010bb0 <find_volume+0x588>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80107de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107e0:	7b1b      	ldrb	r3, [r3, #12]
 80107e2:	021b      	lsls	r3, r3, #8
 80107e4:	b21a      	sxth	r2, r3
 80107e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107e8:	7adb      	ldrb	r3, [r3, #11]
 80107ea:	b21b      	sxth	r3, r3
 80107ec:	4313      	orrs	r3, r2
 80107ee:	b21b      	sxth	r3, r3
 80107f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80107f4:	d001      	beq.n	80107fa <find_volume+0x1d2>
		return FR_NO_FILESYSTEM;
 80107f6:	230d      	movs	r3, #13
 80107f8:	e1da      	b.n	8010bb0 <find_volume+0x588>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 80107fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107fc:	7ddb      	ldrb	r3, [r3, #23]
 80107fe:	021b      	lsls	r3, r3, #8
 8010800:	b21a      	sxth	r2, r3
 8010802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010804:	7d9b      	ldrb	r3, [r3, #22]
 8010806:	b21b      	sxth	r3, r3
 8010808:	4313      	orrs	r3, r2
 801080a:	b21b      	sxth	r3, r3
 801080c:	b29b      	uxth	r3, r3
 801080e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8010810:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010812:	2b00      	cmp	r3, #0
 8010814:	d112      	bne.n	801083c <find_volume+0x214>
 8010816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010818:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 801081c:	061a      	lsls	r2, r3, #24
 801081e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010820:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8010824:	041b      	lsls	r3, r3, #16
 8010826:	431a      	orrs	r2, r3
 8010828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801082a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 801082e:	021b      	lsls	r3, r3, #8
 8010830:	4313      	orrs	r3, r2
 8010832:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010834:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 8010838:	4313      	orrs	r3, r2
 801083a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	fs->fsize = fasize;
 801083c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801083e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010840:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8010844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010846:	7c1a      	ldrb	r2, [r3, #16]
 8010848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801084a:	f883 2203 	strb.w	r2, [r3, #515]	@ 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 801084e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010850:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8010854:	2b01      	cmp	r3, #1
 8010856:	d006      	beq.n	8010866 <find_volume+0x23e>
 8010858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801085a:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 801085e:	2b02      	cmp	r3, #2
 8010860:	d001      	beq.n	8010866 <find_volume+0x23e>
		return FR_NO_FILESYSTEM;
 8010862:	230d      	movs	r3, #13
 8010864:	e1a4      	b.n	8010bb0 <find_volume+0x588>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8010866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010868:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 801086c:	461a      	mov	r2, r3
 801086e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010870:	fb02 f303 	mul.w	r3, r2, r3
 8010874:	64fb      	str	r3, [r7, #76]	@ 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8010876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010878:	7b5a      	ldrb	r2, [r3, #13]
 801087a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801087c:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8010880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010882:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8010886:	2b00      	cmp	r3, #0
 8010888:	d00a      	beq.n	80108a0 <find_volume+0x278>
 801088a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801088c:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8010890:	461a      	mov	r2, r3
 8010892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010894:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8010898:	3b01      	subs	r3, #1
 801089a:	4013      	ands	r3, r2
 801089c:	2b00      	cmp	r3, #0
 801089e:	d001      	beq.n	80108a4 <find_volume+0x27c>
		return FR_NO_FILESYSTEM;
 80108a0:	230d      	movs	r3, #13
 80108a2:	e185      	b.n	8010bb0 <find_volume+0x588>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 80108a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108a6:	7c9b      	ldrb	r3, [r3, #18]
 80108a8:	021b      	lsls	r3, r3, #8
 80108aa:	b21a      	sxth	r2, r3
 80108ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108ae:	7c5b      	ldrb	r3, [r3, #17]
 80108b0:	b21b      	sxth	r3, r3
 80108b2:	4313      	orrs	r3, r2
 80108b4:	b21b      	sxth	r3, r3
 80108b6:	b29a      	uxth	r2, r3
 80108b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108ba:	f8a3 2208 	strh.w	r2, [r3, #520]	@ 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 80108be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108c0:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 80108c4:	f003 030f 	and.w	r3, r3, #15
 80108c8:	b29b      	uxth	r3, r3
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d004      	beq.n	80108d8 <find_volume+0x2b0>
		return FR_NO_FILESYSTEM;
 80108ce:	230d      	movs	r3, #13
 80108d0:	e16e      	b.n	8010bb0 <find_volume+0x588>
 80108d2:	bf00      	nop
 80108d4:	200012f8 	.word	0x200012f8

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 80108d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108da:	7d1b      	ldrb	r3, [r3, #20]
 80108dc:	021b      	lsls	r3, r3, #8
 80108de:	b21a      	sxth	r2, r3
 80108e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108e2:	7cdb      	ldrb	r3, [r3, #19]
 80108e4:	b21b      	sxth	r3, r3
 80108e6:	4313      	orrs	r3, r2
 80108e8:	b21b      	sxth	r3, r3
 80108ea:	b29b      	uxth	r3, r3
 80108ec:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 80108ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d112      	bne.n	801091a <find_volume+0x2f2>
 80108f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108f6:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80108fa:	061a      	lsls	r2, r3, #24
 80108fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108fe:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8010902:	041b      	lsls	r3, r3, #16
 8010904:	431a      	orrs	r2, r3
 8010906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010908:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801090c:	021b      	lsls	r3, r3, #8
 801090e:	4313      	orrs	r3, r2
 8010910:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010912:	f892 2020 	ldrb.w	r2, [r2, #32]
 8010916:	4313      	orrs	r3, r2
 8010918:	64bb      	str	r3, [r7, #72]	@ 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 801091a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801091c:	7bdb      	ldrb	r3, [r3, #15]
 801091e:	021b      	lsls	r3, r3, #8
 8010920:	b21a      	sxth	r2, r3
 8010922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010924:	7b9b      	ldrb	r3, [r3, #14]
 8010926:	b21b      	sxth	r3, r3
 8010928:	4313      	orrs	r3, r2
 801092a:	b21b      	sxth	r3, r3
 801092c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 801092e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010930:	2b00      	cmp	r3, #0
 8010932:	d101      	bne.n	8010938 <find_volume+0x310>
 8010934:	230d      	movs	r3, #13
 8010936:	e13b      	b.n	8010bb0 <find_volume+0x588>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8010938:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801093a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801093c:	4413      	add	r3, r2
 801093e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010940:	f8b2 2208 	ldrh.w	r2, [r2, #520]	@ 0x208
 8010944:	0912      	lsrs	r2, r2, #4
 8010946:	b292      	uxth	r2, r2
 8010948:	4413      	add	r3, r2
 801094a:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801094c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801094e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010950:	429a      	cmp	r2, r3
 8010952:	d201      	bcs.n	8010958 <find_volume+0x330>
 8010954:	230d      	movs	r3, #13
 8010956:	e12b      	b.n	8010bb0 <find_volume+0x588>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8010958:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801095a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801095c:	1ad3      	subs	r3, r2, r3
 801095e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010960:	f892 2202 	ldrb.w	r2, [r2, #514]	@ 0x202
 8010964:	fbb3 f3f2 	udiv	r3, r3, r2
 8010968:	627b      	str	r3, [r7, #36]	@ 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 801096a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801096c:	2b00      	cmp	r3, #0
 801096e:	d101      	bne.n	8010974 <find_volume+0x34c>
 8010970:	230d      	movs	r3, #13
 8010972:	e11d      	b.n	8010bb0 <find_volume+0x588>
	fmt = FS_FAT12;
 8010974:	2301      	movs	r3, #1
 8010976:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 801097a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801097c:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8010980:	4293      	cmp	r3, r2
 8010982:	d902      	bls.n	801098a <find_volume+0x362>
 8010984:	2302      	movs	r3, #2
 8010986:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 801098a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801098c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8010990:	4293      	cmp	r3, r2
 8010992:	d902      	bls.n	801099a <find_volume+0x372>
 8010994:	2303      	movs	r3, #3
 8010996:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 801099a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801099c:	1c9a      	adds	r2, r3, #2
 801099e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109a0:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
	fs->volbase = bsect;								/* Volume start sector */
 80109a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109a6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80109a8:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80109ac:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80109ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80109b0:	441a      	add	r2, r3
 80109b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109b4:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
	fs->database = bsect + sysect;						/* Data start sector */
 80109b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80109ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109bc:	441a      	add	r2, r3
 80109be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109c0:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
	if (fmt == FS_FAT32) {
 80109c4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80109c8:	2b03      	cmp	r3, #3
 80109ca:	d121      	bne.n	8010a10 <find_volume+0x3e8>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80109cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109ce:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d001      	beq.n	80109da <find_volume+0x3b2>
 80109d6:	230d      	movs	r3, #13
 80109d8:	e0ea      	b.n	8010bb0 <find_volume+0x588>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 80109da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109dc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80109e0:	061a      	lsls	r2, r3, #24
 80109e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109e4:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80109e8:	041b      	lsls	r3, r3, #16
 80109ea:	431a      	orrs	r2, r3
 80109ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109ee:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80109f2:	021b      	lsls	r3, r3, #8
 80109f4:	4313      	orrs	r3, r2
 80109f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80109f8:	f892 202c 	ldrb.w	r2, [r2, #44]	@ 0x2c
 80109fc:	431a      	orrs	r2, r3
 80109fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a00:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8010a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a06:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010a0a:	009b      	lsls	r3, r3, #2
 8010a0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8010a0e:	e025      	b.n	8010a5c <find_volume+0x434>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8010a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a12:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d101      	bne.n	8010a1e <find_volume+0x3f6>
 8010a1a:	230d      	movs	r3, #13
 8010a1c:	e0c8      	b.n	8010bb0 <find_volume+0x588>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8010a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a20:	f8d3 2224 	ldr.w	r2, [r3, #548]	@ 0x224
 8010a24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a26:	441a      	add	r2, r3
 8010a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a2a:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8010a2e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010a32:	2b02      	cmp	r3, #2
 8010a34:	d104      	bne.n	8010a40 <find_volume+0x418>
 8010a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a38:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010a3c:	005b      	lsls	r3, r3, #1
 8010a3e:	e00c      	b.n	8010a5a <find_volume+0x432>
 8010a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a42:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8010a46:	4613      	mov	r3, r2
 8010a48:	005b      	lsls	r3, r3, #1
 8010a4a:	4413      	add	r3, r2
 8010a4c:	085a      	lsrs	r2, r3, #1
 8010a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a50:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010a54:	f003 0301 	and.w	r3, r3, #1
 8010a58:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8010a5a:	647b      	str	r3, [r7, #68]	@ 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8010a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a5e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8010a62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010a64:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8010a68:	0a5b      	lsrs	r3, r3, #9
 8010a6a:	429a      	cmp	r2, r3
 8010a6c:	d201      	bcs.n	8010a72 <find_volume+0x44a>
		return FR_NO_FILESYSTEM;
 8010a6e:	230d      	movs	r3, #13
 8010a70:	e09e      	b.n	8010bb0 <find_volume+0x588>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8010a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a74:	f04f 32ff 	mov.w	r2, #4294967295
 8010a78:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8010a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a7e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8010a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a84:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8010a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a8a:	2280      	movs	r2, #128	@ 0x80
 8010a8c:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8010a90:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010a94:	2b03      	cmp	r3, #3
 8010a96:	d177      	bne.n	8010b88 <find_volume+0x560>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8010a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a9a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8010a9e:	021b      	lsls	r3, r3, #8
 8010aa0:	b21a      	sxth	r2, r3
 8010aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010aa4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010aa8:	b21b      	sxth	r3, r3
 8010aaa:	4313      	orrs	r3, r2
 8010aac:	b21b      	sxth	r3, r3
 8010aae:	2b01      	cmp	r3, #1
 8010ab0:	d16a      	bne.n	8010b88 <find_volume+0x560>
		&& move_window(fs, bsect + 1) == FR_OK)
 8010ab2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010ab4:	3301      	adds	r3, #1
 8010ab6:	4619      	mov	r1, r3
 8010ab8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010aba:	f7fe f96c 	bl	800ed96 <move_window>
 8010abe:	4603      	mov	r3, r0
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d161      	bne.n	8010b88 <find_volume+0x560>
	{
		fs->fsi_flag = 0;
 8010ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ac6:	2200      	movs	r2, #0
 8010ac8:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ace:	f893 31ff 	ldrb.w	r3, [r3, #511]	@ 0x1ff
 8010ad2:	021b      	lsls	r3, r3, #8
 8010ad4:	b21a      	sxth	r2, r3
 8010ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ad8:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 8010adc:	b21b      	sxth	r3, r3
 8010ade:	4313      	orrs	r3, r2
 8010ae0:	b21b      	sxth	r3, r3
 8010ae2:	4a35      	ldr	r2, [pc, #212]	@ (8010bb8 <find_volume+0x590>)
 8010ae4:	4293      	cmp	r3, r2
 8010ae6:	d14f      	bne.n	8010b88 <find_volume+0x560>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8010ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010aea:	78db      	ldrb	r3, [r3, #3]
 8010aec:	061a      	lsls	r2, r3, #24
 8010aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010af0:	789b      	ldrb	r3, [r3, #2]
 8010af2:	041b      	lsls	r3, r3, #16
 8010af4:	431a      	orrs	r2, r3
 8010af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010af8:	785b      	ldrb	r3, [r3, #1]
 8010afa:	021b      	lsls	r3, r3, #8
 8010afc:	4313      	orrs	r3, r2
 8010afe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010b00:	7812      	ldrb	r2, [r2, #0]
 8010b02:	4313      	orrs	r3, r2
 8010b04:	4a2d      	ldr	r2, [pc, #180]	@ (8010bbc <find_volume+0x594>)
 8010b06:	4293      	cmp	r3, r2
 8010b08:	d13e      	bne.n	8010b88 <find_volume+0x560>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8010b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b0c:	f893 31e7 	ldrb.w	r3, [r3, #487]	@ 0x1e7
 8010b10:	061a      	lsls	r2, r3, #24
 8010b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b14:	f893 31e6 	ldrb.w	r3, [r3, #486]	@ 0x1e6
 8010b18:	041b      	lsls	r3, r3, #16
 8010b1a:	431a      	orrs	r2, r3
 8010b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b1e:	f893 31e5 	ldrb.w	r3, [r3, #485]	@ 0x1e5
 8010b22:	021b      	lsls	r3, r3, #8
 8010b24:	4313      	orrs	r3, r2
 8010b26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010b28:	f892 21e4 	ldrb.w	r2, [r2, #484]	@ 0x1e4
 8010b2c:	4313      	orrs	r3, r2
 8010b2e:	4a24      	ldr	r2, [pc, #144]	@ (8010bc0 <find_volume+0x598>)
 8010b30:	4293      	cmp	r3, r2
 8010b32:	d129      	bne.n	8010b88 <find_volume+0x560>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8010b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b36:	f893 31eb 	ldrb.w	r3, [r3, #491]	@ 0x1eb
 8010b3a:	061a      	lsls	r2, r3, #24
 8010b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b3e:	f893 31ea 	ldrb.w	r3, [r3, #490]	@ 0x1ea
 8010b42:	041b      	lsls	r3, r3, #16
 8010b44:	431a      	orrs	r2, r3
 8010b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b48:	f893 31e9 	ldrb.w	r3, [r3, #489]	@ 0x1e9
 8010b4c:	021b      	lsls	r3, r3, #8
 8010b4e:	4313      	orrs	r3, r2
 8010b50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010b52:	f892 21e8 	ldrb.w	r2, [r2, #488]	@ 0x1e8
 8010b56:	431a      	orrs	r2, r3
 8010b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b5a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8010b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b60:	f893 31ef 	ldrb.w	r3, [r3, #495]	@ 0x1ef
 8010b64:	061a      	lsls	r2, r3, #24
 8010b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b68:	f893 31ee 	ldrb.w	r3, [r3, #494]	@ 0x1ee
 8010b6c:	041b      	lsls	r3, r3, #16
 8010b6e:	431a      	orrs	r2, r3
 8010b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b72:	f893 31ed 	ldrb.w	r3, [r3, #493]	@ 0x1ed
 8010b76:	021b      	lsls	r3, r3, #8
 8010b78:	4313      	orrs	r3, r2
 8010b7a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010b7c:	f892 21ec 	ldrb.w	r2, [r2, #492]	@ 0x1ec
 8010b80:	431a      	orrs	r2, r3
 8010b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b84:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8010b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b8a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8010b8e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8010b92:	4b0c      	ldr	r3, [pc, #48]	@ (8010bc4 <find_volume+0x59c>)
 8010b94:	881b      	ldrh	r3, [r3, #0]
 8010b96:	3301      	adds	r3, #1
 8010b98:	b29a      	uxth	r2, r3
 8010b9a:	4b0a      	ldr	r3, [pc, #40]	@ (8010bc4 <find_volume+0x59c>)
 8010b9c:	801a      	strh	r2, [r3, #0]
 8010b9e:	4b09      	ldr	r3, [pc, #36]	@ (8010bc4 <find_volume+0x59c>)
 8010ba0:	881a      	ldrh	r2, [r3, #0]
 8010ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ba4:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8010ba8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010baa:	f7fe f881 	bl	800ecb0 <clear_lock>
#endif

	return FR_OK;
 8010bae:	2300      	movs	r3, #0
}
 8010bb0:	4618      	mov	r0, r3
 8010bb2:	3758      	adds	r7, #88	@ 0x58
 8010bb4:	46bd      	mov	sp, r7
 8010bb6:	bd80      	pop	{r7, pc}
 8010bb8:	ffffaa55 	.word	0xffffaa55
 8010bbc:	41615252 	.word	0x41615252
 8010bc0:	61417272 	.word	0x61417272
 8010bc4:	200012fc 	.word	0x200012fc

08010bc8 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8010bc8:	b580      	push	{r7, lr}
 8010bca:	b084      	sub	sp, #16
 8010bcc:	af00      	add	r7, sp, #0
 8010bce:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8010bd4:	68fb      	ldr	r3, [r7, #12]
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d022      	beq.n	8010c20 <validate+0x58>
 8010bda:	68fb      	ldr	r3, [r7, #12]
 8010bdc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d01d      	beq.n	8010c20 <validate+0x58>
 8010be4:	68fb      	ldr	r3, [r7, #12]
 8010be6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8010bea:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d016      	beq.n	8010c20 <validate+0x58>
 8010bf2:	68fb      	ldr	r3, [r7, #12]
 8010bf4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8010bf8:	f8b3 2206 	ldrh.w	r2, [r3, #518]	@ 0x206
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	f8b3 3204 	ldrh.w	r3, [r3, #516]	@ 0x204
 8010c02:	429a      	cmp	r2, r3
 8010c04:	d10c      	bne.n	8010c20 <validate+0x58>
 8010c06:	68fb      	ldr	r3, [r7, #12]
 8010c08:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8010c0c:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8010c10:	4618      	mov	r0, r3
 8010c12:	f7fd fdc3 	bl	800e79c <disk_status>
 8010c16:	4603      	mov	r3, r0
 8010c18:	f003 0301 	and.w	r3, r3, #1
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d001      	beq.n	8010c24 <validate+0x5c>
		return FR_INVALID_OBJECT;
 8010c20:	2309      	movs	r3, #9
 8010c22:	e00b      	b.n	8010c3c <validate+0x74>

	ENTER_FF(fil->fs);		/* Lock file system */
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	f7fd fecc 	bl	800e9c8 <lock_fs>
 8010c30:	4603      	mov	r3, r0
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d101      	bne.n	8010c3a <validate+0x72>
 8010c36:	230f      	movs	r3, #15
 8010c38:	e000      	b.n	8010c3c <validate+0x74>

	return FR_OK;
 8010c3a:	2300      	movs	r3, #0
}
 8010c3c:	4618      	mov	r0, r3
 8010c3e:	3710      	adds	r7, #16
 8010c40:	46bd      	mov	sp, r7
 8010c42:	bd80      	pop	{r7, pc}

08010c44 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010c44:	b580      	push	{r7, lr}
 8010c46:	b088      	sub	sp, #32
 8010c48:	af00      	add	r7, sp, #0
 8010c4a:	60f8      	str	r0, [r7, #12]
 8010c4c:	60b9      	str	r1, [r7, #8]
 8010c4e:	4613      	mov	r3, r2
 8010c50:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8010c52:	68bb      	ldr	r3, [r7, #8]
 8010c54:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8010c56:	f107 0310 	add.w	r3, r7, #16
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	f7ff fc36 	bl	80104cc <get_ldnumber>
 8010c60:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8010c62:	69fb      	ldr	r3, [r7, #28]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	da01      	bge.n	8010c6c <f_mount+0x28>
 8010c68:	230b      	movs	r3, #11
 8010c6a:	e04c      	b.n	8010d06 <f_mount+0xc2>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8010c6c:	4a28      	ldr	r2, [pc, #160]	@ (8010d10 <f_mount+0xcc>)
 8010c6e:	69fb      	ldr	r3, [r7, #28]
 8010c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010c74:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8010c76:	69bb      	ldr	r3, [r7, #24]
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d011      	beq.n	8010ca0 <f_mount+0x5c>
#if _FS_LOCK
		clear_lock(cfs);
 8010c7c:	69b8      	ldr	r0, [r7, #24]
 8010c7e:	f7fe f817 	bl	800ecb0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8010c82:	69bb      	ldr	r3, [r7, #24]
 8010c84:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8010c88:	4618      	mov	r0, r3
 8010c8a:	f001 faa1 	bl	80121d0 <ff_del_syncobj>
 8010c8e:	4603      	mov	r3, r0
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d101      	bne.n	8010c98 <f_mount+0x54>
 8010c94:	2302      	movs	r3, #2
 8010c96:	e036      	b.n	8010d06 <f_mount+0xc2>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8010c98:	69bb      	ldr	r3, [r7, #24]
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	}

	if (fs) {
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d011      	beq.n	8010cca <f_mount+0x86>
		fs->fs_type = 0;				/* Clear new fs object */
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	2200      	movs	r2, #0
 8010caa:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8010cae:	69fb      	ldr	r3, [r7, #28]
 8010cb0:	b2da      	uxtb	r2, r3
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 8010cb8:	4619      	mov	r1, r3
 8010cba:	4610      	mov	r0, r2
 8010cbc:	f001 fa68 	bl	8012190 <ff_cre_syncobj>
 8010cc0:	4603      	mov	r3, r0
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d101      	bne.n	8010cca <f_mount+0x86>
 8010cc6:	2302      	movs	r3, #2
 8010cc8:	e01d      	b.n	8010d06 <f_mount+0xc2>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8010cca:	68fa      	ldr	r2, [r7, #12]
 8010ccc:	4910      	ldr	r1, [pc, #64]	@ (8010d10 <f_mount+0xcc>)
 8010cce:	69fb      	ldr	r3, [r7, #28]
 8010cd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8010cd4:	68fb      	ldr	r3, [r7, #12]
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d002      	beq.n	8010ce0 <f_mount+0x9c>
 8010cda:	79fb      	ldrb	r3, [r7, #7]
 8010cdc:	2b01      	cmp	r3, #1
 8010cde:	d001      	beq.n	8010ce4 <f_mount+0xa0>
 8010ce0:	2300      	movs	r3, #0
 8010ce2:	e010      	b.n	8010d06 <f_mount+0xc2>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8010ce4:	f107 0108 	add.w	r1, r7, #8
 8010ce8:	f107 030c 	add.w	r3, r7, #12
 8010cec:	2200      	movs	r2, #0
 8010cee:	4618      	mov	r0, r3
 8010cf0:	f7ff fc9a 	bl	8010628 <find_volume>
 8010cf4:	4603      	mov	r3, r0
 8010cf6:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010cf8:	68fb      	ldr	r3, [r7, #12]
 8010cfa:	7dfa      	ldrb	r2, [r7, #23]
 8010cfc:	4611      	mov	r1, r2
 8010cfe:	4618      	mov	r0, r3
 8010d00:	f7fd fe71 	bl	800e9e6 <unlock_fs>
 8010d04:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d06:	4618      	mov	r0, r3
 8010d08:	3720      	adds	r7, #32
 8010d0a:	46bd      	mov	sp, r7
 8010d0c:	bd80      	pop	{r7, pc}
 8010d0e:	bf00      	nop
 8010d10:	200012f8 	.word	0x200012f8

08010d14 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010d14:	b580      	push	{r7, lr}
 8010d16:	f5ad 6d8b 	sub.w	sp, sp, #1112	@ 0x458
 8010d1a:	af00      	add	r7, sp, #0
 8010d1c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010d20:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8010d24:	6018      	str	r0, [r3, #0]
 8010d26:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010d2a:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8010d2e:	6019      	str	r1, [r3, #0]
 8010d30:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010d34:	f2a3 4351 	subw	r3, r3, #1105	@ 0x451
 8010d38:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8010d3a:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010d3e:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d101      	bne.n	8010d4c <f_open+0x38>
 8010d48:	2309      	movs	r3, #9
 8010d4a:	e267      	b.n	801121c <f_open+0x508>
	fp->fs = 0;			/* Clear file object */
 8010d4c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010d50:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	2200      	movs	r2, #0
 8010d58:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8010d5c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010d60:	f2a3 4351 	subw	r3, r3, #1105	@ 0x451
 8010d64:	f507 628b 	add.w	r2, r7, #1112	@ 0x458
 8010d68:	f2a2 4251 	subw	r2, r2, #1105	@ 0x451
 8010d6c:	7812      	ldrb	r2, [r2, #0]
 8010d6e:	f002 021f 	and.w	r2, r2, #31
 8010d72:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8010d74:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010d78:	f2a3 4351 	subw	r3, r3, #1105	@ 0x451
 8010d7c:	781b      	ldrb	r3, [r3, #0]
 8010d7e:	f023 0301 	bic.w	r3, r3, #1
 8010d82:	b2da      	uxtb	r2, r3
 8010d84:	f107 0108 	add.w	r1, r7, #8
 8010d88:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8010d8c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8010d90:	4618      	mov	r0, r3
 8010d92:	f7ff fc49 	bl	8010628 <find_volume>
 8010d96:	4603      	mov	r3, r0
 8010d98:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8010d9c:	f897 3457 	ldrb.w	r3, [r7, #1111]	@ 0x457
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	f040 822d 	bne.w	8011200 <f_open+0x4ec>
		INIT_BUF(dj);
 8010da6:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010daa:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8010dae:	f507 7205 	add.w	r2, r7, #532	@ 0x214
 8010db2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
 8010db6:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010dba:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8010dbe:	f107 0214 	add.w	r2, r7, #20
 8010dc2:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
		res = follow_path(&dj, path);	/* Follow the file path */
 8010dc6:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010dca:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8010dce:	681a      	ldr	r2, [r3, #0]
 8010dd0:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8010dd4:	4611      	mov	r1, r2
 8010dd6:	4618      	mov	r0, r3
 8010dd8:	f7ff fb0a 	bl	80103f0 <follow_path>
 8010ddc:	4603      	mov	r3, r0
 8010dde:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
		dir = dj.dir;
 8010de2:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010de6:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8010dea:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010dee:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010df2:	f897 3457 	ldrb.w	r3, [r7, #1111]	@ 0x457
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d11b      	bne.n	8010e32 <f_open+0x11e>
			if (!dir)	/* Default directory itself */
 8010dfa:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d103      	bne.n	8010e0a <f_open+0xf6>
				res = FR_INVALID_NAME;
 8010e02:	2306      	movs	r3, #6
 8010e04:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
 8010e08:	e013      	b.n	8010e32 <f_open+0x11e>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010e0a:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010e0e:	f2a3 4351 	subw	r3, r3, #1105	@ 0x451
 8010e12:	781b      	ldrb	r3, [r3, #0]
 8010e14:	2b01      	cmp	r3, #1
 8010e16:	bf8c      	ite	hi
 8010e18:	2301      	movhi	r3, #1
 8010e1a:	2300      	movls	r3, #0
 8010e1c:	b2db      	uxtb	r3, r3
 8010e1e:	461a      	mov	r2, r3
 8010e20:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8010e24:	4611      	mov	r1, r2
 8010e26:	4618      	mov	r0, r3
 8010e28:	f7fd fdfc 	bl	800ea24 <chk_lock>
 8010e2c:	4603      	mov	r3, r0
 8010e2e:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010e32:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010e36:	f2a3 4351 	subw	r3, r3, #1105	@ 0x451
 8010e3a:	781b      	ldrb	r3, [r3, #0]
 8010e3c:	f003 031c 	and.w	r3, r3, #28
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	f000 80e6 	beq.w	8011012 <f_open+0x2fe>
			if (res != FR_OK) {					/* No file, create new */
 8010e46:	f897 3457 	ldrb.w	r3, [r7, #1111]	@ 0x457
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d027      	beq.n	8010e9e <f_open+0x18a>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8010e4e:	f897 3457 	ldrb.w	r3, [r7, #1111]	@ 0x457
 8010e52:	2b04      	cmp	r3, #4
 8010e54:	d10e      	bne.n	8010e74 <f_open+0x160>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8010e56:	f7fd fe51 	bl	800eafc <enq_lock>
 8010e5a:	4603      	mov	r3, r0
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d006      	beq.n	8010e6e <f_open+0x15a>
 8010e60:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8010e64:	4618      	mov	r0, r3
 8010e66:	f7fe fffd 	bl	800fe64 <dir_register>
 8010e6a:	4603      	mov	r3, r0
 8010e6c:	e000      	b.n	8010e70 <f_open+0x15c>
 8010e6e:	2312      	movs	r3, #18
 8010e70:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8010e74:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010e78:	f2a3 4351 	subw	r3, r3, #1105	@ 0x451
 8010e7c:	f507 628b 	add.w	r2, r7, #1112	@ 0x458
 8010e80:	f2a2 4251 	subw	r2, r2, #1105	@ 0x451
 8010e84:	7812      	ldrb	r2, [r2, #0]
 8010e86:	f042 0208 	orr.w	r2, r2, #8
 8010e8a:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 8010e8c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010e90:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8010e94:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010e98:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
 8010e9c:	e017      	b.n	8010ece <f_open+0x1ba>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010e9e:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8010ea2:	330b      	adds	r3, #11
 8010ea4:	781b      	ldrb	r3, [r3, #0]
 8010ea6:	f003 0311 	and.w	r3, r3, #17
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d003      	beq.n	8010eb6 <f_open+0x1a2>
					res = FR_DENIED;
 8010eae:	2307      	movs	r3, #7
 8010eb0:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
 8010eb4:	e00b      	b.n	8010ece <f_open+0x1ba>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8010eb6:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010eba:	f2a3 4351 	subw	r3, r3, #1105	@ 0x451
 8010ebe:	781b      	ldrb	r3, [r3, #0]
 8010ec0:	f003 0304 	and.w	r3, r3, #4
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d002      	beq.n	8010ece <f_open+0x1ba>
						res = FR_EXIST;
 8010ec8:	2308      	movs	r3, #8
 8010eca:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8010ece:	f897 3457 	ldrb.w	r3, [r7, #1111]	@ 0x457
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	f040 80c1 	bne.w	801105a <f_open+0x346>
 8010ed8:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010edc:	f2a3 4351 	subw	r3, r3, #1105	@ 0x451
 8010ee0:	781b      	ldrb	r3, [r3, #0]
 8010ee2:	f003 0308 	and.w	r3, r3, #8
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	f000 80b7 	beq.w	801105a <f_open+0x346>
				dw = GET_FATTIME();				/* Created time */
 8010eec:	f7fd fbd0 	bl	800e690 <get_fattime>
 8010ef0:	f8c7 044c 	str.w	r0, [r7, #1100]	@ 0x44c
				ST_DWORD(dir + DIR_CrtTime, dw);
 8010ef4:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8010ef8:	330e      	adds	r3, #14
 8010efa:	f8d7 244c 	ldr.w	r2, [r7, #1100]	@ 0x44c
 8010efe:	b2d2      	uxtb	r2, r2
 8010f00:	701a      	strb	r2, [r3, #0]
 8010f02:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 8010f06:	b29b      	uxth	r3, r3
 8010f08:	0a1b      	lsrs	r3, r3, #8
 8010f0a:	b29a      	uxth	r2, r3
 8010f0c:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8010f10:	330f      	adds	r3, #15
 8010f12:	b2d2      	uxtb	r2, r2
 8010f14:	701a      	strb	r2, [r3, #0]
 8010f16:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 8010f1a:	0c1a      	lsrs	r2, r3, #16
 8010f1c:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8010f20:	3310      	adds	r3, #16
 8010f22:	b2d2      	uxtb	r2, r2
 8010f24:	701a      	strb	r2, [r3, #0]
 8010f26:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 8010f2a:	0e1a      	lsrs	r2, r3, #24
 8010f2c:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8010f30:	3311      	adds	r3, #17
 8010f32:	b2d2      	uxtb	r2, r2
 8010f34:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8010f36:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8010f3a:	330b      	adds	r3, #11
 8010f3c:	2200      	movs	r2, #0
 8010f3e:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8010f40:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8010f44:	331c      	adds	r3, #28
 8010f46:	2200      	movs	r2, #0
 8010f48:	701a      	strb	r2, [r3, #0]
 8010f4a:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8010f4e:	331d      	adds	r3, #29
 8010f50:	2200      	movs	r2, #0
 8010f52:	701a      	strb	r2, [r3, #0]
 8010f54:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8010f58:	331e      	adds	r3, #30
 8010f5a:	2200      	movs	r2, #0
 8010f5c:	701a      	strb	r2, [r3, #0]
 8010f5e:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8010f62:	331f      	adds	r3, #31
 8010f64:	2200      	movs	r2, #0
 8010f66:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8010f68:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010f6c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8010f70:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8010f74:	f8d7 1450 	ldr.w	r1, [r7, #1104]	@ 0x450
 8010f78:	4618      	mov	r0, r3
 8010f7a:	f7fe fccf 	bl	800f91c <ld_clust>
 8010f7e:	f8c7 0448 	str.w	r0, [r7, #1096]	@ 0x448
				st_clust(dir, 0);				/* cluster = 0 */
 8010f82:	2100      	movs	r1, #0
 8010f84:	f8d7 0450 	ldr.w	r0, [r7, #1104]	@ 0x450
 8010f88:	f7fe fcf5 	bl	800f976 <st_clust>
				dj.fs->wflag = 1;
 8010f8c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010f90:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8010f94:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8010f98:	2201      	movs	r2, #1
 8010f9a:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 8010f9e:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d059      	beq.n	801105a <f_open+0x346>
					dw = dj.fs->winsect;
 8010fa6:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010faa:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8010fae:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8010fb2:	f8d3 3230 	ldr.w	r3, [r3, #560]	@ 0x230
 8010fb6:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
					res = remove_chain(dj.fs, cl);
 8010fba:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010fbe:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8010fc2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8010fc6:	f8d7 1448 	ldr.w	r1, [r7, #1096]	@ 0x448
 8010fca:	4618      	mov	r0, r3
 8010fcc:	f7fe f9a6 	bl	800f31c <remove_chain>
 8010fd0:	4603      	mov	r3, r0
 8010fd2:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
					if (res == FR_OK) {
 8010fd6:	f897 3457 	ldrb.w	r3, [r7, #1111]	@ 0x457
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d13d      	bne.n	801105a <f_open+0x346>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8010fde:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010fe2:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8010fe6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8010fea:	f8d7 2448 	ldr.w	r2, [r7, #1096]	@ 0x448
 8010fee:	3a01      	subs	r2, #1
 8010ff0:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
						res = move_window(dj.fs, dw);
 8010ff4:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8010ff8:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8010ffc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011000:	f8d7 144c 	ldr.w	r1, [r7, #1100]	@ 0x44c
 8011004:	4618      	mov	r0, r3
 8011006:	f7fd fec6 	bl	800ed96 <move_window>
 801100a:	4603      	mov	r3, r0
 801100c:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
 8011010:	e023      	b.n	801105a <f_open+0x346>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8011012:	f897 3457 	ldrb.w	r3, [r7, #1111]	@ 0x457
 8011016:	2b00      	cmp	r3, #0
 8011018:	d11f      	bne.n	801105a <f_open+0x346>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 801101a:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 801101e:	330b      	adds	r3, #11
 8011020:	781b      	ldrb	r3, [r3, #0]
 8011022:	f003 0310 	and.w	r3, r3, #16
 8011026:	2b00      	cmp	r3, #0
 8011028:	d003      	beq.n	8011032 <f_open+0x31e>
					res = FR_NO_FILE;
 801102a:	2304      	movs	r3, #4
 801102c:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
 8011030:	e013      	b.n	801105a <f_open+0x346>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8011032:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8011036:	f2a3 4351 	subw	r3, r3, #1105	@ 0x451
 801103a:	781b      	ldrb	r3, [r3, #0]
 801103c:	f003 0302 	and.w	r3, r3, #2
 8011040:	2b00      	cmp	r3, #0
 8011042:	d00a      	beq.n	801105a <f_open+0x346>
 8011044:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8011048:	330b      	adds	r3, #11
 801104a:	781b      	ldrb	r3, [r3, #0]
 801104c:	f003 0301 	and.w	r3, r3, #1
 8011050:	2b00      	cmp	r3, #0
 8011052:	d002      	beq.n	801105a <f_open+0x346>
						res = FR_DENIED;
 8011054:	2307      	movs	r3, #7
 8011056:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
				}
			}
		}
		if (res == FR_OK) {
 801105a:	f897 3457 	ldrb.w	r3, [r7, #1111]	@ 0x457
 801105e:	2b00      	cmp	r3, #0
 8011060:	d151      	bne.n	8011106 <f_open+0x3f2>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8011062:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8011066:	f2a3 4351 	subw	r3, r3, #1105	@ 0x451
 801106a:	781b      	ldrb	r3, [r3, #0]
 801106c:	f003 0308 	and.w	r3, r3, #8
 8011070:	2b00      	cmp	r3, #0
 8011072:	d00b      	beq.n	801108c <f_open+0x378>
				mode |= FA__WRITTEN;
 8011074:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8011078:	f2a3 4351 	subw	r3, r3, #1105	@ 0x451
 801107c:	f507 628b 	add.w	r2, r7, #1112	@ 0x458
 8011080:	f2a2 4251 	subw	r2, r2, #1105	@ 0x451
 8011084:	7812      	ldrb	r2, [r2, #0]
 8011086:	f042 0220 	orr.w	r2, r2, #32
 801108a:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 801108c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8011090:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8011094:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011098:	f8d3 2230 	ldr.w	r2, [r3, #560]	@ 0x230
 801109c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80110a0:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80110a4:	681b      	ldr	r3, [r3, #0]
 80110a6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
			fp->dir_ptr = dir;
 80110aa:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80110ae:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 80110b8:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80110bc:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80110c0:	f2a3 4351 	subw	r3, r3, #1105	@ 0x451
 80110c4:	781b      	ldrb	r3, [r3, #0]
 80110c6:	2b01      	cmp	r3, #1
 80110c8:	bf8c      	ite	hi
 80110ca:	2301      	movhi	r3, #1
 80110cc:	2300      	movls	r3, #0
 80110ce:	b2db      	uxtb	r3, r3
 80110d0:	461a      	mov	r2, r3
 80110d2:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80110d6:	4611      	mov	r1, r2
 80110d8:	4618      	mov	r0, r3
 80110da:	f7fd fd33 	bl	800eb44 <inc_lock>
 80110de:	4602      	mov	r2, r0
 80110e0:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80110e4:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 80110ee:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80110f2:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d102      	bne.n	8011106 <f_open+0x3f2>
 8011100:	2302      	movs	r3, #2
 8011102:	f887 3457 	strb.w	r3, [r7, #1111]	@ 0x457
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8011106:	f897 3457 	ldrb.w	r3, [r7, #1111]	@ 0x457
 801110a:	2b00      	cmp	r3, #0
 801110c:	d178      	bne.n	8011200 <f_open+0x4ec>
			fp->flag = mode;					/* File access mode */
 801110e:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8011112:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	f507 628b 	add.w	r2, r7, #1112	@ 0x458
 801111c:	f2a2 4251 	subw	r2, r2, #1105	@ 0x451
 8011120:	7812      	ldrb	r2, [r2, #0]
 8011122:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
			fp->err = 0;						/* Clear error flag */
 8011126:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 801112a:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	2200      	movs	r2, #0
 8011132:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8011136:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 801113a:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 801113e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011142:	f8d7 1450 	ldr.w	r1, [r7, #1104]	@ 0x450
 8011146:	4618      	mov	r0, r3
 8011148:	f7fe fbe8 	bl	800f91c <ld_clust>
 801114c:	4602      	mov	r2, r0
 801114e:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8011152:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 801115c:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8011160:	331f      	adds	r3, #31
 8011162:	781b      	ldrb	r3, [r3, #0]
 8011164:	061a      	lsls	r2, r3, #24
 8011166:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 801116a:	331e      	adds	r3, #30
 801116c:	781b      	ldrb	r3, [r3, #0]
 801116e:	041b      	lsls	r3, r3, #16
 8011170:	431a      	orrs	r2, r3
 8011172:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8011176:	331d      	adds	r3, #29
 8011178:	781b      	ldrb	r3, [r3, #0]
 801117a:	021b      	lsls	r3, r3, #8
 801117c:	4313      	orrs	r3, r2
 801117e:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 8011182:	321c      	adds	r2, #28
 8011184:	7812      	ldrb	r2, [r2, #0]
 8011186:	431a      	orrs	r2, r3
 8011188:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 801118c:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
			fp->fptr = 0;						/* File pointer */
 8011196:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 801119a:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	2200      	movs	r2, #0
 80111a2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
			fp->dsect = 0;
 80111a6:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80111aa:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	2200      	movs	r2, #0
 80111b2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 80111b6:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80111ba:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	2200      	movs	r2, #0
 80111c2:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 80111c6:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80111ca:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80111ce:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80111d2:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80111d6:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80111da:	681b      	ldr	r3, [r3, #0]
 80111dc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
			fp->id = fp->fs->id;
 80111e0:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80111e4:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80111ee:	f8b3 2206 	ldrh.w	r2, [r3, #518]	@ 0x206
 80111f2:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80111f6:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80111fa:	681b      	ldr	r3, [r3, #0]
 80111fc:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 8011200:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8011204:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8011208:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 801120c:	f897 2457 	ldrb.w	r2, [r7, #1111]	@ 0x457
 8011210:	4611      	mov	r1, r2
 8011212:	4618      	mov	r0, r3
 8011214:	f7fd fbe7 	bl	800e9e6 <unlock_fs>
 8011218:	f897 3457 	ldrb.w	r3, [r7, #1111]	@ 0x457
}
 801121c:	4618      	mov	r0, r3
 801121e:	f507 678b 	add.w	r7, r7, #1112	@ 0x458
 8011222:	46bd      	mov	sp, r7
 8011224:	bd80      	pop	{r7, pc}

08011226 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8011226:	b580      	push	{r7, lr}
 8011228:	b08a      	sub	sp, #40	@ 0x28
 801122a:	af00      	add	r7, sp, #0
 801122c:	60f8      	str	r0, [r7, #12]
 801122e:	60b9      	str	r1, [r7, #8]
 8011230:	607a      	str	r2, [r7, #4]
 8011232:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8011234:	68bb      	ldr	r3, [r7, #8]
 8011236:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8011238:	683b      	ldr	r3, [r7, #0]
 801123a:	2200      	movs	r2, #0
 801123c:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 801123e:	68f8      	ldr	r0, [r7, #12]
 8011240:	f7ff fcc2 	bl	8010bc8 <validate>
 8011244:	4603      	mov	r3, r0
 8011246:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8011248:	7dfb      	ldrb	r3, [r7, #23]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d009      	beq.n	8011262 <f_write+0x3c>
 801124e:	68fb      	ldr	r3, [r7, #12]
 8011250:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011254:	7dfa      	ldrb	r2, [r7, #23]
 8011256:	4611      	mov	r1, r2
 8011258:	4618      	mov	r0, r3
 801125a:	f7fd fbc4 	bl	800e9e6 <unlock_fs>
 801125e:	7dfb      	ldrb	r3, [r7, #23]
 8011260:	e1d4      	b.n	801160c <f_write+0x3e6>
	if (fp->err)							/* Check error */
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	f893 3207 	ldrb.w	r3, [r3, #519]	@ 0x207
 8011268:	2b00      	cmp	r3, #0
 801126a:	d00d      	beq.n	8011288 <f_write+0x62>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8011272:	68fb      	ldr	r3, [r7, #12]
 8011274:	f893 3207 	ldrb.w	r3, [r3, #519]	@ 0x207
 8011278:	4619      	mov	r1, r3
 801127a:	4610      	mov	r0, r2
 801127c:	f7fd fbb3 	bl	800e9e6 <unlock_fs>
 8011280:	68fb      	ldr	r3, [r7, #12]
 8011282:	f893 3207 	ldrb.w	r3, [r3, #519]	@ 0x207
 8011286:	e1c1      	b.n	801160c <f_write+0x3e6>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 801128e:	f003 0302 	and.w	r3, r3, #2
 8011292:	2b00      	cmp	r3, #0
 8011294:	d108      	bne.n	80112a8 <f_write+0x82>
		LEAVE_FF(fp->fs, FR_DENIED);
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 801129c:	2107      	movs	r1, #7
 801129e:	4618      	mov	r0, r3
 80112a0:	f7fd fba1 	bl	800e9e6 <unlock_fs>
 80112a4:	2307      	movs	r3, #7
 80112a6:	e1b1      	b.n	801160c <f_write+0x3e6>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	441a      	add	r2, r3
 80112b2:	68fb      	ldr	r3, [r7, #12]
 80112b4:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 80112b8:	429a      	cmp	r2, r3
 80112ba:	f080 8182 	bcs.w	80115c2 <f_write+0x39c>
 80112be:	2300      	movs	r3, #0
 80112c0:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 80112c2:	e17e      	b.n	80115c2 <f_write+0x39c>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 80112c4:	68fb      	ldr	r3, [r7, #12]
 80112c6:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 80112ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	f040 813e 	bne.w	8011550 <f_write+0x32a>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 80112da:	0a5b      	lsrs	r3, r3, #9
 80112dc:	b2da      	uxtb	r2, r3
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80112e4:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 80112e8:	3b01      	subs	r3, #1
 80112ea:	b2db      	uxtb	r3, r3
 80112ec:	4013      	ands	r3, r2
 80112ee:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 80112f0:	7dbb      	ldrb	r3, [r7, #22]
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d15f      	bne.n	80113b6 <f_write+0x190>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	d10f      	bne.n	8011320 <f_write+0xfa>
					clst = fp->sclust;		/* Follow from the origin */
 8011300:	68fb      	ldr	r3, [r7, #12]
 8011302:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8011306:	627b      	str	r3, [r7, #36]	@ 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8011308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801130a:	2b00      	cmp	r3, #0
 801130c:	d121      	bne.n	8011352 <f_write+0x12c>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011314:	2100      	movs	r1, #0
 8011316:	4618      	mov	r0, r3
 8011318:	f7fe f85a 	bl	800f3d0 <create_chain>
 801131c:	6278      	str	r0, [r7, #36]	@ 0x24
 801131e:	e018      	b.n	8011352 <f_write+0x12c>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8011320:	68fb      	ldr	r3, [r7, #12]
 8011322:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 8011326:	2b00      	cmp	r3, #0
 8011328:	d008      	beq.n	801133c <f_write+0x116>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801132a:	68fb      	ldr	r3, [r7, #12]
 801132c:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8011330:	4619      	mov	r1, r3
 8011332:	68f8      	ldr	r0, [r7, #12]
 8011334:	f7fe f8e9 	bl	800f50a <clmt_clust>
 8011338:	6278      	str	r0, [r7, #36]	@ 0x24
 801133a:	e00a      	b.n	8011352 <f_write+0x12c>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801133c:	68fb      	ldr	r3, [r7, #12]
 801133e:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8011342:	68fb      	ldr	r3, [r7, #12]
 8011344:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8011348:	4619      	mov	r1, r3
 801134a:	4610      	mov	r0, r2
 801134c:	f7fe f840 	bl	800f3d0 <create_chain>
 8011350:	6278      	str	r0, [r7, #36]	@ 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011354:	2b00      	cmp	r3, #0
 8011356:	f000 8139 	beq.w	80115cc <f_write+0x3a6>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 801135a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801135c:	2b01      	cmp	r3, #1
 801135e:	d10c      	bne.n	801137a <f_write+0x154>
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	2202      	movs	r2, #2
 8011364:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 801136e:	2102      	movs	r1, #2
 8011370:	4618      	mov	r0, r3
 8011372:	f7fd fb38 	bl	800e9e6 <unlock_fs>
 8011376:	2302      	movs	r3, #2
 8011378:	e148      	b.n	801160c <f_write+0x3e6>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 801137a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801137c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011380:	d10c      	bne.n	801139c <f_write+0x176>
 8011382:	68fb      	ldr	r3, [r7, #12]
 8011384:	2201      	movs	r2, #1
 8011386:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 801138a:	68fb      	ldr	r3, [r7, #12]
 801138c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011390:	2101      	movs	r1, #1
 8011392:	4618      	mov	r0, r3
 8011394:	f7fd fb27 	bl	800e9e6 <unlock_fs>
 8011398:	2301      	movs	r3, #1
 801139a:	e137      	b.n	801160c <f_write+0x3e6>
				fp->clust = clst;			/* Update current cluster */
 801139c:	68fb      	ldr	r3, [r7, #12]
 801139e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80113a0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d103      	bne.n	80113b6 <f_write+0x190>
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80113b2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 80113bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d024      	beq.n	801140e <f_write+0x1e8>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80113ca:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 80113ce:	68f9      	ldr	r1, [r7, #12]
 80113d0:	68fb      	ldr	r3, [r7, #12]
 80113d2:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 80113d6:	2301      	movs	r3, #1
 80113d8:	f7fd fa40 	bl	800e85c <disk_write>
 80113dc:	4603      	mov	r3, r0
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d00c      	beq.n	80113fc <f_write+0x1d6>
					ABORT(fp->fs, FR_DISK_ERR);
 80113e2:	68fb      	ldr	r3, [r7, #12]
 80113e4:	2201      	movs	r2, #1
 80113e6:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 80113ea:	68fb      	ldr	r3, [r7, #12]
 80113ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80113f0:	2101      	movs	r1, #1
 80113f2:	4618      	mov	r0, r3
 80113f4:	f7fd faf7 	bl	800e9e6 <unlock_fs>
 80113f8:	2301      	movs	r3, #1
 80113fa:	e107      	b.n	801160c <f_write+0x3e6>
				fp->flag &= ~FA__DIRTY;
 80113fc:	68fb      	ldr	r3, [r7, #12]
 80113fe:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8011402:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011406:	b2da      	uxtb	r2, r3
 8011408:	68fb      	ldr	r3, [r7, #12]
 801140a:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8011414:	68fb      	ldr	r3, [r7, #12]
 8011416:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801141a:	4619      	mov	r1, r3
 801141c:	4610      	mov	r0, r2
 801141e:	f7fd fd95 	bl	800ef4c <clust2sect>
 8011422:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8011424:	693b      	ldr	r3, [r7, #16]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d10c      	bne.n	8011444 <f_write+0x21e>
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	2202      	movs	r2, #2
 801142e:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011438:	2102      	movs	r1, #2
 801143a:	4618      	mov	r0, r3
 801143c:	f7fd fad3 	bl	800e9e6 <unlock_fs>
 8011440:	2302      	movs	r3, #2
 8011442:	e0e3      	b.n	801160c <f_write+0x3e6>
			sect += csect;
 8011444:	7dbb      	ldrb	r3, [r7, #22]
 8011446:	693a      	ldr	r2, [r7, #16]
 8011448:	4413      	add	r3, r2
 801144a:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	0a5b      	lsrs	r3, r3, #9
 8011450:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8011452:	69fb      	ldr	r3, [r7, #28]
 8011454:	2b00      	cmp	r3, #0
 8011456:	d04f      	beq.n	80114f8 <f_write+0x2d2>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8011458:	7dba      	ldrb	r2, [r7, #22]
 801145a:	69fb      	ldr	r3, [r7, #28]
 801145c:	4413      	add	r3, r2
 801145e:	68fa      	ldr	r2, [r7, #12]
 8011460:	f8d2 2200 	ldr.w	r2, [r2, #512]	@ 0x200
 8011464:	f892 2202 	ldrb.w	r2, [r2, #514]	@ 0x202
 8011468:	4293      	cmp	r3, r2
 801146a:	d908      	bls.n	801147e <f_write+0x258>
					cc = fp->fs->csize - csect;
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011472:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8011476:	461a      	mov	r2, r3
 8011478:	7dbb      	ldrb	r3, [r7, #22]
 801147a:	1ad3      	subs	r3, r2, r3
 801147c:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011484:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 8011488:	69fb      	ldr	r3, [r7, #28]
 801148a:	693a      	ldr	r2, [r7, #16]
 801148c:	69b9      	ldr	r1, [r7, #24]
 801148e:	f7fd f9e5 	bl	800e85c <disk_write>
 8011492:	4603      	mov	r3, r0
 8011494:	2b00      	cmp	r3, #0
 8011496:	d00c      	beq.n	80114b2 <f_write+0x28c>
					ABORT(fp->fs, FR_DISK_ERR);
 8011498:	68fb      	ldr	r3, [r7, #12]
 801149a:	2201      	movs	r2, #1
 801149c:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 80114a0:	68fb      	ldr	r3, [r7, #12]
 80114a2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80114a6:	2101      	movs	r1, #1
 80114a8:	4618      	mov	r0, r3
 80114aa:	f7fd fa9c 	bl	800e9e6 <unlock_fs>
 80114ae:	2301      	movs	r3, #1
 80114b0:	e0ac      	b.n	801160c <f_write+0x3e6>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80114b2:	68fb      	ldr	r3, [r7, #12]
 80114b4:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 80114b8:	693b      	ldr	r3, [r7, #16]
 80114ba:	1ad3      	subs	r3, r2, r3
 80114bc:	69fa      	ldr	r2, [r7, #28]
 80114be:	429a      	cmp	r2, r3
 80114c0:	d916      	bls.n	80114f0 <f_write+0x2ca>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 80114c2:	68f8      	ldr	r0, [r7, #12]
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 80114ca:	693b      	ldr	r3, [r7, #16]
 80114cc:	1ad3      	subs	r3, r2, r3
 80114ce:	025b      	lsls	r3, r3, #9
 80114d0:	69ba      	ldr	r2, [r7, #24]
 80114d2:	4413      	add	r3, r2
 80114d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80114d8:	4619      	mov	r1, r3
 80114da:	f7fd f9fd 	bl	800e8d8 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 80114de:	68fb      	ldr	r3, [r7, #12]
 80114e0:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 80114e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80114e8:	b2da      	uxtb	r2, r3
 80114ea:	68fb      	ldr	r3, [r7, #12]
 80114ec:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 80114f0:	69fb      	ldr	r3, [r7, #28]
 80114f2:	025b      	lsls	r3, r3, #9
 80114f4:	623b      	str	r3, [r7, #32]
				continue;
 80114f6:	e04e      	b.n	8011596 <f_write+0x370>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 80114f8:	68fb      	ldr	r3, [r7, #12]
 80114fa:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80114fe:	693a      	ldr	r2, [r7, #16]
 8011500:	429a      	cmp	r2, r3
 8011502:	d021      	beq.n	8011548 <f_write+0x322>
				if (fp->fptr < fp->fsize &&
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8011510:	429a      	cmp	r2, r3
 8011512:	d219      	bcs.n	8011548 <f_write+0x322>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 801151a:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 801151e:	68f9      	ldr	r1, [r7, #12]
 8011520:	2301      	movs	r3, #1
 8011522:	693a      	ldr	r2, [r7, #16]
 8011524:	f7fd f97a 	bl	800e81c <disk_read>
 8011528:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 801152a:	2b00      	cmp	r3, #0
 801152c:	d00c      	beq.n	8011548 <f_write+0x322>
						ABORT(fp->fs, FR_DISK_ERR);
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	2201      	movs	r2, #1
 8011532:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 801153c:	2101      	movs	r1, #1
 801153e:	4618      	mov	r0, r3
 8011540:	f7fd fa51 	bl	800e9e6 <unlock_fs>
 8011544:	2301      	movs	r3, #1
 8011546:	e061      	b.n	801160c <f_write+0x3e6>
			}
#endif
			fp->dsect = sect;
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	693a      	ldr	r2, [r7, #16]
 801154c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8011556:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801155a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 801155e:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8011560:	6a3a      	ldr	r2, [r7, #32]
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	429a      	cmp	r2, r3
 8011566:	d901      	bls.n	801156c <f_write+0x346>
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8011572:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011576:	68fa      	ldr	r2, [r7, #12]
 8011578:	4413      	add	r3, r2
 801157a:	6a3a      	ldr	r2, [r7, #32]
 801157c:	69b9      	ldr	r1, [r7, #24]
 801157e:	4618      	mov	r0, r3
 8011580:	f7fd f9aa 	bl	800e8d8 <mem_cpy>
		fp->flag |= FA__DIRTY;
 8011584:	68fb      	ldr	r3, [r7, #12]
 8011586:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 801158a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801158e:	b2da      	uxtb	r2, r3
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8011596:	69ba      	ldr	r2, [r7, #24]
 8011598:	6a3b      	ldr	r3, [r7, #32]
 801159a:	4413      	add	r3, r2
 801159c:	61bb      	str	r3, [r7, #24]
 801159e:	68fb      	ldr	r3, [r7, #12]
 80115a0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80115a4:	6a3b      	ldr	r3, [r7, #32]
 80115a6:	441a      	add	r2, r3
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
 80115ae:	683b      	ldr	r3, [r7, #0]
 80115b0:	681a      	ldr	r2, [r3, #0]
 80115b2:	6a3b      	ldr	r3, [r7, #32]
 80115b4:	441a      	add	r2, r3
 80115b6:	683b      	ldr	r3, [r7, #0]
 80115b8:	601a      	str	r2, [r3, #0]
 80115ba:	687a      	ldr	r2, [r7, #4]
 80115bc:	6a3b      	ldr	r3, [r7, #32]
 80115be:	1ad3      	subs	r3, r2, r3
 80115c0:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	f47f ae7d 	bne.w	80112c4 <f_write+0x9e>
 80115ca:	e000      	b.n	80115ce <f_write+0x3a8>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80115cc:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 80115ce:	68fb      	ldr	r3, [r7, #12]
 80115d0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80115d4:	68fb      	ldr	r3, [r7, #12]
 80115d6:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 80115da:	429a      	cmp	r2, r3
 80115dc:	d905      	bls.n	80115ea <f_write+0x3c4>
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80115e4:	68fb      	ldr	r3, [r7, #12]
 80115e6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 80115ea:	68fb      	ldr	r3, [r7, #12]
 80115ec:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 80115f0:	f043 0320 	orr.w	r3, r3, #32
 80115f4:	b2da      	uxtb	r2, r3
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206

	LEAVE_FF(fp->fs, FR_OK);
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011602:	2100      	movs	r1, #0
 8011604:	4618      	mov	r0, r3
 8011606:	f7fd f9ee 	bl	800e9e6 <unlock_fs>
 801160a:	2300      	movs	r3, #0
}
 801160c:	4618      	mov	r0, r3
 801160e:	3728      	adds	r7, #40	@ 0x28
 8011610:	46bd      	mov	sp, r7
 8011612:	bd80      	pop	{r7, pc}

08011614 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8011614:	b580      	push	{r7, lr}
 8011616:	b086      	sub	sp, #24
 8011618:	af00      	add	r7, sp, #0
 801161a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 801161c:	6878      	ldr	r0, [r7, #4]
 801161e:	f7ff fad3 	bl	8010bc8 <validate>
 8011622:	4603      	mov	r3, r0
 8011624:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011626:	7dfb      	ldrb	r3, [r7, #23]
 8011628:	2b00      	cmp	r3, #0
 801162a:	f040 80af 	bne.w	801178c <f_sync+0x178>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8011634:	f003 0320 	and.w	r3, r3, #32
 8011638:	2b00      	cmp	r3, #0
 801163a:	f000 80a7 	beq.w	801178c <f_sync+0x178>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8011644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011648:	2b00      	cmp	r3, #0
 801164a:	d020      	beq.n	801168e <f_sync+0x7a>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011652:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 8011656:	6879      	ldr	r1, [r7, #4]
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 801165e:	2301      	movs	r3, #1
 8011660:	f7fd f8fc 	bl	800e85c <disk_write>
 8011664:	4603      	mov	r3, r0
 8011666:	2b00      	cmp	r3, #0
 8011668:	d008      	beq.n	801167c <f_sync+0x68>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011670:	2101      	movs	r1, #1
 8011672:	4618      	mov	r0, r3
 8011674:	f7fd f9b7 	bl	800e9e6 <unlock_fs>
 8011678:	2301      	movs	r3, #1
 801167a:	e090      	b.n	801179e <f_sync+0x18a>
				fp->flag &= ~FA__DIRTY;
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8011682:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011686:	b2da      	uxtb	r2, r3
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 801169a:	4619      	mov	r1, r3
 801169c:	4610      	mov	r0, r2
 801169e:	f7fd fb7a 	bl	800ed96 <move_window>
 80116a2:	4603      	mov	r3, r0
 80116a4:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 80116a6:	7dfb      	ldrb	r3, [r7, #23]
 80116a8:	2b00      	cmp	r3, #0
 80116aa:	d16f      	bne.n	801178c <f_sync+0x178>
				dir = fp->dir_ptr;
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 80116b2:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 80116b4:	693b      	ldr	r3, [r7, #16]
 80116b6:	330b      	adds	r3, #11
 80116b8:	781a      	ldrb	r2, [r3, #0]
 80116ba:	693b      	ldr	r3, [r7, #16]
 80116bc:	330b      	adds	r3, #11
 80116be:	f042 0220 	orr.w	r2, r2, #32
 80116c2:	b2d2      	uxtb	r2, r2
 80116c4:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80116cc:	693b      	ldr	r3, [r7, #16]
 80116ce:	331c      	adds	r3, #28
 80116d0:	b2d2      	uxtb	r2, r2
 80116d2:	701a      	strb	r2, [r3, #0]
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 80116da:	b29b      	uxth	r3, r3
 80116dc:	0a1b      	lsrs	r3, r3, #8
 80116de:	b29a      	uxth	r2, r3
 80116e0:	693b      	ldr	r3, [r7, #16]
 80116e2:	331d      	adds	r3, #29
 80116e4:	b2d2      	uxtb	r2, r2
 80116e6:	701a      	strb	r2, [r3, #0]
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 80116ee:	0c1a      	lsrs	r2, r3, #16
 80116f0:	693b      	ldr	r3, [r7, #16]
 80116f2:	331e      	adds	r3, #30
 80116f4:	b2d2      	uxtb	r2, r2
 80116f6:	701a      	strb	r2, [r3, #0]
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 80116fe:	0e1a      	lsrs	r2, r3, #24
 8011700:	693b      	ldr	r3, [r7, #16]
 8011702:	331f      	adds	r3, #31
 8011704:	b2d2      	uxtb	r2, r2
 8011706:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801170e:	4619      	mov	r1, r3
 8011710:	6938      	ldr	r0, [r7, #16]
 8011712:	f7fe f930 	bl	800f976 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8011716:	f7fc ffbb 	bl	800e690 <get_fattime>
 801171a:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 801171c:	693b      	ldr	r3, [r7, #16]
 801171e:	3316      	adds	r3, #22
 8011720:	68fa      	ldr	r2, [r7, #12]
 8011722:	b2d2      	uxtb	r2, r2
 8011724:	701a      	strb	r2, [r3, #0]
 8011726:	68fb      	ldr	r3, [r7, #12]
 8011728:	b29b      	uxth	r3, r3
 801172a:	0a1b      	lsrs	r3, r3, #8
 801172c:	b29a      	uxth	r2, r3
 801172e:	693b      	ldr	r3, [r7, #16]
 8011730:	3317      	adds	r3, #23
 8011732:	b2d2      	uxtb	r2, r2
 8011734:	701a      	strb	r2, [r3, #0]
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	0c1a      	lsrs	r2, r3, #16
 801173a:	693b      	ldr	r3, [r7, #16]
 801173c:	3318      	adds	r3, #24
 801173e:	b2d2      	uxtb	r2, r2
 8011740:	701a      	strb	r2, [r3, #0]
 8011742:	68fb      	ldr	r3, [r7, #12]
 8011744:	0e1a      	lsrs	r2, r3, #24
 8011746:	693b      	ldr	r3, [r7, #16]
 8011748:	3319      	adds	r3, #25
 801174a:	b2d2      	uxtb	r2, r2
 801174c:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 801174e:	693b      	ldr	r3, [r7, #16]
 8011750:	3312      	adds	r3, #18
 8011752:	2200      	movs	r2, #0
 8011754:	701a      	strb	r2, [r3, #0]
 8011756:	693b      	ldr	r3, [r7, #16]
 8011758:	3313      	adds	r3, #19
 801175a:	2200      	movs	r2, #0
 801175c:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8011764:	f023 0320 	bic.w	r3, r3, #32
 8011768:	b2da      	uxtb	r2, r3
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
				fp->fs->wflag = 1;
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011776:	2201      	movs	r2, #1
 8011778:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
				res = sync_fs(fp->fs);
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011782:	4618      	mov	r0, r3
 8011784:	f7fd fb35 	bl	800edf2 <sync_fs>
 8011788:	4603      	mov	r3, r0
 801178a:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011792:	7dfa      	ldrb	r2, [r7, #23]
 8011794:	4611      	mov	r1, r2
 8011796:	4618      	mov	r0, r3
 8011798:	f7fd f925 	bl	800e9e6 <unlock_fs>
 801179c:	7dfb      	ldrb	r3, [r7, #23]
}
 801179e:	4618      	mov	r0, r3
 80117a0:	3718      	adds	r7, #24
 80117a2:	46bd      	mov	sp, r7
 80117a4:	bd80      	pop	{r7, pc}

080117a6 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 80117a6:	b580      	push	{r7, lr}
 80117a8:	b090      	sub	sp, #64	@ 0x40
 80117aa:	af00      	add	r7, sp, #0
 80117ac:	6078      	str	r0, [r7, #4]
 80117ae:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 80117b0:	6878      	ldr	r0, [r7, #4]
 80117b2:	f7ff fa09 	bl	8010bc8 <validate>
 80117b6:	4603      	mov	r3, r0
 80117b8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80117bc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d00b      	beq.n	80117dc <f_lseek+0x36>
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80117ca:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80117ce:	4611      	mov	r1, r2
 80117d0:	4618      	mov	r0, r3
 80117d2:	f7fd f908 	bl	800e9e6 <unlock_fs>
 80117d6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80117da:	e2af      	b.n	8011d3c <f_lseek+0x596>
	if (fp->err)						/* Check error */
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	f893 3207 	ldrb.w	r3, [r3, #519]	@ 0x207
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d00d      	beq.n	8011802 <f_lseek+0x5c>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	f893 3207 	ldrb.w	r3, [r3, #519]	@ 0x207
 80117f2:	4619      	mov	r1, r3
 80117f4:	4610      	mov	r0, r2
 80117f6:	f7fd f8f6 	bl	800e9e6 <unlock_fs>
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	f893 3207 	ldrb.w	r3, [r3, #519]	@ 0x207
 8011800:	e29c      	b.n	8011d3c <f_lseek+0x596>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 8011808:	2b00      	cmp	r3, #0
 801180a:	f000 8115 	beq.w	8011a38 <f_lseek+0x292>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801180e:	683b      	ldr	r3, [r7, #0]
 8011810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011814:	d172      	bne.n	80118fc <f_lseek+0x156>
			tbl = fp->cltbl;
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 801181c:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801181e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011820:	1d1a      	adds	r2, r3, #4
 8011822:	627a      	str	r2, [r7, #36]	@ 0x24
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	617b      	str	r3, [r7, #20]
 8011828:	2302      	movs	r3, #2
 801182a:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->sclust;			/* Top of the chain */
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8011832:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8011834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011836:	2b00      	cmp	r3, #0
 8011838:	d04f      	beq.n	80118da <f_lseek+0x134>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 801183a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801183c:	613b      	str	r3, [r7, #16]
 801183e:	2300      	movs	r3, #0
 8011840:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011844:	3302      	adds	r3, #2
 8011846:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8011848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801184a:	60fb      	str	r3, [r7, #12]
 801184c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801184e:	3301      	adds	r3, #1
 8011850:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(fp->fs, cl);
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011858:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801185a:	4618      	mov	r0, r3
 801185c:	f7fd fb97 	bl	800ef8e <get_fat>
 8011860:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 8011862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011864:	2b01      	cmp	r3, #1
 8011866:	d80c      	bhi.n	8011882 <f_lseek+0xdc>
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	2202      	movs	r2, #2
 801186c:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011876:	2102      	movs	r1, #2
 8011878:	4618      	mov	r0, r3
 801187a:	f7fd f8b4 	bl	800e9e6 <unlock_fs>
 801187e:	2302      	movs	r3, #2
 8011880:	e25c      	b.n	8011d3c <f_lseek+0x596>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8011882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011888:	d10c      	bne.n	80118a4 <f_lseek+0xfe>
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	2201      	movs	r2, #1
 801188e:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011892:	687b      	ldr	r3, [r7, #4]
 8011894:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011898:	2101      	movs	r1, #1
 801189a:	4618      	mov	r0, r3
 801189c:	f7fd f8a3 	bl	800e9e6 <unlock_fs>
 80118a0:	2301      	movs	r3, #1
 80118a2:	e24b      	b.n	8011d3c <f_lseek+0x596>
					} while (cl == pcl + 1);
 80118a4:	68fb      	ldr	r3, [r7, #12]
 80118a6:	3301      	adds	r3, #1
 80118a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80118aa:	429a      	cmp	r2, r3
 80118ac:	d0cc      	beq.n	8011848 <f_lseek+0xa2>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80118ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80118b0:	697b      	ldr	r3, [r7, #20]
 80118b2:	429a      	cmp	r2, r3
 80118b4:	d809      	bhi.n	80118ca <f_lseek+0x124>
						*tbl++ = ncl; *tbl++ = tcl;
 80118b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118b8:	1d1a      	adds	r2, r3, #4
 80118ba:	627a      	str	r2, [r7, #36]	@ 0x24
 80118bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80118be:	601a      	str	r2, [r3, #0]
 80118c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118c2:	1d1a      	adds	r2, r3, #4
 80118c4:	627a      	str	r2, [r7, #36]	@ 0x24
 80118c6:	693a      	ldr	r2, [r7, #16]
 80118c8:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80118d0:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80118d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80118d6:	429a      	cmp	r2, r3
 80118d8:	d3af      	bcc.n	801183a <f_lseek+0x94>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 80118e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80118e2:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 80118e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80118e6:	697b      	ldr	r3, [r7, #20]
 80118e8:	429a      	cmp	r2, r3
 80118ea:	d803      	bhi.n	80118f4 <f_lseek+0x14e>
				*tbl = 0;		/* Terminate table */
 80118ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118ee:	2200      	movs	r2, #0
 80118f0:	601a      	str	r2, [r3, #0]
 80118f2:	e218      	b.n	8011d26 <f_lseek+0x580>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80118f4:	2311      	movs	r3, #17
 80118f6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80118fa:	e214      	b.n	8011d26 <f_lseek+0x580>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8011902:	683a      	ldr	r2, [r7, #0]
 8011904:	429a      	cmp	r2, r3
 8011906:	d903      	bls.n	8011910 <f_lseek+0x16a>
				ofs = fp->fsize;
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 801190e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	683a      	ldr	r2, [r7, #0]
 8011914:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
			if (ofs) {
 8011918:	683b      	ldr	r3, [r7, #0]
 801191a:	2b00      	cmp	r3, #0
 801191c:	f000 8203 	beq.w	8011d26 <f_lseek+0x580>
				fp->clust = clmt_clust(fp, ofs - 1);
 8011920:	683b      	ldr	r3, [r7, #0]
 8011922:	3b01      	subs	r3, #1
 8011924:	4619      	mov	r1, r3
 8011926:	6878      	ldr	r0, [r7, #4]
 8011928:	f7fd fdef 	bl	800f50a <clmt_clust>
 801192c:	4602      	mov	r2, r0
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
				dsc = clust2sect(fp->fs, fp->clust);
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8011940:	4619      	mov	r1, r3
 8011942:	4610      	mov	r0, r2
 8011944:	f7fd fb02 	bl	800ef4c <clust2sect>
 8011948:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 801194a:	69bb      	ldr	r3, [r7, #24]
 801194c:	2b00      	cmp	r3, #0
 801194e:	d10c      	bne.n	801196a <f_lseek+0x1c4>
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	2202      	movs	r2, #2
 8011954:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 801195e:	2102      	movs	r1, #2
 8011960:	4618      	mov	r0, r3
 8011962:	f7fd f840 	bl	800e9e6 <unlock_fs>
 8011966:	2302      	movs	r3, #2
 8011968:	e1e8      	b.n	8011d3c <f_lseek+0x596>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 801196a:	683b      	ldr	r3, [r7, #0]
 801196c:	3b01      	subs	r3, #1
 801196e:	0a5b      	lsrs	r3, r3, #9
 8011970:	687a      	ldr	r2, [r7, #4]
 8011972:	f8d2 2200 	ldr.w	r2, [r2, #512]	@ 0x200
 8011976:	f892 2202 	ldrb.w	r2, [r2, #514]	@ 0x202
 801197a:	3a01      	subs	r2, #1
 801197c:	4013      	ands	r3, r2
 801197e:	69ba      	ldr	r2, [r7, #24]
 8011980:	4413      	add	r3, r2
 8011982:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 801198a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801198e:	2b00      	cmp	r3, #0
 8011990:	f000 81c9 	beq.w	8011d26 <f_lseek+0x580>
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801199a:	69ba      	ldr	r2, [r7, #24]
 801199c:	429a      	cmp	r2, r3
 801199e:	f000 81c2 	beq.w	8011d26 <f_lseek+0x580>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 80119a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d024      	beq.n	80119fa <f_lseek+0x254>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80119b6:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 80119ba:	6879      	ldr	r1, [r7, #4]
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 80119c2:	2301      	movs	r3, #1
 80119c4:	f7fc ff4a 	bl	800e85c <disk_write>
 80119c8:	4603      	mov	r3, r0
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d00c      	beq.n	80119e8 <f_lseek+0x242>
							ABORT(fp->fs, FR_DISK_ERR);
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	2201      	movs	r2, #1
 80119d2:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80119dc:	2101      	movs	r1, #1
 80119de:	4618      	mov	r0, r3
 80119e0:	f7fd f801 	bl	800e9e6 <unlock_fs>
 80119e4:	2301      	movs	r3, #1
 80119e6:	e1a9      	b.n	8011d3c <f_lseek+0x596>
						fp->flag &= ~FA__DIRTY;
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 80119ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80119f2:	b2da      	uxtb	r2, r3
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011a00:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 8011a04:	6879      	ldr	r1, [r7, #4]
 8011a06:	2301      	movs	r3, #1
 8011a08:	69ba      	ldr	r2, [r7, #24]
 8011a0a:	f7fc ff07 	bl	800e81c <disk_read>
 8011a0e:	4603      	mov	r3, r0
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d00c      	beq.n	8011a2e <f_lseek+0x288>
						ABORT(fp->fs, FR_DISK_ERR);
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	2201      	movs	r2, #1
 8011a18:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011a22:	2101      	movs	r1, #1
 8011a24:	4618      	mov	r0, r3
 8011a26:	f7fc ffde 	bl	800e9e6 <unlock_fs>
 8011a2a:	2301      	movs	r3, #1
 8011a2c:	e186      	b.n	8011d3c <f_lseek+0x596>
#endif
					fp->dsect = dsc;
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	69ba      	ldr	r2, [r7, #24]
 8011a32:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
 8011a36:	e176      	b.n	8011d26 <f_lseek+0x580>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8011a3e:	683a      	ldr	r2, [r7, #0]
 8011a40:	429a      	cmp	r2, r3
 8011a42:	d90a      	bls.n	8011a5a <f_lseek+0x2b4>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8011a4a:	f003 0302 	and.w	r3, r3, #2
 8011a4e:	2b00      	cmp	r3, #0
 8011a50:	d103      	bne.n	8011a5a <f_lseek+0x2b4>
#endif
			) ofs = fp->fsize;
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8011a58:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8011a60:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8011a62:	2300      	movs	r3, #0
 8011a64:	637b      	str	r3, [r7, #52]	@ 0x34
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011a6a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
		if (ofs) {
 8011a6e:	683b      	ldr	r3, [r7, #0]
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	f000 80ea 	beq.w	8011c4a <f_lseek+0x4a4>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011a7c:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8011a80:	025b      	lsls	r3, r3, #9
 8011a82:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8011a84:	6a3b      	ldr	r3, [r7, #32]
 8011a86:	2b00      	cmp	r3, #0
 8011a88:	d01e      	beq.n	8011ac8 <f_lseek+0x322>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8011a8a:	683b      	ldr	r3, [r7, #0]
 8011a8c:	1e5a      	subs	r2, r3, #1
 8011a8e:	69fb      	ldr	r3, [r7, #28]
 8011a90:	fbb2 f2f3 	udiv	r2, r2, r3
 8011a94:	6a3b      	ldr	r3, [r7, #32]
 8011a96:	1e59      	subs	r1, r3, #1
 8011a98:	69fb      	ldr	r3, [r7, #28]
 8011a9a:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8011a9e:	429a      	cmp	r2, r3
 8011aa0:	d312      	bcc.n	8011ac8 <f_lseek+0x322>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8011aa2:	6a3b      	ldr	r3, [r7, #32]
 8011aa4:	1e5a      	subs	r2, r3, #1
 8011aa6:	69fb      	ldr	r3, [r7, #28]
 8011aa8:	425b      	negs	r3, r3
 8011aaa:	401a      	ands	r2, r3
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
				ofs -= fp->fptr;
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8011ab8:	683a      	ldr	r2, [r7, #0]
 8011aba:	1ad3      	subs	r3, r2, r3
 8011abc:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8011ac4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011ac6:	e037      	b.n	8011b38 <f_lseek+0x392>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8011ace:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8011ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d12c      	bne.n	8011b30 <f_lseek+0x38a>
					clst = create_chain(fp->fs, 0);
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011adc:	2100      	movs	r1, #0
 8011ade:	4618      	mov	r0, r3
 8011ae0:	f7fd fc76 	bl	800f3d0 <create_chain>
 8011ae4:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8011ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ae8:	2b01      	cmp	r3, #1
 8011aea:	d10c      	bne.n	8011b06 <f_lseek+0x360>
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	2202      	movs	r2, #2
 8011af0:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011afa:	2102      	movs	r1, #2
 8011afc:	4618      	mov	r0, r3
 8011afe:	f7fc ff72 	bl	800e9e6 <unlock_fs>
 8011b02:	2302      	movs	r3, #2
 8011b04:	e11a      	b.n	8011d3c <f_lseek+0x596>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8011b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b0c:	d10c      	bne.n	8011b28 <f_lseek+0x382>
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	2201      	movs	r2, #1
 8011b12:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011b1c:	2101      	movs	r1, #1
 8011b1e:	4618      	mov	r0, r3
 8011b20:	f7fc ff61 	bl	800e9e6 <unlock_fs>
 8011b24:	2301      	movs	r3, #1
 8011b26:	e109      	b.n	8011d3c <f_lseek+0x596>
					fp->sclust = clst;
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011b2c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
				}
#endif
				fp->clust = clst;
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011b34:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
			}
			if (clst != 0) {
 8011b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	f000 8085 	beq.w	8011c4a <f_lseek+0x4a4>
				while (ofs > bcs) {						/* Cluster following loop */
 8011b40:	e055      	b.n	8011bee <f_lseek+0x448>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8011b48:	f003 0302 	and.w	r3, r3, #2
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d00d      	beq.n	8011b6c <f_lseek+0x3c6>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011b56:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011b58:	4618      	mov	r0, r3
 8011b5a:	f7fd fc39 	bl	800f3d0 <create_chain>
 8011b5e:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 8011b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b62:	2b00      	cmp	r3, #0
 8011b64:	d10a      	bne.n	8011b7c <f_lseek+0x3d6>
							ofs = bcs; break;
 8011b66:	69fb      	ldr	r3, [r7, #28]
 8011b68:	603b      	str	r3, [r7, #0]
 8011b6a:	e044      	b.n	8011bf6 <f_lseek+0x450>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011b72:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011b74:	4618      	mov	r0, r3
 8011b76:	f7fd fa0a 	bl	800ef8e <get_fat>
 8011b7a:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8011b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b82:	d10c      	bne.n	8011b9e <f_lseek+0x3f8>
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	2201      	movs	r2, #1
 8011b88:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011b92:	2101      	movs	r1, #1
 8011b94:	4618      	mov	r0, r3
 8011b96:	f7fc ff26 	bl	800e9e6 <unlock_fs>
 8011b9a:	2301      	movs	r3, #1
 8011b9c:	e0ce      	b.n	8011d3c <f_lseek+0x596>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 8011b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ba0:	2b01      	cmp	r3, #1
 8011ba2:	d907      	bls.n	8011bb4 <f_lseek+0x40e>
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011baa:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8011bae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011bb0:	429a      	cmp	r2, r3
 8011bb2:	d30c      	bcc.n	8011bce <f_lseek+0x428>
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	2202      	movs	r2, #2
 8011bb8:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011bc2:	2102      	movs	r1, #2
 8011bc4:	4618      	mov	r0, r3
 8011bc6:	f7fc ff0e 	bl	800e9e6 <unlock_fs>
 8011bca:	2302      	movs	r3, #2
 8011bcc:	e0b6      	b.n	8011d3c <f_lseek+0x596>
					fp->clust = clst;
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011bd2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
					fp->fptr += bcs;
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8011bdc:	69fb      	ldr	r3, [r7, #28]
 8011bde:	441a      	add	r2, r3
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
					ofs -= bcs;
 8011be6:	683a      	ldr	r2, [r7, #0]
 8011be8:	69fb      	ldr	r3, [r7, #28]
 8011bea:	1ad3      	subs	r3, r2, r3
 8011bec:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 8011bee:	683a      	ldr	r2, [r7, #0]
 8011bf0:	69fb      	ldr	r3, [r7, #28]
 8011bf2:	429a      	cmp	r2, r3
 8011bf4:	d8a5      	bhi.n	8011b42 <f_lseek+0x39c>
				}
				fp->fptr += ofs;
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8011bfc:	683b      	ldr	r3, [r7, #0]
 8011bfe:	441a      	add	r2, r3
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
				if (ofs % SS(fp->fs)) {
 8011c06:	683b      	ldr	r3, [r7, #0]
 8011c08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d01c      	beq.n	8011c4a <f_lseek+0x4a4>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011c16:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011c18:	4618      	mov	r0, r3
 8011c1a:	f7fd f997 	bl	800ef4c <clust2sect>
 8011c1e:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8011c20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d10c      	bne.n	8011c40 <f_lseek+0x49a>
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	2202      	movs	r2, #2
 8011c2a:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011c34:	2102      	movs	r1, #2
 8011c36:	4618      	mov	r0, r3
 8011c38:	f7fc fed5 	bl	800e9e6 <unlock_fs>
 8011c3c:	2302      	movs	r3, #2
 8011c3e:	e07d      	b.n	8011d3c <f_lseek+0x596>
					nsect += ofs / SS(fp->fs);
 8011c40:	683b      	ldr	r3, [r7, #0]
 8011c42:	0a5b      	lsrs	r3, r3, #9
 8011c44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011c46:	4413      	add	r3, r2
 8011c48:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8011c50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	d04f      	beq.n	8011cf8 <f_lseek+0x552>
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8011c5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011c60:	429a      	cmp	r2, r3
 8011c62:	d049      	beq.n	8011cf8 <f_lseek+0x552>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8011c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d024      	beq.n	8011cbc <f_lseek+0x516>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011c78:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 8011c7c:	6879      	ldr	r1, [r7, #4]
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8011c84:	2301      	movs	r3, #1
 8011c86:	f7fc fde9 	bl	800e85c <disk_write>
 8011c8a:	4603      	mov	r3, r0
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d00c      	beq.n	8011caa <f_lseek+0x504>
					ABORT(fp->fs, FR_DISK_ERR);
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	2201      	movs	r2, #1
 8011c94:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011c9e:	2101      	movs	r1, #1
 8011ca0:	4618      	mov	r0, r3
 8011ca2:	f7fc fea0 	bl	800e9e6 <unlock_fs>
 8011ca6:	2301      	movs	r3, #1
 8011ca8:	e048      	b.n	8011d3c <f_lseek+0x596>
				fp->flag &= ~FA__DIRTY;
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8011cb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011cb4:	b2da      	uxtb	r2, r3
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011cc2:	f893 0201 	ldrb.w	r0, [r3, #513]	@ 0x201
 8011cc6:	6879      	ldr	r1, [r7, #4]
 8011cc8:	2301      	movs	r3, #1
 8011cca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011ccc:	f7fc fda6 	bl	800e81c <disk_read>
 8011cd0:	4603      	mov	r3, r0
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d00c      	beq.n	8011cf0 <f_lseek+0x54a>
				ABORT(fp->fs, FR_DISK_ERR);
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	2201      	movs	r2, #1
 8011cda:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011ce4:	2101      	movs	r1, #1
 8011ce6:	4618      	mov	r0, r3
 8011ce8:	f7fc fe7d 	bl	800e9e6 <unlock_fs>
 8011cec:	2301      	movs	r3, #1
 8011cee:	e025      	b.n	8011d3c <f_lseek+0x596>
#endif
			fp->dsect = nsect;
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011cf4:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8011d04:	429a      	cmp	r2, r3
 8011d06:	d90e      	bls.n	8011d26 <f_lseek+0x580>
			fp->fsize = fp->fptr;
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
			fp->flag |= FA__WRITTEN;
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	f893 3206 	ldrb.w	r3, [r3, #518]	@ 0x206
 8011d1a:	f043 0320 	orr.w	r3, r3, #32
 8011d1e:	b2da      	uxtb	r2, r3
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8011d2c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8011d30:	4611      	mov	r1, r2
 8011d32:	4618      	mov	r0, r3
 8011d34:	f7fc fe57 	bl	800e9e6 <unlock_fs>
 8011d38:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8011d3c:	4618      	mov	r0, r3
 8011d3e:	3740      	adds	r7, #64	@ 0x40
 8011d40:	46bd      	mov	sp, r7
 8011d42:	bd80      	pop	{r7, pc}

08011d44 <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 8011d44:	b580      	push	{r7, lr}
 8011d46:	b084      	sub	sp, #16
 8011d48:	af00      	add	r7, sp, #0
 8011d4a:	6078      	str	r0, [r7, #4]
 8011d4c:	460b      	mov	r3, r1
 8011d4e:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 8011d50:	78fb      	ldrb	r3, [r7, #3]
 8011d52:	2b0a      	cmp	r3, #10
 8011d54:	d103      	bne.n	8011d5e <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8011d56:	210d      	movs	r1, #13
 8011d58:	6878      	ldr	r0, [r7, #4]
 8011d5a:	f7ff fff3 	bl	8011d44 <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	685b      	ldr	r3, [r3, #4]
 8011d62:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8011d64:	68fb      	ldr	r3, [r7, #12]
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	db25      	blt.n	8011db6 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8011d6a:	68fb      	ldr	r3, [r7, #12]
 8011d6c:	1c5a      	adds	r2, r3, #1
 8011d6e:	60fa      	str	r2, [r7, #12]
 8011d70:	687a      	ldr	r2, [r7, #4]
 8011d72:	4413      	add	r3, r2
 8011d74:	78fa      	ldrb	r2, [r7, #3]
 8011d76:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8011d78:	68fb      	ldr	r3, [r7, #12]
 8011d7a:	2b3c      	cmp	r3, #60	@ 0x3c
 8011d7c:	dd12      	ble.n	8011da4 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	6818      	ldr	r0, [r3, #0]
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	f103 010c 	add.w	r1, r3, #12
 8011d88:	68fa      	ldr	r2, [r7, #12]
 8011d8a:	f107 0308 	add.w	r3, r7, #8
 8011d8e:	f7ff fa4a 	bl	8011226 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8011d92:	68ba      	ldr	r2, [r7, #8]
 8011d94:	68fb      	ldr	r3, [r7, #12]
 8011d96:	429a      	cmp	r2, r3
 8011d98:	d101      	bne.n	8011d9e <putc_bfd+0x5a>
 8011d9a:	2300      	movs	r3, #0
 8011d9c:	e001      	b.n	8011da2 <putc_bfd+0x5e>
 8011d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8011da2:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	68fa      	ldr	r2, [r7, #12]
 8011da8:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	689b      	ldr	r3, [r3, #8]
 8011dae:	1c5a      	adds	r2, r3, #1
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	609a      	str	r2, [r3, #8]
 8011db4:	e000      	b.n	8011db8 <putc_bfd+0x74>
	if (i < 0) return;
 8011db6:	bf00      	nop
}
 8011db8:	3710      	adds	r7, #16
 8011dba:	46bd      	mov	sp, r7
 8011dbc:	bd80      	pop	{r7, pc}

08011dbe <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8011dbe:	b590      	push	{r4, r7, lr}
 8011dc0:	b097      	sub	sp, #92	@ 0x5c
 8011dc2:	af00      	add	r7, sp, #0
 8011dc4:	6078      	str	r0, [r7, #4]
 8011dc6:	6039      	str	r1, [r7, #0]
	putbuff pb;
	UINT nw;


	pb.fp = fp;				/* Initialize output buffer */
 8011dc8:	683b      	ldr	r3, [r7, #0]
 8011dca:	60fb      	str	r3, [r7, #12]
	pb.nchr = pb.idx = 0;
 8011dcc:	2300      	movs	r3, #0
 8011dce:	613b      	str	r3, [r7, #16]
 8011dd0:	693b      	ldr	r3, [r7, #16]
 8011dd2:	617b      	str	r3, [r7, #20]

	while (*str)			/* Put the string */
 8011dd4:	e009      	b.n	8011dea <f_puts+0x2c>
		putc_bfd(&pb, *str++);
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	1c5a      	adds	r2, r3, #1
 8011dda:	607a      	str	r2, [r7, #4]
 8011ddc:	781a      	ldrb	r2, [r3, #0]
 8011dde:	f107 030c 	add.w	r3, r7, #12
 8011de2:	4611      	mov	r1, r2
 8011de4:	4618      	mov	r0, r3
 8011de6:	f7ff ffad 	bl	8011d44 <putc_bfd>
	while (*str)			/* Put the string */
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	781b      	ldrb	r3, [r3, #0]
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d1f1      	bne.n	8011dd6 <f_puts+0x18>

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 8011df2:	693b      	ldr	r3, [r7, #16]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	db15      	blt.n	8011e24 <f_puts+0x66>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 8011df8:	68f8      	ldr	r0, [r7, #12]
 8011dfa:	693b      	ldr	r3, [r7, #16]
 8011dfc:	461c      	mov	r4, r3
 8011dfe:	f107 0208 	add.w	r2, r7, #8
 8011e02:	f107 030c 	add.w	r3, r7, #12
 8011e06:	f103 010c 	add.w	r1, r3, #12
 8011e0a:	4613      	mov	r3, r2
 8011e0c:	4622      	mov	r2, r4
 8011e0e:	f7ff fa0a 	bl	8011226 <f_write>
 8011e12:	4603      	mov	r3, r0
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d105      	bne.n	8011e24 <f_puts+0x66>
		&& (UINT)pb.idx == nw) return pb.nchr;
 8011e18:	693b      	ldr	r3, [r7, #16]
 8011e1a:	68ba      	ldr	r2, [r7, #8]
 8011e1c:	4293      	cmp	r3, r2
 8011e1e:	d101      	bne.n	8011e24 <f_puts+0x66>
 8011e20:	697b      	ldr	r3, [r7, #20]
 8011e22:	e001      	b.n	8011e28 <f_puts+0x6a>
	return EOF;
 8011e24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011e28:	4618      	mov	r0, r3
 8011e2a:	375c      	adds	r7, #92	@ 0x5c
 8011e2c:	46bd      	mov	sp, r7
 8011e2e:	bd90      	pop	{r4, r7, pc}

08011e30 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011e30:	b480      	push	{r7}
 8011e32:	b087      	sub	sp, #28
 8011e34:	af00      	add	r7, sp, #0
 8011e36:	60f8      	str	r0, [r7, #12]
 8011e38:	60b9      	str	r1, [r7, #8]
 8011e3a:	4613      	mov	r3, r2
 8011e3c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011e3e:	2301      	movs	r3, #1
 8011e40:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011e42:	2300      	movs	r3, #0
 8011e44:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8011e46:	4b1e      	ldr	r3, [pc, #120]	@ (8011ec0 <FATFS_LinkDriverEx+0x90>)
 8011e48:	7a5b      	ldrb	r3, [r3, #9]
 8011e4a:	b2db      	uxtb	r3, r3
 8011e4c:	2b01      	cmp	r3, #1
 8011e4e:	d831      	bhi.n	8011eb4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011e50:	4b1b      	ldr	r3, [pc, #108]	@ (8011ec0 <FATFS_LinkDriverEx+0x90>)
 8011e52:	7a5b      	ldrb	r3, [r3, #9]
 8011e54:	b2db      	uxtb	r3, r3
 8011e56:	461a      	mov	r2, r3
 8011e58:	4b19      	ldr	r3, [pc, #100]	@ (8011ec0 <FATFS_LinkDriverEx+0x90>)
 8011e5a:	2100      	movs	r1, #0
 8011e5c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8011e5e:	4b18      	ldr	r3, [pc, #96]	@ (8011ec0 <FATFS_LinkDriverEx+0x90>)
 8011e60:	7a5b      	ldrb	r3, [r3, #9]
 8011e62:	b2db      	uxtb	r3, r3
 8011e64:	4a16      	ldr	r2, [pc, #88]	@ (8011ec0 <FATFS_LinkDriverEx+0x90>)
 8011e66:	009b      	lsls	r3, r3, #2
 8011e68:	4413      	add	r3, r2
 8011e6a:	68fa      	ldr	r2, [r7, #12]
 8011e6c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8011e6e:	4b14      	ldr	r3, [pc, #80]	@ (8011ec0 <FATFS_LinkDriverEx+0x90>)
 8011e70:	7a5b      	ldrb	r3, [r3, #9]
 8011e72:	b2db      	uxtb	r3, r3
 8011e74:	461a      	mov	r2, r3
 8011e76:	4b12      	ldr	r3, [pc, #72]	@ (8011ec0 <FATFS_LinkDriverEx+0x90>)
 8011e78:	4413      	add	r3, r2
 8011e7a:	79fa      	ldrb	r2, [r7, #7]
 8011e7c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011e7e:	4b10      	ldr	r3, [pc, #64]	@ (8011ec0 <FATFS_LinkDriverEx+0x90>)
 8011e80:	7a5b      	ldrb	r3, [r3, #9]
 8011e82:	b2db      	uxtb	r3, r3
 8011e84:	1c5a      	adds	r2, r3, #1
 8011e86:	b2d1      	uxtb	r1, r2
 8011e88:	4a0d      	ldr	r2, [pc, #52]	@ (8011ec0 <FATFS_LinkDriverEx+0x90>)
 8011e8a:	7251      	strb	r1, [r2, #9]
 8011e8c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011e8e:	7dbb      	ldrb	r3, [r7, #22]
 8011e90:	3330      	adds	r3, #48	@ 0x30
 8011e92:	b2da      	uxtb	r2, r3
 8011e94:	68bb      	ldr	r3, [r7, #8]
 8011e96:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011e98:	68bb      	ldr	r3, [r7, #8]
 8011e9a:	3301      	adds	r3, #1
 8011e9c:	223a      	movs	r2, #58	@ 0x3a
 8011e9e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011ea0:	68bb      	ldr	r3, [r7, #8]
 8011ea2:	3302      	adds	r3, #2
 8011ea4:	222f      	movs	r2, #47	@ 0x2f
 8011ea6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011ea8:	68bb      	ldr	r3, [r7, #8]
 8011eaa:	3303      	adds	r3, #3
 8011eac:	2200      	movs	r2, #0
 8011eae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011eb0:	2300      	movs	r3, #0
 8011eb2:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8011eb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8011eb6:	4618      	mov	r0, r3
 8011eb8:	371c      	adds	r7, #28
 8011eba:	46bd      	mov	sp, r7
 8011ebc:	bc80      	pop	{r7}
 8011ebe:	4770      	bx	lr
 8011ec0:	20001318 	.word	0x20001318

08011ec4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8011ec4:	b580      	push	{r7, lr}
 8011ec6:	b082      	sub	sp, #8
 8011ec8:	af00      	add	r7, sp, #0
 8011eca:	6078      	str	r0, [r7, #4]
 8011ecc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011ece:	2200      	movs	r2, #0
 8011ed0:	6839      	ldr	r1, [r7, #0]
 8011ed2:	6878      	ldr	r0, [r7, #4]
 8011ed4:	f7ff ffac 	bl	8011e30 <FATFS_LinkDriverEx>
 8011ed8:	4603      	mov	r3, r0
}
 8011eda:	4618      	mov	r0, r3
 8011edc:	3708      	adds	r7, #8
 8011ede:	46bd      	mov	sp, r7
 8011ee0:	bd80      	pop	{r7, pc}
	...

08011ee4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8011ee4:	b580      	push	{r7, lr}
 8011ee6:	b082      	sub	sp, #8
 8011ee8:	af00      	add	r7, sp, #0
 8011eea:	4603      	mov	r3, r0
 8011eec:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8011eee:	4b0b      	ldr	r3, [pc, #44]	@ (8011f1c <SD_initialize+0x38>)
 8011ef0:	2201      	movs	r2, #1
 8011ef2:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 8011ef4:	f7fc fbd4 	bl	800e6a0 <BSP_SD_Init>
 8011ef8:	4603      	mov	r3, r0
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d107      	bne.n	8011f0e <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8011efe:	4b07      	ldr	r3, [pc, #28]	@ (8011f1c <SD_initialize+0x38>)
 8011f00:	781b      	ldrb	r3, [r3, #0]
 8011f02:	b2db      	uxtb	r3, r3
 8011f04:	f023 0301 	bic.w	r3, r3, #1
 8011f08:	b2da      	uxtb	r2, r3
 8011f0a:	4b04      	ldr	r3, [pc, #16]	@ (8011f1c <SD_initialize+0x38>)
 8011f0c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8011f0e:	4b03      	ldr	r3, [pc, #12]	@ (8011f1c <SD_initialize+0x38>)
 8011f10:	781b      	ldrb	r3, [r3, #0]
 8011f12:	b2db      	uxtb	r3, r3
}
 8011f14:	4618      	mov	r0, r3
 8011f16:	3708      	adds	r7, #8
 8011f18:	46bd      	mov	sp, r7
 8011f1a:	bd80      	pop	{r7, pc}
 8011f1c:	20000075 	.word	0x20000075

08011f20 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8011f20:	b580      	push	{r7, lr}
 8011f22:	b082      	sub	sp, #8
 8011f24:	af00      	add	r7, sp, #0
 8011f26:	4603      	mov	r3, r0
 8011f28:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8011f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8011f58 <SD_status+0x38>)
 8011f2c:	2201      	movs	r2, #1
 8011f2e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8011f30:	f7fc fc0a 	bl	800e748 <BSP_SD_GetCardState>
 8011f34:	4603      	mov	r3, r0
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d107      	bne.n	8011f4a <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8011f3a:	4b07      	ldr	r3, [pc, #28]	@ (8011f58 <SD_status+0x38>)
 8011f3c:	781b      	ldrb	r3, [r3, #0]
 8011f3e:	b2db      	uxtb	r3, r3
 8011f40:	f023 0301 	bic.w	r3, r3, #1
 8011f44:	b2da      	uxtb	r2, r3
 8011f46:	4b04      	ldr	r3, [pc, #16]	@ (8011f58 <SD_status+0x38>)
 8011f48:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 8011f4a:	4b03      	ldr	r3, [pc, #12]	@ (8011f58 <SD_status+0x38>)
 8011f4c:	781b      	ldrb	r3, [r3, #0]
 8011f4e:	b2db      	uxtb	r3, r3
}
 8011f50:	4618      	mov	r0, r3
 8011f52:	3708      	adds	r7, #8
 8011f54:	46bd      	mov	sp, r7
 8011f56:	bd80      	pop	{r7, pc}
 8011f58:	20000075 	.word	0x20000075

08011f5c <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8011f5c:	b580      	push	{r7, lr}
 8011f5e:	b086      	sub	sp, #24
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	60b9      	str	r1, [r7, #8]
 8011f64:	607a      	str	r2, [r7, #4]
 8011f66:	603b      	str	r3, [r7, #0]
 8011f68:	4603      	mov	r3, r0
 8011f6a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8011f6c:	2301      	movs	r3, #1
 8011f6e:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 8011f70:	4b0f      	ldr	r3, [pc, #60]	@ (8011fb0 <SD_read+0x54>)
 8011f72:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 8011f74:	4b0f      	ldr	r3, [pc, #60]	@ (8011fb4 <SD_read+0x58>)
 8011f76:	683a      	ldr	r2, [r7, #0]
 8011f78:	6879      	ldr	r1, [r7, #4]
 8011f7a:	68b8      	ldr	r0, [r7, #8]
 8011f7c:	f7fc fba8 	bl	800e6d0 <BSP_SD_ReadBlocks>
 8011f80:	4603      	mov	r3, r0
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d10e      	bne.n	8011fa4 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 8011f86:	e006      	b.n	8011f96 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 8011f88:	693b      	ldr	r3, [r7, #16]
 8011f8a:	1e5a      	subs	r2, r3, #1
 8011f8c:	613a      	str	r2, [r7, #16]
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d101      	bne.n	8011f96 <SD_read+0x3a>
      {
        return RES_ERROR;
 8011f92:	2301      	movs	r3, #1
 8011f94:	e007      	b.n	8011fa6 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 8011f96:	f7fc fbd7 	bl	800e748 <BSP_SD_GetCardState>
 8011f9a:	4603      	mov	r3, r0
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d1f3      	bne.n	8011f88 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 8011fa0:	2300      	movs	r3, #0
 8011fa2:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 8011fa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8011fa6:	4618      	mov	r0, r3
 8011fa8:	3718      	adds	r7, #24
 8011faa:	46bd      	mov	sp, r7
 8011fac:	bd80      	pop	{r7, pc}
 8011fae:	bf00      	nop
 8011fb0:	000186a0 	.word	0x000186a0
 8011fb4:	05f5e100 	.word	0x05f5e100

08011fb8 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8011fb8:	b580      	push	{r7, lr}
 8011fba:	b086      	sub	sp, #24
 8011fbc:	af00      	add	r7, sp, #0
 8011fbe:	60b9      	str	r1, [r7, #8]
 8011fc0:	607a      	str	r2, [r7, #4]
 8011fc2:	603b      	str	r3, [r7, #0]
 8011fc4:	4603      	mov	r3, r0
 8011fc6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8011fc8:	2301      	movs	r3, #1
 8011fca:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 8011fcc:	4b0f      	ldr	r3, [pc, #60]	@ (801200c <SD_write+0x54>)
 8011fce:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 8011fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8012010 <SD_write+0x58>)
 8011fd2:	683a      	ldr	r2, [r7, #0]
 8011fd4:	6879      	ldr	r1, [r7, #4]
 8011fd6:	68b8      	ldr	r0, [r7, #8]
 8011fd8:	f7fc fb98 	bl	800e70c <BSP_SD_WriteBlocks>
 8011fdc:	4603      	mov	r3, r0
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d10e      	bne.n	8012000 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 8011fe2:	e006      	b.n	8011ff2 <SD_write+0x3a>
    {
      if (timeout-- == 0)
 8011fe4:	693b      	ldr	r3, [r7, #16]
 8011fe6:	1e5a      	subs	r2, r3, #1
 8011fe8:	613a      	str	r2, [r7, #16]
 8011fea:	2b00      	cmp	r3, #0
 8011fec:	d101      	bne.n	8011ff2 <SD_write+0x3a>
      {
        return RES_ERROR;
 8011fee:	2301      	movs	r3, #1
 8011ff0:	e007      	b.n	8012002 <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 8011ff2:	f7fc fba9 	bl	800e748 <BSP_SD_GetCardState>
 8011ff6:	4603      	mov	r3, r0
 8011ff8:	2b00      	cmp	r3, #0
 8011ffa:	d1f3      	bne.n	8011fe4 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 8011ffc:	2300      	movs	r3, #0
 8011ffe:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 8012000:	7dfb      	ldrb	r3, [r7, #23]
}
 8012002:	4618      	mov	r0, r3
 8012004:	3718      	adds	r7, #24
 8012006:	46bd      	mov	sp, r7
 8012008:	bd80      	pop	{r7, pc}
 801200a:	bf00      	nop
 801200c:	000186a0 	.word	0x000186a0
 8012010:	05f5e100 	.word	0x05f5e100

08012014 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8012014:	b580      	push	{r7, lr}
 8012016:	b08c      	sub	sp, #48	@ 0x30
 8012018:	af00      	add	r7, sp, #0
 801201a:	4603      	mov	r3, r0
 801201c:	603a      	str	r2, [r7, #0]
 801201e:	71fb      	strb	r3, [r7, #7]
 8012020:	460b      	mov	r3, r1
 8012022:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8012024:	2301      	movs	r3, #1
 8012026:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801202a:	4b24      	ldr	r3, [pc, #144]	@ (80120bc <SD_ioctl+0xa8>)
 801202c:	781b      	ldrb	r3, [r3, #0]
 801202e:	b2db      	uxtb	r3, r3
 8012030:	f003 0301 	and.w	r3, r3, #1
 8012034:	2b00      	cmp	r3, #0
 8012036:	d001      	beq.n	801203c <SD_ioctl+0x28>
 8012038:	2303      	movs	r3, #3
 801203a:	e03b      	b.n	80120b4 <SD_ioctl+0xa0>
  
  switch (cmd)
 801203c:	79bb      	ldrb	r3, [r7, #6]
 801203e:	2b03      	cmp	r3, #3
 8012040:	d833      	bhi.n	80120aa <SD_ioctl+0x96>
 8012042:	a201      	add	r2, pc, #4	@ (adr r2, 8012048 <SD_ioctl+0x34>)
 8012044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012048:	08012059 	.word	0x08012059
 801204c:	08012061 	.word	0x08012061
 8012050:	08012079 	.word	0x08012079
 8012054:	08012093 	.word	0x08012093
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8012058:	2300      	movs	r3, #0
 801205a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801205e:	e027      	b.n	80120b0 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8012060:	f107 030c 	add.w	r3, r7, #12
 8012064:	4618      	mov	r0, r3
 8012066:	f7fc fb7f 	bl	800e768 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 801206a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801206c:	683b      	ldr	r3, [r7, #0]
 801206e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012070:	2300      	movs	r3, #0
 8012072:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012076:	e01b      	b.n	80120b0 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012078:	f107 030c 	add.w	r3, r7, #12
 801207c:	4618      	mov	r0, r3
 801207e:	f7fc fb73 	bl	800e768 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8012082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012084:	b29a      	uxth	r2, r3
 8012086:	683b      	ldr	r3, [r7, #0]
 8012088:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 801208a:	2300      	movs	r3, #0
 801208c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012090:	e00e      	b.n	80120b0 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012092:	f107 030c 	add.w	r3, r7, #12
 8012096:	4618      	mov	r0, r3
 8012098:	f7fc fb66 	bl	800e768 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 801209c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801209e:	683b      	ldr	r3, [r7, #0]
 80120a0:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80120a2:	2300      	movs	r3, #0
 80120a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80120a8:	e002      	b.n	80120b0 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 80120aa:	2304      	movs	r3, #4
 80120ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }
  
  return res;
 80120b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80120b4:	4618      	mov	r0, r3
 80120b6:	3730      	adds	r7, #48	@ 0x30
 80120b8:	46bd      	mov	sp, r7
 80120ba:	bd80      	pop	{r7, pc}
 80120bc:	20000075 	.word	0x20000075

080120c0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 80120c0:	b480      	push	{r7}
 80120c2:	b085      	sub	sp, #20
 80120c4:	af00      	add	r7, sp, #0
 80120c6:	4603      	mov	r3, r0
 80120c8:	6039      	str	r1, [r7, #0]
 80120ca:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80120cc:	88fb      	ldrh	r3, [r7, #6]
 80120ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80120d0:	d802      	bhi.n	80120d8 <ff_convert+0x18>
		c = chr;
 80120d2:	88fb      	ldrh	r3, [r7, #6]
 80120d4:	81fb      	strh	r3, [r7, #14]
 80120d6:	e025      	b.n	8012124 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 80120d8:	683b      	ldr	r3, [r7, #0]
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d00b      	beq.n	80120f6 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80120de:	88fb      	ldrh	r3, [r7, #6]
 80120e0:	2bff      	cmp	r3, #255	@ 0xff
 80120e2:	d805      	bhi.n	80120f0 <ff_convert+0x30>
 80120e4:	88fb      	ldrh	r3, [r7, #6]
 80120e6:	3b80      	subs	r3, #128	@ 0x80
 80120e8:	4a11      	ldr	r2, [pc, #68]	@ (8012130 <ff_convert+0x70>)
 80120ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80120ee:	e000      	b.n	80120f2 <ff_convert+0x32>
 80120f0:	2300      	movs	r3, #0
 80120f2:	81fb      	strh	r3, [r7, #14]
 80120f4:	e016      	b.n	8012124 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 80120f6:	2300      	movs	r3, #0
 80120f8:	81fb      	strh	r3, [r7, #14]
 80120fa:	e009      	b.n	8012110 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80120fc:	89fb      	ldrh	r3, [r7, #14]
 80120fe:	4a0c      	ldr	r2, [pc, #48]	@ (8012130 <ff_convert+0x70>)
 8012100:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012104:	88fa      	ldrh	r2, [r7, #6]
 8012106:	429a      	cmp	r2, r3
 8012108:	d006      	beq.n	8012118 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801210a:	89fb      	ldrh	r3, [r7, #14]
 801210c:	3301      	adds	r3, #1
 801210e:	81fb      	strh	r3, [r7, #14]
 8012110:	89fb      	ldrh	r3, [r7, #14]
 8012112:	2b7f      	cmp	r3, #127	@ 0x7f
 8012114:	d9f2      	bls.n	80120fc <ff_convert+0x3c>
 8012116:	e000      	b.n	801211a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8012118:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 801211a:	89fb      	ldrh	r3, [r7, #14]
 801211c:	3380      	adds	r3, #128	@ 0x80
 801211e:	b29b      	uxth	r3, r3
 8012120:	b2db      	uxtb	r3, r3
 8012122:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8012124:	89fb      	ldrh	r3, [r7, #14]
}
 8012126:	4618      	mov	r0, r3
 8012128:	3714      	adds	r7, #20
 801212a:	46bd      	mov	sp, r7
 801212c:	bc80      	pop	{r7}
 801212e:	4770      	bx	lr
 8012130:	08015e18 	.word	0x08015e18

08012134 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 8012134:	b480      	push	{r7}
 8012136:	b085      	sub	sp, #20
 8012138:	af00      	add	r7, sp, #0
 801213a:	4603      	mov	r3, r0
 801213c:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 801213e:	2300      	movs	r3, #0
 8012140:	60fb      	str	r3, [r7, #12]
 8012142:	e002      	b.n	801214a <ff_wtoupper+0x16>
 8012144:	68fb      	ldr	r3, [r7, #12]
 8012146:	3301      	adds	r3, #1
 8012148:	60fb      	str	r3, [r7, #12]
 801214a:	4a0f      	ldr	r2, [pc, #60]	@ (8012188 <ff_wtoupper+0x54>)
 801214c:	68fb      	ldr	r3, [r7, #12]
 801214e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012152:	2b00      	cmp	r3, #0
 8012154:	d006      	beq.n	8012164 <ff_wtoupper+0x30>
 8012156:	4a0c      	ldr	r2, [pc, #48]	@ (8012188 <ff_wtoupper+0x54>)
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801215e:	88fa      	ldrh	r2, [r7, #6]
 8012160:	429a      	cmp	r2, r3
 8012162:	d1ef      	bne.n	8012144 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 8012164:	4a08      	ldr	r2, [pc, #32]	@ (8012188 <ff_wtoupper+0x54>)
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801216c:	2b00      	cmp	r3, #0
 801216e:	d004      	beq.n	801217a <ff_wtoupper+0x46>
 8012170:	4a06      	ldr	r2, [pc, #24]	@ (801218c <ff_wtoupper+0x58>)
 8012172:	68fb      	ldr	r3, [r7, #12]
 8012174:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012178:	e000      	b.n	801217c <ff_wtoupper+0x48>
 801217a:	88fb      	ldrh	r3, [r7, #6]
}
 801217c:	4618      	mov	r0, r3
 801217e:	3714      	adds	r7, #20
 8012180:	46bd      	mov	sp, r7
 8012182:	bc80      	pop	{r7}
 8012184:	4770      	bx	lr
 8012186:	bf00      	nop
 8012188:	08015f18 	.word	0x08015f18
 801218c:	080160f8 	.word	0x080160f8

08012190 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* TRUE:Function succeeded, FALSE:Could not create due to any error */
	BYTE vol,			/* Corresponding logical drive being processed */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8012190:	b580      	push	{r7, lr}
 8012192:	b086      	sub	sp, #24
 8012194:	af00      	add	r7, sp, #0
 8012196:	4603      	mov	r3, r0
 8012198:	6039      	str	r1, [r7, #0]
 801219a:	71fb      	strb	r3, [r7, #7]
  int ret;
  
  osSemaphoreDef(SEM);
 801219c:	2300      	movs	r3, #0
 801219e:	60fb      	str	r3, [r7, #12]
 80121a0:	2300      	movs	r3, #0
 80121a2:	613b      	str	r3, [r7, #16]
  *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);		
 80121a4:	f107 030c 	add.w	r3, r7, #12
 80121a8:	2101      	movs	r1, #1
 80121aa:	4618      	mov	r0, r3
 80121ac:	f000 f8cb 	bl	8012346 <osSemaphoreCreate>
 80121b0:	4602      	mov	r2, r0
 80121b2:	683b      	ldr	r3, [r7, #0]
 80121b4:	601a      	str	r2, [r3, #0]
  ret = (*sobj != NULL);
 80121b6:	683b      	ldr	r3, [r7, #0]
 80121b8:	681b      	ldr	r3, [r3, #0]
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	bf14      	ite	ne
 80121be:	2301      	movne	r3, #1
 80121c0:	2300      	moveq	r3, #0
 80121c2:	b2db      	uxtb	r3, r3
 80121c4:	617b      	str	r3, [r7, #20]
  
  return ret;
 80121c6:	697b      	ldr	r3, [r7, #20]
}
 80121c8:	4618      	mov	r0, r3
 80121ca:	3718      	adds	r7, #24
 80121cc:	46bd      	mov	sp, r7
 80121ce:	bd80      	pop	{r7, pc}

080121d0 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* TRUE:Function succeeded, FALSE:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 80121d0:	b580      	push	{r7, lr}
 80121d2:	b082      	sub	sp, #8
 80121d4:	af00      	add	r7, sp, #0
 80121d6:	6078      	str	r0, [r7, #4]
  osSemaphoreDelete (sobj);
 80121d8:	6878      	ldr	r0, [r7, #4]
 80121da:	f000 f96b 	bl	80124b4 <osSemaphoreDelete>
  return 1;
 80121de:	2301      	movs	r3, #1
}
 80121e0:	4618      	mov	r0, r3
 80121e2:	3708      	adds	r7, #8
 80121e4:	46bd      	mov	sp, r7
 80121e6:	bd80      	pop	{r7, pc}

080121e8 <ff_req_grant>:
*/

int ff_req_grant (	/* TRUE:Got a grant to access the volume, FALSE:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 80121e8:	b580      	push	{r7, lr}
 80121ea:	b084      	sub	sp, #16
 80121ec:	af00      	add	r7, sp, #0
 80121ee:	6078      	str	r0, [r7, #4]
  int ret = 0;
 80121f0:	2300      	movs	r3, #0
 80121f2:	60fb      	str	r3, [r7, #12]
  
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 80121f4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80121f8:	6878      	ldr	r0, [r7, #4]
 80121fa:	f000 f8d7 	bl	80123ac <osSemaphoreWait>
 80121fe:	4603      	mov	r3, r0
 8012200:	2b00      	cmp	r3, #0
 8012202:	d101      	bne.n	8012208 <ff_req_grant+0x20>
  {
    ret = 1;
 8012204:	2301      	movs	r3, #1
 8012206:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;
 8012208:	68fb      	ldr	r3, [r7, #12]
}
 801220a:	4618      	mov	r0, r3
 801220c:	3710      	adds	r7, #16
 801220e:	46bd      	mov	sp, r7
 8012210:	bd80      	pop	{r7, pc}

08012212 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8012212:	b580      	push	{r7, lr}
 8012214:	b082      	sub	sp, #8
 8012216:	af00      	add	r7, sp, #0
 8012218:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(sobj);
 801221a:	6878      	ldr	r0, [r7, #4]
 801221c:	f000 f914 	bl	8012448 <osSemaphoreRelease>
}
 8012220:	bf00      	nop
 8012222:	3708      	adds	r7, #8
 8012224:	46bd      	mov	sp, r7
 8012226:	bd80      	pop	{r7, pc}

08012228 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8012228:	b480      	push	{r7}
 801222a:	b085      	sub	sp, #20
 801222c:	af00      	add	r7, sp, #0
 801222e:	4603      	mov	r3, r0
 8012230:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8012232:	2300      	movs	r3, #0
 8012234:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8012236:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801223a:	2b84      	cmp	r3, #132	@ 0x84
 801223c:	d005      	beq.n	801224a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 801223e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8012242:	68fb      	ldr	r3, [r7, #12]
 8012244:	4413      	add	r3, r2
 8012246:	3303      	adds	r3, #3
 8012248:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 801224a:	68fb      	ldr	r3, [r7, #12]
}
 801224c:	4618      	mov	r0, r3
 801224e:	3714      	adds	r7, #20
 8012250:	46bd      	mov	sp, r7
 8012252:	bc80      	pop	{r7}
 8012254:	4770      	bx	lr

08012256 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8012256:	b480      	push	{r7}
 8012258:	b083      	sub	sp, #12
 801225a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801225c:	f3ef 8305 	mrs	r3, IPSR
 8012260:	607b      	str	r3, [r7, #4]
  return(result);
 8012262:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8012264:	2b00      	cmp	r3, #0
 8012266:	bf14      	ite	ne
 8012268:	2301      	movne	r3, #1
 801226a:	2300      	moveq	r3, #0
 801226c:	b2db      	uxtb	r3, r3
}
 801226e:	4618      	mov	r0, r3
 8012270:	370c      	adds	r7, #12
 8012272:	46bd      	mov	sp, r7
 8012274:	bc80      	pop	{r7}
 8012276:	4770      	bx	lr

08012278 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8012278:	b580      	push	{r7, lr}
 801227a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 801227c:	f001 fb34 	bl	80138e8 <vTaskStartScheduler>
  
  return osOK;
 8012280:	2300      	movs	r3, #0
}
 8012282:	4618      	mov	r0, r3
 8012284:	bd80      	pop	{r7, pc}

08012286 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8012286:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012288:	b089      	sub	sp, #36	@ 0x24
 801228a:	af04      	add	r7, sp, #16
 801228c:	6078      	str	r0, [r7, #4]
 801228e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	695b      	ldr	r3, [r3, #20]
 8012294:	2b00      	cmp	r3, #0
 8012296:	d020      	beq.n	80122da <osThreadCreate+0x54>
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	699b      	ldr	r3, [r3, #24]
 801229c:	2b00      	cmp	r3, #0
 801229e:	d01c      	beq.n	80122da <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	685c      	ldr	r4, [r3, #4]
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	691e      	ldr	r6, [r3, #16]
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80122b2:	4618      	mov	r0, r3
 80122b4:	f7ff ffb8 	bl	8012228 <makeFreeRtosPriority>
 80122b8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	695b      	ldr	r3, [r3, #20]
 80122be:	687a      	ldr	r2, [r7, #4]
 80122c0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80122c2:	9202      	str	r2, [sp, #8]
 80122c4:	9301      	str	r3, [sp, #4]
 80122c6:	9100      	str	r1, [sp, #0]
 80122c8:	683b      	ldr	r3, [r7, #0]
 80122ca:	4632      	mov	r2, r6
 80122cc:	4629      	mov	r1, r5
 80122ce:	4620      	mov	r0, r4
 80122d0:	f000 ff90 	bl	80131f4 <xTaskCreateStatic>
 80122d4:	4603      	mov	r3, r0
 80122d6:	60fb      	str	r3, [r7, #12]
 80122d8:	e01c      	b.n	8012314 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	685c      	ldr	r4, [r3, #4]
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80122e6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80122ee:	4618      	mov	r0, r3
 80122f0:	f7ff ff9a 	bl	8012228 <makeFreeRtosPriority>
 80122f4:	4602      	mov	r2, r0
 80122f6:	f107 030c 	add.w	r3, r7, #12
 80122fa:	9301      	str	r3, [sp, #4]
 80122fc:	9200      	str	r2, [sp, #0]
 80122fe:	683b      	ldr	r3, [r7, #0]
 8012300:	4632      	mov	r2, r6
 8012302:	4629      	mov	r1, r5
 8012304:	4620      	mov	r0, r4
 8012306:	f000 ffd4 	bl	80132b2 <xTaskCreate>
 801230a:	4603      	mov	r3, r0
 801230c:	2b01      	cmp	r3, #1
 801230e:	d001      	beq.n	8012314 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8012310:	2300      	movs	r3, #0
 8012312:	e000      	b.n	8012316 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8012314:	68fb      	ldr	r3, [r7, #12]
}
 8012316:	4618      	mov	r0, r3
 8012318:	3714      	adds	r7, #20
 801231a:	46bd      	mov	sp, r7
 801231c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801231e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 801231e:	b580      	push	{r7, lr}
 8012320:	b084      	sub	sp, #16
 8012322:	af00      	add	r7, sp, #0
 8012324:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 801232a:	68fb      	ldr	r3, [r7, #12]
 801232c:	2b00      	cmp	r3, #0
 801232e:	d001      	beq.n	8012334 <osDelay+0x16>
 8012330:	68fb      	ldr	r3, [r7, #12]
 8012332:	e000      	b.n	8012336 <osDelay+0x18>
 8012334:	2301      	movs	r3, #1
 8012336:	4618      	mov	r0, r3
 8012338:	f001 f972 	bl	8013620 <vTaskDelay>
  
  return osOK;
 801233c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 801233e:	4618      	mov	r0, r3
 8012340:	3710      	adds	r7, #16
 8012342:	46bd      	mov	sp, r7
 8012344:	bd80      	pop	{r7, pc}

08012346 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8012346:	b580      	push	{r7, lr}
 8012348:	b086      	sub	sp, #24
 801234a:	af02      	add	r7, sp, #8
 801234c:	6078      	str	r0, [r7, #4]
 801234e:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	685b      	ldr	r3, [r3, #4]
 8012354:	2b00      	cmp	r3, #0
 8012356:	d00f      	beq.n	8012378 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8012358:	683b      	ldr	r3, [r7, #0]
 801235a:	2b01      	cmp	r3, #1
 801235c:	d10a      	bne.n	8012374 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	685b      	ldr	r3, [r3, #4]
 8012362:	2203      	movs	r2, #3
 8012364:	9200      	str	r2, [sp, #0]
 8012366:	2200      	movs	r2, #0
 8012368:	2100      	movs	r1, #0
 801236a:	2001      	movs	r0, #1
 801236c:	f000 f9ce 	bl	801270c <xQueueGenericCreateStatic>
 8012370:	4603      	mov	r3, r0
 8012372:	e016      	b.n	80123a2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8012374:	2300      	movs	r3, #0
 8012376:	e014      	b.n	80123a2 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8012378:	683b      	ldr	r3, [r7, #0]
 801237a:	2b01      	cmp	r3, #1
 801237c:	d110      	bne.n	80123a0 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 801237e:	2203      	movs	r2, #3
 8012380:	2100      	movs	r1, #0
 8012382:	2001      	movs	r0, #1
 8012384:	f000 fa3e 	bl	8012804 <xQueueGenericCreate>
 8012388:	60f8      	str	r0, [r7, #12]
 801238a:	68fb      	ldr	r3, [r7, #12]
 801238c:	2b00      	cmp	r3, #0
 801238e:	d005      	beq.n	801239c <osSemaphoreCreate+0x56>
 8012390:	2300      	movs	r3, #0
 8012392:	2200      	movs	r2, #0
 8012394:	2100      	movs	r1, #0
 8012396:	68f8      	ldr	r0, [r7, #12]
 8012398:	f000 fa92 	bl	80128c0 <xQueueGenericSend>
      return sema;
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	e000      	b.n	80123a2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80123a0:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80123a2:	4618      	mov	r0, r3
 80123a4:	3710      	adds	r7, #16
 80123a6:	46bd      	mov	sp, r7
 80123a8:	bd80      	pop	{r7, pc}
	...

080123ac <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80123ac:	b580      	push	{r7, lr}
 80123ae:	b084      	sub	sp, #16
 80123b0:	af00      	add	r7, sp, #0
 80123b2:	6078      	str	r0, [r7, #4]
 80123b4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80123b6:	2300      	movs	r3, #0
 80123b8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d101      	bne.n	80123c4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80123c0:	2380      	movs	r3, #128	@ 0x80
 80123c2:	e03a      	b.n	801243a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80123c4:	2300      	movs	r3, #0
 80123c6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80123c8:	683b      	ldr	r3, [r7, #0]
 80123ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123ce:	d103      	bne.n	80123d8 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80123d0:	f04f 33ff 	mov.w	r3, #4294967295
 80123d4:	60fb      	str	r3, [r7, #12]
 80123d6:	e009      	b.n	80123ec <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80123d8:	683b      	ldr	r3, [r7, #0]
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d006      	beq.n	80123ec <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80123de:	683b      	ldr	r3, [r7, #0]
 80123e0:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80123e2:	68fb      	ldr	r3, [r7, #12]
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d101      	bne.n	80123ec <osSemaphoreWait+0x40>
      ticks = 1;
 80123e8:	2301      	movs	r3, #1
 80123ea:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80123ec:	f7ff ff33 	bl	8012256 <inHandlerMode>
 80123f0:	4603      	mov	r3, r0
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d017      	beq.n	8012426 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80123f6:	f107 0308 	add.w	r3, r7, #8
 80123fa:	461a      	mov	r2, r3
 80123fc:	2100      	movs	r1, #0
 80123fe:	6878      	ldr	r0, [r7, #4]
 8012400:	f000 fd00 	bl	8012e04 <xQueueReceiveFromISR>
 8012404:	4603      	mov	r3, r0
 8012406:	2b01      	cmp	r3, #1
 8012408:	d001      	beq.n	801240e <osSemaphoreWait+0x62>
      return osErrorOS;
 801240a:	23ff      	movs	r3, #255	@ 0xff
 801240c:	e015      	b.n	801243a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 801240e:	68bb      	ldr	r3, [r7, #8]
 8012410:	2b00      	cmp	r3, #0
 8012412:	d011      	beq.n	8012438 <osSemaphoreWait+0x8c>
 8012414:	4b0b      	ldr	r3, [pc, #44]	@ (8012444 <osSemaphoreWait+0x98>)
 8012416:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801241a:	601a      	str	r2, [r3, #0]
 801241c:	f3bf 8f4f 	dsb	sy
 8012420:	f3bf 8f6f 	isb	sy
 8012424:	e008      	b.n	8012438 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8012426:	68f9      	ldr	r1, [r7, #12]
 8012428:	6878      	ldr	r0, [r7, #4]
 801242a:	f000 fbdb 	bl	8012be4 <xQueueSemaphoreTake>
 801242e:	4603      	mov	r3, r0
 8012430:	2b01      	cmp	r3, #1
 8012432:	d001      	beq.n	8012438 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8012434:	23ff      	movs	r3, #255	@ 0xff
 8012436:	e000      	b.n	801243a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8012438:	2300      	movs	r3, #0
}
 801243a:	4618      	mov	r0, r3
 801243c:	3710      	adds	r7, #16
 801243e:	46bd      	mov	sp, r7
 8012440:	bd80      	pop	{r7, pc}
 8012442:	bf00      	nop
 8012444:	e000ed04 	.word	0xe000ed04

08012448 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8012448:	b580      	push	{r7, lr}
 801244a:	b084      	sub	sp, #16
 801244c:	af00      	add	r7, sp, #0
 801244e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8012450:	2300      	movs	r3, #0
 8012452:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8012454:	2300      	movs	r3, #0
 8012456:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8012458:	f7ff fefd 	bl	8012256 <inHandlerMode>
 801245c:	4603      	mov	r3, r0
 801245e:	2b00      	cmp	r3, #0
 8012460:	d016      	beq.n	8012490 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8012462:	f107 0308 	add.w	r3, r7, #8
 8012466:	4619      	mov	r1, r3
 8012468:	6878      	ldr	r0, [r7, #4]
 801246a:	f000 fb2b 	bl	8012ac4 <xQueueGiveFromISR>
 801246e:	4603      	mov	r3, r0
 8012470:	2b01      	cmp	r3, #1
 8012472:	d001      	beq.n	8012478 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8012474:	23ff      	movs	r3, #255	@ 0xff
 8012476:	e017      	b.n	80124a8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012478:	68bb      	ldr	r3, [r7, #8]
 801247a:	2b00      	cmp	r3, #0
 801247c:	d013      	beq.n	80124a6 <osSemaphoreRelease+0x5e>
 801247e:	4b0c      	ldr	r3, [pc, #48]	@ (80124b0 <osSemaphoreRelease+0x68>)
 8012480:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012484:	601a      	str	r2, [r3, #0]
 8012486:	f3bf 8f4f 	dsb	sy
 801248a:	f3bf 8f6f 	isb	sy
 801248e:	e00a      	b.n	80124a6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8012490:	2300      	movs	r3, #0
 8012492:	2200      	movs	r2, #0
 8012494:	2100      	movs	r1, #0
 8012496:	6878      	ldr	r0, [r7, #4]
 8012498:	f000 fa12 	bl	80128c0 <xQueueGenericSend>
 801249c:	4603      	mov	r3, r0
 801249e:	2b01      	cmp	r3, #1
 80124a0:	d001      	beq.n	80124a6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80124a2:	23ff      	movs	r3, #255	@ 0xff
 80124a4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80124a6:	68fb      	ldr	r3, [r7, #12]
}
 80124a8:	4618      	mov	r0, r3
 80124aa:	3710      	adds	r7, #16
 80124ac:	46bd      	mov	sp, r7
 80124ae:	bd80      	pop	{r7, pc}
 80124b0:	e000ed04 	.word	0xe000ed04

080124b4 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 80124b4:	b580      	push	{r7, lr}
 80124b6:	b082      	sub	sp, #8
 80124b8:	af00      	add	r7, sp, #0
 80124ba:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80124bc:	f7ff fecb 	bl	8012256 <inHandlerMode>
 80124c0:	4603      	mov	r3, r0
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d001      	beq.n	80124ca <osSemaphoreDelete+0x16>
    return osErrorISR;
 80124c6:	2382      	movs	r3, #130	@ 0x82
 80124c8:	e003      	b.n	80124d2 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 80124ca:	6878      	ldr	r0, [r7, #4]
 80124cc:	f000 fd1c 	bl	8012f08 <vQueueDelete>

  return osOK; 
 80124d0:	2300      	movs	r3, #0
}
 80124d2:	4618      	mov	r0, r3
 80124d4:	3708      	adds	r7, #8
 80124d6:	46bd      	mov	sp, r7
 80124d8:	bd80      	pop	{r7, pc}

080124da <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80124da:	b480      	push	{r7}
 80124dc:	b083      	sub	sp, #12
 80124de:	af00      	add	r7, sp, #0
 80124e0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	f103 0208 	add.w	r2, r3, #8
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	f04f 32ff 	mov.w	r2, #4294967295
 80124f2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	f103 0208 	add.w	r2, r3, #8
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	f103 0208 	add.w	r2, r3, #8
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	2200      	movs	r2, #0
 801250c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801250e:	bf00      	nop
 8012510:	370c      	adds	r7, #12
 8012512:	46bd      	mov	sp, r7
 8012514:	bc80      	pop	{r7}
 8012516:	4770      	bx	lr

08012518 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012518:	b480      	push	{r7}
 801251a:	b083      	sub	sp, #12
 801251c:	af00      	add	r7, sp, #0
 801251e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	2200      	movs	r2, #0
 8012524:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012526:	bf00      	nop
 8012528:	370c      	adds	r7, #12
 801252a:	46bd      	mov	sp, r7
 801252c:	bc80      	pop	{r7}
 801252e:	4770      	bx	lr

08012530 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012530:	b480      	push	{r7}
 8012532:	b085      	sub	sp, #20
 8012534:	af00      	add	r7, sp, #0
 8012536:	6078      	str	r0, [r7, #4]
 8012538:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	685b      	ldr	r3, [r3, #4]
 801253e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8012540:	683b      	ldr	r3, [r7, #0]
 8012542:	68fa      	ldr	r2, [r7, #12]
 8012544:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012546:	68fb      	ldr	r3, [r7, #12]
 8012548:	689a      	ldr	r2, [r3, #8]
 801254a:	683b      	ldr	r3, [r7, #0]
 801254c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801254e:	68fb      	ldr	r3, [r7, #12]
 8012550:	689b      	ldr	r3, [r3, #8]
 8012552:	683a      	ldr	r2, [r7, #0]
 8012554:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012556:	68fb      	ldr	r3, [r7, #12]
 8012558:	683a      	ldr	r2, [r7, #0]
 801255a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 801255c:	683b      	ldr	r3, [r7, #0]
 801255e:	687a      	ldr	r2, [r7, #4]
 8012560:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	1c5a      	adds	r2, r3, #1
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	601a      	str	r2, [r3, #0]
}
 801256c:	bf00      	nop
 801256e:	3714      	adds	r7, #20
 8012570:	46bd      	mov	sp, r7
 8012572:	bc80      	pop	{r7}
 8012574:	4770      	bx	lr

08012576 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012576:	b480      	push	{r7}
 8012578:	b085      	sub	sp, #20
 801257a:	af00      	add	r7, sp, #0
 801257c:	6078      	str	r0, [r7, #4]
 801257e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012580:	683b      	ldr	r3, [r7, #0]
 8012582:	681b      	ldr	r3, [r3, #0]
 8012584:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012586:	68bb      	ldr	r3, [r7, #8]
 8012588:	f1b3 3fff 	cmp.w	r3, #4294967295
 801258c:	d103      	bne.n	8012596 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	691b      	ldr	r3, [r3, #16]
 8012592:	60fb      	str	r3, [r7, #12]
 8012594:	e00c      	b.n	80125b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	3308      	adds	r3, #8
 801259a:	60fb      	str	r3, [r7, #12]
 801259c:	e002      	b.n	80125a4 <vListInsert+0x2e>
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	685b      	ldr	r3, [r3, #4]
 80125a2:	60fb      	str	r3, [r7, #12]
 80125a4:	68fb      	ldr	r3, [r7, #12]
 80125a6:	685b      	ldr	r3, [r3, #4]
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	68ba      	ldr	r2, [r7, #8]
 80125ac:	429a      	cmp	r2, r3
 80125ae:	d2f6      	bcs.n	801259e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80125b0:	68fb      	ldr	r3, [r7, #12]
 80125b2:	685a      	ldr	r2, [r3, #4]
 80125b4:	683b      	ldr	r3, [r7, #0]
 80125b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80125b8:	683b      	ldr	r3, [r7, #0]
 80125ba:	685b      	ldr	r3, [r3, #4]
 80125bc:	683a      	ldr	r2, [r7, #0]
 80125be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80125c0:	683b      	ldr	r3, [r7, #0]
 80125c2:	68fa      	ldr	r2, [r7, #12]
 80125c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80125c6:	68fb      	ldr	r3, [r7, #12]
 80125c8:	683a      	ldr	r2, [r7, #0]
 80125ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80125cc:	683b      	ldr	r3, [r7, #0]
 80125ce:	687a      	ldr	r2, [r7, #4]
 80125d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	681b      	ldr	r3, [r3, #0]
 80125d6:	1c5a      	adds	r2, r3, #1
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	601a      	str	r2, [r3, #0]
}
 80125dc:	bf00      	nop
 80125de:	3714      	adds	r7, #20
 80125e0:	46bd      	mov	sp, r7
 80125e2:	bc80      	pop	{r7}
 80125e4:	4770      	bx	lr

080125e6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80125e6:	b480      	push	{r7}
 80125e8:	b085      	sub	sp, #20
 80125ea:	af00      	add	r7, sp, #0
 80125ec:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	691b      	ldr	r3, [r3, #16]
 80125f2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	685b      	ldr	r3, [r3, #4]
 80125f8:	687a      	ldr	r2, [r7, #4]
 80125fa:	6892      	ldr	r2, [r2, #8]
 80125fc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	689b      	ldr	r3, [r3, #8]
 8012602:	687a      	ldr	r2, [r7, #4]
 8012604:	6852      	ldr	r2, [r2, #4]
 8012606:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	685b      	ldr	r3, [r3, #4]
 801260c:	687a      	ldr	r2, [r7, #4]
 801260e:	429a      	cmp	r2, r3
 8012610:	d103      	bne.n	801261a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	689a      	ldr	r2, [r3, #8]
 8012616:	68fb      	ldr	r3, [r7, #12]
 8012618:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	2200      	movs	r2, #0
 801261e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012620:	68fb      	ldr	r3, [r7, #12]
 8012622:	681b      	ldr	r3, [r3, #0]
 8012624:	1e5a      	subs	r2, r3, #1
 8012626:	68fb      	ldr	r3, [r7, #12]
 8012628:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801262a:	68fb      	ldr	r3, [r7, #12]
 801262c:	681b      	ldr	r3, [r3, #0]
}
 801262e:	4618      	mov	r0, r3
 8012630:	3714      	adds	r7, #20
 8012632:	46bd      	mov	sp, r7
 8012634:	bc80      	pop	{r7}
 8012636:	4770      	bx	lr

08012638 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8012638:	b580      	push	{r7, lr}
 801263a:	b084      	sub	sp, #16
 801263c:	af00      	add	r7, sp, #0
 801263e:	6078      	str	r0, [r7, #4]
 8012640:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012646:	68fb      	ldr	r3, [r7, #12]
 8012648:	2b00      	cmp	r3, #0
 801264a:	d10b      	bne.n	8012664 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801264c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012650:	f383 8811 	msr	BASEPRI, r3
 8012654:	f3bf 8f6f 	isb	sy
 8012658:	f3bf 8f4f 	dsb	sy
 801265c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801265e:	bf00      	nop
 8012660:	bf00      	nop
 8012662:	e7fd      	b.n	8012660 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8012664:	f002 f89a 	bl	801479c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	681a      	ldr	r2, [r3, #0]
 801266c:	68fb      	ldr	r3, [r7, #12]
 801266e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012670:	68f9      	ldr	r1, [r7, #12]
 8012672:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012674:	fb01 f303 	mul.w	r3, r1, r3
 8012678:	441a      	add	r2, r3
 801267a:	68fb      	ldr	r3, [r7, #12]
 801267c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	2200      	movs	r2, #0
 8012682:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	681a      	ldr	r2, [r3, #0]
 8012688:	68fb      	ldr	r3, [r7, #12]
 801268a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 801268c:	68fb      	ldr	r3, [r7, #12]
 801268e:	681a      	ldr	r2, [r3, #0]
 8012690:	68fb      	ldr	r3, [r7, #12]
 8012692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012694:	3b01      	subs	r3, #1
 8012696:	68f9      	ldr	r1, [r7, #12]
 8012698:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801269a:	fb01 f303 	mul.w	r3, r1, r3
 801269e:	441a      	add	r2, r3
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80126a4:	68fb      	ldr	r3, [r7, #12]
 80126a6:	22ff      	movs	r2, #255	@ 0xff
 80126a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80126ac:	68fb      	ldr	r3, [r7, #12]
 80126ae:	22ff      	movs	r2, #255	@ 0xff
 80126b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80126b4:	683b      	ldr	r3, [r7, #0]
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d114      	bne.n	80126e4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80126ba:	68fb      	ldr	r3, [r7, #12]
 80126bc:	691b      	ldr	r3, [r3, #16]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d01a      	beq.n	80126f8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80126c2:	68fb      	ldr	r3, [r7, #12]
 80126c4:	3310      	adds	r3, #16
 80126c6:	4618      	mov	r0, r3
 80126c8:	f001 fb6a 	bl	8013da0 <xTaskRemoveFromEventList>
 80126cc:	4603      	mov	r3, r0
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d012      	beq.n	80126f8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80126d2:	4b0d      	ldr	r3, [pc, #52]	@ (8012708 <xQueueGenericReset+0xd0>)
 80126d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80126d8:	601a      	str	r2, [r3, #0]
 80126da:	f3bf 8f4f 	dsb	sy
 80126de:	f3bf 8f6f 	isb	sy
 80126e2:	e009      	b.n	80126f8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80126e4:	68fb      	ldr	r3, [r7, #12]
 80126e6:	3310      	adds	r3, #16
 80126e8:	4618      	mov	r0, r3
 80126ea:	f7ff fef6 	bl	80124da <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80126ee:	68fb      	ldr	r3, [r7, #12]
 80126f0:	3324      	adds	r3, #36	@ 0x24
 80126f2:	4618      	mov	r0, r3
 80126f4:	f7ff fef1 	bl	80124da <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80126f8:	f002 f880 	bl	80147fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80126fc:	2301      	movs	r3, #1
}
 80126fe:	4618      	mov	r0, r3
 8012700:	3710      	adds	r7, #16
 8012702:	46bd      	mov	sp, r7
 8012704:	bd80      	pop	{r7, pc}
 8012706:	bf00      	nop
 8012708:	e000ed04 	.word	0xe000ed04

0801270c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801270c:	b580      	push	{r7, lr}
 801270e:	b08e      	sub	sp, #56	@ 0x38
 8012710:	af02      	add	r7, sp, #8
 8012712:	60f8      	str	r0, [r7, #12]
 8012714:	60b9      	str	r1, [r7, #8]
 8012716:	607a      	str	r2, [r7, #4]
 8012718:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801271a:	68fb      	ldr	r3, [r7, #12]
 801271c:	2b00      	cmp	r3, #0
 801271e:	d10b      	bne.n	8012738 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8012720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012724:	f383 8811 	msr	BASEPRI, r3
 8012728:	f3bf 8f6f 	isb	sy
 801272c:	f3bf 8f4f 	dsb	sy
 8012730:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012732:	bf00      	nop
 8012734:	bf00      	nop
 8012736:	e7fd      	b.n	8012734 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8012738:	683b      	ldr	r3, [r7, #0]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d10b      	bne.n	8012756 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 801273e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012742:	f383 8811 	msr	BASEPRI, r3
 8012746:	f3bf 8f6f 	isb	sy
 801274a:	f3bf 8f4f 	dsb	sy
 801274e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012750:	bf00      	nop
 8012752:	bf00      	nop
 8012754:	e7fd      	b.n	8012752 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	2b00      	cmp	r3, #0
 801275a:	d002      	beq.n	8012762 <xQueueGenericCreateStatic+0x56>
 801275c:	68bb      	ldr	r3, [r7, #8]
 801275e:	2b00      	cmp	r3, #0
 8012760:	d001      	beq.n	8012766 <xQueueGenericCreateStatic+0x5a>
 8012762:	2301      	movs	r3, #1
 8012764:	e000      	b.n	8012768 <xQueueGenericCreateStatic+0x5c>
 8012766:	2300      	movs	r3, #0
 8012768:	2b00      	cmp	r3, #0
 801276a:	d10b      	bne.n	8012784 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 801276c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012770:	f383 8811 	msr	BASEPRI, r3
 8012774:	f3bf 8f6f 	isb	sy
 8012778:	f3bf 8f4f 	dsb	sy
 801277c:	623b      	str	r3, [r7, #32]
}
 801277e:	bf00      	nop
 8012780:	bf00      	nop
 8012782:	e7fd      	b.n	8012780 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	2b00      	cmp	r3, #0
 8012788:	d102      	bne.n	8012790 <xQueueGenericCreateStatic+0x84>
 801278a:	68bb      	ldr	r3, [r7, #8]
 801278c:	2b00      	cmp	r3, #0
 801278e:	d101      	bne.n	8012794 <xQueueGenericCreateStatic+0x88>
 8012790:	2301      	movs	r3, #1
 8012792:	e000      	b.n	8012796 <xQueueGenericCreateStatic+0x8a>
 8012794:	2300      	movs	r3, #0
 8012796:	2b00      	cmp	r3, #0
 8012798:	d10b      	bne.n	80127b2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801279a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801279e:	f383 8811 	msr	BASEPRI, r3
 80127a2:	f3bf 8f6f 	isb	sy
 80127a6:	f3bf 8f4f 	dsb	sy
 80127aa:	61fb      	str	r3, [r7, #28]
}
 80127ac:	bf00      	nop
 80127ae:	bf00      	nop
 80127b0:	e7fd      	b.n	80127ae <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80127b2:	2348      	movs	r3, #72	@ 0x48
 80127b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80127b6:	697b      	ldr	r3, [r7, #20]
 80127b8:	2b48      	cmp	r3, #72	@ 0x48
 80127ba:	d00b      	beq.n	80127d4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80127bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127c0:	f383 8811 	msr	BASEPRI, r3
 80127c4:	f3bf 8f6f 	isb	sy
 80127c8:	f3bf 8f4f 	dsb	sy
 80127cc:	61bb      	str	r3, [r7, #24]
}
 80127ce:	bf00      	nop
 80127d0:	bf00      	nop
 80127d2:	e7fd      	b.n	80127d0 <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80127d4:	683b      	ldr	r3, [r7, #0]
 80127d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80127d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127da:	2b00      	cmp	r3, #0
 80127dc:	d00d      	beq.n	80127fa <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80127de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127e0:	2201      	movs	r2, #1
 80127e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80127e6:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80127ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127ec:	9300      	str	r3, [sp, #0]
 80127ee:	4613      	mov	r3, r2
 80127f0:	687a      	ldr	r2, [r7, #4]
 80127f2:	68b9      	ldr	r1, [r7, #8]
 80127f4:	68f8      	ldr	r0, [r7, #12]
 80127f6:	f000 f844 	bl	8012882 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80127fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80127fc:	4618      	mov	r0, r3
 80127fe:	3730      	adds	r7, #48	@ 0x30
 8012800:	46bd      	mov	sp, r7
 8012802:	bd80      	pop	{r7, pc}

08012804 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8012804:	b580      	push	{r7, lr}
 8012806:	b08a      	sub	sp, #40	@ 0x28
 8012808:	af02      	add	r7, sp, #8
 801280a:	60f8      	str	r0, [r7, #12]
 801280c:	60b9      	str	r1, [r7, #8]
 801280e:	4613      	mov	r3, r2
 8012810:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012812:	68fb      	ldr	r3, [r7, #12]
 8012814:	2b00      	cmp	r3, #0
 8012816:	d10b      	bne.n	8012830 <xQueueGenericCreate+0x2c>
	__asm volatile
 8012818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801281c:	f383 8811 	msr	BASEPRI, r3
 8012820:	f3bf 8f6f 	isb	sy
 8012824:	f3bf 8f4f 	dsb	sy
 8012828:	613b      	str	r3, [r7, #16]
}
 801282a:	bf00      	nop
 801282c:	bf00      	nop
 801282e:	e7fd      	b.n	801282c <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8012830:	68bb      	ldr	r3, [r7, #8]
 8012832:	2b00      	cmp	r3, #0
 8012834:	d102      	bne.n	801283c <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8012836:	2300      	movs	r3, #0
 8012838:	61fb      	str	r3, [r7, #28]
 801283a:	e004      	b.n	8012846 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	68ba      	ldr	r2, [r7, #8]
 8012840:	fb02 f303 	mul.w	r3, r2, r3
 8012844:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8012846:	69fb      	ldr	r3, [r7, #28]
 8012848:	3348      	adds	r3, #72	@ 0x48
 801284a:	4618      	mov	r0, r3
 801284c:	f002 f8a8 	bl	80149a0 <pvPortMalloc>
 8012850:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8012852:	69bb      	ldr	r3, [r7, #24]
 8012854:	2b00      	cmp	r3, #0
 8012856:	d00f      	beq.n	8012878 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8012858:	69bb      	ldr	r3, [r7, #24]
 801285a:	3348      	adds	r3, #72	@ 0x48
 801285c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801285e:	69bb      	ldr	r3, [r7, #24]
 8012860:	2200      	movs	r2, #0
 8012862:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012866:	79fa      	ldrb	r2, [r7, #7]
 8012868:	69bb      	ldr	r3, [r7, #24]
 801286a:	9300      	str	r3, [sp, #0]
 801286c:	4613      	mov	r3, r2
 801286e:	697a      	ldr	r2, [r7, #20]
 8012870:	68b9      	ldr	r1, [r7, #8]
 8012872:	68f8      	ldr	r0, [r7, #12]
 8012874:	f000 f805 	bl	8012882 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8012878:	69bb      	ldr	r3, [r7, #24]
	}
 801287a:	4618      	mov	r0, r3
 801287c:	3720      	adds	r7, #32
 801287e:	46bd      	mov	sp, r7
 8012880:	bd80      	pop	{r7, pc}

08012882 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8012882:	b580      	push	{r7, lr}
 8012884:	b084      	sub	sp, #16
 8012886:	af00      	add	r7, sp, #0
 8012888:	60f8      	str	r0, [r7, #12]
 801288a:	60b9      	str	r1, [r7, #8]
 801288c:	607a      	str	r2, [r7, #4]
 801288e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8012890:	68bb      	ldr	r3, [r7, #8]
 8012892:	2b00      	cmp	r3, #0
 8012894:	d103      	bne.n	801289e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8012896:	69bb      	ldr	r3, [r7, #24]
 8012898:	69ba      	ldr	r2, [r7, #24]
 801289a:	601a      	str	r2, [r3, #0]
 801289c:	e002      	b.n	80128a4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801289e:	69bb      	ldr	r3, [r7, #24]
 80128a0:	687a      	ldr	r2, [r7, #4]
 80128a2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80128a4:	69bb      	ldr	r3, [r7, #24]
 80128a6:	68fa      	ldr	r2, [r7, #12]
 80128a8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80128aa:	69bb      	ldr	r3, [r7, #24]
 80128ac:	68ba      	ldr	r2, [r7, #8]
 80128ae:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80128b0:	2101      	movs	r1, #1
 80128b2:	69b8      	ldr	r0, [r7, #24]
 80128b4:	f7ff fec0 	bl	8012638 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80128b8:	bf00      	nop
 80128ba:	3710      	adds	r7, #16
 80128bc:	46bd      	mov	sp, r7
 80128be:	bd80      	pop	{r7, pc}

080128c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80128c0:	b580      	push	{r7, lr}
 80128c2:	b08e      	sub	sp, #56	@ 0x38
 80128c4:	af00      	add	r7, sp, #0
 80128c6:	60f8      	str	r0, [r7, #12]
 80128c8:	60b9      	str	r1, [r7, #8]
 80128ca:	607a      	str	r2, [r7, #4]
 80128cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80128ce:	2300      	movs	r3, #0
 80128d0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80128d2:	68fb      	ldr	r3, [r7, #12]
 80128d4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80128d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d10b      	bne.n	80128f4 <xQueueGenericSend+0x34>
	__asm volatile
 80128dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128e0:	f383 8811 	msr	BASEPRI, r3
 80128e4:	f3bf 8f6f 	isb	sy
 80128e8:	f3bf 8f4f 	dsb	sy
 80128ec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80128ee:	bf00      	nop
 80128f0:	bf00      	nop
 80128f2:	e7fd      	b.n	80128f0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80128f4:	68bb      	ldr	r3, [r7, #8]
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d103      	bne.n	8012902 <xQueueGenericSend+0x42>
 80128fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d101      	bne.n	8012906 <xQueueGenericSend+0x46>
 8012902:	2301      	movs	r3, #1
 8012904:	e000      	b.n	8012908 <xQueueGenericSend+0x48>
 8012906:	2300      	movs	r3, #0
 8012908:	2b00      	cmp	r3, #0
 801290a:	d10b      	bne.n	8012924 <xQueueGenericSend+0x64>
	__asm volatile
 801290c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012910:	f383 8811 	msr	BASEPRI, r3
 8012914:	f3bf 8f6f 	isb	sy
 8012918:	f3bf 8f4f 	dsb	sy
 801291c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801291e:	bf00      	nop
 8012920:	bf00      	nop
 8012922:	e7fd      	b.n	8012920 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012924:	683b      	ldr	r3, [r7, #0]
 8012926:	2b02      	cmp	r3, #2
 8012928:	d103      	bne.n	8012932 <xQueueGenericSend+0x72>
 801292a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801292c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801292e:	2b01      	cmp	r3, #1
 8012930:	d101      	bne.n	8012936 <xQueueGenericSend+0x76>
 8012932:	2301      	movs	r3, #1
 8012934:	e000      	b.n	8012938 <xQueueGenericSend+0x78>
 8012936:	2300      	movs	r3, #0
 8012938:	2b00      	cmp	r3, #0
 801293a:	d10b      	bne.n	8012954 <xQueueGenericSend+0x94>
	__asm volatile
 801293c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012940:	f383 8811 	msr	BASEPRI, r3
 8012944:	f3bf 8f6f 	isb	sy
 8012948:	f3bf 8f4f 	dsb	sy
 801294c:	623b      	str	r3, [r7, #32]
}
 801294e:	bf00      	nop
 8012950:	bf00      	nop
 8012952:	e7fd      	b.n	8012950 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012954:	f001 fbe8 	bl	8014128 <xTaskGetSchedulerState>
 8012958:	4603      	mov	r3, r0
 801295a:	2b00      	cmp	r3, #0
 801295c:	d102      	bne.n	8012964 <xQueueGenericSend+0xa4>
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	2b00      	cmp	r3, #0
 8012962:	d101      	bne.n	8012968 <xQueueGenericSend+0xa8>
 8012964:	2301      	movs	r3, #1
 8012966:	e000      	b.n	801296a <xQueueGenericSend+0xaa>
 8012968:	2300      	movs	r3, #0
 801296a:	2b00      	cmp	r3, #0
 801296c:	d10b      	bne.n	8012986 <xQueueGenericSend+0xc6>
	__asm volatile
 801296e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012972:	f383 8811 	msr	BASEPRI, r3
 8012976:	f3bf 8f6f 	isb	sy
 801297a:	f3bf 8f4f 	dsb	sy
 801297e:	61fb      	str	r3, [r7, #28]
}
 8012980:	bf00      	nop
 8012982:	bf00      	nop
 8012984:	e7fd      	b.n	8012982 <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012986:	f001 ff09 	bl	801479c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801298a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801298c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801298e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012992:	429a      	cmp	r2, r3
 8012994:	d302      	bcc.n	801299c <xQueueGenericSend+0xdc>
 8012996:	683b      	ldr	r3, [r7, #0]
 8012998:	2b02      	cmp	r3, #2
 801299a:	d129      	bne.n	80129f0 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801299c:	683a      	ldr	r2, [r7, #0]
 801299e:	68b9      	ldr	r1, [r7, #8]
 80129a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80129a2:	f000 faec 	bl	8012f7e <prvCopyDataToQueue>
 80129a6:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80129a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	d010      	beq.n	80129d2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80129b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129b2:	3324      	adds	r3, #36	@ 0x24
 80129b4:	4618      	mov	r0, r3
 80129b6:	f001 f9f3 	bl	8013da0 <xTaskRemoveFromEventList>
 80129ba:	4603      	mov	r3, r0
 80129bc:	2b00      	cmp	r3, #0
 80129be:	d013      	beq.n	80129e8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80129c0:	4b3f      	ldr	r3, [pc, #252]	@ (8012ac0 <xQueueGenericSend+0x200>)
 80129c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80129c6:	601a      	str	r2, [r3, #0]
 80129c8:	f3bf 8f4f 	dsb	sy
 80129cc:	f3bf 8f6f 	isb	sy
 80129d0:	e00a      	b.n	80129e8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80129d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d007      	beq.n	80129e8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80129d8:	4b39      	ldr	r3, [pc, #228]	@ (8012ac0 <xQueueGenericSend+0x200>)
 80129da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80129de:	601a      	str	r2, [r3, #0]
 80129e0:	f3bf 8f4f 	dsb	sy
 80129e4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80129e8:	f001 ff08 	bl	80147fc <vPortExitCritical>
				return pdPASS;
 80129ec:	2301      	movs	r3, #1
 80129ee:	e063      	b.n	8012ab8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d103      	bne.n	80129fe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80129f6:	f001 ff01 	bl	80147fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80129fa:	2300      	movs	r3, #0
 80129fc:	e05c      	b.n	8012ab8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80129fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012a00:	2b00      	cmp	r3, #0
 8012a02:	d106      	bne.n	8012a12 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012a04:	f107 0314 	add.w	r3, r7, #20
 8012a08:	4618      	mov	r0, r3
 8012a0a:	f001 fa2d 	bl	8013e68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012a0e:	2301      	movs	r3, #1
 8012a10:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012a12:	f001 fef3 	bl	80147fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012a16:	f000 ffc9 	bl	80139ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012a1a:	f001 febf 	bl	801479c <vPortEnterCritical>
 8012a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012a24:	b25b      	sxtb	r3, r3
 8012a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a2a:	d103      	bne.n	8012a34 <xQueueGenericSend+0x174>
 8012a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a2e:	2200      	movs	r2, #0
 8012a30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a36:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012a3a:	b25b      	sxtb	r3, r3
 8012a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a40:	d103      	bne.n	8012a4a <xQueueGenericSend+0x18a>
 8012a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a44:	2200      	movs	r2, #0
 8012a46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012a4a:	f001 fed7 	bl	80147fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012a4e:	1d3a      	adds	r2, r7, #4
 8012a50:	f107 0314 	add.w	r3, r7, #20
 8012a54:	4611      	mov	r1, r2
 8012a56:	4618      	mov	r0, r3
 8012a58:	f001 fa1c 	bl	8013e94 <xTaskCheckForTimeOut>
 8012a5c:	4603      	mov	r3, r0
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	d124      	bne.n	8012aac <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8012a62:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012a64:	f000 fb83 	bl	801316e <prvIsQueueFull>
 8012a68:	4603      	mov	r3, r0
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d018      	beq.n	8012aa0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8012a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a70:	3310      	adds	r3, #16
 8012a72:	687a      	ldr	r2, [r7, #4]
 8012a74:	4611      	mov	r1, r2
 8012a76:	4618      	mov	r0, r3
 8012a78:	f001 f96c 	bl	8013d54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8012a7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012a7e:	f000 fb0e 	bl	801309e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8012a82:	f000 ffa1 	bl	80139c8 <xTaskResumeAll>
 8012a86:	4603      	mov	r3, r0
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	f47f af7c 	bne.w	8012986 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8012a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8012ac0 <xQueueGenericSend+0x200>)
 8012a90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012a94:	601a      	str	r2, [r3, #0]
 8012a96:	f3bf 8f4f 	dsb	sy
 8012a9a:	f3bf 8f6f 	isb	sy
 8012a9e:	e772      	b.n	8012986 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8012aa0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012aa2:	f000 fafc 	bl	801309e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012aa6:	f000 ff8f 	bl	80139c8 <xTaskResumeAll>
 8012aaa:	e76c      	b.n	8012986 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8012aac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012aae:	f000 faf6 	bl	801309e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012ab2:	f000 ff89 	bl	80139c8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8012ab6:	2300      	movs	r3, #0
		}
	}
}
 8012ab8:	4618      	mov	r0, r3
 8012aba:	3738      	adds	r7, #56	@ 0x38
 8012abc:	46bd      	mov	sp, r7
 8012abe:	bd80      	pop	{r7, pc}
 8012ac0:	e000ed04 	.word	0xe000ed04

08012ac4 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012ac4:	b580      	push	{r7, lr}
 8012ac6:	b08e      	sub	sp, #56	@ 0x38
 8012ac8:	af00      	add	r7, sp, #0
 8012aca:	6078      	str	r0, [r7, #4]
 8012acc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8012ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d10b      	bne.n	8012af0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8012ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012adc:	f383 8811 	msr	BASEPRI, r3
 8012ae0:	f3bf 8f6f 	isb	sy
 8012ae4:	f3bf 8f4f 	dsb	sy
 8012ae8:	623b      	str	r3, [r7, #32]
}
 8012aea:	bf00      	nop
 8012aec:	bf00      	nop
 8012aee:	e7fd      	b.n	8012aec <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d00b      	beq.n	8012b10 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8012af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012afc:	f383 8811 	msr	BASEPRI, r3
 8012b00:	f3bf 8f6f 	isb	sy
 8012b04:	f3bf 8f4f 	dsb	sy
 8012b08:	61fb      	str	r3, [r7, #28]
}
 8012b0a:	bf00      	nop
 8012b0c:	bf00      	nop
 8012b0e:	e7fd      	b.n	8012b0c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8012b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d103      	bne.n	8012b20 <xQueueGiveFromISR+0x5c>
 8012b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b1a:	685b      	ldr	r3, [r3, #4]
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d101      	bne.n	8012b24 <xQueueGiveFromISR+0x60>
 8012b20:	2301      	movs	r3, #1
 8012b22:	e000      	b.n	8012b26 <xQueueGiveFromISR+0x62>
 8012b24:	2300      	movs	r3, #0
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d10b      	bne.n	8012b42 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8012b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b2e:	f383 8811 	msr	BASEPRI, r3
 8012b32:	f3bf 8f6f 	isb	sy
 8012b36:	f3bf 8f4f 	dsb	sy
 8012b3a:	61bb      	str	r3, [r7, #24]
}
 8012b3c:	bf00      	nop
 8012b3e:	bf00      	nop
 8012b40:	e7fd      	b.n	8012b3e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012b42:	f001 feed 	bl	8014920 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8012b46:	f3ef 8211 	mrs	r2, BASEPRI
 8012b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b4e:	f383 8811 	msr	BASEPRI, r3
 8012b52:	f3bf 8f6f 	isb	sy
 8012b56:	f3bf 8f4f 	dsb	sy
 8012b5a:	617a      	str	r2, [r7, #20]
 8012b5c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8012b5e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012b66:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8012b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012b6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012b6e:	429a      	cmp	r2, r3
 8012b70:	d22b      	bcs.n	8012bca <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8012b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012b78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b7e:	1c5a      	adds	r2, r3, #1
 8012b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b82:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012b84:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b8c:	d112      	bne.n	8012bb4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d016      	beq.n	8012bc4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b98:	3324      	adds	r3, #36	@ 0x24
 8012b9a:	4618      	mov	r0, r3
 8012b9c:	f001 f900 	bl	8013da0 <xTaskRemoveFromEventList>
 8012ba0:	4603      	mov	r3, r0
 8012ba2:	2b00      	cmp	r3, #0
 8012ba4:	d00e      	beq.n	8012bc4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012ba6:	683b      	ldr	r3, [r7, #0]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d00b      	beq.n	8012bc4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012bac:	683b      	ldr	r3, [r7, #0]
 8012bae:	2201      	movs	r2, #1
 8012bb0:	601a      	str	r2, [r3, #0]
 8012bb2:	e007      	b.n	8012bc4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012bb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012bb8:	3301      	adds	r3, #1
 8012bba:	b2db      	uxtb	r3, r3
 8012bbc:	b25a      	sxtb	r2, r3
 8012bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8012bc4:	2301      	movs	r3, #1
 8012bc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8012bc8:	e001      	b.n	8012bce <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012bca:	2300      	movs	r3, #0
 8012bcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8012bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bd0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012bd2:	68fb      	ldr	r3, [r7, #12]
 8012bd4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8012bd8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012bdc:	4618      	mov	r0, r3
 8012bde:	3738      	adds	r7, #56	@ 0x38
 8012be0:	46bd      	mov	sp, r7
 8012be2:	bd80      	pop	{r7, pc}

08012be4 <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8012be4:	b580      	push	{r7, lr}
 8012be6:	b08e      	sub	sp, #56	@ 0x38
 8012be8:	af00      	add	r7, sp, #0
 8012bea:	6078      	str	r0, [r7, #4]
 8012bec:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8012bee:	2300      	movs	r3, #0
 8012bf0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8012bf6:	2300      	movs	r3, #0
 8012bf8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	d10b      	bne.n	8012c18 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8012c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c04:	f383 8811 	msr	BASEPRI, r3
 8012c08:	f3bf 8f6f 	isb	sy
 8012c0c:	f3bf 8f4f 	dsb	sy
 8012c10:	623b      	str	r3, [r7, #32]
}
 8012c12:	bf00      	nop
 8012c14:	bf00      	nop
 8012c16:	e7fd      	b.n	8012c14 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012c1c:	2b00      	cmp	r3, #0
 8012c1e:	d00b      	beq.n	8012c38 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8012c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c24:	f383 8811 	msr	BASEPRI, r3
 8012c28:	f3bf 8f6f 	isb	sy
 8012c2c:	f3bf 8f4f 	dsb	sy
 8012c30:	61fb      	str	r3, [r7, #28]
}
 8012c32:	bf00      	nop
 8012c34:	bf00      	nop
 8012c36:	e7fd      	b.n	8012c34 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012c38:	f001 fa76 	bl	8014128 <xTaskGetSchedulerState>
 8012c3c:	4603      	mov	r3, r0
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d102      	bne.n	8012c48 <xQueueSemaphoreTake+0x64>
 8012c42:	683b      	ldr	r3, [r7, #0]
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d101      	bne.n	8012c4c <xQueueSemaphoreTake+0x68>
 8012c48:	2301      	movs	r3, #1
 8012c4a:	e000      	b.n	8012c4e <xQueueSemaphoreTake+0x6a>
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d10b      	bne.n	8012c6a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8012c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c56:	f383 8811 	msr	BASEPRI, r3
 8012c5a:	f3bf 8f6f 	isb	sy
 8012c5e:	f3bf 8f4f 	dsb	sy
 8012c62:	61bb      	str	r3, [r7, #24]
}
 8012c64:	bf00      	nop
 8012c66:	bf00      	nop
 8012c68:	e7fd      	b.n	8012c66 <xQueueSemaphoreTake+0x82>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8012c6a:	f001 fd97 	bl	801479c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8012c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012c72:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8012c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	d024      	beq.n	8012cc4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8012c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c7c:	1e5a      	subs	r2, r3, #1
 8012c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c80:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c84:	681b      	ldr	r3, [r3, #0]
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	d104      	bne.n	8012c94 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8012c8a:	f001 fc1b 	bl	80144c4 <pvTaskIncrementMutexHeldCount>
 8012c8e:	4602      	mov	r2, r0
 8012c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c92:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c96:	691b      	ldr	r3, [r3, #16]
 8012c98:	2b00      	cmp	r3, #0
 8012c9a:	d00f      	beq.n	8012cbc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c9e:	3310      	adds	r3, #16
 8012ca0:	4618      	mov	r0, r3
 8012ca2:	f001 f87d 	bl	8013da0 <xTaskRemoveFromEventList>
 8012ca6:	4603      	mov	r3, r0
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	d007      	beq.n	8012cbc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012cac:	4b54      	ldr	r3, [pc, #336]	@ (8012e00 <xQueueSemaphoreTake+0x21c>)
 8012cae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012cb2:	601a      	str	r2, [r3, #0]
 8012cb4:	f3bf 8f4f 	dsb	sy
 8012cb8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012cbc:	f001 fd9e 	bl	80147fc <vPortExitCritical>
				return pdPASS;
 8012cc0:	2301      	movs	r3, #1
 8012cc2:	e098      	b.n	8012df6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012cc4:	683b      	ldr	r3, [r7, #0]
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d112      	bne.n	8012cf0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8012cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ccc:	2b00      	cmp	r3, #0
 8012cce:	d00b      	beq.n	8012ce8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8012cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cd4:	f383 8811 	msr	BASEPRI, r3
 8012cd8:	f3bf 8f6f 	isb	sy
 8012cdc:	f3bf 8f4f 	dsb	sy
 8012ce0:	617b      	str	r3, [r7, #20]
}
 8012ce2:	bf00      	nop
 8012ce4:	bf00      	nop
 8012ce6:	e7fd      	b.n	8012ce4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8012ce8:	f001 fd88 	bl	80147fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012cec:	2300      	movs	r3, #0
 8012cee:	e082      	b.n	8012df6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012cf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d106      	bne.n	8012d04 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012cf6:	f107 030c 	add.w	r3, r7, #12
 8012cfa:	4618      	mov	r0, r3
 8012cfc:	f001 f8b4 	bl	8013e68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012d00:	2301      	movs	r3, #1
 8012d02:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012d04:	f001 fd7a 	bl	80147fc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012d08:	f000 fe50 	bl	80139ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012d0c:	f001 fd46 	bl	801479c <vPortEnterCritical>
 8012d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d12:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012d16:	b25b      	sxtb	r3, r3
 8012d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d1c:	d103      	bne.n	8012d26 <xQueueSemaphoreTake+0x142>
 8012d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d20:	2200      	movs	r2, #0
 8012d22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012d2c:	b25b      	sxtb	r3, r3
 8012d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d32:	d103      	bne.n	8012d3c <xQueueSemaphoreTake+0x158>
 8012d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d36:	2200      	movs	r2, #0
 8012d38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012d3c:	f001 fd5e 	bl	80147fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012d40:	463a      	mov	r2, r7
 8012d42:	f107 030c 	add.w	r3, r7, #12
 8012d46:	4611      	mov	r1, r2
 8012d48:	4618      	mov	r0, r3
 8012d4a:	f001 f8a3 	bl	8013e94 <xTaskCheckForTimeOut>
 8012d4e:	4603      	mov	r3, r0
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d132      	bne.n	8012dba <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012d54:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012d56:	f000 f9f4 	bl	8013142 <prvIsQueueEmpty>
 8012d5a:	4603      	mov	r3, r0
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d026      	beq.n	8012dae <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d62:	681b      	ldr	r3, [r3, #0]
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d109      	bne.n	8012d7c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8012d68:	f001 fd18 	bl	801479c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8012d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d6e:	685b      	ldr	r3, [r3, #4]
 8012d70:	4618      	mov	r0, r3
 8012d72:	f001 f9f7 	bl	8014164 <xTaskPriorityInherit>
 8012d76:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8012d78:	f001 fd40 	bl	80147fc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d7e:	3324      	adds	r3, #36	@ 0x24
 8012d80:	683a      	ldr	r2, [r7, #0]
 8012d82:	4611      	mov	r1, r2
 8012d84:	4618      	mov	r0, r3
 8012d86:	f000 ffe5 	bl	8013d54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012d8a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012d8c:	f000 f987 	bl	801309e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012d90:	f000 fe1a 	bl	80139c8 <xTaskResumeAll>
 8012d94:	4603      	mov	r3, r0
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	f47f af67 	bne.w	8012c6a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8012d9c:	4b18      	ldr	r3, [pc, #96]	@ (8012e00 <xQueueSemaphoreTake+0x21c>)
 8012d9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012da2:	601a      	str	r2, [r3, #0]
 8012da4:	f3bf 8f4f 	dsb	sy
 8012da8:	f3bf 8f6f 	isb	sy
 8012dac:	e75d      	b.n	8012c6a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8012dae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012db0:	f000 f975 	bl	801309e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012db4:	f000 fe08 	bl	80139c8 <xTaskResumeAll>
 8012db8:	e757      	b.n	8012c6a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8012dba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012dbc:	f000 f96f 	bl	801309e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012dc0:	f000 fe02 	bl	80139c8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012dc4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012dc6:	f000 f9bc 	bl	8013142 <prvIsQueueEmpty>
 8012dca:	4603      	mov	r3, r0
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	f43f af4c 	beq.w	8012c6a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8012dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d00d      	beq.n	8012df4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8012dd8:	f001 fce0 	bl	801479c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8012ddc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012dde:	f000 f8b7 	bl	8012f50 <prvGetDisinheritPriorityAfterTimeout>
 8012de2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8012de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012de6:	685b      	ldr	r3, [r3, #4]
 8012de8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012dea:	4618      	mov	r0, r3
 8012dec:	f001 fac8 	bl	8014380 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8012df0:	f001 fd04 	bl	80147fc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012df4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8012df6:	4618      	mov	r0, r3
 8012df8:	3738      	adds	r7, #56	@ 0x38
 8012dfa:	46bd      	mov	sp, r7
 8012dfc:	bd80      	pop	{r7, pc}
 8012dfe:	bf00      	nop
 8012e00:	e000ed04 	.word	0xe000ed04

08012e04 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012e04:	b580      	push	{r7, lr}
 8012e06:	b08e      	sub	sp, #56	@ 0x38
 8012e08:	af00      	add	r7, sp, #0
 8012e0a:	60f8      	str	r0, [r7, #12]
 8012e0c:	60b9      	str	r1, [r7, #8]
 8012e0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8012e10:	68fb      	ldr	r3, [r7, #12]
 8012e12:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e16:	2b00      	cmp	r3, #0
 8012e18:	d10b      	bne.n	8012e32 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8012e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e1e:	f383 8811 	msr	BASEPRI, r3
 8012e22:	f3bf 8f6f 	isb	sy
 8012e26:	f3bf 8f4f 	dsb	sy
 8012e2a:	623b      	str	r3, [r7, #32]
}
 8012e2c:	bf00      	nop
 8012e2e:	bf00      	nop
 8012e30:	e7fd      	b.n	8012e2e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012e32:	68bb      	ldr	r3, [r7, #8]
 8012e34:	2b00      	cmp	r3, #0
 8012e36:	d103      	bne.n	8012e40 <xQueueReceiveFromISR+0x3c>
 8012e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d101      	bne.n	8012e44 <xQueueReceiveFromISR+0x40>
 8012e40:	2301      	movs	r3, #1
 8012e42:	e000      	b.n	8012e46 <xQueueReceiveFromISR+0x42>
 8012e44:	2300      	movs	r3, #0
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	d10b      	bne.n	8012e62 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8012e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e4e:	f383 8811 	msr	BASEPRI, r3
 8012e52:	f3bf 8f6f 	isb	sy
 8012e56:	f3bf 8f4f 	dsb	sy
 8012e5a:	61fb      	str	r3, [r7, #28]
}
 8012e5c:	bf00      	nop
 8012e5e:	bf00      	nop
 8012e60:	e7fd      	b.n	8012e5e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012e62:	f001 fd5d 	bl	8014920 <vPortValidateInterruptPriority>
	__asm volatile
 8012e66:	f3ef 8211 	mrs	r2, BASEPRI
 8012e6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e6e:	f383 8811 	msr	BASEPRI, r3
 8012e72:	f3bf 8f6f 	isb	sy
 8012e76:	f3bf 8f4f 	dsb	sy
 8012e7a:	61ba      	str	r2, [r7, #24]
 8012e7c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8012e7e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012e86:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d02f      	beq.n	8012eee <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8012e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012e94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012e98:	68b9      	ldr	r1, [r7, #8]
 8012e9a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012e9c:	f000 f8d9 	bl	8013052 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ea2:	1e5a      	subs	r2, r3, #1
 8012ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ea6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8012ea8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012eb0:	d112      	bne.n	8012ed8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012eb4:	691b      	ldr	r3, [r3, #16]
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	d016      	beq.n	8012ee8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ebc:	3310      	adds	r3, #16
 8012ebe:	4618      	mov	r0, r3
 8012ec0:	f000 ff6e 	bl	8013da0 <xTaskRemoveFromEventList>
 8012ec4:	4603      	mov	r3, r0
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d00e      	beq.n	8012ee8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d00b      	beq.n	8012ee8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	2201      	movs	r2, #1
 8012ed4:	601a      	str	r2, [r3, #0]
 8012ed6:	e007      	b.n	8012ee8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8012ed8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012edc:	3301      	adds	r3, #1
 8012ede:	b2db      	uxtb	r3, r3
 8012ee0:	b25a      	sxtb	r2, r3
 8012ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ee4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8012ee8:	2301      	movs	r3, #1
 8012eea:	637b      	str	r3, [r7, #52]	@ 0x34
 8012eec:	e001      	b.n	8012ef2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8012eee:	2300      	movs	r3, #0
 8012ef0:	637b      	str	r3, [r7, #52]	@ 0x34
 8012ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ef4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8012ef6:	693b      	ldr	r3, [r7, #16]
 8012ef8:	f383 8811 	msr	BASEPRI, r3
}
 8012efc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012efe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012f00:	4618      	mov	r0, r3
 8012f02:	3738      	adds	r7, #56	@ 0x38
 8012f04:	46bd      	mov	sp, r7
 8012f06:	bd80      	pop	{r7, pc}

08012f08 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8012f08:	b580      	push	{r7, lr}
 8012f0a:	b084      	sub	sp, #16
 8012f0c:	af00      	add	r7, sp, #0
 8012f0e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8012f10:	687b      	ldr	r3, [r7, #4]
 8012f12:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012f14:	68fb      	ldr	r3, [r7, #12]
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d10b      	bne.n	8012f32 <vQueueDelete+0x2a>
	__asm volatile
 8012f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f1e:	f383 8811 	msr	BASEPRI, r3
 8012f22:	f3bf 8f6f 	isb	sy
 8012f26:	f3bf 8f4f 	dsb	sy
 8012f2a:	60bb      	str	r3, [r7, #8]
}
 8012f2c:	bf00      	nop
 8012f2e:	bf00      	nop
 8012f30:	e7fd      	b.n	8012f2e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8012f32:	68f8      	ldr	r0, [r7, #12]
 8012f34:	f000 f934 	bl	80131a0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8012f3e:	2b00      	cmp	r3, #0
 8012f40:	d102      	bne.n	8012f48 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8012f42:	68f8      	ldr	r0, [r7, #12]
 8012f44:	f001 fdf4 	bl	8014b30 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8012f48:	bf00      	nop
 8012f4a:	3710      	adds	r7, #16
 8012f4c:	46bd      	mov	sp, r7
 8012f4e:	bd80      	pop	{r7, pc}

08012f50 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8012f50:	b480      	push	{r7}
 8012f52:	b085      	sub	sp, #20
 8012f54:	af00      	add	r7, sp, #0
 8012f56:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f5c:	2b00      	cmp	r3, #0
 8012f5e:	d006      	beq.n	8012f6e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012f64:	681b      	ldr	r3, [r3, #0]
 8012f66:	f1c3 0307 	rsb	r3, r3, #7
 8012f6a:	60fb      	str	r3, [r7, #12]
 8012f6c:	e001      	b.n	8012f72 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8012f6e:	2300      	movs	r3, #0
 8012f70:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8012f72:	68fb      	ldr	r3, [r7, #12]
	}
 8012f74:	4618      	mov	r0, r3
 8012f76:	3714      	adds	r7, #20
 8012f78:	46bd      	mov	sp, r7
 8012f7a:	bc80      	pop	{r7}
 8012f7c:	4770      	bx	lr

08012f7e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8012f7e:	b580      	push	{r7, lr}
 8012f80:	b086      	sub	sp, #24
 8012f82:	af00      	add	r7, sp, #0
 8012f84:	60f8      	str	r0, [r7, #12]
 8012f86:	60b9      	str	r1, [r7, #8]
 8012f88:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8012f8a:	2300      	movs	r3, #0
 8012f8c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012f8e:	68fb      	ldr	r3, [r7, #12]
 8012f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012f92:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012f94:	68fb      	ldr	r3, [r7, #12]
 8012f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012f98:	2b00      	cmp	r3, #0
 8012f9a:	d10d      	bne.n	8012fb8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012f9c:	68fb      	ldr	r3, [r7, #12]
 8012f9e:	681b      	ldr	r3, [r3, #0]
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d14d      	bne.n	8013040 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8012fa4:	68fb      	ldr	r3, [r7, #12]
 8012fa6:	685b      	ldr	r3, [r3, #4]
 8012fa8:	4618      	mov	r0, r3
 8012faa:	f001 f961 	bl	8014270 <xTaskPriorityDisinherit>
 8012fae:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8012fb0:	68fb      	ldr	r3, [r7, #12]
 8012fb2:	2200      	movs	r2, #0
 8012fb4:	605a      	str	r2, [r3, #4]
 8012fb6:	e043      	b.n	8013040 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	d119      	bne.n	8012ff2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8012fbe:	68fb      	ldr	r3, [r7, #12]
 8012fc0:	6898      	ldr	r0, [r3, #8]
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012fc6:	461a      	mov	r2, r3
 8012fc8:	68b9      	ldr	r1, [r7, #8]
 8012fca:	f001 ffd5 	bl	8014f78 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8012fce:	68fb      	ldr	r3, [r7, #12]
 8012fd0:	689a      	ldr	r2, [r3, #8]
 8012fd2:	68fb      	ldr	r3, [r7, #12]
 8012fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012fd6:	441a      	add	r2, r3
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012fdc:	68fb      	ldr	r3, [r7, #12]
 8012fde:	689a      	ldr	r2, [r3, #8]
 8012fe0:	68fb      	ldr	r3, [r7, #12]
 8012fe2:	685b      	ldr	r3, [r3, #4]
 8012fe4:	429a      	cmp	r2, r3
 8012fe6:	d32b      	bcc.n	8013040 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012fe8:	68fb      	ldr	r3, [r7, #12]
 8012fea:	681a      	ldr	r2, [r3, #0]
 8012fec:	68fb      	ldr	r3, [r7, #12]
 8012fee:	609a      	str	r2, [r3, #8]
 8012ff0:	e026      	b.n	8013040 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	68d8      	ldr	r0, [r3, #12]
 8012ff6:	68fb      	ldr	r3, [r7, #12]
 8012ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012ffa:	461a      	mov	r2, r3
 8012ffc:	68b9      	ldr	r1, [r7, #8]
 8012ffe:	f001 ffbb 	bl	8014f78 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8013002:	68fb      	ldr	r3, [r7, #12]
 8013004:	68da      	ldr	r2, [r3, #12]
 8013006:	68fb      	ldr	r3, [r7, #12]
 8013008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801300a:	425b      	negs	r3, r3
 801300c:	441a      	add	r2, r3
 801300e:	68fb      	ldr	r3, [r7, #12]
 8013010:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013012:	68fb      	ldr	r3, [r7, #12]
 8013014:	68da      	ldr	r2, [r3, #12]
 8013016:	68fb      	ldr	r3, [r7, #12]
 8013018:	681b      	ldr	r3, [r3, #0]
 801301a:	429a      	cmp	r2, r3
 801301c:	d207      	bcs.n	801302e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 801301e:	68fb      	ldr	r3, [r7, #12]
 8013020:	685a      	ldr	r2, [r3, #4]
 8013022:	68fb      	ldr	r3, [r7, #12]
 8013024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013026:	425b      	negs	r3, r3
 8013028:	441a      	add	r2, r3
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	2b02      	cmp	r3, #2
 8013032:	d105      	bne.n	8013040 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013034:	693b      	ldr	r3, [r7, #16]
 8013036:	2b00      	cmp	r3, #0
 8013038:	d002      	beq.n	8013040 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801303a:	693b      	ldr	r3, [r7, #16]
 801303c:	3b01      	subs	r3, #1
 801303e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013040:	693b      	ldr	r3, [r7, #16]
 8013042:	1c5a      	adds	r2, r3, #1
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8013048:	697b      	ldr	r3, [r7, #20]
}
 801304a:	4618      	mov	r0, r3
 801304c:	3718      	adds	r7, #24
 801304e:	46bd      	mov	sp, r7
 8013050:	bd80      	pop	{r7, pc}

08013052 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013052:	b580      	push	{r7, lr}
 8013054:	b082      	sub	sp, #8
 8013056:	af00      	add	r7, sp, #0
 8013058:	6078      	str	r0, [r7, #4]
 801305a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013060:	2b00      	cmp	r3, #0
 8013062:	d018      	beq.n	8013096 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	68da      	ldr	r2, [r3, #12]
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801306c:	441a      	add	r2, r3
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	68da      	ldr	r2, [r3, #12]
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	685b      	ldr	r3, [r3, #4]
 801307a:	429a      	cmp	r2, r3
 801307c:	d303      	bcc.n	8013086 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	681a      	ldr	r2, [r3, #0]
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	68d9      	ldr	r1, [r3, #12]
 801308a:	687b      	ldr	r3, [r7, #4]
 801308c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801308e:	461a      	mov	r2, r3
 8013090:	6838      	ldr	r0, [r7, #0]
 8013092:	f001 ff71 	bl	8014f78 <memcpy>
	}
}
 8013096:	bf00      	nop
 8013098:	3708      	adds	r7, #8
 801309a:	46bd      	mov	sp, r7
 801309c:	bd80      	pop	{r7, pc}

0801309e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801309e:	b580      	push	{r7, lr}
 80130a0:	b084      	sub	sp, #16
 80130a2:	af00      	add	r7, sp, #0
 80130a4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80130a6:	f001 fb79 	bl	801479c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80130b0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80130b2:	e011      	b.n	80130d8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d012      	beq.n	80130e2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	3324      	adds	r3, #36	@ 0x24
 80130c0:	4618      	mov	r0, r3
 80130c2:	f000 fe6d 	bl	8013da0 <xTaskRemoveFromEventList>
 80130c6:	4603      	mov	r3, r0
 80130c8:	2b00      	cmp	r3, #0
 80130ca:	d001      	beq.n	80130d0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80130cc:	f000 ff46 	bl	8013f5c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80130d0:	7bfb      	ldrb	r3, [r7, #15]
 80130d2:	3b01      	subs	r3, #1
 80130d4:	b2db      	uxtb	r3, r3
 80130d6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80130d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80130dc:	2b00      	cmp	r3, #0
 80130de:	dce9      	bgt.n	80130b4 <prvUnlockQueue+0x16>
 80130e0:	e000      	b.n	80130e4 <prvUnlockQueue+0x46>
					break;
 80130e2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	22ff      	movs	r2, #255	@ 0xff
 80130e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80130ec:	f001 fb86 	bl	80147fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80130f0:	f001 fb54 	bl	801479c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80130fa:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80130fc:	e011      	b.n	8013122 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80130fe:	687b      	ldr	r3, [r7, #4]
 8013100:	691b      	ldr	r3, [r3, #16]
 8013102:	2b00      	cmp	r3, #0
 8013104:	d012      	beq.n	801312c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	3310      	adds	r3, #16
 801310a:	4618      	mov	r0, r3
 801310c:	f000 fe48 	bl	8013da0 <xTaskRemoveFromEventList>
 8013110:	4603      	mov	r3, r0
 8013112:	2b00      	cmp	r3, #0
 8013114:	d001      	beq.n	801311a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8013116:	f000 ff21 	bl	8013f5c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801311a:	7bbb      	ldrb	r3, [r7, #14]
 801311c:	3b01      	subs	r3, #1
 801311e:	b2db      	uxtb	r3, r3
 8013120:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013122:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013126:	2b00      	cmp	r3, #0
 8013128:	dce9      	bgt.n	80130fe <prvUnlockQueue+0x60>
 801312a:	e000      	b.n	801312e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801312c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	22ff      	movs	r2, #255	@ 0xff
 8013132:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8013136:	f001 fb61 	bl	80147fc <vPortExitCritical>
}
 801313a:	bf00      	nop
 801313c:	3710      	adds	r7, #16
 801313e:	46bd      	mov	sp, r7
 8013140:	bd80      	pop	{r7, pc}

08013142 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013142:	b580      	push	{r7, lr}
 8013144:	b084      	sub	sp, #16
 8013146:	af00      	add	r7, sp, #0
 8013148:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801314a:	f001 fb27 	bl	801479c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013152:	2b00      	cmp	r3, #0
 8013154:	d102      	bne.n	801315c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8013156:	2301      	movs	r3, #1
 8013158:	60fb      	str	r3, [r7, #12]
 801315a:	e001      	b.n	8013160 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801315c:	2300      	movs	r3, #0
 801315e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013160:	f001 fb4c 	bl	80147fc <vPortExitCritical>

	return xReturn;
 8013164:	68fb      	ldr	r3, [r7, #12]
}
 8013166:	4618      	mov	r0, r3
 8013168:	3710      	adds	r7, #16
 801316a:	46bd      	mov	sp, r7
 801316c:	bd80      	pop	{r7, pc}

0801316e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801316e:	b580      	push	{r7, lr}
 8013170:	b084      	sub	sp, #16
 8013172:	af00      	add	r7, sp, #0
 8013174:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013176:	f001 fb11 	bl	801479c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801317e:	687b      	ldr	r3, [r7, #4]
 8013180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013182:	429a      	cmp	r2, r3
 8013184:	d102      	bne.n	801318c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8013186:	2301      	movs	r3, #1
 8013188:	60fb      	str	r3, [r7, #12]
 801318a:	e001      	b.n	8013190 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801318c:	2300      	movs	r3, #0
 801318e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013190:	f001 fb34 	bl	80147fc <vPortExitCritical>

	return xReturn;
 8013194:	68fb      	ldr	r3, [r7, #12]
}
 8013196:	4618      	mov	r0, r3
 8013198:	3710      	adds	r7, #16
 801319a:	46bd      	mov	sp, r7
 801319c:	bd80      	pop	{r7, pc}
	...

080131a0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80131a0:	b480      	push	{r7}
 80131a2:	b085      	sub	sp, #20
 80131a4:	af00      	add	r7, sp, #0
 80131a6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80131a8:	2300      	movs	r3, #0
 80131aa:	60fb      	str	r3, [r7, #12]
 80131ac:	e016      	b.n	80131dc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80131ae:	4a10      	ldr	r2, [pc, #64]	@ (80131f0 <vQueueUnregisterQueue+0x50>)
 80131b0:	68fb      	ldr	r3, [r7, #12]
 80131b2:	00db      	lsls	r3, r3, #3
 80131b4:	4413      	add	r3, r2
 80131b6:	685b      	ldr	r3, [r3, #4]
 80131b8:	687a      	ldr	r2, [r7, #4]
 80131ba:	429a      	cmp	r2, r3
 80131bc:	d10b      	bne.n	80131d6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80131be:	4a0c      	ldr	r2, [pc, #48]	@ (80131f0 <vQueueUnregisterQueue+0x50>)
 80131c0:	68fb      	ldr	r3, [r7, #12]
 80131c2:	2100      	movs	r1, #0
 80131c4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80131c8:	4a09      	ldr	r2, [pc, #36]	@ (80131f0 <vQueueUnregisterQueue+0x50>)
 80131ca:	68fb      	ldr	r3, [r7, #12]
 80131cc:	00db      	lsls	r3, r3, #3
 80131ce:	4413      	add	r3, r2
 80131d0:	2200      	movs	r2, #0
 80131d2:	605a      	str	r2, [r3, #4]
				break;
 80131d4:	e006      	b.n	80131e4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80131d6:	68fb      	ldr	r3, [r7, #12]
 80131d8:	3301      	adds	r3, #1
 80131da:	60fb      	str	r3, [r7, #12]
 80131dc:	68fb      	ldr	r3, [r7, #12]
 80131de:	2b07      	cmp	r3, #7
 80131e0:	d9e5      	bls.n	80131ae <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80131e2:	bf00      	nop
 80131e4:	bf00      	nop
 80131e6:	3714      	adds	r7, #20
 80131e8:	46bd      	mov	sp, r7
 80131ea:	bc80      	pop	{r7}
 80131ec:	4770      	bx	lr
 80131ee:	bf00      	nop
 80131f0:	20001324 	.word	0x20001324

080131f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80131f4:	b580      	push	{r7, lr}
 80131f6:	b08e      	sub	sp, #56	@ 0x38
 80131f8:	af04      	add	r7, sp, #16
 80131fa:	60f8      	str	r0, [r7, #12]
 80131fc:	60b9      	str	r1, [r7, #8]
 80131fe:	607a      	str	r2, [r7, #4]
 8013200:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8013202:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013204:	2b00      	cmp	r3, #0
 8013206:	d10b      	bne.n	8013220 <xTaskCreateStatic+0x2c>
	__asm volatile
 8013208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801320c:	f383 8811 	msr	BASEPRI, r3
 8013210:	f3bf 8f6f 	isb	sy
 8013214:	f3bf 8f4f 	dsb	sy
 8013218:	623b      	str	r3, [r7, #32]
}
 801321a:	bf00      	nop
 801321c:	bf00      	nop
 801321e:	e7fd      	b.n	801321c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8013220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013222:	2b00      	cmp	r3, #0
 8013224:	d10b      	bne.n	801323e <xTaskCreateStatic+0x4a>
	__asm volatile
 8013226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801322a:	f383 8811 	msr	BASEPRI, r3
 801322e:	f3bf 8f6f 	isb	sy
 8013232:	f3bf 8f4f 	dsb	sy
 8013236:	61fb      	str	r3, [r7, #28]
}
 8013238:	bf00      	nop
 801323a:	bf00      	nop
 801323c:	e7fd      	b.n	801323a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801323e:	2354      	movs	r3, #84	@ 0x54
 8013240:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8013242:	693b      	ldr	r3, [r7, #16]
 8013244:	2b54      	cmp	r3, #84	@ 0x54
 8013246:	d00b      	beq.n	8013260 <xTaskCreateStatic+0x6c>
	__asm volatile
 8013248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801324c:	f383 8811 	msr	BASEPRI, r3
 8013250:	f3bf 8f6f 	isb	sy
 8013254:	f3bf 8f4f 	dsb	sy
 8013258:	61bb      	str	r3, [r7, #24]
}
 801325a:	bf00      	nop
 801325c:	bf00      	nop
 801325e:	e7fd      	b.n	801325c <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8013260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013262:	2b00      	cmp	r3, #0
 8013264:	d01e      	beq.n	80132a4 <xTaskCreateStatic+0xb0>
 8013266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013268:	2b00      	cmp	r3, #0
 801326a:	d01b      	beq.n	80132a4 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801326c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801326e:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8013270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013272:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013274:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8013276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013278:	2202      	movs	r2, #2
 801327a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801327e:	2300      	movs	r3, #0
 8013280:	9303      	str	r3, [sp, #12]
 8013282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013284:	9302      	str	r3, [sp, #8]
 8013286:	f107 0314 	add.w	r3, r7, #20
 801328a:	9301      	str	r3, [sp, #4]
 801328c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801328e:	9300      	str	r3, [sp, #0]
 8013290:	683b      	ldr	r3, [r7, #0]
 8013292:	687a      	ldr	r2, [r7, #4]
 8013294:	68b9      	ldr	r1, [r7, #8]
 8013296:	68f8      	ldr	r0, [r7, #12]
 8013298:	f000 f850 	bl	801333c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801329c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801329e:	f000 f8d5 	bl	801344c <prvAddNewTaskToReadyList>
 80132a2:	e001      	b.n	80132a8 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 80132a4:	2300      	movs	r3, #0
 80132a6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80132a8:	697b      	ldr	r3, [r7, #20]
	}
 80132aa:	4618      	mov	r0, r3
 80132ac:	3728      	adds	r7, #40	@ 0x28
 80132ae:	46bd      	mov	sp, r7
 80132b0:	bd80      	pop	{r7, pc}

080132b2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80132b2:	b580      	push	{r7, lr}
 80132b4:	b08c      	sub	sp, #48	@ 0x30
 80132b6:	af04      	add	r7, sp, #16
 80132b8:	60f8      	str	r0, [r7, #12]
 80132ba:	60b9      	str	r1, [r7, #8]
 80132bc:	603b      	str	r3, [r7, #0]
 80132be:	4613      	mov	r3, r2
 80132c0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80132c2:	88fb      	ldrh	r3, [r7, #6]
 80132c4:	009b      	lsls	r3, r3, #2
 80132c6:	4618      	mov	r0, r3
 80132c8:	f001 fb6a 	bl	80149a0 <pvPortMalloc>
 80132cc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80132ce:	697b      	ldr	r3, [r7, #20]
 80132d0:	2b00      	cmp	r3, #0
 80132d2:	d00e      	beq.n	80132f2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80132d4:	2054      	movs	r0, #84	@ 0x54
 80132d6:	f001 fb63 	bl	80149a0 <pvPortMalloc>
 80132da:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80132dc:	69fb      	ldr	r3, [r7, #28]
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d003      	beq.n	80132ea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80132e2:	69fb      	ldr	r3, [r7, #28]
 80132e4:	697a      	ldr	r2, [r7, #20]
 80132e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80132e8:	e005      	b.n	80132f6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80132ea:	6978      	ldr	r0, [r7, #20]
 80132ec:	f001 fc20 	bl	8014b30 <vPortFree>
 80132f0:	e001      	b.n	80132f6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80132f2:	2300      	movs	r3, #0
 80132f4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80132f6:	69fb      	ldr	r3, [r7, #28]
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d017      	beq.n	801332c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80132fc:	69fb      	ldr	r3, [r7, #28]
 80132fe:	2200      	movs	r2, #0
 8013300:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8013304:	88fa      	ldrh	r2, [r7, #6]
 8013306:	2300      	movs	r3, #0
 8013308:	9303      	str	r3, [sp, #12]
 801330a:	69fb      	ldr	r3, [r7, #28]
 801330c:	9302      	str	r3, [sp, #8]
 801330e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013310:	9301      	str	r3, [sp, #4]
 8013312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013314:	9300      	str	r3, [sp, #0]
 8013316:	683b      	ldr	r3, [r7, #0]
 8013318:	68b9      	ldr	r1, [r7, #8]
 801331a:	68f8      	ldr	r0, [r7, #12]
 801331c:	f000 f80e 	bl	801333c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013320:	69f8      	ldr	r0, [r7, #28]
 8013322:	f000 f893 	bl	801344c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8013326:	2301      	movs	r3, #1
 8013328:	61bb      	str	r3, [r7, #24]
 801332a:	e002      	b.n	8013332 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801332c:	f04f 33ff 	mov.w	r3, #4294967295
 8013330:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8013332:	69bb      	ldr	r3, [r7, #24]
	}
 8013334:	4618      	mov	r0, r3
 8013336:	3720      	adds	r7, #32
 8013338:	46bd      	mov	sp, r7
 801333a:	bd80      	pop	{r7, pc}

0801333c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801333c:	b580      	push	{r7, lr}
 801333e:	b088      	sub	sp, #32
 8013340:	af00      	add	r7, sp, #0
 8013342:	60f8      	str	r0, [r7, #12]
 8013344:	60b9      	str	r1, [r7, #8]
 8013346:	607a      	str	r2, [r7, #4]
 8013348:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801334a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801334c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801334e:	687b      	ldr	r3, [r7, #4]
 8013350:	009b      	lsls	r3, r3, #2
 8013352:	461a      	mov	r2, r3
 8013354:	21a5      	movs	r1, #165	@ 0xa5
 8013356:	f001 fdcb 	bl	8014ef0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 801335a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801335c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8013364:	3b01      	subs	r3, #1
 8013366:	009b      	lsls	r3, r3, #2
 8013368:	4413      	add	r3, r2
 801336a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 801336c:	69bb      	ldr	r3, [r7, #24]
 801336e:	f023 0307 	bic.w	r3, r3, #7
 8013372:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8013374:	69bb      	ldr	r3, [r7, #24]
 8013376:	f003 0307 	and.w	r3, r3, #7
 801337a:	2b00      	cmp	r3, #0
 801337c:	d00b      	beq.n	8013396 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801337e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013382:	f383 8811 	msr	BASEPRI, r3
 8013386:	f3bf 8f6f 	isb	sy
 801338a:	f3bf 8f4f 	dsb	sy
 801338e:	617b      	str	r3, [r7, #20]
}
 8013390:	bf00      	nop
 8013392:	bf00      	nop
 8013394:	e7fd      	b.n	8013392 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013396:	2300      	movs	r3, #0
 8013398:	61fb      	str	r3, [r7, #28]
 801339a:	e012      	b.n	80133c2 <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801339c:	68ba      	ldr	r2, [r7, #8]
 801339e:	69fb      	ldr	r3, [r7, #28]
 80133a0:	4413      	add	r3, r2
 80133a2:	7819      	ldrb	r1, [r3, #0]
 80133a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80133a6:	69fb      	ldr	r3, [r7, #28]
 80133a8:	4413      	add	r3, r2
 80133aa:	3334      	adds	r3, #52	@ 0x34
 80133ac:	460a      	mov	r2, r1
 80133ae:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80133b0:	68ba      	ldr	r2, [r7, #8]
 80133b2:	69fb      	ldr	r3, [r7, #28]
 80133b4:	4413      	add	r3, r2
 80133b6:	781b      	ldrb	r3, [r3, #0]
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d006      	beq.n	80133ca <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80133bc:	69fb      	ldr	r3, [r7, #28]
 80133be:	3301      	adds	r3, #1
 80133c0:	61fb      	str	r3, [r7, #28]
 80133c2:	69fb      	ldr	r3, [r7, #28]
 80133c4:	2b0f      	cmp	r3, #15
 80133c6:	d9e9      	bls.n	801339c <prvInitialiseNewTask+0x60>
 80133c8:	e000      	b.n	80133cc <prvInitialiseNewTask+0x90>
		{
			break;
 80133ca:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80133cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133ce:	2200      	movs	r2, #0
 80133d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80133d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133d6:	2b06      	cmp	r3, #6
 80133d8:	d901      	bls.n	80133de <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80133da:	2306      	movs	r3, #6
 80133dc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80133de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80133e2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80133e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80133e8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80133ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133ec:	2200      	movs	r2, #0
 80133ee:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80133f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133f2:	3304      	adds	r3, #4
 80133f4:	4618      	mov	r0, r3
 80133f6:	f7ff f88f 	bl	8012518 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80133fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133fc:	3318      	adds	r3, #24
 80133fe:	4618      	mov	r0, r3
 8013400:	f7ff f88a 	bl	8012518 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8013404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013406:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013408:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801340a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801340c:	f1c3 0207 	rsb	r2, r3, #7
 8013410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013412:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8013414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013416:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013418:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801341a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801341c:	2200      	movs	r2, #0
 801341e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8013420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013422:	2200      	movs	r2, #0
 8013424:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013428:	683a      	ldr	r2, [r7, #0]
 801342a:	68f9      	ldr	r1, [r7, #12]
 801342c:	69b8      	ldr	r0, [r7, #24]
 801342e:	f001 f8c3 	bl	80145b8 <pxPortInitialiseStack>
 8013432:	4602      	mov	r2, r0
 8013434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013436:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8013438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801343a:	2b00      	cmp	r3, #0
 801343c:	d002      	beq.n	8013444 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801343e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013440:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013442:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013444:	bf00      	nop
 8013446:	3720      	adds	r7, #32
 8013448:	46bd      	mov	sp, r7
 801344a:	bd80      	pop	{r7, pc}

0801344c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801344c:	b580      	push	{r7, lr}
 801344e:	b082      	sub	sp, #8
 8013450:	af00      	add	r7, sp, #0
 8013452:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013454:	f001 f9a2 	bl	801479c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8013458:	4b2a      	ldr	r3, [pc, #168]	@ (8013504 <prvAddNewTaskToReadyList+0xb8>)
 801345a:	681b      	ldr	r3, [r3, #0]
 801345c:	3301      	adds	r3, #1
 801345e:	4a29      	ldr	r2, [pc, #164]	@ (8013504 <prvAddNewTaskToReadyList+0xb8>)
 8013460:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8013462:	4b29      	ldr	r3, [pc, #164]	@ (8013508 <prvAddNewTaskToReadyList+0xbc>)
 8013464:	681b      	ldr	r3, [r3, #0]
 8013466:	2b00      	cmp	r3, #0
 8013468:	d109      	bne.n	801347e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801346a:	4a27      	ldr	r2, [pc, #156]	@ (8013508 <prvAddNewTaskToReadyList+0xbc>)
 801346c:	687b      	ldr	r3, [r7, #4]
 801346e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013470:	4b24      	ldr	r3, [pc, #144]	@ (8013504 <prvAddNewTaskToReadyList+0xb8>)
 8013472:	681b      	ldr	r3, [r3, #0]
 8013474:	2b01      	cmp	r3, #1
 8013476:	d110      	bne.n	801349a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8013478:	f000 fd94 	bl	8013fa4 <prvInitialiseTaskLists>
 801347c:	e00d      	b.n	801349a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801347e:	4b23      	ldr	r3, [pc, #140]	@ (801350c <prvAddNewTaskToReadyList+0xc0>)
 8013480:	681b      	ldr	r3, [r3, #0]
 8013482:	2b00      	cmp	r3, #0
 8013484:	d109      	bne.n	801349a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8013486:	4b20      	ldr	r3, [pc, #128]	@ (8013508 <prvAddNewTaskToReadyList+0xbc>)
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013490:	429a      	cmp	r2, r3
 8013492:	d802      	bhi.n	801349a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8013494:	4a1c      	ldr	r2, [pc, #112]	@ (8013508 <prvAddNewTaskToReadyList+0xbc>)
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801349a:	4b1d      	ldr	r3, [pc, #116]	@ (8013510 <prvAddNewTaskToReadyList+0xc4>)
 801349c:	681b      	ldr	r3, [r3, #0]
 801349e:	3301      	adds	r3, #1
 80134a0:	4a1b      	ldr	r2, [pc, #108]	@ (8013510 <prvAddNewTaskToReadyList+0xc4>)
 80134a2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80134a8:	2201      	movs	r2, #1
 80134aa:	409a      	lsls	r2, r3
 80134ac:	4b19      	ldr	r3, [pc, #100]	@ (8013514 <prvAddNewTaskToReadyList+0xc8>)
 80134ae:	681b      	ldr	r3, [r3, #0]
 80134b0:	4313      	orrs	r3, r2
 80134b2:	4a18      	ldr	r2, [pc, #96]	@ (8013514 <prvAddNewTaskToReadyList+0xc8>)
 80134b4:	6013      	str	r3, [r2, #0]
 80134b6:	687b      	ldr	r3, [r7, #4]
 80134b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80134ba:	4613      	mov	r3, r2
 80134bc:	009b      	lsls	r3, r3, #2
 80134be:	4413      	add	r3, r2
 80134c0:	009b      	lsls	r3, r3, #2
 80134c2:	4a15      	ldr	r2, [pc, #84]	@ (8013518 <prvAddNewTaskToReadyList+0xcc>)
 80134c4:	441a      	add	r2, r3
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	3304      	adds	r3, #4
 80134ca:	4619      	mov	r1, r3
 80134cc:	4610      	mov	r0, r2
 80134ce:	f7ff f82f 	bl	8012530 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80134d2:	f001 f993 	bl	80147fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80134d6:	4b0d      	ldr	r3, [pc, #52]	@ (801350c <prvAddNewTaskToReadyList+0xc0>)
 80134d8:	681b      	ldr	r3, [r3, #0]
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d00e      	beq.n	80134fc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80134de:	4b0a      	ldr	r3, [pc, #40]	@ (8013508 <prvAddNewTaskToReadyList+0xbc>)
 80134e0:	681b      	ldr	r3, [r3, #0]
 80134e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80134e8:	429a      	cmp	r2, r3
 80134ea:	d207      	bcs.n	80134fc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80134ec:	4b0b      	ldr	r3, [pc, #44]	@ (801351c <prvAddNewTaskToReadyList+0xd0>)
 80134ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80134f2:	601a      	str	r2, [r3, #0]
 80134f4:	f3bf 8f4f 	dsb	sy
 80134f8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80134fc:	bf00      	nop
 80134fe:	3708      	adds	r7, #8
 8013500:	46bd      	mov	sp, r7
 8013502:	bd80      	pop	{r7, pc}
 8013504:	20001464 	.word	0x20001464
 8013508:	20001364 	.word	0x20001364
 801350c:	20001470 	.word	0x20001470
 8013510:	20001480 	.word	0x20001480
 8013514:	2000146c 	.word	0x2000146c
 8013518:	20001368 	.word	0x20001368
 801351c:	e000ed04 	.word	0xe000ed04

08013520 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8013520:	b580      	push	{r7, lr}
 8013522:	b08a      	sub	sp, #40	@ 0x28
 8013524:	af00      	add	r7, sp, #0
 8013526:	6078      	str	r0, [r7, #4]
 8013528:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 801352a:	2300      	movs	r3, #0
 801352c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	2b00      	cmp	r3, #0
 8013532:	d10b      	bne.n	801354c <vTaskDelayUntil+0x2c>
	__asm volatile
 8013534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013538:	f383 8811 	msr	BASEPRI, r3
 801353c:	f3bf 8f6f 	isb	sy
 8013540:	f3bf 8f4f 	dsb	sy
 8013544:	617b      	str	r3, [r7, #20]
}
 8013546:	bf00      	nop
 8013548:	bf00      	nop
 801354a:	e7fd      	b.n	8013548 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 801354c:	683b      	ldr	r3, [r7, #0]
 801354e:	2b00      	cmp	r3, #0
 8013550:	d10b      	bne.n	801356a <vTaskDelayUntil+0x4a>
	__asm volatile
 8013552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013556:	f383 8811 	msr	BASEPRI, r3
 801355a:	f3bf 8f6f 	isb	sy
 801355e:	f3bf 8f4f 	dsb	sy
 8013562:	613b      	str	r3, [r7, #16]
}
 8013564:	bf00      	nop
 8013566:	bf00      	nop
 8013568:	e7fd      	b.n	8013566 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 801356a:	4b2a      	ldr	r3, [pc, #168]	@ (8013614 <vTaskDelayUntil+0xf4>)
 801356c:	681b      	ldr	r3, [r3, #0]
 801356e:	2b00      	cmp	r3, #0
 8013570:	d00b      	beq.n	801358a <vTaskDelayUntil+0x6a>
	__asm volatile
 8013572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013576:	f383 8811 	msr	BASEPRI, r3
 801357a:	f3bf 8f6f 	isb	sy
 801357e:	f3bf 8f4f 	dsb	sy
 8013582:	60fb      	str	r3, [r7, #12]
}
 8013584:	bf00      	nop
 8013586:	bf00      	nop
 8013588:	e7fd      	b.n	8013586 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 801358a:	f000 fa0f 	bl	80139ac <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 801358e:	4b22      	ldr	r3, [pc, #136]	@ (8013618 <vTaskDelayUntil+0xf8>)
 8013590:	681b      	ldr	r3, [r3, #0]
 8013592:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	683a      	ldr	r2, [r7, #0]
 801359a:	4413      	add	r3, r2
 801359c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 801359e:	687b      	ldr	r3, [r7, #4]
 80135a0:	681b      	ldr	r3, [r3, #0]
 80135a2:	6a3a      	ldr	r2, [r7, #32]
 80135a4:	429a      	cmp	r2, r3
 80135a6:	d20b      	bcs.n	80135c0 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80135a8:	687b      	ldr	r3, [r7, #4]
 80135aa:	681b      	ldr	r3, [r3, #0]
 80135ac:	69fa      	ldr	r2, [r7, #28]
 80135ae:	429a      	cmp	r2, r3
 80135b0:	d211      	bcs.n	80135d6 <vTaskDelayUntil+0xb6>
 80135b2:	69fa      	ldr	r2, [r7, #28]
 80135b4:	6a3b      	ldr	r3, [r7, #32]
 80135b6:	429a      	cmp	r2, r3
 80135b8:	d90d      	bls.n	80135d6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80135ba:	2301      	movs	r3, #1
 80135bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80135be:	e00a      	b.n	80135d6 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	681b      	ldr	r3, [r3, #0]
 80135c4:	69fa      	ldr	r2, [r7, #28]
 80135c6:	429a      	cmp	r2, r3
 80135c8:	d303      	bcc.n	80135d2 <vTaskDelayUntil+0xb2>
 80135ca:	69fa      	ldr	r2, [r7, #28]
 80135cc:	6a3b      	ldr	r3, [r7, #32]
 80135ce:	429a      	cmp	r2, r3
 80135d0:	d901      	bls.n	80135d6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80135d2:	2301      	movs	r3, #1
 80135d4:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	69fa      	ldr	r2, [r7, #28]
 80135da:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80135dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135de:	2b00      	cmp	r3, #0
 80135e0:	d006      	beq.n	80135f0 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80135e2:	69fa      	ldr	r2, [r7, #28]
 80135e4:	6a3b      	ldr	r3, [r7, #32]
 80135e6:	1ad3      	subs	r3, r2, r3
 80135e8:	2100      	movs	r1, #0
 80135ea:	4618      	mov	r0, r3
 80135ec:	f000 ff7e 	bl	80144ec <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80135f0:	f000 f9ea 	bl	80139c8 <xTaskResumeAll>
 80135f4:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80135f6:	69bb      	ldr	r3, [r7, #24]
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d107      	bne.n	801360c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 80135fc:	4b07      	ldr	r3, [pc, #28]	@ (801361c <vTaskDelayUntil+0xfc>)
 80135fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013602:	601a      	str	r2, [r3, #0]
 8013604:	f3bf 8f4f 	dsb	sy
 8013608:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801360c:	bf00      	nop
 801360e:	3728      	adds	r7, #40	@ 0x28
 8013610:	46bd      	mov	sp, r7
 8013612:	bd80      	pop	{r7, pc}
 8013614:	2000148c 	.word	0x2000148c
 8013618:	20001468 	.word	0x20001468
 801361c:	e000ed04 	.word	0xe000ed04

08013620 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8013620:	b580      	push	{r7, lr}
 8013622:	b084      	sub	sp, #16
 8013624:	af00      	add	r7, sp, #0
 8013626:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8013628:	2300      	movs	r3, #0
 801362a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	2b00      	cmp	r3, #0
 8013630:	d018      	beq.n	8013664 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8013632:	4b14      	ldr	r3, [pc, #80]	@ (8013684 <vTaskDelay+0x64>)
 8013634:	681b      	ldr	r3, [r3, #0]
 8013636:	2b00      	cmp	r3, #0
 8013638:	d00b      	beq.n	8013652 <vTaskDelay+0x32>
	__asm volatile
 801363a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801363e:	f383 8811 	msr	BASEPRI, r3
 8013642:	f3bf 8f6f 	isb	sy
 8013646:	f3bf 8f4f 	dsb	sy
 801364a:	60bb      	str	r3, [r7, #8]
}
 801364c:	bf00      	nop
 801364e:	bf00      	nop
 8013650:	e7fd      	b.n	801364e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8013652:	f000 f9ab 	bl	80139ac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8013656:	2100      	movs	r1, #0
 8013658:	6878      	ldr	r0, [r7, #4]
 801365a:	f000 ff47 	bl	80144ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801365e:	f000 f9b3 	bl	80139c8 <xTaskResumeAll>
 8013662:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013664:	68fb      	ldr	r3, [r7, #12]
 8013666:	2b00      	cmp	r3, #0
 8013668:	d107      	bne.n	801367a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 801366a:	4b07      	ldr	r3, [pc, #28]	@ (8013688 <vTaskDelay+0x68>)
 801366c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013670:	601a      	str	r2, [r3, #0]
 8013672:	f3bf 8f4f 	dsb	sy
 8013676:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801367a:	bf00      	nop
 801367c:	3710      	adds	r7, #16
 801367e:	46bd      	mov	sp, r7
 8013680:	bd80      	pop	{r7, pc}
 8013682:	bf00      	nop
 8013684:	2000148c 	.word	0x2000148c
 8013688:	e000ed04 	.word	0xe000ed04

0801368c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 801368c:	b580      	push	{r7, lr}
 801368e:	b084      	sub	sp, #16
 8013690:	af00      	add	r7, sp, #0
 8013692:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8013694:	f001 f882 	bl	801479c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	2b00      	cmp	r3, #0
 801369c:	d102      	bne.n	80136a4 <vTaskSuspend+0x18>
 801369e:	4b3d      	ldr	r3, [pc, #244]	@ (8013794 <vTaskSuspend+0x108>)
 80136a0:	681b      	ldr	r3, [r3, #0]
 80136a2:	e000      	b.n	80136a6 <vTaskSuspend+0x1a>
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80136a8:	68fb      	ldr	r3, [r7, #12]
 80136aa:	3304      	adds	r3, #4
 80136ac:	4618      	mov	r0, r3
 80136ae:	f7fe ff9a 	bl	80125e6 <uxListRemove>
 80136b2:	4603      	mov	r3, r0
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	d115      	bne.n	80136e4 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80136bc:	4936      	ldr	r1, [pc, #216]	@ (8013798 <vTaskSuspend+0x10c>)
 80136be:	4613      	mov	r3, r2
 80136c0:	009b      	lsls	r3, r3, #2
 80136c2:	4413      	add	r3, r2
 80136c4:	009b      	lsls	r3, r3, #2
 80136c6:	440b      	add	r3, r1
 80136c8:	681b      	ldr	r3, [r3, #0]
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d10a      	bne.n	80136e4 <vTaskSuspend+0x58>
 80136ce:	68fb      	ldr	r3, [r7, #12]
 80136d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136d2:	2201      	movs	r2, #1
 80136d4:	fa02 f303 	lsl.w	r3, r2, r3
 80136d8:	43da      	mvns	r2, r3
 80136da:	4b30      	ldr	r3, [pc, #192]	@ (801379c <vTaskSuspend+0x110>)
 80136dc:	681b      	ldr	r3, [r3, #0]
 80136de:	4013      	ands	r3, r2
 80136e0:	4a2e      	ldr	r2, [pc, #184]	@ (801379c <vTaskSuspend+0x110>)
 80136e2:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80136e4:	68fb      	ldr	r3, [r7, #12]
 80136e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d004      	beq.n	80136f6 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80136ec:	68fb      	ldr	r3, [r7, #12]
 80136ee:	3318      	adds	r3, #24
 80136f0:	4618      	mov	r0, r3
 80136f2:	f7fe ff78 	bl	80125e6 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80136f6:	68fb      	ldr	r3, [r7, #12]
 80136f8:	3304      	adds	r3, #4
 80136fa:	4619      	mov	r1, r3
 80136fc:	4828      	ldr	r0, [pc, #160]	@ (80137a0 <vTaskSuspend+0x114>)
 80136fe:	f7fe ff17 	bl	8012530 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8013702:	68fb      	ldr	r3, [r7, #12]
 8013704:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8013708:	b2db      	uxtb	r3, r3
 801370a:	2b01      	cmp	r3, #1
 801370c:	d103      	bne.n	8013716 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801370e:	68fb      	ldr	r3, [r7, #12]
 8013710:	2200      	movs	r2, #0
 8013712:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8013716:	f001 f871 	bl	80147fc <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 801371a:	4b22      	ldr	r3, [pc, #136]	@ (80137a4 <vTaskSuspend+0x118>)
 801371c:	681b      	ldr	r3, [r3, #0]
 801371e:	2b00      	cmp	r3, #0
 8013720:	d005      	beq.n	801372e <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8013722:	f001 f83b 	bl	801479c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8013726:	f000 fcdb 	bl	80140e0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 801372a:	f001 f867 	bl	80147fc <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 801372e:	4b19      	ldr	r3, [pc, #100]	@ (8013794 <vTaskSuspend+0x108>)
 8013730:	681b      	ldr	r3, [r3, #0]
 8013732:	68fa      	ldr	r2, [r7, #12]
 8013734:	429a      	cmp	r2, r3
 8013736:	d128      	bne.n	801378a <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 8013738:	4b1a      	ldr	r3, [pc, #104]	@ (80137a4 <vTaskSuspend+0x118>)
 801373a:	681b      	ldr	r3, [r3, #0]
 801373c:	2b00      	cmp	r3, #0
 801373e:	d018      	beq.n	8013772 <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8013740:	4b19      	ldr	r3, [pc, #100]	@ (80137a8 <vTaskSuspend+0x11c>)
 8013742:	681b      	ldr	r3, [r3, #0]
 8013744:	2b00      	cmp	r3, #0
 8013746:	d00b      	beq.n	8013760 <vTaskSuspend+0xd4>
	__asm volatile
 8013748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801374c:	f383 8811 	msr	BASEPRI, r3
 8013750:	f3bf 8f6f 	isb	sy
 8013754:	f3bf 8f4f 	dsb	sy
 8013758:	60bb      	str	r3, [r7, #8]
}
 801375a:	bf00      	nop
 801375c:	bf00      	nop
 801375e:	e7fd      	b.n	801375c <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 8013760:	4b12      	ldr	r3, [pc, #72]	@ (80137ac <vTaskSuspend+0x120>)
 8013762:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013766:	601a      	str	r2, [r3, #0]
 8013768:	f3bf 8f4f 	dsb	sy
 801376c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013770:	e00b      	b.n	801378a <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 8013772:	4b0b      	ldr	r3, [pc, #44]	@ (80137a0 <vTaskSuspend+0x114>)
 8013774:	681a      	ldr	r2, [r3, #0]
 8013776:	4b0e      	ldr	r3, [pc, #56]	@ (80137b0 <vTaskSuspend+0x124>)
 8013778:	681b      	ldr	r3, [r3, #0]
 801377a:	429a      	cmp	r2, r3
 801377c:	d103      	bne.n	8013786 <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 801377e:	4b05      	ldr	r3, [pc, #20]	@ (8013794 <vTaskSuspend+0x108>)
 8013780:	2200      	movs	r2, #0
 8013782:	601a      	str	r2, [r3, #0]
	}
 8013784:	e001      	b.n	801378a <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 8013786:	f000 fa89 	bl	8013c9c <vTaskSwitchContext>
	}
 801378a:	bf00      	nop
 801378c:	3710      	adds	r7, #16
 801378e:	46bd      	mov	sp, r7
 8013790:	bd80      	pop	{r7, pc}
 8013792:	bf00      	nop
 8013794:	20001364 	.word	0x20001364
 8013798:	20001368 	.word	0x20001368
 801379c:	2000146c 	.word	0x2000146c
 80137a0:	20001450 	.word	0x20001450
 80137a4:	20001470 	.word	0x20001470
 80137a8:	2000148c 	.word	0x2000148c
 80137ac:	e000ed04 	.word	0xe000ed04
 80137b0:	20001464 	.word	0x20001464

080137b4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80137b4:	b480      	push	{r7}
 80137b6:	b087      	sub	sp, #28
 80137b8:	af00      	add	r7, sp, #0
 80137ba:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80137bc:	2300      	movs	r3, #0
 80137be:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	2b00      	cmp	r3, #0
 80137c8:	d10b      	bne.n	80137e2 <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 80137ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137ce:	f383 8811 	msr	BASEPRI, r3
 80137d2:	f3bf 8f6f 	isb	sy
 80137d6:	f3bf 8f4f 	dsb	sy
 80137da:	60fb      	str	r3, [r7, #12]
}
 80137dc:	bf00      	nop
 80137de:	bf00      	nop
 80137e0:	e7fd      	b.n	80137de <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80137e2:	693b      	ldr	r3, [r7, #16]
 80137e4:	695b      	ldr	r3, [r3, #20]
 80137e6:	4a0f      	ldr	r2, [pc, #60]	@ (8013824 <prvTaskIsTaskSuspended+0x70>)
 80137e8:	4293      	cmp	r3, r2
 80137ea:	d101      	bne.n	80137f0 <prvTaskIsTaskSuspended+0x3c>
 80137ec:	2301      	movs	r3, #1
 80137ee:	e000      	b.n	80137f2 <prvTaskIsTaskSuspended+0x3e>
 80137f0:	2300      	movs	r3, #0
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	d00f      	beq.n	8013816 <prvTaskIsTaskSuspended+0x62>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80137f6:	693b      	ldr	r3, [r7, #16]
 80137f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80137fa:	4a0b      	ldr	r2, [pc, #44]	@ (8013828 <prvTaskIsTaskSuspended+0x74>)
 80137fc:	4293      	cmp	r3, r2
 80137fe:	d00a      	beq.n	8013816 <prvTaskIsTaskSuspended+0x62>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8013800:	693b      	ldr	r3, [r7, #16]
 8013802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013804:	2b00      	cmp	r3, #0
 8013806:	d101      	bne.n	801380c <prvTaskIsTaskSuspended+0x58>
 8013808:	2301      	movs	r3, #1
 801380a:	e000      	b.n	801380e <prvTaskIsTaskSuspended+0x5a>
 801380c:	2300      	movs	r3, #0
 801380e:	2b00      	cmp	r3, #0
 8013810:	d001      	beq.n	8013816 <prvTaskIsTaskSuspended+0x62>
				{
					xReturn = pdTRUE;
 8013812:	2301      	movs	r3, #1
 8013814:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013816:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8013818:	4618      	mov	r0, r3
 801381a:	371c      	adds	r7, #28
 801381c:	46bd      	mov	sp, r7
 801381e:	bc80      	pop	{r7}
 8013820:	4770      	bx	lr
 8013822:	bf00      	nop
 8013824:	20001450 	.word	0x20001450
 8013828:	20001424 	.word	0x20001424

0801382c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 801382c:	b580      	push	{r7, lr}
 801382e:	b084      	sub	sp, #16
 8013830:	af00      	add	r7, sp, #0
 8013832:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	2b00      	cmp	r3, #0
 801383c:	d10b      	bne.n	8013856 <vTaskResume+0x2a>
	__asm volatile
 801383e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013842:	f383 8811 	msr	BASEPRI, r3
 8013846:	f3bf 8f6f 	isb	sy
 801384a:	f3bf 8f4f 	dsb	sy
 801384e:	60bb      	str	r3, [r7, #8]
}
 8013850:	bf00      	nop
 8013852:	bf00      	nop
 8013854:	e7fd      	b.n	8013852 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 8013856:	68fb      	ldr	r3, [r7, #12]
 8013858:	2b00      	cmp	r3, #0
 801385a:	d039      	beq.n	80138d0 <vTaskResume+0xa4>
 801385c:	4b1e      	ldr	r3, [pc, #120]	@ (80138d8 <vTaskResume+0xac>)
 801385e:	681b      	ldr	r3, [r3, #0]
 8013860:	68fa      	ldr	r2, [r7, #12]
 8013862:	429a      	cmp	r2, r3
 8013864:	d034      	beq.n	80138d0 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8013866:	f000 ff99 	bl	801479c <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 801386a:	68f8      	ldr	r0, [r7, #12]
 801386c:	f7ff ffa2 	bl	80137b4 <prvTaskIsTaskSuspended>
 8013870:	4603      	mov	r3, r0
 8013872:	2b00      	cmp	r3, #0
 8013874:	d02a      	beq.n	80138cc <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8013876:	68fb      	ldr	r3, [r7, #12]
 8013878:	3304      	adds	r3, #4
 801387a:	4618      	mov	r0, r3
 801387c:	f7fe feb3 	bl	80125e6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013880:	68fb      	ldr	r3, [r7, #12]
 8013882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013884:	2201      	movs	r2, #1
 8013886:	409a      	lsls	r2, r3
 8013888:	4b14      	ldr	r3, [pc, #80]	@ (80138dc <vTaskResume+0xb0>)
 801388a:	681b      	ldr	r3, [r3, #0]
 801388c:	4313      	orrs	r3, r2
 801388e:	4a13      	ldr	r2, [pc, #76]	@ (80138dc <vTaskResume+0xb0>)
 8013890:	6013      	str	r3, [r2, #0]
 8013892:	68fb      	ldr	r3, [r7, #12]
 8013894:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013896:	4613      	mov	r3, r2
 8013898:	009b      	lsls	r3, r3, #2
 801389a:	4413      	add	r3, r2
 801389c:	009b      	lsls	r3, r3, #2
 801389e:	4a10      	ldr	r2, [pc, #64]	@ (80138e0 <vTaskResume+0xb4>)
 80138a0:	441a      	add	r2, r3
 80138a2:	68fb      	ldr	r3, [r7, #12]
 80138a4:	3304      	adds	r3, #4
 80138a6:	4619      	mov	r1, r3
 80138a8:	4610      	mov	r0, r2
 80138aa:	f7fe fe41 	bl	8012530 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80138ae:	68fb      	ldr	r3, [r7, #12]
 80138b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80138b2:	4b09      	ldr	r3, [pc, #36]	@ (80138d8 <vTaskResume+0xac>)
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80138b8:	429a      	cmp	r2, r3
 80138ba:	d307      	bcc.n	80138cc <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 80138bc:	4b09      	ldr	r3, [pc, #36]	@ (80138e4 <vTaskResume+0xb8>)
 80138be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80138c2:	601a      	str	r2, [r3, #0]
 80138c4:	f3bf 8f4f 	dsb	sy
 80138c8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80138cc:	f000 ff96 	bl	80147fc <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80138d0:	bf00      	nop
 80138d2:	3710      	adds	r7, #16
 80138d4:	46bd      	mov	sp, r7
 80138d6:	bd80      	pop	{r7, pc}
 80138d8:	20001364 	.word	0x20001364
 80138dc:	2000146c 	.word	0x2000146c
 80138e0:	20001368 	.word	0x20001368
 80138e4:	e000ed04 	.word	0xe000ed04

080138e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80138e8:	b580      	push	{r7, lr}
 80138ea:	b08a      	sub	sp, #40	@ 0x28
 80138ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80138ee:	2300      	movs	r3, #0
 80138f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80138f2:	2300      	movs	r3, #0
 80138f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80138f6:	463a      	mov	r2, r7
 80138f8:	1d39      	adds	r1, r7, #4
 80138fa:	f107 0308 	add.w	r3, r7, #8
 80138fe:	4618      	mov	r0, r3
 8013900:	f7f1 f964 	bl	8004bcc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8013904:	6839      	ldr	r1, [r7, #0]
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	68ba      	ldr	r2, [r7, #8]
 801390a:	9202      	str	r2, [sp, #8]
 801390c:	9301      	str	r3, [sp, #4]
 801390e:	2300      	movs	r3, #0
 8013910:	9300      	str	r3, [sp, #0]
 8013912:	2300      	movs	r3, #0
 8013914:	460a      	mov	r2, r1
 8013916:	491f      	ldr	r1, [pc, #124]	@ (8013994 <vTaskStartScheduler+0xac>)
 8013918:	481f      	ldr	r0, [pc, #124]	@ (8013998 <vTaskStartScheduler+0xb0>)
 801391a:	f7ff fc6b 	bl	80131f4 <xTaskCreateStatic>
 801391e:	4603      	mov	r3, r0
 8013920:	4a1e      	ldr	r2, [pc, #120]	@ (801399c <vTaskStartScheduler+0xb4>)
 8013922:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8013924:	4b1d      	ldr	r3, [pc, #116]	@ (801399c <vTaskStartScheduler+0xb4>)
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	2b00      	cmp	r3, #0
 801392a:	d002      	beq.n	8013932 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801392c:	2301      	movs	r3, #1
 801392e:	617b      	str	r3, [r7, #20]
 8013930:	e001      	b.n	8013936 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8013932:	2300      	movs	r3, #0
 8013934:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8013936:	697b      	ldr	r3, [r7, #20]
 8013938:	2b01      	cmp	r3, #1
 801393a:	d116      	bne.n	801396a <vTaskStartScheduler+0x82>
	__asm volatile
 801393c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013940:	f383 8811 	msr	BASEPRI, r3
 8013944:	f3bf 8f6f 	isb	sy
 8013948:	f3bf 8f4f 	dsb	sy
 801394c:	613b      	str	r3, [r7, #16]
}
 801394e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8013950:	4b13      	ldr	r3, [pc, #76]	@ (80139a0 <vTaskStartScheduler+0xb8>)
 8013952:	f04f 32ff 	mov.w	r2, #4294967295
 8013956:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8013958:	4b12      	ldr	r3, [pc, #72]	@ (80139a4 <vTaskStartScheduler+0xbc>)
 801395a:	2201      	movs	r2, #1
 801395c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 801395e:	4b12      	ldr	r3, [pc, #72]	@ (80139a8 <vTaskStartScheduler+0xc0>)
 8013960:	2200      	movs	r2, #0
 8013962:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8013964:	f000 fea8 	bl	80146b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8013968:	e00f      	b.n	801398a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801396a:	697b      	ldr	r3, [r7, #20]
 801396c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013970:	d10b      	bne.n	801398a <vTaskStartScheduler+0xa2>
	__asm volatile
 8013972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013976:	f383 8811 	msr	BASEPRI, r3
 801397a:	f3bf 8f6f 	isb	sy
 801397e:	f3bf 8f4f 	dsb	sy
 8013982:	60fb      	str	r3, [r7, #12]
}
 8013984:	bf00      	nop
 8013986:	bf00      	nop
 8013988:	e7fd      	b.n	8013986 <vTaskStartScheduler+0x9e>
}
 801398a:	bf00      	nop
 801398c:	3718      	adds	r7, #24
 801398e:	46bd      	mov	sp, r7
 8013990:	bd80      	pop	{r7, pc}
 8013992:	bf00      	nop
 8013994:	08015c7c 	.word	0x08015c7c
 8013998:	08013f75 	.word	0x08013f75
 801399c:	20001488 	.word	0x20001488
 80139a0:	20001484 	.word	0x20001484
 80139a4:	20001470 	.word	0x20001470
 80139a8:	20001468 	.word	0x20001468

080139ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80139ac:	b480      	push	{r7}
 80139ae:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80139b0:	4b04      	ldr	r3, [pc, #16]	@ (80139c4 <vTaskSuspendAll+0x18>)
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	3301      	adds	r3, #1
 80139b6:	4a03      	ldr	r2, [pc, #12]	@ (80139c4 <vTaskSuspendAll+0x18>)
 80139b8:	6013      	str	r3, [r2, #0]
}
 80139ba:	bf00      	nop
 80139bc:	46bd      	mov	sp, r7
 80139be:	bc80      	pop	{r7}
 80139c0:	4770      	bx	lr
 80139c2:	bf00      	nop
 80139c4:	2000148c 	.word	0x2000148c

080139c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80139c8:	b580      	push	{r7, lr}
 80139ca:	b084      	sub	sp, #16
 80139cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80139ce:	2300      	movs	r3, #0
 80139d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80139d2:	2300      	movs	r3, #0
 80139d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80139d6:	4b42      	ldr	r3, [pc, #264]	@ (8013ae0 <xTaskResumeAll+0x118>)
 80139d8:	681b      	ldr	r3, [r3, #0]
 80139da:	2b00      	cmp	r3, #0
 80139dc:	d10b      	bne.n	80139f6 <xTaskResumeAll+0x2e>
	__asm volatile
 80139de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139e2:	f383 8811 	msr	BASEPRI, r3
 80139e6:	f3bf 8f6f 	isb	sy
 80139ea:	f3bf 8f4f 	dsb	sy
 80139ee:	603b      	str	r3, [r7, #0]
}
 80139f0:	bf00      	nop
 80139f2:	bf00      	nop
 80139f4:	e7fd      	b.n	80139f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80139f6:	f000 fed1 	bl	801479c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80139fa:	4b39      	ldr	r3, [pc, #228]	@ (8013ae0 <xTaskResumeAll+0x118>)
 80139fc:	681b      	ldr	r3, [r3, #0]
 80139fe:	3b01      	subs	r3, #1
 8013a00:	4a37      	ldr	r2, [pc, #220]	@ (8013ae0 <xTaskResumeAll+0x118>)
 8013a02:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013a04:	4b36      	ldr	r3, [pc, #216]	@ (8013ae0 <xTaskResumeAll+0x118>)
 8013a06:	681b      	ldr	r3, [r3, #0]
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	d161      	bne.n	8013ad0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013a0c:	4b35      	ldr	r3, [pc, #212]	@ (8013ae4 <xTaskResumeAll+0x11c>)
 8013a0e:	681b      	ldr	r3, [r3, #0]
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d05d      	beq.n	8013ad0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013a14:	e02e      	b.n	8013a74 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8013a16:	4b34      	ldr	r3, [pc, #208]	@ (8013ae8 <xTaskResumeAll+0x120>)
 8013a18:	68db      	ldr	r3, [r3, #12]
 8013a1a:	68db      	ldr	r3, [r3, #12]
 8013a1c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013a1e:	68fb      	ldr	r3, [r7, #12]
 8013a20:	3318      	adds	r3, #24
 8013a22:	4618      	mov	r0, r3
 8013a24:	f7fe fddf 	bl	80125e6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013a28:	68fb      	ldr	r3, [r7, #12]
 8013a2a:	3304      	adds	r3, #4
 8013a2c:	4618      	mov	r0, r3
 8013a2e:	f7fe fdda 	bl	80125e6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013a32:	68fb      	ldr	r3, [r7, #12]
 8013a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a36:	2201      	movs	r2, #1
 8013a38:	409a      	lsls	r2, r3
 8013a3a:	4b2c      	ldr	r3, [pc, #176]	@ (8013aec <xTaskResumeAll+0x124>)
 8013a3c:	681b      	ldr	r3, [r3, #0]
 8013a3e:	4313      	orrs	r3, r2
 8013a40:	4a2a      	ldr	r2, [pc, #168]	@ (8013aec <xTaskResumeAll+0x124>)
 8013a42:	6013      	str	r3, [r2, #0]
 8013a44:	68fb      	ldr	r3, [r7, #12]
 8013a46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013a48:	4613      	mov	r3, r2
 8013a4a:	009b      	lsls	r3, r3, #2
 8013a4c:	4413      	add	r3, r2
 8013a4e:	009b      	lsls	r3, r3, #2
 8013a50:	4a27      	ldr	r2, [pc, #156]	@ (8013af0 <xTaskResumeAll+0x128>)
 8013a52:	441a      	add	r2, r3
 8013a54:	68fb      	ldr	r3, [r7, #12]
 8013a56:	3304      	adds	r3, #4
 8013a58:	4619      	mov	r1, r3
 8013a5a:	4610      	mov	r0, r2
 8013a5c:	f7fe fd68 	bl	8012530 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013a60:	68fb      	ldr	r3, [r7, #12]
 8013a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013a64:	4b23      	ldr	r3, [pc, #140]	@ (8013af4 <xTaskResumeAll+0x12c>)
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a6a:	429a      	cmp	r2, r3
 8013a6c:	d302      	bcc.n	8013a74 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8013a6e:	4b22      	ldr	r3, [pc, #136]	@ (8013af8 <xTaskResumeAll+0x130>)
 8013a70:	2201      	movs	r2, #1
 8013a72:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013a74:	4b1c      	ldr	r3, [pc, #112]	@ (8013ae8 <xTaskResumeAll+0x120>)
 8013a76:	681b      	ldr	r3, [r3, #0]
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	d1cc      	bne.n	8013a16 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013a7c:	68fb      	ldr	r3, [r7, #12]
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	d001      	beq.n	8013a86 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013a82:	f000 fb2d 	bl	80140e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8013a86:	4b1d      	ldr	r3, [pc, #116]	@ (8013afc <xTaskResumeAll+0x134>)
 8013a88:	681b      	ldr	r3, [r3, #0]
 8013a8a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d010      	beq.n	8013ab4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013a92:	f000 f845 	bl	8013b20 <xTaskIncrementTick>
 8013a96:	4603      	mov	r3, r0
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	d002      	beq.n	8013aa2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8013a9c:	4b16      	ldr	r3, [pc, #88]	@ (8013af8 <xTaskResumeAll+0x130>)
 8013a9e:	2201      	movs	r2, #1
 8013aa0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	3b01      	subs	r3, #1
 8013aa6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	d1f1      	bne.n	8013a92 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8013aae:	4b13      	ldr	r3, [pc, #76]	@ (8013afc <xTaskResumeAll+0x134>)
 8013ab0:	2200      	movs	r2, #0
 8013ab2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8013ab4:	4b10      	ldr	r3, [pc, #64]	@ (8013af8 <xTaskResumeAll+0x130>)
 8013ab6:	681b      	ldr	r3, [r3, #0]
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d009      	beq.n	8013ad0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013abc:	2301      	movs	r3, #1
 8013abe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8013b00 <xTaskResumeAll+0x138>)
 8013ac2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013ac6:	601a      	str	r2, [r3, #0]
 8013ac8:	f3bf 8f4f 	dsb	sy
 8013acc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013ad0:	f000 fe94 	bl	80147fc <vPortExitCritical>

	return xAlreadyYielded;
 8013ad4:	68bb      	ldr	r3, [r7, #8]
}
 8013ad6:	4618      	mov	r0, r3
 8013ad8:	3710      	adds	r7, #16
 8013ada:	46bd      	mov	sp, r7
 8013adc:	bd80      	pop	{r7, pc}
 8013ade:	bf00      	nop
 8013ae0:	2000148c 	.word	0x2000148c
 8013ae4:	20001464 	.word	0x20001464
 8013ae8:	20001424 	.word	0x20001424
 8013aec:	2000146c 	.word	0x2000146c
 8013af0:	20001368 	.word	0x20001368
 8013af4:	20001364 	.word	0x20001364
 8013af8:	20001478 	.word	0x20001478
 8013afc:	20001474 	.word	0x20001474
 8013b00:	e000ed04 	.word	0xe000ed04

08013b04 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8013b04:	b480      	push	{r7}
 8013b06:	b083      	sub	sp, #12
 8013b08:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8013b0a:	4b04      	ldr	r3, [pc, #16]	@ (8013b1c <xTaskGetTickCount+0x18>)
 8013b0c:	681b      	ldr	r3, [r3, #0]
 8013b0e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8013b10:	687b      	ldr	r3, [r7, #4]
}
 8013b12:	4618      	mov	r0, r3
 8013b14:	370c      	adds	r7, #12
 8013b16:	46bd      	mov	sp, r7
 8013b18:	bc80      	pop	{r7}
 8013b1a:	4770      	bx	lr
 8013b1c:	20001468 	.word	0x20001468

08013b20 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013b20:	b580      	push	{r7, lr}
 8013b22:	b086      	sub	sp, #24
 8013b24:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013b26:	2300      	movs	r3, #0
 8013b28:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013b2a:	4b51      	ldr	r3, [pc, #324]	@ (8013c70 <xTaskIncrementTick+0x150>)
 8013b2c:	681b      	ldr	r3, [r3, #0]
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	f040 808e 	bne.w	8013c50 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013b34:	4b4f      	ldr	r3, [pc, #316]	@ (8013c74 <xTaskIncrementTick+0x154>)
 8013b36:	681b      	ldr	r3, [r3, #0]
 8013b38:	3301      	adds	r3, #1
 8013b3a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013b3c:	4a4d      	ldr	r2, [pc, #308]	@ (8013c74 <xTaskIncrementTick+0x154>)
 8013b3e:	693b      	ldr	r3, [r7, #16]
 8013b40:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8013b42:	693b      	ldr	r3, [r7, #16]
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d121      	bne.n	8013b8c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8013b48:	4b4b      	ldr	r3, [pc, #300]	@ (8013c78 <xTaskIncrementTick+0x158>)
 8013b4a:	681b      	ldr	r3, [r3, #0]
 8013b4c:	681b      	ldr	r3, [r3, #0]
 8013b4e:	2b00      	cmp	r3, #0
 8013b50:	d00b      	beq.n	8013b6a <xTaskIncrementTick+0x4a>
	__asm volatile
 8013b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b56:	f383 8811 	msr	BASEPRI, r3
 8013b5a:	f3bf 8f6f 	isb	sy
 8013b5e:	f3bf 8f4f 	dsb	sy
 8013b62:	603b      	str	r3, [r7, #0]
}
 8013b64:	bf00      	nop
 8013b66:	bf00      	nop
 8013b68:	e7fd      	b.n	8013b66 <xTaskIncrementTick+0x46>
 8013b6a:	4b43      	ldr	r3, [pc, #268]	@ (8013c78 <xTaskIncrementTick+0x158>)
 8013b6c:	681b      	ldr	r3, [r3, #0]
 8013b6e:	60fb      	str	r3, [r7, #12]
 8013b70:	4b42      	ldr	r3, [pc, #264]	@ (8013c7c <xTaskIncrementTick+0x15c>)
 8013b72:	681b      	ldr	r3, [r3, #0]
 8013b74:	4a40      	ldr	r2, [pc, #256]	@ (8013c78 <xTaskIncrementTick+0x158>)
 8013b76:	6013      	str	r3, [r2, #0]
 8013b78:	4a40      	ldr	r2, [pc, #256]	@ (8013c7c <xTaskIncrementTick+0x15c>)
 8013b7a:	68fb      	ldr	r3, [r7, #12]
 8013b7c:	6013      	str	r3, [r2, #0]
 8013b7e:	4b40      	ldr	r3, [pc, #256]	@ (8013c80 <xTaskIncrementTick+0x160>)
 8013b80:	681b      	ldr	r3, [r3, #0]
 8013b82:	3301      	adds	r3, #1
 8013b84:	4a3e      	ldr	r2, [pc, #248]	@ (8013c80 <xTaskIncrementTick+0x160>)
 8013b86:	6013      	str	r3, [r2, #0]
 8013b88:	f000 faaa 	bl	80140e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013b8c:	4b3d      	ldr	r3, [pc, #244]	@ (8013c84 <xTaskIncrementTick+0x164>)
 8013b8e:	681b      	ldr	r3, [r3, #0]
 8013b90:	693a      	ldr	r2, [r7, #16]
 8013b92:	429a      	cmp	r2, r3
 8013b94:	d34d      	bcc.n	8013c32 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013b96:	4b38      	ldr	r3, [pc, #224]	@ (8013c78 <xTaskIncrementTick+0x158>)
 8013b98:	681b      	ldr	r3, [r3, #0]
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d101      	bne.n	8013ba4 <xTaskIncrementTick+0x84>
 8013ba0:	2301      	movs	r3, #1
 8013ba2:	e000      	b.n	8013ba6 <xTaskIncrementTick+0x86>
 8013ba4:	2300      	movs	r3, #0
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	d004      	beq.n	8013bb4 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013baa:	4b36      	ldr	r3, [pc, #216]	@ (8013c84 <xTaskIncrementTick+0x164>)
 8013bac:	f04f 32ff 	mov.w	r2, #4294967295
 8013bb0:	601a      	str	r2, [r3, #0]
					break;
 8013bb2:	e03e      	b.n	8013c32 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8013bb4:	4b30      	ldr	r3, [pc, #192]	@ (8013c78 <xTaskIncrementTick+0x158>)
 8013bb6:	681b      	ldr	r3, [r3, #0]
 8013bb8:	68db      	ldr	r3, [r3, #12]
 8013bba:	68db      	ldr	r3, [r3, #12]
 8013bbc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013bbe:	68bb      	ldr	r3, [r7, #8]
 8013bc0:	685b      	ldr	r3, [r3, #4]
 8013bc2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013bc4:	693a      	ldr	r2, [r7, #16]
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	429a      	cmp	r2, r3
 8013bca:	d203      	bcs.n	8013bd4 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8013bcc:	4a2d      	ldr	r2, [pc, #180]	@ (8013c84 <xTaskIncrementTick+0x164>)
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	6013      	str	r3, [r2, #0]
						break;
 8013bd2:	e02e      	b.n	8013c32 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013bd4:	68bb      	ldr	r3, [r7, #8]
 8013bd6:	3304      	adds	r3, #4
 8013bd8:	4618      	mov	r0, r3
 8013bda:	f7fe fd04 	bl	80125e6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013bde:	68bb      	ldr	r3, [r7, #8]
 8013be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d004      	beq.n	8013bf0 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013be6:	68bb      	ldr	r3, [r7, #8]
 8013be8:	3318      	adds	r3, #24
 8013bea:	4618      	mov	r0, r3
 8013bec:	f7fe fcfb 	bl	80125e6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013bf0:	68bb      	ldr	r3, [r7, #8]
 8013bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013bf4:	2201      	movs	r2, #1
 8013bf6:	409a      	lsls	r2, r3
 8013bf8:	4b23      	ldr	r3, [pc, #140]	@ (8013c88 <xTaskIncrementTick+0x168>)
 8013bfa:	681b      	ldr	r3, [r3, #0]
 8013bfc:	4313      	orrs	r3, r2
 8013bfe:	4a22      	ldr	r2, [pc, #136]	@ (8013c88 <xTaskIncrementTick+0x168>)
 8013c00:	6013      	str	r3, [r2, #0]
 8013c02:	68bb      	ldr	r3, [r7, #8]
 8013c04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013c06:	4613      	mov	r3, r2
 8013c08:	009b      	lsls	r3, r3, #2
 8013c0a:	4413      	add	r3, r2
 8013c0c:	009b      	lsls	r3, r3, #2
 8013c0e:	4a1f      	ldr	r2, [pc, #124]	@ (8013c8c <xTaskIncrementTick+0x16c>)
 8013c10:	441a      	add	r2, r3
 8013c12:	68bb      	ldr	r3, [r7, #8]
 8013c14:	3304      	adds	r3, #4
 8013c16:	4619      	mov	r1, r3
 8013c18:	4610      	mov	r0, r2
 8013c1a:	f7fe fc89 	bl	8012530 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013c1e:	68bb      	ldr	r3, [r7, #8]
 8013c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013c22:	4b1b      	ldr	r3, [pc, #108]	@ (8013c90 <xTaskIncrementTick+0x170>)
 8013c24:	681b      	ldr	r3, [r3, #0]
 8013c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013c28:	429a      	cmp	r2, r3
 8013c2a:	d3b4      	bcc.n	8013b96 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8013c2c:	2301      	movs	r3, #1
 8013c2e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013c30:	e7b1      	b.n	8013b96 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013c32:	4b17      	ldr	r3, [pc, #92]	@ (8013c90 <xTaskIncrementTick+0x170>)
 8013c34:	681b      	ldr	r3, [r3, #0]
 8013c36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013c38:	4914      	ldr	r1, [pc, #80]	@ (8013c8c <xTaskIncrementTick+0x16c>)
 8013c3a:	4613      	mov	r3, r2
 8013c3c:	009b      	lsls	r3, r3, #2
 8013c3e:	4413      	add	r3, r2
 8013c40:	009b      	lsls	r3, r3, #2
 8013c42:	440b      	add	r3, r1
 8013c44:	681b      	ldr	r3, [r3, #0]
 8013c46:	2b01      	cmp	r3, #1
 8013c48:	d907      	bls.n	8013c5a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8013c4a:	2301      	movs	r3, #1
 8013c4c:	617b      	str	r3, [r7, #20]
 8013c4e:	e004      	b.n	8013c5a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8013c50:	4b10      	ldr	r3, [pc, #64]	@ (8013c94 <xTaskIncrementTick+0x174>)
 8013c52:	681b      	ldr	r3, [r3, #0]
 8013c54:	3301      	adds	r3, #1
 8013c56:	4a0f      	ldr	r2, [pc, #60]	@ (8013c94 <xTaskIncrementTick+0x174>)
 8013c58:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8013c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8013c98 <xTaskIncrementTick+0x178>)
 8013c5c:	681b      	ldr	r3, [r3, #0]
 8013c5e:	2b00      	cmp	r3, #0
 8013c60:	d001      	beq.n	8013c66 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8013c62:	2301      	movs	r3, #1
 8013c64:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8013c66:	697b      	ldr	r3, [r7, #20]
}
 8013c68:	4618      	mov	r0, r3
 8013c6a:	3718      	adds	r7, #24
 8013c6c:	46bd      	mov	sp, r7
 8013c6e:	bd80      	pop	{r7, pc}
 8013c70:	2000148c 	.word	0x2000148c
 8013c74:	20001468 	.word	0x20001468
 8013c78:	2000141c 	.word	0x2000141c
 8013c7c:	20001420 	.word	0x20001420
 8013c80:	2000147c 	.word	0x2000147c
 8013c84:	20001484 	.word	0x20001484
 8013c88:	2000146c 	.word	0x2000146c
 8013c8c:	20001368 	.word	0x20001368
 8013c90:	20001364 	.word	0x20001364
 8013c94:	20001474 	.word	0x20001474
 8013c98:	20001478 	.word	0x20001478

08013c9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013c9c:	b480      	push	{r7}
 8013c9e:	b087      	sub	sp, #28
 8013ca0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013ca2:	4b27      	ldr	r3, [pc, #156]	@ (8013d40 <vTaskSwitchContext+0xa4>)
 8013ca4:	681b      	ldr	r3, [r3, #0]
 8013ca6:	2b00      	cmp	r3, #0
 8013ca8:	d003      	beq.n	8013cb2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013caa:	4b26      	ldr	r3, [pc, #152]	@ (8013d44 <vTaskSwitchContext+0xa8>)
 8013cac:	2201      	movs	r2, #1
 8013cae:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013cb0:	e040      	b.n	8013d34 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8013cb2:	4b24      	ldr	r3, [pc, #144]	@ (8013d44 <vTaskSwitchContext+0xa8>)
 8013cb4:	2200      	movs	r2, #0
 8013cb6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8013cb8:	4b23      	ldr	r3, [pc, #140]	@ (8013d48 <vTaskSwitchContext+0xac>)
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8013cbe:	68fb      	ldr	r3, [r7, #12]
 8013cc0:	fab3 f383 	clz	r3, r3
 8013cc4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8013cc6:	7afb      	ldrb	r3, [r7, #11]
 8013cc8:	f1c3 031f 	rsb	r3, r3, #31
 8013ccc:	617b      	str	r3, [r7, #20]
 8013cce:	491f      	ldr	r1, [pc, #124]	@ (8013d4c <vTaskSwitchContext+0xb0>)
 8013cd0:	697a      	ldr	r2, [r7, #20]
 8013cd2:	4613      	mov	r3, r2
 8013cd4:	009b      	lsls	r3, r3, #2
 8013cd6:	4413      	add	r3, r2
 8013cd8:	009b      	lsls	r3, r3, #2
 8013cda:	440b      	add	r3, r1
 8013cdc:	681b      	ldr	r3, [r3, #0]
 8013cde:	2b00      	cmp	r3, #0
 8013ce0:	d10b      	bne.n	8013cfa <vTaskSwitchContext+0x5e>
	__asm volatile
 8013ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ce6:	f383 8811 	msr	BASEPRI, r3
 8013cea:	f3bf 8f6f 	isb	sy
 8013cee:	f3bf 8f4f 	dsb	sy
 8013cf2:	607b      	str	r3, [r7, #4]
}
 8013cf4:	bf00      	nop
 8013cf6:	bf00      	nop
 8013cf8:	e7fd      	b.n	8013cf6 <vTaskSwitchContext+0x5a>
 8013cfa:	697a      	ldr	r2, [r7, #20]
 8013cfc:	4613      	mov	r3, r2
 8013cfe:	009b      	lsls	r3, r3, #2
 8013d00:	4413      	add	r3, r2
 8013d02:	009b      	lsls	r3, r3, #2
 8013d04:	4a11      	ldr	r2, [pc, #68]	@ (8013d4c <vTaskSwitchContext+0xb0>)
 8013d06:	4413      	add	r3, r2
 8013d08:	613b      	str	r3, [r7, #16]
 8013d0a:	693b      	ldr	r3, [r7, #16]
 8013d0c:	685b      	ldr	r3, [r3, #4]
 8013d0e:	685a      	ldr	r2, [r3, #4]
 8013d10:	693b      	ldr	r3, [r7, #16]
 8013d12:	605a      	str	r2, [r3, #4]
 8013d14:	693b      	ldr	r3, [r7, #16]
 8013d16:	685a      	ldr	r2, [r3, #4]
 8013d18:	693b      	ldr	r3, [r7, #16]
 8013d1a:	3308      	adds	r3, #8
 8013d1c:	429a      	cmp	r2, r3
 8013d1e:	d104      	bne.n	8013d2a <vTaskSwitchContext+0x8e>
 8013d20:	693b      	ldr	r3, [r7, #16]
 8013d22:	685b      	ldr	r3, [r3, #4]
 8013d24:	685a      	ldr	r2, [r3, #4]
 8013d26:	693b      	ldr	r3, [r7, #16]
 8013d28:	605a      	str	r2, [r3, #4]
 8013d2a:	693b      	ldr	r3, [r7, #16]
 8013d2c:	685b      	ldr	r3, [r3, #4]
 8013d2e:	68db      	ldr	r3, [r3, #12]
 8013d30:	4a07      	ldr	r2, [pc, #28]	@ (8013d50 <vTaskSwitchContext+0xb4>)
 8013d32:	6013      	str	r3, [r2, #0]
}
 8013d34:	bf00      	nop
 8013d36:	371c      	adds	r7, #28
 8013d38:	46bd      	mov	sp, r7
 8013d3a:	bc80      	pop	{r7}
 8013d3c:	4770      	bx	lr
 8013d3e:	bf00      	nop
 8013d40:	2000148c 	.word	0x2000148c
 8013d44:	20001478 	.word	0x20001478
 8013d48:	2000146c 	.word	0x2000146c
 8013d4c:	20001368 	.word	0x20001368
 8013d50:	20001364 	.word	0x20001364

08013d54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013d54:	b580      	push	{r7, lr}
 8013d56:	b084      	sub	sp, #16
 8013d58:	af00      	add	r7, sp, #0
 8013d5a:	6078      	str	r0, [r7, #4]
 8013d5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	d10b      	bne.n	8013d7c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8013d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d68:	f383 8811 	msr	BASEPRI, r3
 8013d6c:	f3bf 8f6f 	isb	sy
 8013d70:	f3bf 8f4f 	dsb	sy
 8013d74:	60fb      	str	r3, [r7, #12]
}
 8013d76:	bf00      	nop
 8013d78:	bf00      	nop
 8013d7a:	e7fd      	b.n	8013d78 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013d7c:	4b07      	ldr	r3, [pc, #28]	@ (8013d9c <vTaskPlaceOnEventList+0x48>)
 8013d7e:	681b      	ldr	r3, [r3, #0]
 8013d80:	3318      	adds	r3, #24
 8013d82:	4619      	mov	r1, r3
 8013d84:	6878      	ldr	r0, [r7, #4]
 8013d86:	f7fe fbf6 	bl	8012576 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013d8a:	2101      	movs	r1, #1
 8013d8c:	6838      	ldr	r0, [r7, #0]
 8013d8e:	f000 fbad 	bl	80144ec <prvAddCurrentTaskToDelayedList>
}
 8013d92:	bf00      	nop
 8013d94:	3710      	adds	r7, #16
 8013d96:	46bd      	mov	sp, r7
 8013d98:	bd80      	pop	{r7, pc}
 8013d9a:	bf00      	nop
 8013d9c:	20001364 	.word	0x20001364

08013da0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013da0:	b580      	push	{r7, lr}
 8013da2:	b086      	sub	sp, #24
 8013da4:	af00      	add	r7, sp, #0
 8013da6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	68db      	ldr	r3, [r3, #12]
 8013dac:	68db      	ldr	r3, [r3, #12]
 8013dae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013db0:	693b      	ldr	r3, [r7, #16]
 8013db2:	2b00      	cmp	r3, #0
 8013db4:	d10b      	bne.n	8013dce <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8013db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013dba:	f383 8811 	msr	BASEPRI, r3
 8013dbe:	f3bf 8f6f 	isb	sy
 8013dc2:	f3bf 8f4f 	dsb	sy
 8013dc6:	60fb      	str	r3, [r7, #12]
}
 8013dc8:	bf00      	nop
 8013dca:	bf00      	nop
 8013dcc:	e7fd      	b.n	8013dca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013dce:	693b      	ldr	r3, [r7, #16]
 8013dd0:	3318      	adds	r3, #24
 8013dd2:	4618      	mov	r0, r3
 8013dd4:	f7fe fc07 	bl	80125e6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8013e50 <xTaskRemoveFromEventList+0xb0>)
 8013dda:	681b      	ldr	r3, [r3, #0]
 8013ddc:	2b00      	cmp	r3, #0
 8013dde:	d11c      	bne.n	8013e1a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013de0:	693b      	ldr	r3, [r7, #16]
 8013de2:	3304      	adds	r3, #4
 8013de4:	4618      	mov	r0, r3
 8013de6:	f7fe fbfe 	bl	80125e6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013dea:	693b      	ldr	r3, [r7, #16]
 8013dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013dee:	2201      	movs	r2, #1
 8013df0:	409a      	lsls	r2, r3
 8013df2:	4b18      	ldr	r3, [pc, #96]	@ (8013e54 <xTaskRemoveFromEventList+0xb4>)
 8013df4:	681b      	ldr	r3, [r3, #0]
 8013df6:	4313      	orrs	r3, r2
 8013df8:	4a16      	ldr	r2, [pc, #88]	@ (8013e54 <xTaskRemoveFromEventList+0xb4>)
 8013dfa:	6013      	str	r3, [r2, #0]
 8013dfc:	693b      	ldr	r3, [r7, #16]
 8013dfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013e00:	4613      	mov	r3, r2
 8013e02:	009b      	lsls	r3, r3, #2
 8013e04:	4413      	add	r3, r2
 8013e06:	009b      	lsls	r3, r3, #2
 8013e08:	4a13      	ldr	r2, [pc, #76]	@ (8013e58 <xTaskRemoveFromEventList+0xb8>)
 8013e0a:	441a      	add	r2, r3
 8013e0c:	693b      	ldr	r3, [r7, #16]
 8013e0e:	3304      	adds	r3, #4
 8013e10:	4619      	mov	r1, r3
 8013e12:	4610      	mov	r0, r2
 8013e14:	f7fe fb8c 	bl	8012530 <vListInsertEnd>
 8013e18:	e005      	b.n	8013e26 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013e1a:	693b      	ldr	r3, [r7, #16]
 8013e1c:	3318      	adds	r3, #24
 8013e1e:	4619      	mov	r1, r3
 8013e20:	480e      	ldr	r0, [pc, #56]	@ (8013e5c <xTaskRemoveFromEventList+0xbc>)
 8013e22:	f7fe fb85 	bl	8012530 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013e26:	693b      	ldr	r3, [r7, #16]
 8013e28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8013e60 <xTaskRemoveFromEventList+0xc0>)
 8013e2c:	681b      	ldr	r3, [r3, #0]
 8013e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013e30:	429a      	cmp	r2, r3
 8013e32:	d905      	bls.n	8013e40 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013e34:	2301      	movs	r3, #1
 8013e36:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013e38:	4b0a      	ldr	r3, [pc, #40]	@ (8013e64 <xTaskRemoveFromEventList+0xc4>)
 8013e3a:	2201      	movs	r2, #1
 8013e3c:	601a      	str	r2, [r3, #0]
 8013e3e:	e001      	b.n	8013e44 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8013e40:	2300      	movs	r3, #0
 8013e42:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8013e44:	697b      	ldr	r3, [r7, #20]
}
 8013e46:	4618      	mov	r0, r3
 8013e48:	3718      	adds	r7, #24
 8013e4a:	46bd      	mov	sp, r7
 8013e4c:	bd80      	pop	{r7, pc}
 8013e4e:	bf00      	nop
 8013e50:	2000148c 	.word	0x2000148c
 8013e54:	2000146c 	.word	0x2000146c
 8013e58:	20001368 	.word	0x20001368
 8013e5c:	20001424 	.word	0x20001424
 8013e60:	20001364 	.word	0x20001364
 8013e64:	20001478 	.word	0x20001478

08013e68 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013e68:	b480      	push	{r7}
 8013e6a:	b083      	sub	sp, #12
 8013e6c:	af00      	add	r7, sp, #0
 8013e6e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013e70:	4b06      	ldr	r3, [pc, #24]	@ (8013e8c <vTaskInternalSetTimeOutState+0x24>)
 8013e72:	681a      	ldr	r2, [r3, #0]
 8013e74:	687b      	ldr	r3, [r7, #4]
 8013e76:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013e78:	4b05      	ldr	r3, [pc, #20]	@ (8013e90 <vTaskInternalSetTimeOutState+0x28>)
 8013e7a:	681a      	ldr	r2, [r3, #0]
 8013e7c:	687b      	ldr	r3, [r7, #4]
 8013e7e:	605a      	str	r2, [r3, #4]
}
 8013e80:	bf00      	nop
 8013e82:	370c      	adds	r7, #12
 8013e84:	46bd      	mov	sp, r7
 8013e86:	bc80      	pop	{r7}
 8013e88:	4770      	bx	lr
 8013e8a:	bf00      	nop
 8013e8c:	2000147c 	.word	0x2000147c
 8013e90:	20001468 	.word	0x20001468

08013e94 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8013e94:	b580      	push	{r7, lr}
 8013e96:	b088      	sub	sp, #32
 8013e98:	af00      	add	r7, sp, #0
 8013e9a:	6078      	str	r0, [r7, #4]
 8013e9c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	2b00      	cmp	r3, #0
 8013ea2:	d10b      	bne.n	8013ebc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8013ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ea8:	f383 8811 	msr	BASEPRI, r3
 8013eac:	f3bf 8f6f 	isb	sy
 8013eb0:	f3bf 8f4f 	dsb	sy
 8013eb4:	613b      	str	r3, [r7, #16]
}
 8013eb6:	bf00      	nop
 8013eb8:	bf00      	nop
 8013eba:	e7fd      	b.n	8013eb8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8013ebc:	683b      	ldr	r3, [r7, #0]
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	d10b      	bne.n	8013eda <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8013ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ec6:	f383 8811 	msr	BASEPRI, r3
 8013eca:	f3bf 8f6f 	isb	sy
 8013ece:	f3bf 8f4f 	dsb	sy
 8013ed2:	60fb      	str	r3, [r7, #12]
}
 8013ed4:	bf00      	nop
 8013ed6:	bf00      	nop
 8013ed8:	e7fd      	b.n	8013ed6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8013eda:	f000 fc5f 	bl	801479c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013ede:	4b1d      	ldr	r3, [pc, #116]	@ (8013f54 <xTaskCheckForTimeOut+0xc0>)
 8013ee0:	681b      	ldr	r3, [r3, #0]
 8013ee2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	685b      	ldr	r3, [r3, #4]
 8013ee8:	69ba      	ldr	r2, [r7, #24]
 8013eea:	1ad3      	subs	r3, r2, r3
 8013eec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013eee:	683b      	ldr	r3, [r7, #0]
 8013ef0:	681b      	ldr	r3, [r3, #0]
 8013ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ef6:	d102      	bne.n	8013efe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013ef8:	2300      	movs	r3, #0
 8013efa:	61fb      	str	r3, [r7, #28]
 8013efc:	e023      	b.n	8013f46 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	681a      	ldr	r2, [r3, #0]
 8013f02:	4b15      	ldr	r3, [pc, #84]	@ (8013f58 <xTaskCheckForTimeOut+0xc4>)
 8013f04:	681b      	ldr	r3, [r3, #0]
 8013f06:	429a      	cmp	r2, r3
 8013f08:	d007      	beq.n	8013f1a <xTaskCheckForTimeOut+0x86>
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	685b      	ldr	r3, [r3, #4]
 8013f0e:	69ba      	ldr	r2, [r7, #24]
 8013f10:	429a      	cmp	r2, r3
 8013f12:	d302      	bcc.n	8013f1a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013f14:	2301      	movs	r3, #1
 8013f16:	61fb      	str	r3, [r7, #28]
 8013f18:	e015      	b.n	8013f46 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8013f1a:	683b      	ldr	r3, [r7, #0]
 8013f1c:	681b      	ldr	r3, [r3, #0]
 8013f1e:	697a      	ldr	r2, [r7, #20]
 8013f20:	429a      	cmp	r2, r3
 8013f22:	d20b      	bcs.n	8013f3c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013f24:	683b      	ldr	r3, [r7, #0]
 8013f26:	681a      	ldr	r2, [r3, #0]
 8013f28:	697b      	ldr	r3, [r7, #20]
 8013f2a:	1ad2      	subs	r2, r2, r3
 8013f2c:	683b      	ldr	r3, [r7, #0]
 8013f2e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013f30:	6878      	ldr	r0, [r7, #4]
 8013f32:	f7ff ff99 	bl	8013e68 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8013f36:	2300      	movs	r3, #0
 8013f38:	61fb      	str	r3, [r7, #28]
 8013f3a:	e004      	b.n	8013f46 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8013f3c:	683b      	ldr	r3, [r7, #0]
 8013f3e:	2200      	movs	r2, #0
 8013f40:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8013f42:	2301      	movs	r3, #1
 8013f44:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8013f46:	f000 fc59 	bl	80147fc <vPortExitCritical>

	return xReturn;
 8013f4a:	69fb      	ldr	r3, [r7, #28]
}
 8013f4c:	4618      	mov	r0, r3
 8013f4e:	3720      	adds	r7, #32
 8013f50:	46bd      	mov	sp, r7
 8013f52:	bd80      	pop	{r7, pc}
 8013f54:	20001468 	.word	0x20001468
 8013f58:	2000147c 	.word	0x2000147c

08013f5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013f5c:	b480      	push	{r7}
 8013f5e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013f60:	4b03      	ldr	r3, [pc, #12]	@ (8013f70 <vTaskMissedYield+0x14>)
 8013f62:	2201      	movs	r2, #1
 8013f64:	601a      	str	r2, [r3, #0]
}
 8013f66:	bf00      	nop
 8013f68:	46bd      	mov	sp, r7
 8013f6a:	bc80      	pop	{r7}
 8013f6c:	4770      	bx	lr
 8013f6e:	bf00      	nop
 8013f70:	20001478 	.word	0x20001478

08013f74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013f74:	b580      	push	{r7, lr}
 8013f76:	b082      	sub	sp, #8
 8013f78:	af00      	add	r7, sp, #0
 8013f7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8013f7c:	f000 f852 	bl	8014024 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013f80:	4b06      	ldr	r3, [pc, #24]	@ (8013f9c <prvIdleTask+0x28>)
 8013f82:	681b      	ldr	r3, [r3, #0]
 8013f84:	2b01      	cmp	r3, #1
 8013f86:	d9f9      	bls.n	8013f7c <prvIdleTask+0x8>
			{
				taskYIELD();
 8013f88:	4b05      	ldr	r3, [pc, #20]	@ (8013fa0 <prvIdleTask+0x2c>)
 8013f8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013f8e:	601a      	str	r2, [r3, #0]
 8013f90:	f3bf 8f4f 	dsb	sy
 8013f94:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8013f98:	e7f0      	b.n	8013f7c <prvIdleTask+0x8>
 8013f9a:	bf00      	nop
 8013f9c:	20001368 	.word	0x20001368
 8013fa0:	e000ed04 	.word	0xe000ed04

08013fa4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8013fa4:	b580      	push	{r7, lr}
 8013fa6:	b082      	sub	sp, #8
 8013fa8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013faa:	2300      	movs	r3, #0
 8013fac:	607b      	str	r3, [r7, #4]
 8013fae:	e00c      	b.n	8013fca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013fb0:	687a      	ldr	r2, [r7, #4]
 8013fb2:	4613      	mov	r3, r2
 8013fb4:	009b      	lsls	r3, r3, #2
 8013fb6:	4413      	add	r3, r2
 8013fb8:	009b      	lsls	r3, r3, #2
 8013fba:	4a12      	ldr	r2, [pc, #72]	@ (8014004 <prvInitialiseTaskLists+0x60>)
 8013fbc:	4413      	add	r3, r2
 8013fbe:	4618      	mov	r0, r3
 8013fc0:	f7fe fa8b 	bl	80124da <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013fc4:	687b      	ldr	r3, [r7, #4]
 8013fc6:	3301      	adds	r3, #1
 8013fc8:	607b      	str	r3, [r7, #4]
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	2b06      	cmp	r3, #6
 8013fce:	d9ef      	bls.n	8013fb0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013fd0:	480d      	ldr	r0, [pc, #52]	@ (8014008 <prvInitialiseTaskLists+0x64>)
 8013fd2:	f7fe fa82 	bl	80124da <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013fd6:	480d      	ldr	r0, [pc, #52]	@ (801400c <prvInitialiseTaskLists+0x68>)
 8013fd8:	f7fe fa7f 	bl	80124da <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013fdc:	480c      	ldr	r0, [pc, #48]	@ (8014010 <prvInitialiseTaskLists+0x6c>)
 8013fde:	f7fe fa7c 	bl	80124da <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013fe2:	480c      	ldr	r0, [pc, #48]	@ (8014014 <prvInitialiseTaskLists+0x70>)
 8013fe4:	f7fe fa79 	bl	80124da <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013fe8:	480b      	ldr	r0, [pc, #44]	@ (8014018 <prvInitialiseTaskLists+0x74>)
 8013fea:	f7fe fa76 	bl	80124da <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013fee:	4b0b      	ldr	r3, [pc, #44]	@ (801401c <prvInitialiseTaskLists+0x78>)
 8013ff0:	4a05      	ldr	r2, [pc, #20]	@ (8014008 <prvInitialiseTaskLists+0x64>)
 8013ff2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8014020 <prvInitialiseTaskLists+0x7c>)
 8013ff6:	4a05      	ldr	r2, [pc, #20]	@ (801400c <prvInitialiseTaskLists+0x68>)
 8013ff8:	601a      	str	r2, [r3, #0]
}
 8013ffa:	bf00      	nop
 8013ffc:	3708      	adds	r7, #8
 8013ffe:	46bd      	mov	sp, r7
 8014000:	bd80      	pop	{r7, pc}
 8014002:	bf00      	nop
 8014004:	20001368 	.word	0x20001368
 8014008:	200013f4 	.word	0x200013f4
 801400c:	20001408 	.word	0x20001408
 8014010:	20001424 	.word	0x20001424
 8014014:	20001438 	.word	0x20001438
 8014018:	20001450 	.word	0x20001450
 801401c:	2000141c 	.word	0x2000141c
 8014020:	20001420 	.word	0x20001420

08014024 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014024:	b580      	push	{r7, lr}
 8014026:	b082      	sub	sp, #8
 8014028:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801402a:	e019      	b.n	8014060 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801402c:	f000 fbb6 	bl	801479c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8014030:	4b10      	ldr	r3, [pc, #64]	@ (8014074 <prvCheckTasksWaitingTermination+0x50>)
 8014032:	68db      	ldr	r3, [r3, #12]
 8014034:	68db      	ldr	r3, [r3, #12]
 8014036:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	3304      	adds	r3, #4
 801403c:	4618      	mov	r0, r3
 801403e:	f7fe fad2 	bl	80125e6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8014042:	4b0d      	ldr	r3, [pc, #52]	@ (8014078 <prvCheckTasksWaitingTermination+0x54>)
 8014044:	681b      	ldr	r3, [r3, #0]
 8014046:	3b01      	subs	r3, #1
 8014048:	4a0b      	ldr	r2, [pc, #44]	@ (8014078 <prvCheckTasksWaitingTermination+0x54>)
 801404a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801404c:	4b0b      	ldr	r3, [pc, #44]	@ (801407c <prvCheckTasksWaitingTermination+0x58>)
 801404e:	681b      	ldr	r3, [r3, #0]
 8014050:	3b01      	subs	r3, #1
 8014052:	4a0a      	ldr	r2, [pc, #40]	@ (801407c <prvCheckTasksWaitingTermination+0x58>)
 8014054:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8014056:	f000 fbd1 	bl	80147fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801405a:	6878      	ldr	r0, [r7, #4]
 801405c:	f000 f810 	bl	8014080 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014060:	4b06      	ldr	r3, [pc, #24]	@ (801407c <prvCheckTasksWaitingTermination+0x58>)
 8014062:	681b      	ldr	r3, [r3, #0]
 8014064:	2b00      	cmp	r3, #0
 8014066:	d1e1      	bne.n	801402c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014068:	bf00      	nop
 801406a:	bf00      	nop
 801406c:	3708      	adds	r7, #8
 801406e:	46bd      	mov	sp, r7
 8014070:	bd80      	pop	{r7, pc}
 8014072:	bf00      	nop
 8014074:	20001438 	.word	0x20001438
 8014078:	20001464 	.word	0x20001464
 801407c:	2000144c 	.word	0x2000144c

08014080 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014080:	b580      	push	{r7, lr}
 8014082:	b084      	sub	sp, #16
 8014084:	af00      	add	r7, sp, #0
 8014086:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8014088:	687b      	ldr	r3, [r7, #4]
 801408a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801408e:	2b00      	cmp	r3, #0
 8014090:	d108      	bne.n	80140a4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014096:	4618      	mov	r0, r3
 8014098:	f000 fd4a 	bl	8014b30 <vPortFree>
				vPortFree( pxTCB );
 801409c:	6878      	ldr	r0, [r7, #4]
 801409e:	f000 fd47 	bl	8014b30 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80140a2:	e019      	b.n	80140d8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80140aa:	2b01      	cmp	r3, #1
 80140ac:	d103      	bne.n	80140b6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80140ae:	6878      	ldr	r0, [r7, #4]
 80140b0:	f000 fd3e 	bl	8014b30 <vPortFree>
	}
 80140b4:	e010      	b.n	80140d8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80140b6:	687b      	ldr	r3, [r7, #4]
 80140b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80140bc:	2b02      	cmp	r3, #2
 80140be:	d00b      	beq.n	80140d8 <prvDeleteTCB+0x58>
	__asm volatile
 80140c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140c4:	f383 8811 	msr	BASEPRI, r3
 80140c8:	f3bf 8f6f 	isb	sy
 80140cc:	f3bf 8f4f 	dsb	sy
 80140d0:	60fb      	str	r3, [r7, #12]
}
 80140d2:	bf00      	nop
 80140d4:	bf00      	nop
 80140d6:	e7fd      	b.n	80140d4 <prvDeleteTCB+0x54>
	}
 80140d8:	bf00      	nop
 80140da:	3710      	adds	r7, #16
 80140dc:	46bd      	mov	sp, r7
 80140de:	bd80      	pop	{r7, pc}

080140e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80140e0:	b480      	push	{r7}
 80140e2:	b083      	sub	sp, #12
 80140e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80140e6:	4b0e      	ldr	r3, [pc, #56]	@ (8014120 <prvResetNextTaskUnblockTime+0x40>)
 80140e8:	681b      	ldr	r3, [r3, #0]
 80140ea:	681b      	ldr	r3, [r3, #0]
 80140ec:	2b00      	cmp	r3, #0
 80140ee:	d101      	bne.n	80140f4 <prvResetNextTaskUnblockTime+0x14>
 80140f0:	2301      	movs	r3, #1
 80140f2:	e000      	b.n	80140f6 <prvResetNextTaskUnblockTime+0x16>
 80140f4:	2300      	movs	r3, #0
 80140f6:	2b00      	cmp	r3, #0
 80140f8:	d004      	beq.n	8014104 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80140fa:	4b0a      	ldr	r3, [pc, #40]	@ (8014124 <prvResetNextTaskUnblockTime+0x44>)
 80140fc:	f04f 32ff 	mov.w	r2, #4294967295
 8014100:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8014102:	e008      	b.n	8014116 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8014104:	4b06      	ldr	r3, [pc, #24]	@ (8014120 <prvResetNextTaskUnblockTime+0x40>)
 8014106:	681b      	ldr	r3, [r3, #0]
 8014108:	68db      	ldr	r3, [r3, #12]
 801410a:	68db      	ldr	r3, [r3, #12]
 801410c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	685b      	ldr	r3, [r3, #4]
 8014112:	4a04      	ldr	r2, [pc, #16]	@ (8014124 <prvResetNextTaskUnblockTime+0x44>)
 8014114:	6013      	str	r3, [r2, #0]
}
 8014116:	bf00      	nop
 8014118:	370c      	adds	r7, #12
 801411a:	46bd      	mov	sp, r7
 801411c:	bc80      	pop	{r7}
 801411e:	4770      	bx	lr
 8014120:	2000141c 	.word	0x2000141c
 8014124:	20001484 	.word	0x20001484

08014128 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8014128:	b480      	push	{r7}
 801412a:	b083      	sub	sp, #12
 801412c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801412e:	4b0b      	ldr	r3, [pc, #44]	@ (801415c <xTaskGetSchedulerState+0x34>)
 8014130:	681b      	ldr	r3, [r3, #0]
 8014132:	2b00      	cmp	r3, #0
 8014134:	d102      	bne.n	801413c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8014136:	2301      	movs	r3, #1
 8014138:	607b      	str	r3, [r7, #4]
 801413a:	e008      	b.n	801414e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801413c:	4b08      	ldr	r3, [pc, #32]	@ (8014160 <xTaskGetSchedulerState+0x38>)
 801413e:	681b      	ldr	r3, [r3, #0]
 8014140:	2b00      	cmp	r3, #0
 8014142:	d102      	bne.n	801414a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014144:	2302      	movs	r3, #2
 8014146:	607b      	str	r3, [r7, #4]
 8014148:	e001      	b.n	801414e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801414a:	2300      	movs	r3, #0
 801414c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801414e:	687b      	ldr	r3, [r7, #4]
	}
 8014150:	4618      	mov	r0, r3
 8014152:	370c      	adds	r7, #12
 8014154:	46bd      	mov	sp, r7
 8014156:	bc80      	pop	{r7}
 8014158:	4770      	bx	lr
 801415a:	bf00      	nop
 801415c:	20001470 	.word	0x20001470
 8014160:	2000148c 	.word	0x2000148c

08014164 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8014164:	b580      	push	{r7, lr}
 8014166:	b084      	sub	sp, #16
 8014168:	af00      	add	r7, sp, #0
 801416a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8014170:	2300      	movs	r3, #0
 8014172:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	2b00      	cmp	r3, #0
 8014178:	d06e      	beq.n	8014258 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801417a:	68bb      	ldr	r3, [r7, #8]
 801417c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801417e:	4b39      	ldr	r3, [pc, #228]	@ (8014264 <xTaskPriorityInherit+0x100>)
 8014180:	681b      	ldr	r3, [r3, #0]
 8014182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014184:	429a      	cmp	r2, r3
 8014186:	d25e      	bcs.n	8014246 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014188:	68bb      	ldr	r3, [r7, #8]
 801418a:	699b      	ldr	r3, [r3, #24]
 801418c:	2b00      	cmp	r3, #0
 801418e:	db06      	blt.n	801419e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014190:	4b34      	ldr	r3, [pc, #208]	@ (8014264 <xTaskPriorityInherit+0x100>)
 8014192:	681b      	ldr	r3, [r3, #0]
 8014194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014196:	f1c3 0207 	rsb	r2, r3, #7
 801419a:	68bb      	ldr	r3, [r7, #8]
 801419c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801419e:	68bb      	ldr	r3, [r7, #8]
 80141a0:	6959      	ldr	r1, [r3, #20]
 80141a2:	68bb      	ldr	r3, [r7, #8]
 80141a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80141a6:	4613      	mov	r3, r2
 80141a8:	009b      	lsls	r3, r3, #2
 80141aa:	4413      	add	r3, r2
 80141ac:	009b      	lsls	r3, r3, #2
 80141ae:	4a2e      	ldr	r2, [pc, #184]	@ (8014268 <xTaskPriorityInherit+0x104>)
 80141b0:	4413      	add	r3, r2
 80141b2:	4299      	cmp	r1, r3
 80141b4:	d101      	bne.n	80141ba <xTaskPriorityInherit+0x56>
 80141b6:	2301      	movs	r3, #1
 80141b8:	e000      	b.n	80141bc <xTaskPriorityInherit+0x58>
 80141ba:	2300      	movs	r3, #0
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d03a      	beq.n	8014236 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80141c0:	68bb      	ldr	r3, [r7, #8]
 80141c2:	3304      	adds	r3, #4
 80141c4:	4618      	mov	r0, r3
 80141c6:	f7fe fa0e 	bl	80125e6 <uxListRemove>
 80141ca:	4603      	mov	r3, r0
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	d115      	bne.n	80141fc <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80141d0:	68bb      	ldr	r3, [r7, #8]
 80141d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80141d4:	4924      	ldr	r1, [pc, #144]	@ (8014268 <xTaskPriorityInherit+0x104>)
 80141d6:	4613      	mov	r3, r2
 80141d8:	009b      	lsls	r3, r3, #2
 80141da:	4413      	add	r3, r2
 80141dc:	009b      	lsls	r3, r3, #2
 80141de:	440b      	add	r3, r1
 80141e0:	681b      	ldr	r3, [r3, #0]
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	d10a      	bne.n	80141fc <xTaskPriorityInherit+0x98>
 80141e6:	68bb      	ldr	r3, [r7, #8]
 80141e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80141ea:	2201      	movs	r2, #1
 80141ec:	fa02 f303 	lsl.w	r3, r2, r3
 80141f0:	43da      	mvns	r2, r3
 80141f2:	4b1e      	ldr	r3, [pc, #120]	@ (801426c <xTaskPriorityInherit+0x108>)
 80141f4:	681b      	ldr	r3, [r3, #0]
 80141f6:	4013      	ands	r3, r2
 80141f8:	4a1c      	ldr	r2, [pc, #112]	@ (801426c <xTaskPriorityInherit+0x108>)
 80141fa:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80141fc:	4b19      	ldr	r3, [pc, #100]	@ (8014264 <xTaskPriorityInherit+0x100>)
 80141fe:	681b      	ldr	r3, [r3, #0]
 8014200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014202:	68bb      	ldr	r3, [r7, #8]
 8014204:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8014206:	68bb      	ldr	r3, [r7, #8]
 8014208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801420a:	2201      	movs	r2, #1
 801420c:	409a      	lsls	r2, r3
 801420e:	4b17      	ldr	r3, [pc, #92]	@ (801426c <xTaskPriorityInherit+0x108>)
 8014210:	681b      	ldr	r3, [r3, #0]
 8014212:	4313      	orrs	r3, r2
 8014214:	4a15      	ldr	r2, [pc, #84]	@ (801426c <xTaskPriorityInherit+0x108>)
 8014216:	6013      	str	r3, [r2, #0]
 8014218:	68bb      	ldr	r3, [r7, #8]
 801421a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801421c:	4613      	mov	r3, r2
 801421e:	009b      	lsls	r3, r3, #2
 8014220:	4413      	add	r3, r2
 8014222:	009b      	lsls	r3, r3, #2
 8014224:	4a10      	ldr	r2, [pc, #64]	@ (8014268 <xTaskPriorityInherit+0x104>)
 8014226:	441a      	add	r2, r3
 8014228:	68bb      	ldr	r3, [r7, #8]
 801422a:	3304      	adds	r3, #4
 801422c:	4619      	mov	r1, r3
 801422e:	4610      	mov	r0, r2
 8014230:	f7fe f97e 	bl	8012530 <vListInsertEnd>
 8014234:	e004      	b.n	8014240 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014236:	4b0b      	ldr	r3, [pc, #44]	@ (8014264 <xTaskPriorityInherit+0x100>)
 8014238:	681b      	ldr	r3, [r3, #0]
 801423a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801423c:	68bb      	ldr	r3, [r7, #8]
 801423e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8014240:	2301      	movs	r3, #1
 8014242:	60fb      	str	r3, [r7, #12]
 8014244:	e008      	b.n	8014258 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8014246:	68bb      	ldr	r3, [r7, #8]
 8014248:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801424a:	4b06      	ldr	r3, [pc, #24]	@ (8014264 <xTaskPriorityInherit+0x100>)
 801424c:	681b      	ldr	r3, [r3, #0]
 801424e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014250:	429a      	cmp	r2, r3
 8014252:	d201      	bcs.n	8014258 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8014254:	2301      	movs	r3, #1
 8014256:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014258:	68fb      	ldr	r3, [r7, #12]
	}
 801425a:	4618      	mov	r0, r3
 801425c:	3710      	adds	r7, #16
 801425e:	46bd      	mov	sp, r7
 8014260:	bd80      	pop	{r7, pc}
 8014262:	bf00      	nop
 8014264:	20001364 	.word	0x20001364
 8014268:	20001368 	.word	0x20001368
 801426c:	2000146c 	.word	0x2000146c

08014270 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8014270:	b580      	push	{r7, lr}
 8014272:	b086      	sub	sp, #24
 8014274:	af00      	add	r7, sp, #0
 8014276:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801427c:	2300      	movs	r3, #0
 801427e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	2b00      	cmp	r3, #0
 8014284:	d070      	beq.n	8014368 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8014286:	4b3b      	ldr	r3, [pc, #236]	@ (8014374 <xTaskPriorityDisinherit+0x104>)
 8014288:	681b      	ldr	r3, [r3, #0]
 801428a:	693a      	ldr	r2, [r7, #16]
 801428c:	429a      	cmp	r2, r3
 801428e:	d00b      	beq.n	80142a8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8014290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014294:	f383 8811 	msr	BASEPRI, r3
 8014298:	f3bf 8f6f 	isb	sy
 801429c:	f3bf 8f4f 	dsb	sy
 80142a0:	60fb      	str	r3, [r7, #12]
}
 80142a2:	bf00      	nop
 80142a4:	bf00      	nop
 80142a6:	e7fd      	b.n	80142a4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80142a8:	693b      	ldr	r3, [r7, #16]
 80142aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80142ac:	2b00      	cmp	r3, #0
 80142ae:	d10b      	bne.n	80142c8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80142b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142b4:	f383 8811 	msr	BASEPRI, r3
 80142b8:	f3bf 8f6f 	isb	sy
 80142bc:	f3bf 8f4f 	dsb	sy
 80142c0:	60bb      	str	r3, [r7, #8]
}
 80142c2:	bf00      	nop
 80142c4:	bf00      	nop
 80142c6:	e7fd      	b.n	80142c4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80142c8:	693b      	ldr	r3, [r7, #16]
 80142ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80142cc:	1e5a      	subs	r2, r3, #1
 80142ce:	693b      	ldr	r3, [r7, #16]
 80142d0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80142d2:	693b      	ldr	r3, [r7, #16]
 80142d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80142d6:	693b      	ldr	r3, [r7, #16]
 80142d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80142da:	429a      	cmp	r2, r3
 80142dc:	d044      	beq.n	8014368 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80142de:	693b      	ldr	r3, [r7, #16]
 80142e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d140      	bne.n	8014368 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80142e6:	693b      	ldr	r3, [r7, #16]
 80142e8:	3304      	adds	r3, #4
 80142ea:	4618      	mov	r0, r3
 80142ec:	f7fe f97b 	bl	80125e6 <uxListRemove>
 80142f0:	4603      	mov	r3, r0
 80142f2:	2b00      	cmp	r3, #0
 80142f4:	d115      	bne.n	8014322 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80142f6:	693b      	ldr	r3, [r7, #16]
 80142f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80142fa:	491f      	ldr	r1, [pc, #124]	@ (8014378 <xTaskPriorityDisinherit+0x108>)
 80142fc:	4613      	mov	r3, r2
 80142fe:	009b      	lsls	r3, r3, #2
 8014300:	4413      	add	r3, r2
 8014302:	009b      	lsls	r3, r3, #2
 8014304:	440b      	add	r3, r1
 8014306:	681b      	ldr	r3, [r3, #0]
 8014308:	2b00      	cmp	r3, #0
 801430a:	d10a      	bne.n	8014322 <xTaskPriorityDisinherit+0xb2>
 801430c:	693b      	ldr	r3, [r7, #16]
 801430e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014310:	2201      	movs	r2, #1
 8014312:	fa02 f303 	lsl.w	r3, r2, r3
 8014316:	43da      	mvns	r2, r3
 8014318:	4b18      	ldr	r3, [pc, #96]	@ (801437c <xTaskPriorityDisinherit+0x10c>)
 801431a:	681b      	ldr	r3, [r3, #0]
 801431c:	4013      	ands	r3, r2
 801431e:	4a17      	ldr	r2, [pc, #92]	@ (801437c <xTaskPriorityDisinherit+0x10c>)
 8014320:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8014322:	693b      	ldr	r3, [r7, #16]
 8014324:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014326:	693b      	ldr	r3, [r7, #16]
 8014328:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801432a:	693b      	ldr	r3, [r7, #16]
 801432c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801432e:	f1c3 0207 	rsb	r2, r3, #7
 8014332:	693b      	ldr	r3, [r7, #16]
 8014334:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8014336:	693b      	ldr	r3, [r7, #16]
 8014338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801433a:	2201      	movs	r2, #1
 801433c:	409a      	lsls	r2, r3
 801433e:	4b0f      	ldr	r3, [pc, #60]	@ (801437c <xTaskPriorityDisinherit+0x10c>)
 8014340:	681b      	ldr	r3, [r3, #0]
 8014342:	4313      	orrs	r3, r2
 8014344:	4a0d      	ldr	r2, [pc, #52]	@ (801437c <xTaskPriorityDisinherit+0x10c>)
 8014346:	6013      	str	r3, [r2, #0]
 8014348:	693b      	ldr	r3, [r7, #16]
 801434a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801434c:	4613      	mov	r3, r2
 801434e:	009b      	lsls	r3, r3, #2
 8014350:	4413      	add	r3, r2
 8014352:	009b      	lsls	r3, r3, #2
 8014354:	4a08      	ldr	r2, [pc, #32]	@ (8014378 <xTaskPriorityDisinherit+0x108>)
 8014356:	441a      	add	r2, r3
 8014358:	693b      	ldr	r3, [r7, #16]
 801435a:	3304      	adds	r3, #4
 801435c:	4619      	mov	r1, r3
 801435e:	4610      	mov	r0, r2
 8014360:	f7fe f8e6 	bl	8012530 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8014364:	2301      	movs	r3, #1
 8014366:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014368:	697b      	ldr	r3, [r7, #20]
	}
 801436a:	4618      	mov	r0, r3
 801436c:	3718      	adds	r7, #24
 801436e:	46bd      	mov	sp, r7
 8014370:	bd80      	pop	{r7, pc}
 8014372:	bf00      	nop
 8014374:	20001364 	.word	0x20001364
 8014378:	20001368 	.word	0x20001368
 801437c:	2000146c 	.word	0x2000146c

08014380 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8014380:	b580      	push	{r7, lr}
 8014382:	b088      	sub	sp, #32
 8014384:	af00      	add	r7, sp, #0
 8014386:	6078      	str	r0, [r7, #4]
 8014388:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801438e:	2301      	movs	r3, #1
 8014390:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	2b00      	cmp	r3, #0
 8014396:	f000 808a 	beq.w	80144ae <vTaskPriorityDisinheritAfterTimeout+0x12e>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801439a:	69bb      	ldr	r3, [r7, #24]
 801439c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801439e:	2b00      	cmp	r3, #0
 80143a0:	d10b      	bne.n	80143ba <vTaskPriorityDisinheritAfterTimeout+0x3a>
	__asm volatile
 80143a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143a6:	f383 8811 	msr	BASEPRI, r3
 80143aa:	f3bf 8f6f 	isb	sy
 80143ae:	f3bf 8f4f 	dsb	sy
 80143b2:	60fb      	str	r3, [r7, #12]
}
 80143b4:	bf00      	nop
 80143b6:	bf00      	nop
 80143b8:	e7fd      	b.n	80143b6 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80143ba:	69bb      	ldr	r3, [r7, #24]
 80143bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80143be:	683a      	ldr	r2, [r7, #0]
 80143c0:	429a      	cmp	r2, r3
 80143c2:	d902      	bls.n	80143ca <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80143c4:	683b      	ldr	r3, [r7, #0]
 80143c6:	61fb      	str	r3, [r7, #28]
 80143c8:	e002      	b.n	80143d0 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80143ca:	69bb      	ldr	r3, [r7, #24]
 80143cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80143ce:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80143d0:	69bb      	ldr	r3, [r7, #24]
 80143d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143d4:	69fa      	ldr	r2, [r7, #28]
 80143d6:	429a      	cmp	r2, r3
 80143d8:	d069      	beq.n	80144ae <vTaskPriorityDisinheritAfterTimeout+0x12e>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80143da:	69bb      	ldr	r3, [r7, #24]
 80143dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80143de:	697a      	ldr	r2, [r7, #20]
 80143e0:	429a      	cmp	r2, r3
 80143e2:	d164      	bne.n	80144ae <vTaskPriorityDisinheritAfterTimeout+0x12e>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80143e4:	4b34      	ldr	r3, [pc, #208]	@ (80144b8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80143e6:	681b      	ldr	r3, [r3, #0]
 80143e8:	69ba      	ldr	r2, [r7, #24]
 80143ea:	429a      	cmp	r2, r3
 80143ec:	d10b      	bne.n	8014406 <vTaskPriorityDisinheritAfterTimeout+0x86>
	__asm volatile
 80143ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143f2:	f383 8811 	msr	BASEPRI, r3
 80143f6:	f3bf 8f6f 	isb	sy
 80143fa:	f3bf 8f4f 	dsb	sy
 80143fe:	60bb      	str	r3, [r7, #8]
}
 8014400:	bf00      	nop
 8014402:	bf00      	nop
 8014404:	e7fd      	b.n	8014402 <vTaskPriorityDisinheritAfterTimeout+0x82>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8014406:	69bb      	ldr	r3, [r7, #24]
 8014408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801440a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801440c:	69bb      	ldr	r3, [r7, #24]
 801440e:	69fa      	ldr	r2, [r7, #28]
 8014410:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014412:	69bb      	ldr	r3, [r7, #24]
 8014414:	699b      	ldr	r3, [r3, #24]
 8014416:	2b00      	cmp	r3, #0
 8014418:	db04      	blt.n	8014424 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801441a:	69fb      	ldr	r3, [r7, #28]
 801441c:	f1c3 0207 	rsb	r2, r3, #7
 8014420:	69bb      	ldr	r3, [r7, #24]
 8014422:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8014424:	69bb      	ldr	r3, [r7, #24]
 8014426:	6959      	ldr	r1, [r3, #20]
 8014428:	693a      	ldr	r2, [r7, #16]
 801442a:	4613      	mov	r3, r2
 801442c:	009b      	lsls	r3, r3, #2
 801442e:	4413      	add	r3, r2
 8014430:	009b      	lsls	r3, r3, #2
 8014432:	4a22      	ldr	r2, [pc, #136]	@ (80144bc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8014434:	4413      	add	r3, r2
 8014436:	4299      	cmp	r1, r3
 8014438:	d101      	bne.n	801443e <vTaskPriorityDisinheritAfterTimeout+0xbe>
 801443a:	2301      	movs	r3, #1
 801443c:	e000      	b.n	8014440 <vTaskPriorityDisinheritAfterTimeout+0xc0>
 801443e:	2300      	movs	r3, #0
 8014440:	2b00      	cmp	r3, #0
 8014442:	d034      	beq.n	80144ae <vTaskPriorityDisinheritAfterTimeout+0x12e>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014444:	69bb      	ldr	r3, [r7, #24]
 8014446:	3304      	adds	r3, #4
 8014448:	4618      	mov	r0, r3
 801444a:	f7fe f8cc 	bl	80125e6 <uxListRemove>
 801444e:	4603      	mov	r3, r0
 8014450:	2b00      	cmp	r3, #0
 8014452:	d115      	bne.n	8014480 <vTaskPriorityDisinheritAfterTimeout+0x100>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8014454:	69bb      	ldr	r3, [r7, #24]
 8014456:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014458:	4918      	ldr	r1, [pc, #96]	@ (80144bc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 801445a:	4613      	mov	r3, r2
 801445c:	009b      	lsls	r3, r3, #2
 801445e:	4413      	add	r3, r2
 8014460:	009b      	lsls	r3, r3, #2
 8014462:	440b      	add	r3, r1
 8014464:	681b      	ldr	r3, [r3, #0]
 8014466:	2b00      	cmp	r3, #0
 8014468:	d10a      	bne.n	8014480 <vTaskPriorityDisinheritAfterTimeout+0x100>
 801446a:	69bb      	ldr	r3, [r7, #24]
 801446c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801446e:	2201      	movs	r2, #1
 8014470:	fa02 f303 	lsl.w	r3, r2, r3
 8014474:	43da      	mvns	r2, r3
 8014476:	4b12      	ldr	r3, [pc, #72]	@ (80144c0 <vTaskPriorityDisinheritAfterTimeout+0x140>)
 8014478:	681b      	ldr	r3, [r3, #0]
 801447a:	4013      	ands	r3, r2
 801447c:	4a10      	ldr	r2, [pc, #64]	@ (80144c0 <vTaskPriorityDisinheritAfterTimeout+0x140>)
 801447e:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8014480:	69bb      	ldr	r3, [r7, #24]
 8014482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014484:	2201      	movs	r2, #1
 8014486:	409a      	lsls	r2, r3
 8014488:	4b0d      	ldr	r3, [pc, #52]	@ (80144c0 <vTaskPriorityDisinheritAfterTimeout+0x140>)
 801448a:	681b      	ldr	r3, [r3, #0]
 801448c:	4313      	orrs	r3, r2
 801448e:	4a0c      	ldr	r2, [pc, #48]	@ (80144c0 <vTaskPriorityDisinheritAfterTimeout+0x140>)
 8014490:	6013      	str	r3, [r2, #0]
 8014492:	69bb      	ldr	r3, [r7, #24]
 8014494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014496:	4613      	mov	r3, r2
 8014498:	009b      	lsls	r3, r3, #2
 801449a:	4413      	add	r3, r2
 801449c:	009b      	lsls	r3, r3, #2
 801449e:	4a07      	ldr	r2, [pc, #28]	@ (80144bc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80144a0:	441a      	add	r2, r3
 80144a2:	69bb      	ldr	r3, [r7, #24]
 80144a4:	3304      	adds	r3, #4
 80144a6:	4619      	mov	r1, r3
 80144a8:	4610      	mov	r0, r2
 80144aa:	f7fe f841 	bl	8012530 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80144ae:	bf00      	nop
 80144b0:	3720      	adds	r7, #32
 80144b2:	46bd      	mov	sp, r7
 80144b4:	bd80      	pop	{r7, pc}
 80144b6:	bf00      	nop
 80144b8:	20001364 	.word	0x20001364
 80144bc:	20001368 	.word	0x20001368
 80144c0:	2000146c 	.word	0x2000146c

080144c4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 80144c4:	b480      	push	{r7}
 80144c6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80144c8:	4b07      	ldr	r3, [pc, #28]	@ (80144e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80144ca:	681b      	ldr	r3, [r3, #0]
 80144cc:	2b00      	cmp	r3, #0
 80144ce:	d004      	beq.n	80144da <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80144d0:	4b05      	ldr	r3, [pc, #20]	@ (80144e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80144d2:	681b      	ldr	r3, [r3, #0]
 80144d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80144d6:	3201      	adds	r2, #1
 80144d8:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80144da:	4b03      	ldr	r3, [pc, #12]	@ (80144e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80144dc:	681b      	ldr	r3, [r3, #0]
	}
 80144de:	4618      	mov	r0, r3
 80144e0:	46bd      	mov	sp, r7
 80144e2:	bc80      	pop	{r7}
 80144e4:	4770      	bx	lr
 80144e6:	bf00      	nop
 80144e8:	20001364 	.word	0x20001364

080144ec <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80144ec:	b580      	push	{r7, lr}
 80144ee:	b084      	sub	sp, #16
 80144f0:	af00      	add	r7, sp, #0
 80144f2:	6078      	str	r0, [r7, #4]
 80144f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80144f6:	4b29      	ldr	r3, [pc, #164]	@ (801459c <prvAddCurrentTaskToDelayedList+0xb0>)
 80144f8:	681b      	ldr	r3, [r3, #0]
 80144fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80144fc:	4b28      	ldr	r3, [pc, #160]	@ (80145a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80144fe:	681b      	ldr	r3, [r3, #0]
 8014500:	3304      	adds	r3, #4
 8014502:	4618      	mov	r0, r3
 8014504:	f7fe f86f 	bl	80125e6 <uxListRemove>
 8014508:	4603      	mov	r3, r0
 801450a:	2b00      	cmp	r3, #0
 801450c:	d10b      	bne.n	8014526 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 801450e:	4b24      	ldr	r3, [pc, #144]	@ (80145a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014510:	681b      	ldr	r3, [r3, #0]
 8014512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014514:	2201      	movs	r2, #1
 8014516:	fa02 f303 	lsl.w	r3, r2, r3
 801451a:	43da      	mvns	r2, r3
 801451c:	4b21      	ldr	r3, [pc, #132]	@ (80145a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 801451e:	681b      	ldr	r3, [r3, #0]
 8014520:	4013      	ands	r3, r2
 8014522:	4a20      	ldr	r2, [pc, #128]	@ (80145a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8014524:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	f1b3 3fff 	cmp.w	r3, #4294967295
 801452c:	d10a      	bne.n	8014544 <prvAddCurrentTaskToDelayedList+0x58>
 801452e:	683b      	ldr	r3, [r7, #0]
 8014530:	2b00      	cmp	r3, #0
 8014532:	d007      	beq.n	8014544 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014534:	4b1a      	ldr	r3, [pc, #104]	@ (80145a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014536:	681b      	ldr	r3, [r3, #0]
 8014538:	3304      	adds	r3, #4
 801453a:	4619      	mov	r1, r3
 801453c:	481a      	ldr	r0, [pc, #104]	@ (80145a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 801453e:	f7fd fff7 	bl	8012530 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8014542:	e026      	b.n	8014592 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8014544:	68fa      	ldr	r2, [r7, #12]
 8014546:	687b      	ldr	r3, [r7, #4]
 8014548:	4413      	add	r3, r2
 801454a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801454c:	4b14      	ldr	r3, [pc, #80]	@ (80145a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801454e:	681b      	ldr	r3, [r3, #0]
 8014550:	68ba      	ldr	r2, [r7, #8]
 8014552:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8014554:	68ba      	ldr	r2, [r7, #8]
 8014556:	68fb      	ldr	r3, [r7, #12]
 8014558:	429a      	cmp	r2, r3
 801455a:	d209      	bcs.n	8014570 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801455c:	4b13      	ldr	r3, [pc, #76]	@ (80145ac <prvAddCurrentTaskToDelayedList+0xc0>)
 801455e:	681a      	ldr	r2, [r3, #0]
 8014560:	4b0f      	ldr	r3, [pc, #60]	@ (80145a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014562:	681b      	ldr	r3, [r3, #0]
 8014564:	3304      	adds	r3, #4
 8014566:	4619      	mov	r1, r3
 8014568:	4610      	mov	r0, r2
 801456a:	f7fe f804 	bl	8012576 <vListInsert>
}
 801456e:	e010      	b.n	8014592 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014570:	4b0f      	ldr	r3, [pc, #60]	@ (80145b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8014572:	681a      	ldr	r2, [r3, #0]
 8014574:	4b0a      	ldr	r3, [pc, #40]	@ (80145a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014576:	681b      	ldr	r3, [r3, #0]
 8014578:	3304      	adds	r3, #4
 801457a:	4619      	mov	r1, r3
 801457c:	4610      	mov	r0, r2
 801457e:	f7fd fffa 	bl	8012576 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8014582:	4b0c      	ldr	r3, [pc, #48]	@ (80145b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8014584:	681b      	ldr	r3, [r3, #0]
 8014586:	68ba      	ldr	r2, [r7, #8]
 8014588:	429a      	cmp	r2, r3
 801458a:	d202      	bcs.n	8014592 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 801458c:	4a09      	ldr	r2, [pc, #36]	@ (80145b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 801458e:	68bb      	ldr	r3, [r7, #8]
 8014590:	6013      	str	r3, [r2, #0]
}
 8014592:	bf00      	nop
 8014594:	3710      	adds	r7, #16
 8014596:	46bd      	mov	sp, r7
 8014598:	bd80      	pop	{r7, pc}
 801459a:	bf00      	nop
 801459c:	20001468 	.word	0x20001468
 80145a0:	20001364 	.word	0x20001364
 80145a4:	2000146c 	.word	0x2000146c
 80145a8:	20001450 	.word	0x20001450
 80145ac:	20001420 	.word	0x20001420
 80145b0:	2000141c 	.word	0x2000141c
 80145b4:	20001484 	.word	0x20001484

080145b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80145b8:	b480      	push	{r7}
 80145ba:	b085      	sub	sp, #20
 80145bc:	af00      	add	r7, sp, #0
 80145be:	60f8      	str	r0, [r7, #12]
 80145c0:	60b9      	str	r1, [r7, #8]
 80145c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80145c4:	68fb      	ldr	r3, [r7, #12]
 80145c6:	3b04      	subs	r3, #4
 80145c8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80145ca:	68fb      	ldr	r3, [r7, #12]
 80145cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80145d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80145d2:	68fb      	ldr	r3, [r7, #12]
 80145d4:	3b04      	subs	r3, #4
 80145d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80145d8:	68bb      	ldr	r3, [r7, #8]
 80145da:	f023 0201 	bic.w	r2, r3, #1
 80145de:	68fb      	ldr	r3, [r7, #12]
 80145e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80145e2:	68fb      	ldr	r3, [r7, #12]
 80145e4:	3b04      	subs	r3, #4
 80145e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80145e8:	4a08      	ldr	r2, [pc, #32]	@ (801460c <pxPortInitialiseStack+0x54>)
 80145ea:	68fb      	ldr	r3, [r7, #12]
 80145ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80145ee:	68fb      	ldr	r3, [r7, #12]
 80145f0:	3b14      	subs	r3, #20
 80145f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80145f4:	687a      	ldr	r2, [r7, #4]
 80145f6:	68fb      	ldr	r3, [r7, #12]
 80145f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80145fa:	68fb      	ldr	r3, [r7, #12]
 80145fc:	3b20      	subs	r3, #32
 80145fe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8014600:	68fb      	ldr	r3, [r7, #12]
}
 8014602:	4618      	mov	r0, r3
 8014604:	3714      	adds	r7, #20
 8014606:	46bd      	mov	sp, r7
 8014608:	bc80      	pop	{r7}
 801460a:	4770      	bx	lr
 801460c:	08014611 	.word	0x08014611

08014610 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014610:	b480      	push	{r7}
 8014612:	b085      	sub	sp, #20
 8014614:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8014616:	2300      	movs	r3, #0
 8014618:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801461a:	4b12      	ldr	r3, [pc, #72]	@ (8014664 <prvTaskExitError+0x54>)
 801461c:	681b      	ldr	r3, [r3, #0]
 801461e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014622:	d00b      	beq.n	801463c <prvTaskExitError+0x2c>
	__asm volatile
 8014624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014628:	f383 8811 	msr	BASEPRI, r3
 801462c:	f3bf 8f6f 	isb	sy
 8014630:	f3bf 8f4f 	dsb	sy
 8014634:	60fb      	str	r3, [r7, #12]
}
 8014636:	bf00      	nop
 8014638:	bf00      	nop
 801463a:	e7fd      	b.n	8014638 <prvTaskExitError+0x28>
	__asm volatile
 801463c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014640:	f383 8811 	msr	BASEPRI, r3
 8014644:	f3bf 8f6f 	isb	sy
 8014648:	f3bf 8f4f 	dsb	sy
 801464c:	60bb      	str	r3, [r7, #8]
}
 801464e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8014650:	bf00      	nop
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	2b00      	cmp	r3, #0
 8014656:	d0fc      	beq.n	8014652 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8014658:	bf00      	nop
 801465a:	bf00      	nop
 801465c:	3714      	adds	r7, #20
 801465e:	46bd      	mov	sp, r7
 8014660:	bc80      	pop	{r7}
 8014662:	4770      	bx	lr
 8014664:	20000078 	.word	0x20000078
	...

08014670 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014670:	4b07      	ldr	r3, [pc, #28]	@ (8014690 <pxCurrentTCBConst2>)
 8014672:	6819      	ldr	r1, [r3, #0]
 8014674:	6808      	ldr	r0, [r1, #0]
 8014676:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 801467a:	f380 8809 	msr	PSP, r0
 801467e:	f3bf 8f6f 	isb	sy
 8014682:	f04f 0000 	mov.w	r0, #0
 8014686:	f380 8811 	msr	BASEPRI, r0
 801468a:	f04e 0e0d 	orr.w	lr, lr, #13
 801468e:	4770      	bx	lr

08014690 <pxCurrentTCBConst2>:
 8014690:	20001364 	.word	0x20001364
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014694:	bf00      	nop
 8014696:	bf00      	nop

08014698 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8014698:	4806      	ldr	r0, [pc, #24]	@ (80146b4 <prvPortStartFirstTask+0x1c>)
 801469a:	6800      	ldr	r0, [r0, #0]
 801469c:	6800      	ldr	r0, [r0, #0]
 801469e:	f380 8808 	msr	MSP, r0
 80146a2:	b662      	cpsie	i
 80146a4:	b661      	cpsie	f
 80146a6:	f3bf 8f4f 	dsb	sy
 80146aa:	f3bf 8f6f 	isb	sy
 80146ae:	df00      	svc	0
 80146b0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80146b2:	bf00      	nop
 80146b4:	e000ed08 	.word	0xe000ed08

080146b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80146b8:	b580      	push	{r7, lr}
 80146ba:	b084      	sub	sp, #16
 80146bc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80146be:	4b32      	ldr	r3, [pc, #200]	@ (8014788 <xPortStartScheduler+0xd0>)
 80146c0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80146c2:	68fb      	ldr	r3, [r7, #12]
 80146c4:	781b      	ldrb	r3, [r3, #0]
 80146c6:	b2db      	uxtb	r3, r3
 80146c8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80146ca:	68fb      	ldr	r3, [r7, #12]
 80146cc:	22ff      	movs	r2, #255	@ 0xff
 80146ce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80146d0:	68fb      	ldr	r3, [r7, #12]
 80146d2:	781b      	ldrb	r3, [r3, #0]
 80146d4:	b2db      	uxtb	r3, r3
 80146d6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80146d8:	78fb      	ldrb	r3, [r7, #3]
 80146da:	b2db      	uxtb	r3, r3
 80146dc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80146e0:	b2da      	uxtb	r2, r3
 80146e2:	4b2a      	ldr	r3, [pc, #168]	@ (801478c <xPortStartScheduler+0xd4>)
 80146e4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80146e6:	4b2a      	ldr	r3, [pc, #168]	@ (8014790 <xPortStartScheduler+0xd8>)
 80146e8:	2207      	movs	r2, #7
 80146ea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80146ec:	e009      	b.n	8014702 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80146ee:	4b28      	ldr	r3, [pc, #160]	@ (8014790 <xPortStartScheduler+0xd8>)
 80146f0:	681b      	ldr	r3, [r3, #0]
 80146f2:	3b01      	subs	r3, #1
 80146f4:	4a26      	ldr	r2, [pc, #152]	@ (8014790 <xPortStartScheduler+0xd8>)
 80146f6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80146f8:	78fb      	ldrb	r3, [r7, #3]
 80146fa:	b2db      	uxtb	r3, r3
 80146fc:	005b      	lsls	r3, r3, #1
 80146fe:	b2db      	uxtb	r3, r3
 8014700:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014702:	78fb      	ldrb	r3, [r7, #3]
 8014704:	b2db      	uxtb	r3, r3
 8014706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801470a:	2b80      	cmp	r3, #128	@ 0x80
 801470c:	d0ef      	beq.n	80146ee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801470e:	4b20      	ldr	r3, [pc, #128]	@ (8014790 <xPortStartScheduler+0xd8>)
 8014710:	681b      	ldr	r3, [r3, #0]
 8014712:	f1c3 0307 	rsb	r3, r3, #7
 8014716:	2b04      	cmp	r3, #4
 8014718:	d00b      	beq.n	8014732 <xPortStartScheduler+0x7a>
	__asm volatile
 801471a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801471e:	f383 8811 	msr	BASEPRI, r3
 8014722:	f3bf 8f6f 	isb	sy
 8014726:	f3bf 8f4f 	dsb	sy
 801472a:	60bb      	str	r3, [r7, #8]
}
 801472c:	bf00      	nop
 801472e:	bf00      	nop
 8014730:	e7fd      	b.n	801472e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8014732:	4b17      	ldr	r3, [pc, #92]	@ (8014790 <xPortStartScheduler+0xd8>)
 8014734:	681b      	ldr	r3, [r3, #0]
 8014736:	021b      	lsls	r3, r3, #8
 8014738:	4a15      	ldr	r2, [pc, #84]	@ (8014790 <xPortStartScheduler+0xd8>)
 801473a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 801473c:	4b14      	ldr	r3, [pc, #80]	@ (8014790 <xPortStartScheduler+0xd8>)
 801473e:	681b      	ldr	r3, [r3, #0]
 8014740:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8014744:	4a12      	ldr	r2, [pc, #72]	@ (8014790 <xPortStartScheduler+0xd8>)
 8014746:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014748:	687b      	ldr	r3, [r7, #4]
 801474a:	b2da      	uxtb	r2, r3
 801474c:	68fb      	ldr	r3, [r7, #12]
 801474e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8014750:	4b10      	ldr	r3, [pc, #64]	@ (8014794 <xPortStartScheduler+0xdc>)
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	4a0f      	ldr	r2, [pc, #60]	@ (8014794 <xPortStartScheduler+0xdc>)
 8014756:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 801475a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 801475c:	4b0d      	ldr	r3, [pc, #52]	@ (8014794 <xPortStartScheduler+0xdc>)
 801475e:	681b      	ldr	r3, [r3, #0]
 8014760:	4a0c      	ldr	r2, [pc, #48]	@ (8014794 <xPortStartScheduler+0xdc>)
 8014762:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8014766:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8014768:	f000 f8b8 	bl	80148dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 801476c:	4b0a      	ldr	r3, [pc, #40]	@ (8014798 <xPortStartScheduler+0xe0>)
 801476e:	2200      	movs	r2, #0
 8014770:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8014772:	f7ff ff91 	bl	8014698 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8014776:	f7ff fa91 	bl	8013c9c <vTaskSwitchContext>
	prvTaskExitError();
 801477a:	f7ff ff49 	bl	8014610 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801477e:	2300      	movs	r3, #0
}
 8014780:	4618      	mov	r0, r3
 8014782:	3710      	adds	r7, #16
 8014784:	46bd      	mov	sp, r7
 8014786:	bd80      	pop	{r7, pc}
 8014788:	e000e400 	.word	0xe000e400
 801478c:	20001490 	.word	0x20001490
 8014790:	20001494 	.word	0x20001494
 8014794:	e000ed20 	.word	0xe000ed20
 8014798:	20000078 	.word	0x20000078

0801479c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801479c:	b480      	push	{r7}
 801479e:	b083      	sub	sp, #12
 80147a0:	af00      	add	r7, sp, #0
	__asm volatile
 80147a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147a6:	f383 8811 	msr	BASEPRI, r3
 80147aa:	f3bf 8f6f 	isb	sy
 80147ae:	f3bf 8f4f 	dsb	sy
 80147b2:	607b      	str	r3, [r7, #4]
}
 80147b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80147b6:	4b0f      	ldr	r3, [pc, #60]	@ (80147f4 <vPortEnterCritical+0x58>)
 80147b8:	681b      	ldr	r3, [r3, #0]
 80147ba:	3301      	adds	r3, #1
 80147bc:	4a0d      	ldr	r2, [pc, #52]	@ (80147f4 <vPortEnterCritical+0x58>)
 80147be:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80147c0:	4b0c      	ldr	r3, [pc, #48]	@ (80147f4 <vPortEnterCritical+0x58>)
 80147c2:	681b      	ldr	r3, [r3, #0]
 80147c4:	2b01      	cmp	r3, #1
 80147c6:	d110      	bne.n	80147ea <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80147c8:	4b0b      	ldr	r3, [pc, #44]	@ (80147f8 <vPortEnterCritical+0x5c>)
 80147ca:	681b      	ldr	r3, [r3, #0]
 80147cc:	b2db      	uxtb	r3, r3
 80147ce:	2b00      	cmp	r3, #0
 80147d0:	d00b      	beq.n	80147ea <vPortEnterCritical+0x4e>
	__asm volatile
 80147d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147d6:	f383 8811 	msr	BASEPRI, r3
 80147da:	f3bf 8f6f 	isb	sy
 80147de:	f3bf 8f4f 	dsb	sy
 80147e2:	603b      	str	r3, [r7, #0]
}
 80147e4:	bf00      	nop
 80147e6:	bf00      	nop
 80147e8:	e7fd      	b.n	80147e6 <vPortEnterCritical+0x4a>
	}
}
 80147ea:	bf00      	nop
 80147ec:	370c      	adds	r7, #12
 80147ee:	46bd      	mov	sp, r7
 80147f0:	bc80      	pop	{r7}
 80147f2:	4770      	bx	lr
 80147f4:	20000078 	.word	0x20000078
 80147f8:	e000ed04 	.word	0xe000ed04

080147fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80147fc:	b480      	push	{r7}
 80147fe:	b083      	sub	sp, #12
 8014800:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8014802:	4b12      	ldr	r3, [pc, #72]	@ (801484c <vPortExitCritical+0x50>)
 8014804:	681b      	ldr	r3, [r3, #0]
 8014806:	2b00      	cmp	r3, #0
 8014808:	d10b      	bne.n	8014822 <vPortExitCritical+0x26>
	__asm volatile
 801480a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801480e:	f383 8811 	msr	BASEPRI, r3
 8014812:	f3bf 8f6f 	isb	sy
 8014816:	f3bf 8f4f 	dsb	sy
 801481a:	607b      	str	r3, [r7, #4]
}
 801481c:	bf00      	nop
 801481e:	bf00      	nop
 8014820:	e7fd      	b.n	801481e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8014822:	4b0a      	ldr	r3, [pc, #40]	@ (801484c <vPortExitCritical+0x50>)
 8014824:	681b      	ldr	r3, [r3, #0]
 8014826:	3b01      	subs	r3, #1
 8014828:	4a08      	ldr	r2, [pc, #32]	@ (801484c <vPortExitCritical+0x50>)
 801482a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801482c:	4b07      	ldr	r3, [pc, #28]	@ (801484c <vPortExitCritical+0x50>)
 801482e:	681b      	ldr	r3, [r3, #0]
 8014830:	2b00      	cmp	r3, #0
 8014832:	d105      	bne.n	8014840 <vPortExitCritical+0x44>
 8014834:	2300      	movs	r3, #0
 8014836:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014838:	683b      	ldr	r3, [r7, #0]
 801483a:	f383 8811 	msr	BASEPRI, r3
}
 801483e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8014840:	bf00      	nop
 8014842:	370c      	adds	r7, #12
 8014844:	46bd      	mov	sp, r7
 8014846:	bc80      	pop	{r7}
 8014848:	4770      	bx	lr
 801484a:	bf00      	nop
 801484c:	20000078 	.word	0x20000078

08014850 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014850:	f3ef 8009 	mrs	r0, PSP
 8014854:	f3bf 8f6f 	isb	sy
 8014858:	4b0d      	ldr	r3, [pc, #52]	@ (8014890 <pxCurrentTCBConst>)
 801485a:	681a      	ldr	r2, [r3, #0]
 801485c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8014860:	6010      	str	r0, [r2, #0]
 8014862:	e92d 4008 	stmdb	sp!, {r3, lr}
 8014866:	f04f 0050 	mov.w	r0, #80	@ 0x50
 801486a:	f380 8811 	msr	BASEPRI, r0
 801486e:	f7ff fa15 	bl	8013c9c <vTaskSwitchContext>
 8014872:	f04f 0000 	mov.w	r0, #0
 8014876:	f380 8811 	msr	BASEPRI, r0
 801487a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801487e:	6819      	ldr	r1, [r3, #0]
 8014880:	6808      	ldr	r0, [r1, #0]
 8014882:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8014886:	f380 8809 	msr	PSP, r0
 801488a:	f3bf 8f6f 	isb	sy
 801488e:	4770      	bx	lr

08014890 <pxCurrentTCBConst>:
 8014890:	20001364 	.word	0x20001364
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014894:	bf00      	nop
 8014896:	bf00      	nop

08014898 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014898:	b580      	push	{r7, lr}
 801489a:	b082      	sub	sp, #8
 801489c:	af00      	add	r7, sp, #0
	__asm volatile
 801489e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148a2:	f383 8811 	msr	BASEPRI, r3
 80148a6:	f3bf 8f6f 	isb	sy
 80148aa:	f3bf 8f4f 	dsb	sy
 80148ae:	607b      	str	r3, [r7, #4]
}
 80148b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80148b2:	f7ff f935 	bl	8013b20 <xTaskIncrementTick>
 80148b6:	4603      	mov	r3, r0
 80148b8:	2b00      	cmp	r3, #0
 80148ba:	d003      	beq.n	80148c4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80148bc:	4b06      	ldr	r3, [pc, #24]	@ (80148d8 <SysTick_Handler+0x40>)
 80148be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80148c2:	601a      	str	r2, [r3, #0]
 80148c4:	2300      	movs	r3, #0
 80148c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80148c8:	683b      	ldr	r3, [r7, #0]
 80148ca:	f383 8811 	msr	BASEPRI, r3
}
 80148ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80148d0:	bf00      	nop
 80148d2:	3708      	adds	r7, #8
 80148d4:	46bd      	mov	sp, r7
 80148d6:	bd80      	pop	{r7, pc}
 80148d8:	e000ed04 	.word	0xe000ed04

080148dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80148dc:	b480      	push	{r7}
 80148de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80148e0:	4b0a      	ldr	r3, [pc, #40]	@ (801490c <vPortSetupTimerInterrupt+0x30>)
 80148e2:	2200      	movs	r2, #0
 80148e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80148e6:	4b0a      	ldr	r3, [pc, #40]	@ (8014910 <vPortSetupTimerInterrupt+0x34>)
 80148e8:	2200      	movs	r2, #0
 80148ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80148ec:	4b09      	ldr	r3, [pc, #36]	@ (8014914 <vPortSetupTimerInterrupt+0x38>)
 80148ee:	681b      	ldr	r3, [r3, #0]
 80148f0:	4a09      	ldr	r2, [pc, #36]	@ (8014918 <vPortSetupTimerInterrupt+0x3c>)
 80148f2:	fba2 2303 	umull	r2, r3, r2, r3
 80148f6:	099b      	lsrs	r3, r3, #6
 80148f8:	4a08      	ldr	r2, [pc, #32]	@ (801491c <vPortSetupTimerInterrupt+0x40>)
 80148fa:	3b01      	subs	r3, #1
 80148fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80148fe:	4b03      	ldr	r3, [pc, #12]	@ (801490c <vPortSetupTimerInterrupt+0x30>)
 8014900:	2207      	movs	r2, #7
 8014902:	601a      	str	r2, [r3, #0]
}
 8014904:	bf00      	nop
 8014906:	46bd      	mov	sp, r7
 8014908:	bc80      	pop	{r7}
 801490a:	4770      	bx	lr
 801490c:	e000e010 	.word	0xe000e010
 8014910:	e000e018 	.word	0xe000e018
 8014914:	20000028 	.word	0x20000028
 8014918:	10624dd3 	.word	0x10624dd3
 801491c:	e000e014 	.word	0xe000e014

08014920 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8014920:	b480      	push	{r7}
 8014922:	b085      	sub	sp, #20
 8014924:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8014926:	f3ef 8305 	mrs	r3, IPSR
 801492a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 801492c:	68fb      	ldr	r3, [r7, #12]
 801492e:	2b0f      	cmp	r3, #15
 8014930:	d915      	bls.n	801495e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8014932:	4a17      	ldr	r2, [pc, #92]	@ (8014990 <vPortValidateInterruptPriority+0x70>)
 8014934:	68fb      	ldr	r3, [r7, #12]
 8014936:	4413      	add	r3, r2
 8014938:	781b      	ldrb	r3, [r3, #0]
 801493a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 801493c:	4b15      	ldr	r3, [pc, #84]	@ (8014994 <vPortValidateInterruptPriority+0x74>)
 801493e:	781b      	ldrb	r3, [r3, #0]
 8014940:	7afa      	ldrb	r2, [r7, #11]
 8014942:	429a      	cmp	r2, r3
 8014944:	d20b      	bcs.n	801495e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8014946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801494a:	f383 8811 	msr	BASEPRI, r3
 801494e:	f3bf 8f6f 	isb	sy
 8014952:	f3bf 8f4f 	dsb	sy
 8014956:	607b      	str	r3, [r7, #4]
}
 8014958:	bf00      	nop
 801495a:	bf00      	nop
 801495c:	e7fd      	b.n	801495a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801495e:	4b0e      	ldr	r3, [pc, #56]	@ (8014998 <vPortValidateInterruptPriority+0x78>)
 8014960:	681b      	ldr	r3, [r3, #0]
 8014962:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8014966:	4b0d      	ldr	r3, [pc, #52]	@ (801499c <vPortValidateInterruptPriority+0x7c>)
 8014968:	681b      	ldr	r3, [r3, #0]
 801496a:	429a      	cmp	r2, r3
 801496c:	d90b      	bls.n	8014986 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 801496e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014972:	f383 8811 	msr	BASEPRI, r3
 8014976:	f3bf 8f6f 	isb	sy
 801497a:	f3bf 8f4f 	dsb	sy
 801497e:	603b      	str	r3, [r7, #0]
}
 8014980:	bf00      	nop
 8014982:	bf00      	nop
 8014984:	e7fd      	b.n	8014982 <vPortValidateInterruptPriority+0x62>
	}
 8014986:	bf00      	nop
 8014988:	3714      	adds	r7, #20
 801498a:	46bd      	mov	sp, r7
 801498c:	bc80      	pop	{r7}
 801498e:	4770      	bx	lr
 8014990:	e000e3f0 	.word	0xe000e3f0
 8014994:	20001490 	.word	0x20001490
 8014998:	e000ed0c 	.word	0xe000ed0c
 801499c:	20001494 	.word	0x20001494

080149a0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80149a0:	b580      	push	{r7, lr}
 80149a2:	b08a      	sub	sp, #40	@ 0x28
 80149a4:	af00      	add	r7, sp, #0
 80149a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80149a8:	2300      	movs	r3, #0
 80149aa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80149ac:	f7fe fffe 	bl	80139ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80149b0:	4b5a      	ldr	r3, [pc, #360]	@ (8014b1c <pvPortMalloc+0x17c>)
 80149b2:	681b      	ldr	r3, [r3, #0]
 80149b4:	2b00      	cmp	r3, #0
 80149b6:	d101      	bne.n	80149bc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80149b8:	f000 f916 	bl	8014be8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80149bc:	4b58      	ldr	r3, [pc, #352]	@ (8014b20 <pvPortMalloc+0x180>)
 80149be:	681a      	ldr	r2, [r3, #0]
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	4013      	ands	r3, r2
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	f040 8090 	bne.w	8014aea <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80149ca:	687b      	ldr	r3, [r7, #4]
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	d01e      	beq.n	8014a0e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80149d0:	2208      	movs	r2, #8
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	4413      	add	r3, r2
 80149d6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	f003 0307 	and.w	r3, r3, #7
 80149de:	2b00      	cmp	r3, #0
 80149e0:	d015      	beq.n	8014a0e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80149e2:	687b      	ldr	r3, [r7, #4]
 80149e4:	f023 0307 	bic.w	r3, r3, #7
 80149e8:	3308      	adds	r3, #8
 80149ea:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	f003 0307 	and.w	r3, r3, #7
 80149f2:	2b00      	cmp	r3, #0
 80149f4:	d00b      	beq.n	8014a0e <pvPortMalloc+0x6e>
	__asm volatile
 80149f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80149fa:	f383 8811 	msr	BASEPRI, r3
 80149fe:	f3bf 8f6f 	isb	sy
 8014a02:	f3bf 8f4f 	dsb	sy
 8014a06:	617b      	str	r3, [r7, #20]
}
 8014a08:	bf00      	nop
 8014a0a:	bf00      	nop
 8014a0c:	e7fd      	b.n	8014a0a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	2b00      	cmp	r3, #0
 8014a12:	d06a      	beq.n	8014aea <pvPortMalloc+0x14a>
 8014a14:	4b43      	ldr	r3, [pc, #268]	@ (8014b24 <pvPortMalloc+0x184>)
 8014a16:	681b      	ldr	r3, [r3, #0]
 8014a18:	687a      	ldr	r2, [r7, #4]
 8014a1a:	429a      	cmp	r2, r3
 8014a1c:	d865      	bhi.n	8014aea <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8014a1e:	4b42      	ldr	r3, [pc, #264]	@ (8014b28 <pvPortMalloc+0x188>)
 8014a20:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8014a22:	4b41      	ldr	r3, [pc, #260]	@ (8014b28 <pvPortMalloc+0x188>)
 8014a24:	681b      	ldr	r3, [r3, #0]
 8014a26:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014a28:	e004      	b.n	8014a34 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8014a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a2c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8014a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a30:	681b      	ldr	r3, [r3, #0]
 8014a32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a36:	685b      	ldr	r3, [r3, #4]
 8014a38:	687a      	ldr	r2, [r7, #4]
 8014a3a:	429a      	cmp	r2, r3
 8014a3c:	d903      	bls.n	8014a46 <pvPortMalloc+0xa6>
 8014a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a40:	681b      	ldr	r3, [r3, #0]
 8014a42:	2b00      	cmp	r3, #0
 8014a44:	d1f1      	bne.n	8014a2a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014a46:	4b35      	ldr	r3, [pc, #212]	@ (8014b1c <pvPortMalloc+0x17c>)
 8014a48:	681b      	ldr	r3, [r3, #0]
 8014a4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014a4c:	429a      	cmp	r2, r3
 8014a4e:	d04c      	beq.n	8014aea <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8014a50:	6a3b      	ldr	r3, [r7, #32]
 8014a52:	681b      	ldr	r3, [r3, #0]
 8014a54:	2208      	movs	r2, #8
 8014a56:	4413      	add	r3, r2
 8014a58:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a5c:	681a      	ldr	r2, [r3, #0]
 8014a5e:	6a3b      	ldr	r3, [r7, #32]
 8014a60:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8014a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a64:	685a      	ldr	r2, [r3, #4]
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	1ad2      	subs	r2, r2, r3
 8014a6a:	2308      	movs	r3, #8
 8014a6c:	005b      	lsls	r3, r3, #1
 8014a6e:	429a      	cmp	r2, r3
 8014a70:	d920      	bls.n	8014ab4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8014a72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014a74:	687b      	ldr	r3, [r7, #4]
 8014a76:	4413      	add	r3, r2
 8014a78:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014a7a:	69bb      	ldr	r3, [r7, #24]
 8014a7c:	f003 0307 	and.w	r3, r3, #7
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	d00b      	beq.n	8014a9c <pvPortMalloc+0xfc>
	__asm volatile
 8014a84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a88:	f383 8811 	msr	BASEPRI, r3
 8014a8c:	f3bf 8f6f 	isb	sy
 8014a90:	f3bf 8f4f 	dsb	sy
 8014a94:	613b      	str	r3, [r7, #16]
}
 8014a96:	bf00      	nop
 8014a98:	bf00      	nop
 8014a9a:	e7fd      	b.n	8014a98 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a9e:	685a      	ldr	r2, [r3, #4]
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	1ad2      	subs	r2, r2, r3
 8014aa4:	69bb      	ldr	r3, [r7, #24]
 8014aa6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014aaa:	687a      	ldr	r2, [r7, #4]
 8014aac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8014aae:	69b8      	ldr	r0, [r7, #24]
 8014ab0:	f000 f8fc 	bl	8014cac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8014b24 <pvPortMalloc+0x184>)
 8014ab6:	681a      	ldr	r2, [r3, #0]
 8014ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014aba:	685b      	ldr	r3, [r3, #4]
 8014abc:	1ad3      	subs	r3, r2, r3
 8014abe:	4a19      	ldr	r2, [pc, #100]	@ (8014b24 <pvPortMalloc+0x184>)
 8014ac0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8014ac2:	4b18      	ldr	r3, [pc, #96]	@ (8014b24 <pvPortMalloc+0x184>)
 8014ac4:	681a      	ldr	r2, [r3, #0]
 8014ac6:	4b19      	ldr	r3, [pc, #100]	@ (8014b2c <pvPortMalloc+0x18c>)
 8014ac8:	681b      	ldr	r3, [r3, #0]
 8014aca:	429a      	cmp	r2, r3
 8014acc:	d203      	bcs.n	8014ad6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8014ace:	4b15      	ldr	r3, [pc, #84]	@ (8014b24 <pvPortMalloc+0x184>)
 8014ad0:	681b      	ldr	r3, [r3, #0]
 8014ad2:	4a16      	ldr	r2, [pc, #88]	@ (8014b2c <pvPortMalloc+0x18c>)
 8014ad4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8014ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ad8:	685a      	ldr	r2, [r3, #4]
 8014ada:	4b11      	ldr	r3, [pc, #68]	@ (8014b20 <pvPortMalloc+0x180>)
 8014adc:	681b      	ldr	r3, [r3, #0]
 8014ade:	431a      	orrs	r2, r3
 8014ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ae2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ae6:	2200      	movs	r2, #0
 8014ae8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014aea:	f7fe ff6d 	bl	80139c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8014aee:	69fb      	ldr	r3, [r7, #28]
 8014af0:	f003 0307 	and.w	r3, r3, #7
 8014af4:	2b00      	cmp	r3, #0
 8014af6:	d00b      	beq.n	8014b10 <pvPortMalloc+0x170>
	__asm volatile
 8014af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014afc:	f383 8811 	msr	BASEPRI, r3
 8014b00:	f3bf 8f6f 	isb	sy
 8014b04:	f3bf 8f4f 	dsb	sy
 8014b08:	60fb      	str	r3, [r7, #12]
}
 8014b0a:	bf00      	nop
 8014b0c:	bf00      	nop
 8014b0e:	e7fd      	b.n	8014b0c <pvPortMalloc+0x16c>
	return pvReturn;
 8014b10:	69fb      	ldr	r3, [r7, #28]
}
 8014b12:	4618      	mov	r0, r3
 8014b14:	3728      	adds	r7, #40	@ 0x28
 8014b16:	46bd      	mov	sp, r7
 8014b18:	bd80      	pop	{r7, pc}
 8014b1a:	bf00      	nop
 8014b1c:	20002ca0 	.word	0x20002ca0
 8014b20:	20002cac 	.word	0x20002cac
 8014b24:	20002ca4 	.word	0x20002ca4
 8014b28:	20002c98 	.word	0x20002c98
 8014b2c:	20002ca8 	.word	0x20002ca8

08014b30 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014b30:	b580      	push	{r7, lr}
 8014b32:	b086      	sub	sp, #24
 8014b34:	af00      	add	r7, sp, #0
 8014b36:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014b38:	687b      	ldr	r3, [r7, #4]
 8014b3a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	d04a      	beq.n	8014bd8 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014b42:	2308      	movs	r3, #8
 8014b44:	425b      	negs	r3, r3
 8014b46:	697a      	ldr	r2, [r7, #20]
 8014b48:	4413      	add	r3, r2
 8014b4a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014b4c:	697b      	ldr	r3, [r7, #20]
 8014b4e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014b50:	693b      	ldr	r3, [r7, #16]
 8014b52:	685a      	ldr	r2, [r3, #4]
 8014b54:	4b22      	ldr	r3, [pc, #136]	@ (8014be0 <vPortFree+0xb0>)
 8014b56:	681b      	ldr	r3, [r3, #0]
 8014b58:	4013      	ands	r3, r2
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	d10b      	bne.n	8014b76 <vPortFree+0x46>
	__asm volatile
 8014b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b62:	f383 8811 	msr	BASEPRI, r3
 8014b66:	f3bf 8f6f 	isb	sy
 8014b6a:	f3bf 8f4f 	dsb	sy
 8014b6e:	60fb      	str	r3, [r7, #12]
}
 8014b70:	bf00      	nop
 8014b72:	bf00      	nop
 8014b74:	e7fd      	b.n	8014b72 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014b76:	693b      	ldr	r3, [r7, #16]
 8014b78:	681b      	ldr	r3, [r3, #0]
 8014b7a:	2b00      	cmp	r3, #0
 8014b7c:	d00b      	beq.n	8014b96 <vPortFree+0x66>
	__asm volatile
 8014b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b82:	f383 8811 	msr	BASEPRI, r3
 8014b86:	f3bf 8f6f 	isb	sy
 8014b8a:	f3bf 8f4f 	dsb	sy
 8014b8e:	60bb      	str	r3, [r7, #8]
}
 8014b90:	bf00      	nop
 8014b92:	bf00      	nop
 8014b94:	e7fd      	b.n	8014b92 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8014b96:	693b      	ldr	r3, [r7, #16]
 8014b98:	685a      	ldr	r2, [r3, #4]
 8014b9a:	4b11      	ldr	r3, [pc, #68]	@ (8014be0 <vPortFree+0xb0>)
 8014b9c:	681b      	ldr	r3, [r3, #0]
 8014b9e:	4013      	ands	r3, r2
 8014ba0:	2b00      	cmp	r3, #0
 8014ba2:	d019      	beq.n	8014bd8 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014ba4:	693b      	ldr	r3, [r7, #16]
 8014ba6:	681b      	ldr	r3, [r3, #0]
 8014ba8:	2b00      	cmp	r3, #0
 8014baa:	d115      	bne.n	8014bd8 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014bac:	693b      	ldr	r3, [r7, #16]
 8014bae:	685a      	ldr	r2, [r3, #4]
 8014bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8014be0 <vPortFree+0xb0>)
 8014bb2:	681b      	ldr	r3, [r3, #0]
 8014bb4:	43db      	mvns	r3, r3
 8014bb6:	401a      	ands	r2, r3
 8014bb8:	693b      	ldr	r3, [r7, #16]
 8014bba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014bbc:	f7fe fef6 	bl	80139ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014bc0:	693b      	ldr	r3, [r7, #16]
 8014bc2:	685a      	ldr	r2, [r3, #4]
 8014bc4:	4b07      	ldr	r3, [pc, #28]	@ (8014be4 <vPortFree+0xb4>)
 8014bc6:	681b      	ldr	r3, [r3, #0]
 8014bc8:	4413      	add	r3, r2
 8014bca:	4a06      	ldr	r2, [pc, #24]	@ (8014be4 <vPortFree+0xb4>)
 8014bcc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014bce:	6938      	ldr	r0, [r7, #16]
 8014bd0:	f000 f86c 	bl	8014cac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8014bd4:	f7fe fef8 	bl	80139c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8014bd8:	bf00      	nop
 8014bda:	3718      	adds	r7, #24
 8014bdc:	46bd      	mov	sp, r7
 8014bde:	bd80      	pop	{r7, pc}
 8014be0:	20002cac 	.word	0x20002cac
 8014be4:	20002ca4 	.word	0x20002ca4

08014be8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014be8:	b480      	push	{r7}
 8014bea:	b085      	sub	sp, #20
 8014bec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8014bee:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8014bf2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014bf4:	4b27      	ldr	r3, [pc, #156]	@ (8014c94 <prvHeapInit+0xac>)
 8014bf6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014bf8:	68fb      	ldr	r3, [r7, #12]
 8014bfa:	f003 0307 	and.w	r3, r3, #7
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	d00c      	beq.n	8014c1c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8014c02:	68fb      	ldr	r3, [r7, #12]
 8014c04:	3307      	adds	r3, #7
 8014c06:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014c08:	68fb      	ldr	r3, [r7, #12]
 8014c0a:	f023 0307 	bic.w	r3, r3, #7
 8014c0e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014c10:	68ba      	ldr	r2, [r7, #8]
 8014c12:	68fb      	ldr	r3, [r7, #12]
 8014c14:	1ad3      	subs	r3, r2, r3
 8014c16:	4a1f      	ldr	r2, [pc, #124]	@ (8014c94 <prvHeapInit+0xac>)
 8014c18:	4413      	add	r3, r2
 8014c1a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014c1c:	68fb      	ldr	r3, [r7, #12]
 8014c1e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014c20:	4a1d      	ldr	r2, [pc, #116]	@ (8014c98 <prvHeapInit+0xb0>)
 8014c22:	687b      	ldr	r3, [r7, #4]
 8014c24:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014c26:	4b1c      	ldr	r3, [pc, #112]	@ (8014c98 <prvHeapInit+0xb0>)
 8014c28:	2200      	movs	r2, #0
 8014c2a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	68ba      	ldr	r2, [r7, #8]
 8014c30:	4413      	add	r3, r2
 8014c32:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014c34:	2208      	movs	r2, #8
 8014c36:	68fb      	ldr	r3, [r7, #12]
 8014c38:	1a9b      	subs	r3, r3, r2
 8014c3a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014c3c:	68fb      	ldr	r3, [r7, #12]
 8014c3e:	f023 0307 	bic.w	r3, r3, #7
 8014c42:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014c44:	68fb      	ldr	r3, [r7, #12]
 8014c46:	4a15      	ldr	r2, [pc, #84]	@ (8014c9c <prvHeapInit+0xb4>)
 8014c48:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014c4a:	4b14      	ldr	r3, [pc, #80]	@ (8014c9c <prvHeapInit+0xb4>)
 8014c4c:	681b      	ldr	r3, [r3, #0]
 8014c4e:	2200      	movs	r2, #0
 8014c50:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014c52:	4b12      	ldr	r3, [pc, #72]	@ (8014c9c <prvHeapInit+0xb4>)
 8014c54:	681b      	ldr	r3, [r3, #0]
 8014c56:	2200      	movs	r2, #0
 8014c58:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014c5e:	683b      	ldr	r3, [r7, #0]
 8014c60:	68fa      	ldr	r2, [r7, #12]
 8014c62:	1ad2      	subs	r2, r2, r3
 8014c64:	683b      	ldr	r3, [r7, #0]
 8014c66:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014c68:	4b0c      	ldr	r3, [pc, #48]	@ (8014c9c <prvHeapInit+0xb4>)
 8014c6a:	681a      	ldr	r2, [r3, #0]
 8014c6c:	683b      	ldr	r3, [r7, #0]
 8014c6e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014c70:	683b      	ldr	r3, [r7, #0]
 8014c72:	685b      	ldr	r3, [r3, #4]
 8014c74:	4a0a      	ldr	r2, [pc, #40]	@ (8014ca0 <prvHeapInit+0xb8>)
 8014c76:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014c78:	683b      	ldr	r3, [r7, #0]
 8014c7a:	685b      	ldr	r3, [r3, #4]
 8014c7c:	4a09      	ldr	r2, [pc, #36]	@ (8014ca4 <prvHeapInit+0xbc>)
 8014c7e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014c80:	4b09      	ldr	r3, [pc, #36]	@ (8014ca8 <prvHeapInit+0xc0>)
 8014c82:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8014c86:	601a      	str	r2, [r3, #0]
}
 8014c88:	bf00      	nop
 8014c8a:	3714      	adds	r7, #20
 8014c8c:	46bd      	mov	sp, r7
 8014c8e:	bc80      	pop	{r7}
 8014c90:	4770      	bx	lr
 8014c92:	bf00      	nop
 8014c94:	20001498 	.word	0x20001498
 8014c98:	20002c98 	.word	0x20002c98
 8014c9c:	20002ca0 	.word	0x20002ca0
 8014ca0:	20002ca8 	.word	0x20002ca8
 8014ca4:	20002ca4 	.word	0x20002ca4
 8014ca8:	20002cac 	.word	0x20002cac

08014cac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014cac:	b480      	push	{r7}
 8014cae:	b085      	sub	sp, #20
 8014cb0:	af00      	add	r7, sp, #0
 8014cb2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014cb4:	4b27      	ldr	r3, [pc, #156]	@ (8014d54 <prvInsertBlockIntoFreeList+0xa8>)
 8014cb6:	60fb      	str	r3, [r7, #12]
 8014cb8:	e002      	b.n	8014cc0 <prvInsertBlockIntoFreeList+0x14>
 8014cba:	68fb      	ldr	r3, [r7, #12]
 8014cbc:	681b      	ldr	r3, [r3, #0]
 8014cbe:	60fb      	str	r3, [r7, #12]
 8014cc0:	68fb      	ldr	r3, [r7, #12]
 8014cc2:	681b      	ldr	r3, [r3, #0]
 8014cc4:	687a      	ldr	r2, [r7, #4]
 8014cc6:	429a      	cmp	r2, r3
 8014cc8:	d8f7      	bhi.n	8014cba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014cca:	68fb      	ldr	r3, [r7, #12]
 8014ccc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014cce:	68fb      	ldr	r3, [r7, #12]
 8014cd0:	685b      	ldr	r3, [r3, #4]
 8014cd2:	68ba      	ldr	r2, [r7, #8]
 8014cd4:	4413      	add	r3, r2
 8014cd6:	687a      	ldr	r2, [r7, #4]
 8014cd8:	429a      	cmp	r2, r3
 8014cda:	d108      	bne.n	8014cee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014cdc:	68fb      	ldr	r3, [r7, #12]
 8014cde:	685a      	ldr	r2, [r3, #4]
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	685b      	ldr	r3, [r3, #4]
 8014ce4:	441a      	add	r2, r3
 8014ce6:	68fb      	ldr	r3, [r7, #12]
 8014ce8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014cea:	68fb      	ldr	r3, [r7, #12]
 8014cec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	685b      	ldr	r3, [r3, #4]
 8014cf6:	68ba      	ldr	r2, [r7, #8]
 8014cf8:	441a      	add	r2, r3
 8014cfa:	68fb      	ldr	r3, [r7, #12]
 8014cfc:	681b      	ldr	r3, [r3, #0]
 8014cfe:	429a      	cmp	r2, r3
 8014d00:	d118      	bne.n	8014d34 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8014d02:	68fb      	ldr	r3, [r7, #12]
 8014d04:	681a      	ldr	r2, [r3, #0]
 8014d06:	4b14      	ldr	r3, [pc, #80]	@ (8014d58 <prvInsertBlockIntoFreeList+0xac>)
 8014d08:	681b      	ldr	r3, [r3, #0]
 8014d0a:	429a      	cmp	r2, r3
 8014d0c:	d00d      	beq.n	8014d2a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014d0e:	687b      	ldr	r3, [r7, #4]
 8014d10:	685a      	ldr	r2, [r3, #4]
 8014d12:	68fb      	ldr	r3, [r7, #12]
 8014d14:	681b      	ldr	r3, [r3, #0]
 8014d16:	685b      	ldr	r3, [r3, #4]
 8014d18:	441a      	add	r2, r3
 8014d1a:	687b      	ldr	r3, [r7, #4]
 8014d1c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014d1e:	68fb      	ldr	r3, [r7, #12]
 8014d20:	681b      	ldr	r3, [r3, #0]
 8014d22:	681a      	ldr	r2, [r3, #0]
 8014d24:	687b      	ldr	r3, [r7, #4]
 8014d26:	601a      	str	r2, [r3, #0]
 8014d28:	e008      	b.n	8014d3c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014d2a:	4b0b      	ldr	r3, [pc, #44]	@ (8014d58 <prvInsertBlockIntoFreeList+0xac>)
 8014d2c:	681a      	ldr	r2, [r3, #0]
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	601a      	str	r2, [r3, #0]
 8014d32:	e003      	b.n	8014d3c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014d34:	68fb      	ldr	r3, [r7, #12]
 8014d36:	681a      	ldr	r2, [r3, #0]
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014d3c:	68fa      	ldr	r2, [r7, #12]
 8014d3e:	687b      	ldr	r3, [r7, #4]
 8014d40:	429a      	cmp	r2, r3
 8014d42:	d002      	beq.n	8014d4a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014d44:	68fb      	ldr	r3, [r7, #12]
 8014d46:	687a      	ldr	r2, [r7, #4]
 8014d48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014d4a:	bf00      	nop
 8014d4c:	3714      	adds	r7, #20
 8014d4e:	46bd      	mov	sp, r7
 8014d50:	bc80      	pop	{r7}
 8014d52:	4770      	bx	lr
 8014d54:	20002c98 	.word	0x20002c98
 8014d58:	20002ca0 	.word	0x20002ca0

08014d5c <calloc>:
 8014d5c:	4b02      	ldr	r3, [pc, #8]	@ (8014d68 <calloc+0xc>)
 8014d5e:	460a      	mov	r2, r1
 8014d60:	4601      	mov	r1, r0
 8014d62:	6818      	ldr	r0, [r3, #0]
 8014d64:	f000 b802 	b.w	8014d6c <_calloc_r>
 8014d68:	2000007c 	.word	0x2000007c

08014d6c <_calloc_r>:
 8014d6c:	b570      	push	{r4, r5, r6, lr}
 8014d6e:	fba1 5402 	umull	r5, r4, r1, r2
 8014d72:	b93c      	cbnz	r4, 8014d84 <_calloc_r+0x18>
 8014d74:	4629      	mov	r1, r5
 8014d76:	f000 f82f 	bl	8014dd8 <_malloc_r>
 8014d7a:	4606      	mov	r6, r0
 8014d7c:	b928      	cbnz	r0, 8014d8a <_calloc_r+0x1e>
 8014d7e:	2600      	movs	r6, #0
 8014d80:	4630      	mov	r0, r6
 8014d82:	bd70      	pop	{r4, r5, r6, pc}
 8014d84:	220c      	movs	r2, #12
 8014d86:	6002      	str	r2, [r0, #0]
 8014d88:	e7f9      	b.n	8014d7e <_calloc_r+0x12>
 8014d8a:	462a      	mov	r2, r5
 8014d8c:	4621      	mov	r1, r4
 8014d8e:	f000 f8af 	bl	8014ef0 <memset>
 8014d92:	e7f5      	b.n	8014d80 <_calloc_r+0x14>

08014d94 <sbrk_aligned>:
 8014d94:	b570      	push	{r4, r5, r6, lr}
 8014d96:	4e0f      	ldr	r6, [pc, #60]	@ (8014dd4 <sbrk_aligned+0x40>)
 8014d98:	460c      	mov	r4, r1
 8014d9a:	6831      	ldr	r1, [r6, #0]
 8014d9c:	4605      	mov	r5, r0
 8014d9e:	b911      	cbnz	r1, 8014da6 <sbrk_aligned+0x12>
 8014da0:	f000 f8ae 	bl	8014f00 <_sbrk_r>
 8014da4:	6030      	str	r0, [r6, #0]
 8014da6:	4621      	mov	r1, r4
 8014da8:	4628      	mov	r0, r5
 8014daa:	f000 f8a9 	bl	8014f00 <_sbrk_r>
 8014dae:	1c43      	adds	r3, r0, #1
 8014db0:	d103      	bne.n	8014dba <sbrk_aligned+0x26>
 8014db2:	f04f 34ff 	mov.w	r4, #4294967295
 8014db6:	4620      	mov	r0, r4
 8014db8:	bd70      	pop	{r4, r5, r6, pc}
 8014dba:	1cc4      	adds	r4, r0, #3
 8014dbc:	f024 0403 	bic.w	r4, r4, #3
 8014dc0:	42a0      	cmp	r0, r4
 8014dc2:	d0f8      	beq.n	8014db6 <sbrk_aligned+0x22>
 8014dc4:	1a21      	subs	r1, r4, r0
 8014dc6:	4628      	mov	r0, r5
 8014dc8:	f000 f89a 	bl	8014f00 <_sbrk_r>
 8014dcc:	3001      	adds	r0, #1
 8014dce:	d1f2      	bne.n	8014db6 <sbrk_aligned+0x22>
 8014dd0:	e7ef      	b.n	8014db2 <sbrk_aligned+0x1e>
 8014dd2:	bf00      	nop
 8014dd4:	20002cb0 	.word	0x20002cb0

08014dd8 <_malloc_r>:
 8014dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014ddc:	1ccd      	adds	r5, r1, #3
 8014dde:	f025 0503 	bic.w	r5, r5, #3
 8014de2:	3508      	adds	r5, #8
 8014de4:	2d0c      	cmp	r5, #12
 8014de6:	bf38      	it	cc
 8014de8:	250c      	movcc	r5, #12
 8014dea:	2d00      	cmp	r5, #0
 8014dec:	4606      	mov	r6, r0
 8014dee:	db01      	blt.n	8014df4 <_malloc_r+0x1c>
 8014df0:	42a9      	cmp	r1, r5
 8014df2:	d904      	bls.n	8014dfe <_malloc_r+0x26>
 8014df4:	230c      	movs	r3, #12
 8014df6:	6033      	str	r3, [r6, #0]
 8014df8:	2000      	movs	r0, #0
 8014dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014dfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014ed4 <_malloc_r+0xfc>
 8014e02:	f000 f869 	bl	8014ed8 <__malloc_lock>
 8014e06:	f8d8 3000 	ldr.w	r3, [r8]
 8014e0a:	461c      	mov	r4, r3
 8014e0c:	bb44      	cbnz	r4, 8014e60 <_malloc_r+0x88>
 8014e0e:	4629      	mov	r1, r5
 8014e10:	4630      	mov	r0, r6
 8014e12:	f7ff ffbf 	bl	8014d94 <sbrk_aligned>
 8014e16:	1c43      	adds	r3, r0, #1
 8014e18:	4604      	mov	r4, r0
 8014e1a:	d158      	bne.n	8014ece <_malloc_r+0xf6>
 8014e1c:	f8d8 4000 	ldr.w	r4, [r8]
 8014e20:	4627      	mov	r7, r4
 8014e22:	2f00      	cmp	r7, #0
 8014e24:	d143      	bne.n	8014eae <_malloc_r+0xd6>
 8014e26:	2c00      	cmp	r4, #0
 8014e28:	d04b      	beq.n	8014ec2 <_malloc_r+0xea>
 8014e2a:	6823      	ldr	r3, [r4, #0]
 8014e2c:	4639      	mov	r1, r7
 8014e2e:	4630      	mov	r0, r6
 8014e30:	eb04 0903 	add.w	r9, r4, r3
 8014e34:	f000 f864 	bl	8014f00 <_sbrk_r>
 8014e38:	4581      	cmp	r9, r0
 8014e3a:	d142      	bne.n	8014ec2 <_malloc_r+0xea>
 8014e3c:	6821      	ldr	r1, [r4, #0]
 8014e3e:	4630      	mov	r0, r6
 8014e40:	1a6d      	subs	r5, r5, r1
 8014e42:	4629      	mov	r1, r5
 8014e44:	f7ff ffa6 	bl	8014d94 <sbrk_aligned>
 8014e48:	3001      	adds	r0, #1
 8014e4a:	d03a      	beq.n	8014ec2 <_malloc_r+0xea>
 8014e4c:	6823      	ldr	r3, [r4, #0]
 8014e4e:	442b      	add	r3, r5
 8014e50:	6023      	str	r3, [r4, #0]
 8014e52:	f8d8 3000 	ldr.w	r3, [r8]
 8014e56:	685a      	ldr	r2, [r3, #4]
 8014e58:	bb62      	cbnz	r2, 8014eb4 <_malloc_r+0xdc>
 8014e5a:	f8c8 7000 	str.w	r7, [r8]
 8014e5e:	e00f      	b.n	8014e80 <_malloc_r+0xa8>
 8014e60:	6822      	ldr	r2, [r4, #0]
 8014e62:	1b52      	subs	r2, r2, r5
 8014e64:	d420      	bmi.n	8014ea8 <_malloc_r+0xd0>
 8014e66:	2a0b      	cmp	r2, #11
 8014e68:	d917      	bls.n	8014e9a <_malloc_r+0xc2>
 8014e6a:	1961      	adds	r1, r4, r5
 8014e6c:	42a3      	cmp	r3, r4
 8014e6e:	6025      	str	r5, [r4, #0]
 8014e70:	bf18      	it	ne
 8014e72:	6059      	strne	r1, [r3, #4]
 8014e74:	6863      	ldr	r3, [r4, #4]
 8014e76:	bf08      	it	eq
 8014e78:	f8c8 1000 	streq.w	r1, [r8]
 8014e7c:	5162      	str	r2, [r4, r5]
 8014e7e:	604b      	str	r3, [r1, #4]
 8014e80:	4630      	mov	r0, r6
 8014e82:	f000 f82f 	bl	8014ee4 <__malloc_unlock>
 8014e86:	f104 000b 	add.w	r0, r4, #11
 8014e8a:	1d23      	adds	r3, r4, #4
 8014e8c:	f020 0007 	bic.w	r0, r0, #7
 8014e90:	1ac2      	subs	r2, r0, r3
 8014e92:	bf1c      	itt	ne
 8014e94:	1a1b      	subne	r3, r3, r0
 8014e96:	50a3      	strne	r3, [r4, r2]
 8014e98:	e7af      	b.n	8014dfa <_malloc_r+0x22>
 8014e9a:	6862      	ldr	r2, [r4, #4]
 8014e9c:	42a3      	cmp	r3, r4
 8014e9e:	bf0c      	ite	eq
 8014ea0:	f8c8 2000 	streq.w	r2, [r8]
 8014ea4:	605a      	strne	r2, [r3, #4]
 8014ea6:	e7eb      	b.n	8014e80 <_malloc_r+0xa8>
 8014ea8:	4623      	mov	r3, r4
 8014eaa:	6864      	ldr	r4, [r4, #4]
 8014eac:	e7ae      	b.n	8014e0c <_malloc_r+0x34>
 8014eae:	463c      	mov	r4, r7
 8014eb0:	687f      	ldr	r7, [r7, #4]
 8014eb2:	e7b6      	b.n	8014e22 <_malloc_r+0x4a>
 8014eb4:	461a      	mov	r2, r3
 8014eb6:	685b      	ldr	r3, [r3, #4]
 8014eb8:	42a3      	cmp	r3, r4
 8014eba:	d1fb      	bne.n	8014eb4 <_malloc_r+0xdc>
 8014ebc:	2300      	movs	r3, #0
 8014ebe:	6053      	str	r3, [r2, #4]
 8014ec0:	e7de      	b.n	8014e80 <_malloc_r+0xa8>
 8014ec2:	230c      	movs	r3, #12
 8014ec4:	4630      	mov	r0, r6
 8014ec6:	6033      	str	r3, [r6, #0]
 8014ec8:	f000 f80c 	bl	8014ee4 <__malloc_unlock>
 8014ecc:	e794      	b.n	8014df8 <_malloc_r+0x20>
 8014ece:	6005      	str	r5, [r0, #0]
 8014ed0:	e7d6      	b.n	8014e80 <_malloc_r+0xa8>
 8014ed2:	bf00      	nop
 8014ed4:	20002cb4 	.word	0x20002cb4

08014ed8 <__malloc_lock>:
 8014ed8:	4801      	ldr	r0, [pc, #4]	@ (8014ee0 <__malloc_lock+0x8>)
 8014eda:	f000 b84b 	b.w	8014f74 <__retarget_lock_acquire_recursive>
 8014ede:	bf00      	nop
 8014ee0:	20002df4 	.word	0x20002df4

08014ee4 <__malloc_unlock>:
 8014ee4:	4801      	ldr	r0, [pc, #4]	@ (8014eec <__malloc_unlock+0x8>)
 8014ee6:	f000 b846 	b.w	8014f76 <__retarget_lock_release_recursive>
 8014eea:	bf00      	nop
 8014eec:	20002df4 	.word	0x20002df4

08014ef0 <memset>:
 8014ef0:	4603      	mov	r3, r0
 8014ef2:	4402      	add	r2, r0
 8014ef4:	4293      	cmp	r3, r2
 8014ef6:	d100      	bne.n	8014efa <memset+0xa>
 8014ef8:	4770      	bx	lr
 8014efa:	f803 1b01 	strb.w	r1, [r3], #1
 8014efe:	e7f9      	b.n	8014ef4 <memset+0x4>

08014f00 <_sbrk_r>:
 8014f00:	b538      	push	{r3, r4, r5, lr}
 8014f02:	2300      	movs	r3, #0
 8014f04:	4d05      	ldr	r5, [pc, #20]	@ (8014f1c <_sbrk_r+0x1c>)
 8014f06:	4604      	mov	r4, r0
 8014f08:	4608      	mov	r0, r1
 8014f0a:	602b      	str	r3, [r5, #0]
 8014f0c:	f7f0 fe94 	bl	8005c38 <_sbrk>
 8014f10:	1c43      	adds	r3, r0, #1
 8014f12:	d102      	bne.n	8014f1a <_sbrk_r+0x1a>
 8014f14:	682b      	ldr	r3, [r5, #0]
 8014f16:	b103      	cbz	r3, 8014f1a <_sbrk_r+0x1a>
 8014f18:	6023      	str	r3, [r4, #0]
 8014f1a:	bd38      	pop	{r3, r4, r5, pc}
 8014f1c:	20002df0 	.word	0x20002df0

08014f20 <__errno>:
 8014f20:	4b01      	ldr	r3, [pc, #4]	@ (8014f28 <__errno+0x8>)
 8014f22:	6818      	ldr	r0, [r3, #0]
 8014f24:	4770      	bx	lr
 8014f26:	bf00      	nop
 8014f28:	2000007c 	.word	0x2000007c

08014f2c <__libc_init_array>:
 8014f2c:	b570      	push	{r4, r5, r6, lr}
 8014f2e:	2600      	movs	r6, #0
 8014f30:	4d0c      	ldr	r5, [pc, #48]	@ (8014f64 <__libc_init_array+0x38>)
 8014f32:	4c0d      	ldr	r4, [pc, #52]	@ (8014f68 <__libc_init_array+0x3c>)
 8014f34:	1b64      	subs	r4, r4, r5
 8014f36:	10a4      	asrs	r4, r4, #2
 8014f38:	42a6      	cmp	r6, r4
 8014f3a:	d109      	bne.n	8014f50 <__libc_init_array+0x24>
 8014f3c:	f000 fdd0 	bl	8015ae0 <_init>
 8014f40:	2600      	movs	r6, #0
 8014f42:	4d0a      	ldr	r5, [pc, #40]	@ (8014f6c <__libc_init_array+0x40>)
 8014f44:	4c0a      	ldr	r4, [pc, #40]	@ (8014f70 <__libc_init_array+0x44>)
 8014f46:	1b64      	subs	r4, r4, r5
 8014f48:	10a4      	asrs	r4, r4, #2
 8014f4a:	42a6      	cmp	r6, r4
 8014f4c:	d105      	bne.n	8014f5a <__libc_init_array+0x2e>
 8014f4e:	bd70      	pop	{r4, r5, r6, pc}
 8014f50:	f855 3b04 	ldr.w	r3, [r5], #4
 8014f54:	4798      	blx	r3
 8014f56:	3601      	adds	r6, #1
 8014f58:	e7ee      	b.n	8014f38 <__libc_init_array+0xc>
 8014f5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8014f5e:	4798      	blx	r3
 8014f60:	3601      	adds	r6, #1
 8014f62:	e7f2      	b.n	8014f4a <__libc_init_array+0x1e>
 8014f64:	080162f8 	.word	0x080162f8
 8014f68:	080162f8 	.word	0x080162f8
 8014f6c:	080162f8 	.word	0x080162f8
 8014f70:	080162fc 	.word	0x080162fc

08014f74 <__retarget_lock_acquire_recursive>:
 8014f74:	4770      	bx	lr

08014f76 <__retarget_lock_release_recursive>:
 8014f76:	4770      	bx	lr

08014f78 <memcpy>:
 8014f78:	440a      	add	r2, r1
 8014f7a:	4291      	cmp	r1, r2
 8014f7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8014f80:	d100      	bne.n	8014f84 <memcpy+0xc>
 8014f82:	4770      	bx	lr
 8014f84:	b510      	push	{r4, lr}
 8014f86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014f8a:	4291      	cmp	r1, r2
 8014f8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014f90:	d1f9      	bne.n	8014f86 <memcpy+0xe>
 8014f92:	bd10      	pop	{r4, pc}

08014f94 <sqrt>:
 8014f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014f96:	4606      	mov	r6, r0
 8014f98:	460f      	mov	r7, r1
 8014f9a:	f000 f88f 	bl	80150bc <__ieee754_sqrt>
 8014f9e:	4632      	mov	r2, r6
 8014fa0:	4604      	mov	r4, r0
 8014fa2:	460d      	mov	r5, r1
 8014fa4:	463b      	mov	r3, r7
 8014fa6:	4630      	mov	r0, r6
 8014fa8:	4639      	mov	r1, r7
 8014faa:	f7eb fd97 	bl	8000adc <__aeabi_dcmpun>
 8014fae:	b990      	cbnz	r0, 8014fd6 <sqrt+0x42>
 8014fb0:	2200      	movs	r2, #0
 8014fb2:	2300      	movs	r3, #0
 8014fb4:	4630      	mov	r0, r6
 8014fb6:	4639      	mov	r1, r7
 8014fb8:	f7eb fd68 	bl	8000a8c <__aeabi_dcmplt>
 8014fbc:	b158      	cbz	r0, 8014fd6 <sqrt+0x42>
 8014fbe:	f7ff ffaf 	bl	8014f20 <__errno>
 8014fc2:	2321      	movs	r3, #33	@ 0x21
 8014fc4:	2200      	movs	r2, #0
 8014fc6:	6003      	str	r3, [r0, #0]
 8014fc8:	2300      	movs	r3, #0
 8014fca:	4610      	mov	r0, r2
 8014fcc:	4619      	mov	r1, r3
 8014fce:	f7eb fc15 	bl	80007fc <__aeabi_ddiv>
 8014fd2:	4604      	mov	r4, r0
 8014fd4:	460d      	mov	r5, r1
 8014fd6:	4620      	mov	r0, r4
 8014fd8:	4629      	mov	r1, r5
 8014fda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014fdc <powf>:
 8014fdc:	b570      	push	{r4, r5, r6, lr}
 8014fde:	460c      	mov	r4, r1
 8014fe0:	4606      	mov	r6, r0
 8014fe2:	f000 f9b1 	bl	8015348 <__ieee754_powf>
 8014fe6:	4621      	mov	r1, r4
 8014fe8:	4605      	mov	r5, r0
 8014fea:	4620      	mov	r0, r4
 8014fec:	f7ec f8f8 	bl	80011e0 <__aeabi_fcmpun>
 8014ff0:	bb68      	cbnz	r0, 801504e <powf+0x72>
 8014ff2:	2100      	movs	r1, #0
 8014ff4:	4630      	mov	r0, r6
 8014ff6:	f7ec f8c1 	bl	800117c <__aeabi_fcmpeq>
 8014ffa:	b190      	cbz	r0, 8015022 <powf+0x46>
 8014ffc:	2100      	movs	r1, #0
 8014ffe:	4620      	mov	r0, r4
 8015000:	f7ec f8bc 	bl	800117c <__aeabi_fcmpeq>
 8015004:	2800      	cmp	r0, #0
 8015006:	d133      	bne.n	8015070 <powf+0x94>
 8015008:	4620      	mov	r0, r4
 801500a:	f000 f84e 	bl	80150aa <finitef>
 801500e:	b1f0      	cbz	r0, 801504e <powf+0x72>
 8015010:	2100      	movs	r1, #0
 8015012:	4620      	mov	r0, r4
 8015014:	f7ec f8bc 	bl	8001190 <__aeabi_fcmplt>
 8015018:	b1c8      	cbz	r0, 801504e <powf+0x72>
 801501a:	f7ff ff81 	bl	8014f20 <__errno>
 801501e:	2322      	movs	r3, #34	@ 0x22
 8015020:	e014      	b.n	801504c <powf+0x70>
 8015022:	4628      	mov	r0, r5
 8015024:	f000 f841 	bl	80150aa <finitef>
 8015028:	b998      	cbnz	r0, 8015052 <powf+0x76>
 801502a:	4630      	mov	r0, r6
 801502c:	f000 f83d 	bl	80150aa <finitef>
 8015030:	b178      	cbz	r0, 8015052 <powf+0x76>
 8015032:	4620      	mov	r0, r4
 8015034:	f000 f839 	bl	80150aa <finitef>
 8015038:	b158      	cbz	r0, 8015052 <powf+0x76>
 801503a:	4629      	mov	r1, r5
 801503c:	4628      	mov	r0, r5
 801503e:	f7ec f8cf 	bl	80011e0 <__aeabi_fcmpun>
 8015042:	2800      	cmp	r0, #0
 8015044:	d0e9      	beq.n	801501a <powf+0x3e>
 8015046:	f7ff ff6b 	bl	8014f20 <__errno>
 801504a:	2321      	movs	r3, #33	@ 0x21
 801504c:	6003      	str	r3, [r0, #0]
 801504e:	4628      	mov	r0, r5
 8015050:	bd70      	pop	{r4, r5, r6, pc}
 8015052:	2100      	movs	r1, #0
 8015054:	4628      	mov	r0, r5
 8015056:	f7ec f891 	bl	800117c <__aeabi_fcmpeq>
 801505a:	2800      	cmp	r0, #0
 801505c:	d0f7      	beq.n	801504e <powf+0x72>
 801505e:	4630      	mov	r0, r6
 8015060:	f000 f823 	bl	80150aa <finitef>
 8015064:	2800      	cmp	r0, #0
 8015066:	d0f2      	beq.n	801504e <powf+0x72>
 8015068:	4620      	mov	r0, r4
 801506a:	f000 f81e 	bl	80150aa <finitef>
 801506e:	e7d3      	b.n	8015018 <powf+0x3c>
 8015070:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8015074:	e7eb      	b.n	801504e <powf+0x72>

08015076 <sqrtf>:
 8015076:	b538      	push	{r3, r4, r5, lr}
 8015078:	4605      	mov	r5, r0
 801507a:	f000 f8f5 	bl	8015268 <__ieee754_sqrtf>
 801507e:	4629      	mov	r1, r5
 8015080:	4604      	mov	r4, r0
 8015082:	4628      	mov	r0, r5
 8015084:	f7ec f8ac 	bl	80011e0 <__aeabi_fcmpun>
 8015088:	b968      	cbnz	r0, 80150a6 <sqrtf+0x30>
 801508a:	2100      	movs	r1, #0
 801508c:	4628      	mov	r0, r5
 801508e:	f7ec f87f 	bl	8001190 <__aeabi_fcmplt>
 8015092:	b140      	cbz	r0, 80150a6 <sqrtf+0x30>
 8015094:	f7ff ff44 	bl	8014f20 <__errno>
 8015098:	2321      	movs	r3, #33	@ 0x21
 801509a:	2100      	movs	r1, #0
 801509c:	6003      	str	r3, [r0, #0]
 801509e:	4608      	mov	r0, r1
 80150a0:	f7eb ff8c 	bl	8000fbc <__aeabi_fdiv>
 80150a4:	4604      	mov	r4, r0
 80150a6:	4620      	mov	r0, r4
 80150a8:	bd38      	pop	{r3, r4, r5, pc}

080150aa <finitef>:
 80150aa:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80150ae:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80150b2:	bfac      	ite	ge
 80150b4:	2000      	movge	r0, #0
 80150b6:	2001      	movlt	r0, #1
 80150b8:	4770      	bx	lr
	...

080150bc <__ieee754_sqrt>:
 80150bc:	4a67      	ldr	r2, [pc, #412]	@ (801525c <__ieee754_sqrt+0x1a0>)
 80150be:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80150c2:	438a      	bics	r2, r1
 80150c4:	4606      	mov	r6, r0
 80150c6:	460f      	mov	r7, r1
 80150c8:	460b      	mov	r3, r1
 80150ca:	4604      	mov	r4, r0
 80150cc:	d10e      	bne.n	80150ec <__ieee754_sqrt+0x30>
 80150ce:	4602      	mov	r2, r0
 80150d0:	f7eb fa6a 	bl	80005a8 <__aeabi_dmul>
 80150d4:	4602      	mov	r2, r0
 80150d6:	460b      	mov	r3, r1
 80150d8:	4630      	mov	r0, r6
 80150da:	4639      	mov	r1, r7
 80150dc:	f7eb f8ae 	bl	800023c <__adddf3>
 80150e0:	4606      	mov	r6, r0
 80150e2:	460f      	mov	r7, r1
 80150e4:	4630      	mov	r0, r6
 80150e6:	4639      	mov	r1, r7
 80150e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80150ec:	2900      	cmp	r1, #0
 80150ee:	dc0c      	bgt.n	801510a <__ieee754_sqrt+0x4e>
 80150f0:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 80150f4:	4302      	orrs	r2, r0
 80150f6:	d0f5      	beq.n	80150e4 <__ieee754_sqrt+0x28>
 80150f8:	b189      	cbz	r1, 801511e <__ieee754_sqrt+0x62>
 80150fa:	4602      	mov	r2, r0
 80150fc:	f7eb f89c 	bl	8000238 <__aeabi_dsub>
 8015100:	4602      	mov	r2, r0
 8015102:	460b      	mov	r3, r1
 8015104:	f7eb fb7a 	bl	80007fc <__aeabi_ddiv>
 8015108:	e7ea      	b.n	80150e0 <__ieee754_sqrt+0x24>
 801510a:	150a      	asrs	r2, r1, #20
 801510c:	d115      	bne.n	801513a <__ieee754_sqrt+0x7e>
 801510e:	2100      	movs	r1, #0
 8015110:	e009      	b.n	8015126 <__ieee754_sqrt+0x6a>
 8015112:	0ae3      	lsrs	r3, r4, #11
 8015114:	3a15      	subs	r2, #21
 8015116:	0564      	lsls	r4, r4, #21
 8015118:	2b00      	cmp	r3, #0
 801511a:	d0fa      	beq.n	8015112 <__ieee754_sqrt+0x56>
 801511c:	e7f7      	b.n	801510e <__ieee754_sqrt+0x52>
 801511e:	460a      	mov	r2, r1
 8015120:	e7fa      	b.n	8015118 <__ieee754_sqrt+0x5c>
 8015122:	005b      	lsls	r3, r3, #1
 8015124:	3101      	adds	r1, #1
 8015126:	02d8      	lsls	r0, r3, #11
 8015128:	d5fb      	bpl.n	8015122 <__ieee754_sqrt+0x66>
 801512a:	1e48      	subs	r0, r1, #1
 801512c:	1a12      	subs	r2, r2, r0
 801512e:	f1c1 0020 	rsb	r0, r1, #32
 8015132:	fa24 f000 	lsr.w	r0, r4, r0
 8015136:	4303      	orrs	r3, r0
 8015138:	408c      	lsls	r4, r1
 801513a:	2600      	movs	r6, #0
 801513c:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8015140:	2116      	movs	r1, #22
 8015142:	07d2      	lsls	r2, r2, #31
 8015144:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8015148:	4632      	mov	r2, r6
 801514a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801514e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015152:	bf5c      	itt	pl
 8015154:	005b      	lslpl	r3, r3, #1
 8015156:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 801515a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801515e:	bf58      	it	pl
 8015160:	0064      	lslpl	r4, r4, #1
 8015162:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8015166:	107f      	asrs	r7, r7, #1
 8015168:	0064      	lsls	r4, r4, #1
 801516a:	1815      	adds	r5, r2, r0
 801516c:	429d      	cmp	r5, r3
 801516e:	bfde      	ittt	le
 8015170:	182a      	addle	r2, r5, r0
 8015172:	1b5b      	suble	r3, r3, r5
 8015174:	1836      	addle	r6, r6, r0
 8015176:	0fe5      	lsrs	r5, r4, #31
 8015178:	3901      	subs	r1, #1
 801517a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801517e:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8015182:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8015186:	d1f0      	bne.n	801516a <__ieee754_sqrt+0xae>
 8015188:	460d      	mov	r5, r1
 801518a:	f04f 0a20 	mov.w	sl, #32
 801518e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8015192:	429a      	cmp	r2, r3
 8015194:	eb01 0c00 	add.w	ip, r1, r0
 8015198:	db02      	blt.n	80151a0 <__ieee754_sqrt+0xe4>
 801519a:	d113      	bne.n	80151c4 <__ieee754_sqrt+0x108>
 801519c:	45a4      	cmp	ip, r4
 801519e:	d811      	bhi.n	80151c4 <__ieee754_sqrt+0x108>
 80151a0:	f1bc 0f00 	cmp.w	ip, #0
 80151a4:	eb0c 0100 	add.w	r1, ip, r0
 80151a8:	da42      	bge.n	8015230 <__ieee754_sqrt+0x174>
 80151aa:	2900      	cmp	r1, #0
 80151ac:	db40      	blt.n	8015230 <__ieee754_sqrt+0x174>
 80151ae:	f102 0e01 	add.w	lr, r2, #1
 80151b2:	1a9b      	subs	r3, r3, r2
 80151b4:	4672      	mov	r2, lr
 80151b6:	45a4      	cmp	ip, r4
 80151b8:	bf88      	it	hi
 80151ba:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80151be:	eba4 040c 	sub.w	r4, r4, ip
 80151c2:	4405      	add	r5, r0
 80151c4:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 80151c8:	f1ba 0a01 	subs.w	sl, sl, #1
 80151cc:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 80151d0:	ea4f 0444 	mov.w	r4, r4, lsl #1
 80151d4:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80151d8:	d1db      	bne.n	8015192 <__ieee754_sqrt+0xd6>
 80151da:	431c      	orrs	r4, r3
 80151dc:	d01a      	beq.n	8015214 <__ieee754_sqrt+0x158>
 80151de:	4c20      	ldr	r4, [pc, #128]	@ (8015260 <__ieee754_sqrt+0x1a4>)
 80151e0:	f8df b080 	ldr.w	fp, [pc, #128]	@ 8015264 <__ieee754_sqrt+0x1a8>
 80151e4:	e9d4 0100 	ldrd	r0, r1, [r4]
 80151e8:	e9db 2300 	ldrd	r2, r3, [fp]
 80151ec:	f7eb f824 	bl	8000238 <__aeabi_dsub>
 80151f0:	e9d4 8900 	ldrd	r8, r9, [r4]
 80151f4:	4602      	mov	r2, r0
 80151f6:	460b      	mov	r3, r1
 80151f8:	4640      	mov	r0, r8
 80151fa:	4649      	mov	r1, r9
 80151fc:	f7eb fc50 	bl	8000aa0 <__aeabi_dcmple>
 8015200:	b140      	cbz	r0, 8015214 <__ieee754_sqrt+0x158>
 8015202:	e9d4 0100 	ldrd	r0, r1, [r4]
 8015206:	e9db 2300 	ldrd	r2, r3, [fp]
 801520a:	f1b5 3fff 	cmp.w	r5, #4294967295
 801520e:	d111      	bne.n	8015234 <__ieee754_sqrt+0x178>
 8015210:	4655      	mov	r5, sl
 8015212:	3601      	adds	r6, #1
 8015214:	1072      	asrs	r2, r6, #1
 8015216:	086b      	lsrs	r3, r5, #1
 8015218:	07f1      	lsls	r1, r6, #31
 801521a:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 801521e:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8015222:	bf48      	it	mi
 8015224:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8015228:	4618      	mov	r0, r3
 801522a:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 801522e:	e757      	b.n	80150e0 <__ieee754_sqrt+0x24>
 8015230:	4696      	mov	lr, r2
 8015232:	e7be      	b.n	80151b2 <__ieee754_sqrt+0xf6>
 8015234:	f7eb f802 	bl	800023c <__adddf3>
 8015238:	e9d4 8900 	ldrd	r8, r9, [r4]
 801523c:	4602      	mov	r2, r0
 801523e:	460b      	mov	r3, r1
 8015240:	4640      	mov	r0, r8
 8015242:	4649      	mov	r1, r9
 8015244:	f7eb fc22 	bl	8000a8c <__aeabi_dcmplt>
 8015248:	b120      	cbz	r0, 8015254 <__ieee754_sqrt+0x198>
 801524a:	1ca8      	adds	r0, r5, #2
 801524c:	bf08      	it	eq
 801524e:	3601      	addeq	r6, #1
 8015250:	3502      	adds	r5, #2
 8015252:	e7df      	b.n	8015214 <__ieee754_sqrt+0x158>
 8015254:	1c6b      	adds	r3, r5, #1
 8015256:	f023 0501 	bic.w	r5, r3, #1
 801525a:	e7db      	b.n	8015214 <__ieee754_sqrt+0x158>
 801525c:	7ff00000 	.word	0x7ff00000
 8015260:	200000d8 	.word	0x200000d8
 8015264:	200000d0 	.word	0x200000d0

08015268 <__ieee754_sqrtf>:
 8015268:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 801526c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8015270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015274:	4603      	mov	r3, r0
 8015276:	4604      	mov	r4, r0
 8015278:	d30a      	bcc.n	8015290 <__ieee754_sqrtf+0x28>
 801527a:	4601      	mov	r1, r0
 801527c:	f7eb fdea 	bl	8000e54 <__aeabi_fmul>
 8015280:	4601      	mov	r1, r0
 8015282:	4620      	mov	r0, r4
 8015284:	f7eb fcde 	bl	8000c44 <__addsf3>
 8015288:	4604      	mov	r4, r0
 801528a:	4620      	mov	r0, r4
 801528c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015290:	2a00      	cmp	r2, #0
 8015292:	d0fa      	beq.n	801528a <__ieee754_sqrtf+0x22>
 8015294:	2800      	cmp	r0, #0
 8015296:	da06      	bge.n	80152a6 <__ieee754_sqrtf+0x3e>
 8015298:	4601      	mov	r1, r0
 801529a:	f7eb fcd1 	bl	8000c40 <__aeabi_fsub>
 801529e:	4601      	mov	r1, r0
 80152a0:	f7eb fe8c 	bl	8000fbc <__aeabi_fdiv>
 80152a4:	e7f0      	b.n	8015288 <__ieee754_sqrtf+0x20>
 80152a6:	f010 42ff 	ands.w	r2, r0, #2139095040	@ 0x7f800000
 80152aa:	ea4f 51e0 	mov.w	r1, r0, asr #23
 80152ae:	d03e      	beq.n	801532e <__ieee754_sqrtf+0xc6>
 80152b0:	2400      	movs	r4, #0
 80152b2:	f1a1 057f 	sub.w	r5, r1, #127	@ 0x7f
 80152b6:	07ca      	lsls	r2, r1, #31
 80152b8:	f04f 0019 	mov.w	r0, #25
 80152bc:	4626      	mov	r6, r4
 80152be:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80152c2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80152c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80152ca:	bf58      	it	pl
 80152cc:	005b      	lslpl	r3, r3, #1
 80152ce:	106d      	asrs	r5, r5, #1
 80152d0:	005b      	lsls	r3, r3, #1
 80152d2:	1872      	adds	r2, r6, r1
 80152d4:	429a      	cmp	r2, r3
 80152d6:	bfcf      	iteee	gt
 80152d8:	461a      	movgt	r2, r3
 80152da:	1856      	addle	r6, r2, r1
 80152dc:	1864      	addle	r4, r4, r1
 80152de:	1a9a      	suble	r2, r3, r2
 80152e0:	3801      	subs	r0, #1
 80152e2:	ea4f 0342 	mov.w	r3, r2, lsl #1
 80152e6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80152ea:	d1f2      	bne.n	80152d2 <__ieee754_sqrtf+0x6a>
 80152ec:	b1ba      	cbz	r2, 801531e <__ieee754_sqrtf+0xb6>
 80152ee:	4e14      	ldr	r6, [pc, #80]	@ (8015340 <__ieee754_sqrtf+0xd8>)
 80152f0:	4f14      	ldr	r7, [pc, #80]	@ (8015344 <__ieee754_sqrtf+0xdc>)
 80152f2:	6830      	ldr	r0, [r6, #0]
 80152f4:	6839      	ldr	r1, [r7, #0]
 80152f6:	f7eb fca3 	bl	8000c40 <__aeabi_fsub>
 80152fa:	f8d6 8000 	ldr.w	r8, [r6]
 80152fe:	4601      	mov	r1, r0
 8015300:	4640      	mov	r0, r8
 8015302:	f7eb ff4f 	bl	80011a4 <__aeabi_fcmple>
 8015306:	b150      	cbz	r0, 801531e <__ieee754_sqrtf+0xb6>
 8015308:	6830      	ldr	r0, [r6, #0]
 801530a:	6839      	ldr	r1, [r7, #0]
 801530c:	f7eb fc9a 	bl	8000c44 <__addsf3>
 8015310:	6836      	ldr	r6, [r6, #0]
 8015312:	4601      	mov	r1, r0
 8015314:	4630      	mov	r0, r6
 8015316:	f7eb ff3b 	bl	8001190 <__aeabi_fcmplt>
 801531a:	b168      	cbz	r0, 8015338 <__ieee754_sqrtf+0xd0>
 801531c:	3402      	adds	r4, #2
 801531e:	1064      	asrs	r4, r4, #1
 8015320:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8015324:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8015328:	e7af      	b.n	801528a <__ieee754_sqrtf+0x22>
 801532a:	005b      	lsls	r3, r3, #1
 801532c:	3201      	adds	r2, #1
 801532e:	0218      	lsls	r0, r3, #8
 8015330:	d5fb      	bpl.n	801532a <__ieee754_sqrtf+0xc2>
 8015332:	3a01      	subs	r2, #1
 8015334:	1a89      	subs	r1, r1, r2
 8015336:	e7bb      	b.n	80152b0 <__ieee754_sqrtf+0x48>
 8015338:	3401      	adds	r4, #1
 801533a:	f024 0401 	bic.w	r4, r4, #1
 801533e:	e7ee      	b.n	801531e <__ieee754_sqrtf+0xb6>
 8015340:	200000e4 	.word	0x200000e4
 8015344:	200000e0 	.word	0x200000e0

08015348 <__ieee754_powf>:
 8015348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801534c:	f031 4b00 	bics.w	fp, r1, #2147483648	@ 0x80000000
 8015350:	4680      	mov	r8, r0
 8015352:	460f      	mov	r7, r1
 8015354:	4606      	mov	r6, r0
 8015356:	460c      	mov	r4, r1
 8015358:	b087      	sub	sp, #28
 801535a:	d10c      	bne.n	8015376 <__ieee754_powf+0x2e>
 801535c:	f480 0680 	eor.w	r6, r0, #4194304	@ 0x400000
 8015360:	0076      	lsls	r6, r6, #1
 8015362:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8015366:	f240 8336 	bls.w	80159d6 <__ieee754_powf+0x68e>
 801536a:	4639      	mov	r1, r7
 801536c:	4640      	mov	r0, r8
 801536e:	f7eb fc69 	bl	8000c44 <__addsf3>
 8015372:	4601      	mov	r1, r0
 8015374:	e03e      	b.n	80153f4 <__ieee754_powf+0xac>
 8015376:	f020 4900 	bic.w	r9, r0, #2147483648	@ 0x80000000
 801537a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 801537e:	d802      	bhi.n	8015386 <__ieee754_powf+0x3e>
 8015380:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8015384:	d908      	bls.n	8015398 <__ieee754_powf+0x50>
 8015386:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 801538a:	d1ee      	bne.n	801536a <__ieee754_powf+0x22>
 801538c:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8015390:	0064      	lsls	r4, r4, #1
 8015392:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8015396:	e7e6      	b.n	8015366 <__ieee754_powf+0x1e>
 8015398:	2800      	cmp	r0, #0
 801539a:	da1e      	bge.n	80153da <__ieee754_powf+0x92>
 801539c:	f1bb 4f97 	cmp.w	fp, #1266679808	@ 0x4b800000
 80153a0:	d22c      	bcs.n	80153fc <__ieee754_powf+0xb4>
 80153a2:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 80153a6:	d333      	bcc.n	8015410 <__ieee754_powf+0xc8>
 80153a8:	ea4f 53eb 	mov.w	r3, fp, asr #23
 80153ac:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 80153b0:	fa4b f503 	asr.w	r5, fp, r3
 80153b4:	fa05 f303 	lsl.w	r3, r5, r3
 80153b8:	455b      	cmp	r3, fp
 80153ba:	d127      	bne.n	801540c <__ieee754_powf+0xc4>
 80153bc:	f005 0501 	and.w	r5, r5, #1
 80153c0:	f1c5 0502 	rsb	r5, r5, #2
 80153c4:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 80153c8:	d123      	bne.n	8015412 <__ieee754_powf+0xca>
 80153ca:	2c00      	cmp	r4, #0
 80153cc:	4641      	mov	r1, r8
 80153ce:	da11      	bge.n	80153f4 <__ieee754_powf+0xac>
 80153d0:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80153d4:	f7eb fdf2 	bl	8000fbc <__aeabi_fdiv>
 80153d8:	e7cb      	b.n	8015372 <__ieee754_powf+0x2a>
 80153da:	2500      	movs	r5, #0
 80153dc:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 80153e0:	d1f0      	bne.n	80153c4 <__ieee754_powf+0x7c>
 80153e2:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80153e6:	f000 82f6 	beq.w	80159d6 <__ieee754_powf+0x68e>
 80153ea:	d909      	bls.n	8015400 <__ieee754_powf+0xb8>
 80153ec:	2c00      	cmp	r4, #0
 80153ee:	f2c0 82f5 	blt.w	80159dc <__ieee754_powf+0x694>
 80153f2:	4639      	mov	r1, r7
 80153f4:	4608      	mov	r0, r1
 80153f6:	b007      	add	sp, #28
 80153f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153fc:	2502      	movs	r5, #2
 80153fe:	e7ed      	b.n	80153dc <__ieee754_powf+0x94>
 8015400:	2c00      	cmp	r4, #0
 8015402:	f280 82eb 	bge.w	80159dc <__ieee754_powf+0x694>
 8015406:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 801540a:	e7f3      	b.n	80153f4 <__ieee754_powf+0xac>
 801540c:	2500      	movs	r5, #0
 801540e:	e7d9      	b.n	80153c4 <__ieee754_powf+0x7c>
 8015410:	2500      	movs	r5, #0
 8015412:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8015416:	d104      	bne.n	8015422 <__ieee754_powf+0xda>
 8015418:	4641      	mov	r1, r8
 801541a:	4640      	mov	r0, r8
 801541c:	f7eb fd1a 	bl	8000e54 <__aeabi_fmul>
 8015420:	e7a7      	b.n	8015372 <__ieee754_powf+0x2a>
 8015422:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8015426:	d107      	bne.n	8015438 <__ieee754_powf+0xf0>
 8015428:	2e00      	cmp	r6, #0
 801542a:	db05      	blt.n	8015438 <__ieee754_powf+0xf0>
 801542c:	4640      	mov	r0, r8
 801542e:	b007      	add	sp, #28
 8015430:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015434:	f7ff bf18 	b.w	8015268 <__ieee754_sqrtf>
 8015438:	4640      	mov	r0, r8
 801543a:	f000 fae3 	bl	8015a04 <fabsf>
 801543e:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8015442:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8015446:	46ca      	mov	sl, r9
 8015448:	4601      	mov	r1, r0
 801544a:	d002      	beq.n	8015452 <__ieee754_powf+0x10a>
 801544c:	f1b9 0f00 	cmp.w	r9, #0
 8015450:	d117      	bne.n	8015482 <__ieee754_powf+0x13a>
 8015452:	2c00      	cmp	r4, #0
 8015454:	da04      	bge.n	8015460 <__ieee754_powf+0x118>
 8015456:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 801545a:	f7eb fdaf 	bl	8000fbc <__aeabi_fdiv>
 801545e:	4601      	mov	r1, r0
 8015460:	2e00      	cmp	r6, #0
 8015462:	dac7      	bge.n	80153f4 <__ieee754_powf+0xac>
 8015464:	f1a9 597e 	sub.w	r9, r9, #1065353216	@ 0x3f800000
 8015468:	ea59 0905 	orrs.w	r9, r9, r5
 801546c:	d104      	bne.n	8015478 <__ieee754_powf+0x130>
 801546e:	4608      	mov	r0, r1
 8015470:	f7eb fbe6 	bl	8000c40 <__aeabi_fsub>
 8015474:	4601      	mov	r1, r0
 8015476:	e7ad      	b.n	80153d4 <__ieee754_powf+0x8c>
 8015478:	2d01      	cmp	r5, #1
 801547a:	d1bb      	bne.n	80153f4 <__ieee754_powf+0xac>
 801547c:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8015480:	e777      	b.n	8015372 <__ieee754_powf+0x2a>
 8015482:	0ff3      	lsrs	r3, r6, #31
 8015484:	3b01      	subs	r3, #1
 8015486:	9303      	str	r3, [sp, #12]
 8015488:	432b      	orrs	r3, r5
 801548a:	d101      	bne.n	8015490 <__ieee754_powf+0x148>
 801548c:	4641      	mov	r1, r8
 801548e:	e7ee      	b.n	801546e <__ieee754_powf+0x126>
 8015490:	f1bb 4f9a 	cmp.w	fp, #1291845632	@ 0x4d000000
 8015494:	f240 809e 	bls.w	80155d4 <__ieee754_powf+0x28c>
 8015498:	4b47      	ldr	r3, [pc, #284]	@ (80155b8 <__ieee754_powf+0x270>)
 801549a:	4599      	cmp	r9, r3
 801549c:	d807      	bhi.n	80154ae <__ieee754_powf+0x166>
 801549e:	2c00      	cmp	r4, #0
 80154a0:	da0a      	bge.n	80154b8 <__ieee754_powf+0x170>
 80154a2:	2000      	movs	r0, #0
 80154a4:	b007      	add	sp, #28
 80154a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154aa:	f000 bb14 	b.w	8015ad6 <__math_oflowf>
 80154ae:	4b43      	ldr	r3, [pc, #268]	@ (80155bc <__ieee754_powf+0x274>)
 80154b0:	4599      	cmp	r9, r3
 80154b2:	d907      	bls.n	80154c4 <__ieee754_powf+0x17c>
 80154b4:	2c00      	cmp	r4, #0
 80154b6:	dcf4      	bgt.n	80154a2 <__ieee754_powf+0x15a>
 80154b8:	2000      	movs	r0, #0
 80154ba:	b007      	add	sp, #28
 80154bc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154c0:	f000 bb05 	b.w	8015ace <__math_uflowf>
 80154c4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80154c8:	f7eb fbba 	bl	8000c40 <__aeabi_fsub>
 80154cc:	493c      	ldr	r1, [pc, #240]	@ (80155c0 <__ieee754_powf+0x278>)
 80154ce:	4606      	mov	r6, r0
 80154d0:	f7eb fcc0 	bl	8000e54 <__aeabi_fmul>
 80154d4:	493b      	ldr	r1, [pc, #236]	@ (80155c4 <__ieee754_powf+0x27c>)
 80154d6:	4680      	mov	r8, r0
 80154d8:	4630      	mov	r0, r6
 80154da:	f7eb fcbb 	bl	8000e54 <__aeabi_fmul>
 80154de:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 80154e2:	4681      	mov	r9, r0
 80154e4:	4630      	mov	r0, r6
 80154e6:	f7eb fcb5 	bl	8000e54 <__aeabi_fmul>
 80154ea:	4601      	mov	r1, r0
 80154ec:	4836      	ldr	r0, [pc, #216]	@ (80155c8 <__ieee754_powf+0x280>)
 80154ee:	f7eb fba7 	bl	8000c40 <__aeabi_fsub>
 80154f2:	4631      	mov	r1, r6
 80154f4:	f7eb fcae 	bl	8000e54 <__aeabi_fmul>
 80154f8:	4601      	mov	r1, r0
 80154fa:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 80154fe:	f7eb fb9f 	bl	8000c40 <__aeabi_fsub>
 8015502:	4631      	mov	r1, r6
 8015504:	4682      	mov	sl, r0
 8015506:	4630      	mov	r0, r6
 8015508:	f7eb fca4 	bl	8000e54 <__aeabi_fmul>
 801550c:	4601      	mov	r1, r0
 801550e:	4650      	mov	r0, sl
 8015510:	f7eb fca0 	bl	8000e54 <__aeabi_fmul>
 8015514:	492d      	ldr	r1, [pc, #180]	@ (80155cc <__ieee754_powf+0x284>)
 8015516:	f7eb fc9d 	bl	8000e54 <__aeabi_fmul>
 801551a:	4601      	mov	r1, r0
 801551c:	4648      	mov	r0, r9
 801551e:	f7eb fb8f 	bl	8000c40 <__aeabi_fsub>
 8015522:	4601      	mov	r1, r0
 8015524:	4606      	mov	r6, r0
 8015526:	4640      	mov	r0, r8
 8015528:	f7eb fb8c 	bl	8000c44 <__addsf3>
 801552c:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 8015530:	f02b 0b0f 	bic.w	fp, fp, #15
 8015534:	4641      	mov	r1, r8
 8015536:	4658      	mov	r0, fp
 8015538:	f7eb fb82 	bl	8000c40 <__aeabi_fsub>
 801553c:	4601      	mov	r1, r0
 801553e:	4630      	mov	r0, r6
 8015540:	f7eb fb7e 	bl	8000c40 <__aeabi_fsub>
 8015544:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 8015548:	9b03      	ldr	r3, [sp, #12]
 801554a:	3d01      	subs	r5, #1
 801554c:	f024 040f 	bic.w	r4, r4, #15
 8015550:	431d      	orrs	r5, r3
 8015552:	4606      	mov	r6, r0
 8015554:	4621      	mov	r1, r4
 8015556:	4638      	mov	r0, r7
 8015558:	bf14      	ite	ne
 801555a:	f04f 557e 	movne.w	r5, #1065353216	@ 0x3f800000
 801555e:	4d1c      	ldreq	r5, [pc, #112]	@ (80155d0 <__ieee754_powf+0x288>)
 8015560:	f7eb fb6e 	bl	8000c40 <__aeabi_fsub>
 8015564:	4659      	mov	r1, fp
 8015566:	f7eb fc75 	bl	8000e54 <__aeabi_fmul>
 801556a:	4639      	mov	r1, r7
 801556c:	4680      	mov	r8, r0
 801556e:	4630      	mov	r0, r6
 8015570:	f7eb fc70 	bl	8000e54 <__aeabi_fmul>
 8015574:	4601      	mov	r1, r0
 8015576:	4640      	mov	r0, r8
 8015578:	f7eb fb64 	bl	8000c44 <__addsf3>
 801557c:	4621      	mov	r1, r4
 801557e:	4606      	mov	r6, r0
 8015580:	4658      	mov	r0, fp
 8015582:	f7eb fc67 	bl	8000e54 <__aeabi_fmul>
 8015586:	4601      	mov	r1, r0
 8015588:	4607      	mov	r7, r0
 801558a:	4630      	mov	r0, r6
 801558c:	f7eb fb5a 	bl	8000c44 <__addsf3>
 8015590:	2800      	cmp	r0, #0
 8015592:	4604      	mov	r4, r0
 8015594:	4680      	mov	r8, r0
 8015596:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 801559a:	f340 8141 	ble.w	8015820 <__ieee754_powf+0x4d8>
 801559e:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 80155a2:	f240 812a 	bls.w	80157fa <__ieee754_powf+0x4b2>
 80155a6:	2100      	movs	r1, #0
 80155a8:	4628      	mov	r0, r5
 80155aa:	f7eb fdf1 	bl	8001190 <__aeabi_fcmplt>
 80155ae:	3800      	subs	r0, #0
 80155b0:	bf18      	it	ne
 80155b2:	2001      	movne	r0, #1
 80155b4:	e776      	b.n	80154a4 <__ieee754_powf+0x15c>
 80155b6:	bf00      	nop
 80155b8:	3f7ffff3 	.word	0x3f7ffff3
 80155bc:	3f800007 	.word	0x3f800007
 80155c0:	3fb8aa00 	.word	0x3fb8aa00
 80155c4:	36eca570 	.word	0x36eca570
 80155c8:	3eaaaaab 	.word	0x3eaaaaab
 80155cc:	3fb8aa3b 	.word	0x3fb8aa3b
 80155d0:	bf800000 	.word	0xbf800000
 80155d4:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80155d8:	f040 810b 	bne.w	80157f2 <__ieee754_powf+0x4aa>
 80155dc:	f04f 4197 	mov.w	r1, #1266679808	@ 0x4b800000
 80155e0:	f7eb fc38 	bl	8000e54 <__aeabi_fmul>
 80155e4:	f06f 0217 	mvn.w	r2, #23
 80155e8:	4682      	mov	sl, r0
 80155ea:	ea4f 53ea 	mov.w	r3, sl, asr #23
 80155ee:	3b7f      	subs	r3, #127	@ 0x7f
 80155f0:	441a      	add	r2, r3
 80155f2:	4b96      	ldr	r3, [pc, #600]	@ (801584c <__ieee754_powf+0x504>)
 80155f4:	f3ca 0a16 	ubfx	sl, sl, #0, #23
 80155f8:	459a      	cmp	sl, r3
 80155fa:	f04a 567e 	orr.w	r6, sl, #1065353216	@ 0x3f800000
 80155fe:	dd06      	ble.n	801560e <__ieee754_powf+0x2c6>
 8015600:	4b93      	ldr	r3, [pc, #588]	@ (8015850 <__ieee754_powf+0x508>)
 8015602:	459a      	cmp	sl, r3
 8015604:	f340 80f7 	ble.w	80157f6 <__ieee754_powf+0x4ae>
 8015608:	3201      	adds	r2, #1
 801560a:	f5a6 0600 	sub.w	r6, r6, #8388608	@ 0x800000
 801560e:	2300      	movs	r3, #0
 8015610:	9301      	str	r3, [sp, #4]
 8015612:	9205      	str	r2, [sp, #20]
 8015614:	4b8f      	ldr	r3, [pc, #572]	@ (8015854 <__ieee754_powf+0x50c>)
 8015616:	9a01      	ldr	r2, [sp, #4]
 8015618:	4630      	mov	r0, r6
 801561a:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 801561e:	46b2      	mov	sl, r6
 8015620:	4659      	mov	r1, fp
 8015622:	f7eb fb0d 	bl	8000c40 <__aeabi_fsub>
 8015626:	4631      	mov	r1, r6
 8015628:	4681      	mov	r9, r0
 801562a:	4658      	mov	r0, fp
 801562c:	f7eb fb0a 	bl	8000c44 <__addsf3>
 8015630:	4601      	mov	r1, r0
 8015632:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8015636:	f7eb fcc1 	bl	8000fbc <__aeabi_fdiv>
 801563a:	4601      	mov	r1, r0
 801563c:	9004      	str	r0, [sp, #16]
 801563e:	4648      	mov	r0, r9
 8015640:	f7eb fc08 	bl	8000e54 <__aeabi_fmul>
 8015644:	9002      	str	r0, [sp, #8]
 8015646:	9b02      	ldr	r3, [sp, #8]
 8015648:	1076      	asrs	r6, r6, #1
 801564a:	f423 687f 	bic.w	r8, r3, #4080	@ 0xff0
 801564e:	f046 5600 	orr.w	r6, r6, #536870912	@ 0x20000000
 8015652:	9b01      	ldr	r3, [sp, #4]
 8015654:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
 8015658:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 801565c:	f028 080f 	bic.w	r8, r8, #15
 8015660:	4631      	mov	r1, r6
 8015662:	4640      	mov	r0, r8
 8015664:	f7eb fbf6 	bl	8000e54 <__aeabi_fmul>
 8015668:	4601      	mov	r1, r0
 801566a:	4648      	mov	r0, r9
 801566c:	f7eb fae8 	bl	8000c40 <__aeabi_fsub>
 8015670:	4659      	mov	r1, fp
 8015672:	4681      	mov	r9, r0
 8015674:	4630      	mov	r0, r6
 8015676:	f7eb fae3 	bl	8000c40 <__aeabi_fsub>
 801567a:	4601      	mov	r1, r0
 801567c:	4650      	mov	r0, sl
 801567e:	f7eb fadf 	bl	8000c40 <__aeabi_fsub>
 8015682:	4641      	mov	r1, r8
 8015684:	f7eb fbe6 	bl	8000e54 <__aeabi_fmul>
 8015688:	4601      	mov	r1, r0
 801568a:	4648      	mov	r0, r9
 801568c:	f7eb fad8 	bl	8000c40 <__aeabi_fsub>
 8015690:	9b04      	ldr	r3, [sp, #16]
 8015692:	4619      	mov	r1, r3
 8015694:	f7eb fbde 	bl	8000e54 <__aeabi_fmul>
 8015698:	9902      	ldr	r1, [sp, #8]
 801569a:	4683      	mov	fp, r0
 801569c:	4608      	mov	r0, r1
 801569e:	f7eb fbd9 	bl	8000e54 <__aeabi_fmul>
 80156a2:	4606      	mov	r6, r0
 80156a4:	496c      	ldr	r1, [pc, #432]	@ (8015858 <__ieee754_powf+0x510>)
 80156a6:	f7eb fbd5 	bl	8000e54 <__aeabi_fmul>
 80156aa:	496c      	ldr	r1, [pc, #432]	@ (801585c <__ieee754_powf+0x514>)
 80156ac:	f7eb faca 	bl	8000c44 <__addsf3>
 80156b0:	4631      	mov	r1, r6
 80156b2:	f7eb fbcf 	bl	8000e54 <__aeabi_fmul>
 80156b6:	496a      	ldr	r1, [pc, #424]	@ (8015860 <__ieee754_powf+0x518>)
 80156b8:	f7eb fac4 	bl	8000c44 <__addsf3>
 80156bc:	4631      	mov	r1, r6
 80156be:	f7eb fbc9 	bl	8000e54 <__aeabi_fmul>
 80156c2:	4968      	ldr	r1, [pc, #416]	@ (8015864 <__ieee754_powf+0x51c>)
 80156c4:	f7eb fabe 	bl	8000c44 <__addsf3>
 80156c8:	4631      	mov	r1, r6
 80156ca:	f7eb fbc3 	bl	8000e54 <__aeabi_fmul>
 80156ce:	4966      	ldr	r1, [pc, #408]	@ (8015868 <__ieee754_powf+0x520>)
 80156d0:	f7eb fab8 	bl	8000c44 <__addsf3>
 80156d4:	4631      	mov	r1, r6
 80156d6:	f7eb fbbd 	bl	8000e54 <__aeabi_fmul>
 80156da:	4964      	ldr	r1, [pc, #400]	@ (801586c <__ieee754_powf+0x524>)
 80156dc:	f7eb fab2 	bl	8000c44 <__addsf3>
 80156e0:	4631      	mov	r1, r6
 80156e2:	4681      	mov	r9, r0
 80156e4:	4630      	mov	r0, r6
 80156e6:	f7eb fbb5 	bl	8000e54 <__aeabi_fmul>
 80156ea:	4601      	mov	r1, r0
 80156ec:	4648      	mov	r0, r9
 80156ee:	f7eb fbb1 	bl	8000e54 <__aeabi_fmul>
 80156f2:	4606      	mov	r6, r0
 80156f4:	4641      	mov	r1, r8
 80156f6:	9802      	ldr	r0, [sp, #8]
 80156f8:	f7eb faa4 	bl	8000c44 <__addsf3>
 80156fc:	4659      	mov	r1, fp
 80156fe:	f7eb fba9 	bl	8000e54 <__aeabi_fmul>
 8015702:	4631      	mov	r1, r6
 8015704:	f7eb fa9e 	bl	8000c44 <__addsf3>
 8015708:	4641      	mov	r1, r8
 801570a:	4681      	mov	r9, r0
 801570c:	4640      	mov	r0, r8
 801570e:	f7eb fba1 	bl	8000e54 <__aeabi_fmul>
 8015712:	4957      	ldr	r1, [pc, #348]	@ (8015870 <__ieee754_powf+0x528>)
 8015714:	4682      	mov	sl, r0
 8015716:	f7eb fa95 	bl	8000c44 <__addsf3>
 801571a:	4649      	mov	r1, r9
 801571c:	f7eb fa92 	bl	8000c44 <__addsf3>
 8015720:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8015724:	f026 060f 	bic.w	r6, r6, #15
 8015728:	4631      	mov	r1, r6
 801572a:	4640      	mov	r0, r8
 801572c:	f7eb fb92 	bl	8000e54 <__aeabi_fmul>
 8015730:	494f      	ldr	r1, [pc, #316]	@ (8015870 <__ieee754_powf+0x528>)
 8015732:	4680      	mov	r8, r0
 8015734:	4630      	mov	r0, r6
 8015736:	f7eb fa83 	bl	8000c40 <__aeabi_fsub>
 801573a:	4651      	mov	r1, sl
 801573c:	f7eb fa80 	bl	8000c40 <__aeabi_fsub>
 8015740:	4601      	mov	r1, r0
 8015742:	4648      	mov	r0, r9
 8015744:	f7eb fa7c 	bl	8000c40 <__aeabi_fsub>
 8015748:	9902      	ldr	r1, [sp, #8]
 801574a:	f7eb fb83 	bl	8000e54 <__aeabi_fmul>
 801574e:	4631      	mov	r1, r6
 8015750:	4681      	mov	r9, r0
 8015752:	4658      	mov	r0, fp
 8015754:	f7eb fb7e 	bl	8000e54 <__aeabi_fmul>
 8015758:	4601      	mov	r1, r0
 801575a:	4648      	mov	r0, r9
 801575c:	f7eb fa72 	bl	8000c44 <__addsf3>
 8015760:	4682      	mov	sl, r0
 8015762:	4601      	mov	r1, r0
 8015764:	4640      	mov	r0, r8
 8015766:	f7eb fa6d 	bl	8000c44 <__addsf3>
 801576a:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 801576e:	f026 060f 	bic.w	r6, r6, #15
 8015772:	4630      	mov	r0, r6
 8015774:	493f      	ldr	r1, [pc, #252]	@ (8015874 <__ieee754_powf+0x52c>)
 8015776:	f7eb fb6d 	bl	8000e54 <__aeabi_fmul>
 801577a:	4641      	mov	r1, r8
 801577c:	4681      	mov	r9, r0
 801577e:	4630      	mov	r0, r6
 8015780:	f7eb fa5e 	bl	8000c40 <__aeabi_fsub>
 8015784:	4601      	mov	r1, r0
 8015786:	4650      	mov	r0, sl
 8015788:	f7eb fa5a 	bl	8000c40 <__aeabi_fsub>
 801578c:	493a      	ldr	r1, [pc, #232]	@ (8015878 <__ieee754_powf+0x530>)
 801578e:	f7eb fb61 	bl	8000e54 <__aeabi_fmul>
 8015792:	493a      	ldr	r1, [pc, #232]	@ (801587c <__ieee754_powf+0x534>)
 8015794:	4680      	mov	r8, r0
 8015796:	4630      	mov	r0, r6
 8015798:	f7eb fb5c 	bl	8000e54 <__aeabi_fmul>
 801579c:	4601      	mov	r1, r0
 801579e:	4640      	mov	r0, r8
 80157a0:	f7eb fa50 	bl	8000c44 <__addsf3>
 80157a4:	4b36      	ldr	r3, [pc, #216]	@ (8015880 <__ieee754_powf+0x538>)
 80157a6:	9a01      	ldr	r2, [sp, #4]
 80157a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80157ac:	f7eb fa4a 	bl	8000c44 <__addsf3>
 80157b0:	9a05      	ldr	r2, [sp, #20]
 80157b2:	4606      	mov	r6, r0
 80157b4:	4610      	mov	r0, r2
 80157b6:	f7eb faf9 	bl	8000dac <__aeabi_i2f>
 80157ba:	4680      	mov	r8, r0
 80157bc:	4b31      	ldr	r3, [pc, #196]	@ (8015884 <__ieee754_powf+0x53c>)
 80157be:	9a01      	ldr	r2, [sp, #4]
 80157c0:	4631      	mov	r1, r6
 80157c2:	f853 a022 	ldr.w	sl, [r3, r2, lsl #2]
 80157c6:	4648      	mov	r0, r9
 80157c8:	f7eb fa3c 	bl	8000c44 <__addsf3>
 80157cc:	4651      	mov	r1, sl
 80157ce:	f7eb fa39 	bl	8000c44 <__addsf3>
 80157d2:	4641      	mov	r1, r8
 80157d4:	f7eb fa36 	bl	8000c44 <__addsf3>
 80157d8:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 80157dc:	f02b 0b0f 	bic.w	fp, fp, #15
 80157e0:	4641      	mov	r1, r8
 80157e2:	4658      	mov	r0, fp
 80157e4:	f7eb fa2c 	bl	8000c40 <__aeabi_fsub>
 80157e8:	4651      	mov	r1, sl
 80157ea:	f7eb fa29 	bl	8000c40 <__aeabi_fsub>
 80157ee:	4649      	mov	r1, r9
 80157f0:	e6a2      	b.n	8015538 <__ieee754_powf+0x1f0>
 80157f2:	2200      	movs	r2, #0
 80157f4:	e6f9      	b.n	80155ea <__ieee754_powf+0x2a2>
 80157f6:	2301      	movs	r3, #1
 80157f8:	e70a      	b.n	8015610 <__ieee754_powf+0x2c8>
 80157fa:	d149      	bne.n	8015890 <__ieee754_powf+0x548>
 80157fc:	4922      	ldr	r1, [pc, #136]	@ (8015888 <__ieee754_powf+0x540>)
 80157fe:	4630      	mov	r0, r6
 8015800:	f7eb fa20 	bl	8000c44 <__addsf3>
 8015804:	4639      	mov	r1, r7
 8015806:	4681      	mov	r9, r0
 8015808:	4620      	mov	r0, r4
 801580a:	f7eb fa19 	bl	8000c40 <__aeabi_fsub>
 801580e:	4601      	mov	r1, r0
 8015810:	4648      	mov	r0, r9
 8015812:	f7eb fcdb 	bl	80011cc <__aeabi_fcmpgt>
 8015816:	2800      	cmp	r0, #0
 8015818:	f47f aec5 	bne.w	80155a6 <__ieee754_powf+0x25e>
 801581c:	2386      	movs	r3, #134	@ 0x86
 801581e:	e03c      	b.n	801589a <__ieee754_powf+0x552>
 8015820:	4a1a      	ldr	r2, [pc, #104]	@ (801588c <__ieee754_powf+0x544>)
 8015822:	4293      	cmp	r3, r2
 8015824:	d907      	bls.n	8015836 <__ieee754_powf+0x4ee>
 8015826:	2100      	movs	r1, #0
 8015828:	4628      	mov	r0, r5
 801582a:	f7eb fcb1 	bl	8001190 <__aeabi_fcmplt>
 801582e:	3800      	subs	r0, #0
 8015830:	bf18      	it	ne
 8015832:	2001      	movne	r0, #1
 8015834:	e641      	b.n	80154ba <__ieee754_powf+0x172>
 8015836:	d12b      	bne.n	8015890 <__ieee754_powf+0x548>
 8015838:	4639      	mov	r1, r7
 801583a:	f7eb fa01 	bl	8000c40 <__aeabi_fsub>
 801583e:	4631      	mov	r1, r6
 8015840:	f7eb fcba 	bl	80011b8 <__aeabi_fcmpge>
 8015844:	2800      	cmp	r0, #0
 8015846:	d0e9      	beq.n	801581c <__ieee754_powf+0x4d4>
 8015848:	e7ed      	b.n	8015826 <__ieee754_powf+0x4de>
 801584a:	bf00      	nop
 801584c:	001cc471 	.word	0x001cc471
 8015850:	005db3d6 	.word	0x005db3d6
 8015854:	080162e8 	.word	0x080162e8
 8015858:	3e53f142 	.word	0x3e53f142
 801585c:	3e6c3255 	.word	0x3e6c3255
 8015860:	3e8ba305 	.word	0x3e8ba305
 8015864:	3eaaaaab 	.word	0x3eaaaaab
 8015868:	3edb6db7 	.word	0x3edb6db7
 801586c:	3f19999a 	.word	0x3f19999a
 8015870:	40400000 	.word	0x40400000
 8015874:	3f763800 	.word	0x3f763800
 8015878:	3f76384f 	.word	0x3f76384f
 801587c:	369dc3a0 	.word	0x369dc3a0
 8015880:	080162d8 	.word	0x080162d8
 8015884:	080162e0 	.word	0x080162e0
 8015888:	3338aa3c 	.word	0x3338aa3c
 801588c:	43160000 	.word	0x43160000
 8015890:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8015894:	f240 809b 	bls.w	80159ce <__ieee754_powf+0x686>
 8015898:	15db      	asrs	r3, r3, #23
 801589a:	f44f 0400 	mov.w	r4, #8388608	@ 0x800000
 801589e:	3b7e      	subs	r3, #126	@ 0x7e
 80158a0:	411c      	asrs	r4, r3
 80158a2:	4444      	add	r4, r8
 80158a4:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 80158a8:	494d      	ldr	r1, [pc, #308]	@ (80159e0 <__ieee754_powf+0x698>)
 80158aa:	3b7f      	subs	r3, #127	@ 0x7f
 80158ac:	4119      	asrs	r1, r3
 80158ae:	4021      	ands	r1, r4
 80158b0:	f3c4 0416 	ubfx	r4, r4, #0, #23
 80158b4:	f1c3 0317 	rsb	r3, r3, #23
 80158b8:	f444 0400 	orr.w	r4, r4, #8388608	@ 0x800000
 80158bc:	4638      	mov	r0, r7
 80158be:	411c      	asrs	r4, r3
 80158c0:	f1b8 0f00 	cmp.w	r8, #0
 80158c4:	bfb8      	it	lt
 80158c6:	4264      	neglt	r4, r4
 80158c8:	f7eb f9ba 	bl	8000c40 <__aeabi_fsub>
 80158cc:	4607      	mov	r7, r0
 80158ce:	4631      	mov	r1, r6
 80158d0:	4638      	mov	r0, r7
 80158d2:	f7eb f9b7 	bl	8000c44 <__addsf3>
 80158d6:	f420 687f 	bic.w	r8, r0, #4080	@ 0xff0
 80158da:	f028 080f 	bic.w	r8, r8, #15
 80158de:	4640      	mov	r0, r8
 80158e0:	4940      	ldr	r1, [pc, #256]	@ (80159e4 <__ieee754_powf+0x69c>)
 80158e2:	f7eb fab7 	bl	8000e54 <__aeabi_fmul>
 80158e6:	4639      	mov	r1, r7
 80158e8:	4681      	mov	r9, r0
 80158ea:	4640      	mov	r0, r8
 80158ec:	f7eb f9a8 	bl	8000c40 <__aeabi_fsub>
 80158f0:	4601      	mov	r1, r0
 80158f2:	4630      	mov	r0, r6
 80158f4:	f7eb f9a4 	bl	8000c40 <__aeabi_fsub>
 80158f8:	493b      	ldr	r1, [pc, #236]	@ (80159e8 <__ieee754_powf+0x6a0>)
 80158fa:	f7eb faab 	bl	8000e54 <__aeabi_fmul>
 80158fe:	493b      	ldr	r1, [pc, #236]	@ (80159ec <__ieee754_powf+0x6a4>)
 8015900:	4606      	mov	r6, r0
 8015902:	4640      	mov	r0, r8
 8015904:	f7eb faa6 	bl	8000e54 <__aeabi_fmul>
 8015908:	4601      	mov	r1, r0
 801590a:	4630      	mov	r0, r6
 801590c:	f7eb f99a 	bl	8000c44 <__addsf3>
 8015910:	4607      	mov	r7, r0
 8015912:	4601      	mov	r1, r0
 8015914:	4648      	mov	r0, r9
 8015916:	f7eb f995 	bl	8000c44 <__addsf3>
 801591a:	4649      	mov	r1, r9
 801591c:	4606      	mov	r6, r0
 801591e:	f7eb f98f 	bl	8000c40 <__aeabi_fsub>
 8015922:	4601      	mov	r1, r0
 8015924:	4638      	mov	r0, r7
 8015926:	f7eb f98b 	bl	8000c40 <__aeabi_fsub>
 801592a:	4631      	mov	r1, r6
 801592c:	4680      	mov	r8, r0
 801592e:	4630      	mov	r0, r6
 8015930:	f7eb fa90 	bl	8000e54 <__aeabi_fmul>
 8015934:	4607      	mov	r7, r0
 8015936:	492e      	ldr	r1, [pc, #184]	@ (80159f0 <__ieee754_powf+0x6a8>)
 8015938:	f7eb fa8c 	bl	8000e54 <__aeabi_fmul>
 801593c:	492d      	ldr	r1, [pc, #180]	@ (80159f4 <__ieee754_powf+0x6ac>)
 801593e:	f7eb f97f 	bl	8000c40 <__aeabi_fsub>
 8015942:	4639      	mov	r1, r7
 8015944:	f7eb fa86 	bl	8000e54 <__aeabi_fmul>
 8015948:	492b      	ldr	r1, [pc, #172]	@ (80159f8 <__ieee754_powf+0x6b0>)
 801594a:	f7eb f97b 	bl	8000c44 <__addsf3>
 801594e:	4639      	mov	r1, r7
 8015950:	f7eb fa80 	bl	8000e54 <__aeabi_fmul>
 8015954:	4929      	ldr	r1, [pc, #164]	@ (80159fc <__ieee754_powf+0x6b4>)
 8015956:	f7eb f973 	bl	8000c40 <__aeabi_fsub>
 801595a:	4639      	mov	r1, r7
 801595c:	f7eb fa7a 	bl	8000e54 <__aeabi_fmul>
 8015960:	4927      	ldr	r1, [pc, #156]	@ (8015a00 <__ieee754_powf+0x6b8>)
 8015962:	f7eb f96f 	bl	8000c44 <__addsf3>
 8015966:	4639      	mov	r1, r7
 8015968:	f7eb fa74 	bl	8000e54 <__aeabi_fmul>
 801596c:	4601      	mov	r1, r0
 801596e:	4630      	mov	r0, r6
 8015970:	f7eb f966 	bl	8000c40 <__aeabi_fsub>
 8015974:	4607      	mov	r7, r0
 8015976:	4601      	mov	r1, r0
 8015978:	4630      	mov	r0, r6
 801597a:	f7eb fa6b 	bl	8000e54 <__aeabi_fmul>
 801597e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8015982:	4681      	mov	r9, r0
 8015984:	4638      	mov	r0, r7
 8015986:	f7eb f95b 	bl	8000c40 <__aeabi_fsub>
 801598a:	4601      	mov	r1, r0
 801598c:	4648      	mov	r0, r9
 801598e:	f7eb fb15 	bl	8000fbc <__aeabi_fdiv>
 8015992:	4641      	mov	r1, r8
 8015994:	4607      	mov	r7, r0
 8015996:	4630      	mov	r0, r6
 8015998:	f7eb fa5c 	bl	8000e54 <__aeabi_fmul>
 801599c:	4641      	mov	r1, r8
 801599e:	f7eb f951 	bl	8000c44 <__addsf3>
 80159a2:	4601      	mov	r1, r0
 80159a4:	4638      	mov	r0, r7
 80159a6:	f7eb f94b 	bl	8000c40 <__aeabi_fsub>
 80159aa:	4631      	mov	r1, r6
 80159ac:	f7eb f948 	bl	8000c40 <__aeabi_fsub>
 80159b0:	4601      	mov	r1, r0
 80159b2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80159b6:	f7eb f943 	bl	8000c40 <__aeabi_fsub>
 80159ba:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 80159be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80159c2:	da06      	bge.n	80159d2 <__ieee754_powf+0x68a>
 80159c4:	4621      	mov	r1, r4
 80159c6:	f000 f821 	bl	8015a0c <scalbnf>
 80159ca:	4629      	mov	r1, r5
 80159cc:	e526      	b.n	801541c <__ieee754_powf+0xd4>
 80159ce:	2400      	movs	r4, #0
 80159d0:	e77d      	b.n	80158ce <__ieee754_powf+0x586>
 80159d2:	4618      	mov	r0, r3
 80159d4:	e7f9      	b.n	80159ca <__ieee754_powf+0x682>
 80159d6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80159da:	e50b      	b.n	80153f4 <__ieee754_powf+0xac>
 80159dc:	2100      	movs	r1, #0
 80159de:	e509      	b.n	80153f4 <__ieee754_powf+0xac>
 80159e0:	ff800000 	.word	0xff800000
 80159e4:	3f317200 	.word	0x3f317200
 80159e8:	3f317218 	.word	0x3f317218
 80159ec:	35bfbe8c 	.word	0x35bfbe8c
 80159f0:	3331bb4c 	.word	0x3331bb4c
 80159f4:	35ddea0e 	.word	0x35ddea0e
 80159f8:	388ab355 	.word	0x388ab355
 80159fc:	3b360b61 	.word	0x3b360b61
 8015a00:	3e2aaaab 	.word	0x3e2aaaab

08015a04 <fabsf>:
 8015a04:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8015a08:	4770      	bx	lr
	...

08015a0c <scalbnf>:
 8015a0c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8015a10:	b538      	push	{r3, r4, r5, lr}
 8015a12:	4603      	mov	r3, r0
 8015a14:	460d      	mov	r5, r1
 8015a16:	4604      	mov	r4, r0
 8015a18:	d02e      	beq.n	8015a78 <scalbnf+0x6c>
 8015a1a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8015a1e:	d304      	bcc.n	8015a2a <scalbnf+0x1e>
 8015a20:	4601      	mov	r1, r0
 8015a22:	f7eb f90f 	bl	8000c44 <__addsf3>
 8015a26:	4603      	mov	r3, r0
 8015a28:	e026      	b.n	8015a78 <scalbnf+0x6c>
 8015a2a:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8015a2e:	d118      	bne.n	8015a62 <scalbnf+0x56>
 8015a30:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8015a34:	f7eb fa0e 	bl	8000e54 <__aeabi_fmul>
 8015a38:	4a17      	ldr	r2, [pc, #92]	@ (8015a98 <scalbnf+0x8c>)
 8015a3a:	4603      	mov	r3, r0
 8015a3c:	4295      	cmp	r5, r2
 8015a3e:	db0c      	blt.n	8015a5a <scalbnf+0x4e>
 8015a40:	4604      	mov	r4, r0
 8015a42:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8015a46:	3a19      	subs	r2, #25
 8015a48:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8015a4c:	428d      	cmp	r5, r1
 8015a4e:	dd0a      	ble.n	8015a66 <scalbnf+0x5a>
 8015a50:	4912      	ldr	r1, [pc, #72]	@ (8015a9c <scalbnf+0x90>)
 8015a52:	4618      	mov	r0, r3
 8015a54:	f361 001e 	bfi	r0, r1, #0, #31
 8015a58:	e000      	b.n	8015a5c <scalbnf+0x50>
 8015a5a:	4911      	ldr	r1, [pc, #68]	@ (8015aa0 <scalbnf+0x94>)
 8015a5c:	f7eb f9fa 	bl	8000e54 <__aeabi_fmul>
 8015a60:	e7e1      	b.n	8015a26 <scalbnf+0x1a>
 8015a62:	0dd2      	lsrs	r2, r2, #23
 8015a64:	e7f0      	b.n	8015a48 <scalbnf+0x3c>
 8015a66:	1951      	adds	r1, r2, r5
 8015a68:	29fe      	cmp	r1, #254	@ 0xfe
 8015a6a:	dcf1      	bgt.n	8015a50 <scalbnf+0x44>
 8015a6c:	2900      	cmp	r1, #0
 8015a6e:	dd05      	ble.n	8015a7c <scalbnf+0x70>
 8015a70:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8015a74:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8015a78:	4618      	mov	r0, r3
 8015a7a:	bd38      	pop	{r3, r4, r5, pc}
 8015a7c:	f111 0f16 	cmn.w	r1, #22
 8015a80:	da01      	bge.n	8015a86 <scalbnf+0x7a>
 8015a82:	4907      	ldr	r1, [pc, #28]	@ (8015aa0 <scalbnf+0x94>)
 8015a84:	e7e5      	b.n	8015a52 <scalbnf+0x46>
 8015a86:	f101 0019 	add.w	r0, r1, #25
 8015a8a:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8015a8e:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8015a92:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8015a96:	e7e1      	b.n	8015a5c <scalbnf+0x50>
 8015a98:	ffff3cb0 	.word	0xffff3cb0
 8015a9c:	7149f2ca 	.word	0x7149f2ca
 8015aa0:	0da24260 	.word	0x0da24260

08015aa4 <with_errnof>:
 8015aa4:	b538      	push	{r3, r4, r5, lr}
 8015aa6:	4604      	mov	r4, r0
 8015aa8:	460d      	mov	r5, r1
 8015aaa:	f7ff fa39 	bl	8014f20 <__errno>
 8015aae:	6005      	str	r5, [r0, #0]
 8015ab0:	4620      	mov	r0, r4
 8015ab2:	bd38      	pop	{r3, r4, r5, pc}

08015ab4 <xflowf>:
 8015ab4:	b508      	push	{r3, lr}
 8015ab6:	b140      	cbz	r0, 8015aca <xflowf+0x16>
 8015ab8:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8015abc:	f7eb f9ca 	bl	8000e54 <__aeabi_fmul>
 8015ac0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8015ac4:	2122      	movs	r1, #34	@ 0x22
 8015ac6:	f7ff bfed 	b.w	8015aa4 <with_errnof>
 8015aca:	4608      	mov	r0, r1
 8015acc:	e7f6      	b.n	8015abc <xflowf+0x8>

08015ace <__math_uflowf>:
 8015ace:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8015ad2:	f7ff bfef 	b.w	8015ab4 <xflowf>

08015ad6 <__math_oflowf>:
 8015ad6:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 8015ada:	f7ff bfeb 	b.w	8015ab4 <xflowf>
	...

08015ae0 <_init>:
 8015ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ae2:	bf00      	nop
 8015ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015ae6:	bc08      	pop	{r3}
 8015ae8:	469e      	mov	lr, r3
 8015aea:	4770      	bx	lr

08015aec <_fini>:
 8015aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015aee:	bf00      	nop
 8015af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015af2:	bc08      	pop	{r3}
 8015af4:	469e      	mov	lr, r3
 8015af6:	4770      	bx	lr
