{
    "input_file": "input/sim_sample1.clean",
    "vcf_file": "input/sim_sample1.filtered.vcf",
    "expected_output": "expected/expected.sim_sample1.tsv",
    "expected_table": "expected/expected.sim_sample1.hap.tsv",
    "publish_dir": "outdir",
    "cpus": 1,
    "mem": 0.5
}