// Seed: 2430083106
module module_0;
  assign id_1 = id_1 == -1;
  assign module_2.id_2 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1;
  wire id_2;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign id_1 = 1;
endmodule
module module_2 (
    input  wand  id_0,
    input  wand  id_1,
    output wire  id_2,
    output uwire id_3
);
  wand id_5;
  wire id_6;
  assign id_3 = !id_1;
  assign id_3 = id_5;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always id_9[-1] = id_5;
  module_0 modCall_1 ();
endmodule
