
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	-files commands2.tcl 
Date:		Fri Nov 19 20:55:29 2021
Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
OS:		CentOS Linux release 7.6.1810 (Core) 

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
Sourcing file "commands2.tcl" ...
<CMD> restoreDesign IIR_filter_LA.enc.dat IIR_filter_LA
#% Begin load design ... (date=11/19 20:57:53, mem=399.7M)
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
% Begin Load MMMC data ... (date=11/19 20:57:56, mem=401.2M)
% End Load MMMC data ... (date=11/19 20:57:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=401.3M, current mem=401.3M)
my_rc

Loading LEF file /home/isa32_2021_2022/LAB1/Look-Ahead/innovus/IIR_filter_LA.enc.dat/libs/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Fri Nov 19 20:57:57 2021
viaInitial ends at Fri Nov 19 20:57:57 2021
Loading view definition file from IIR_filter_LA.enc.dat/viewDefinition.tcl
Reading MY_LIBSET timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.22min, mem=28.9M, fe_cpu=0.45min, fe_real=2.68min, fe_mem=508.6M) ***
% Begin Load netlist data ... (date=11/19 20:58:10, mem=497.4M)
*** Begin netlist parsing (mem=508.6M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/isa32_2021_2022/LAB1/Look-Ahead/innovus/IIR_filter_LA.enc.dat/IIR_filter_LA.v.bin'
Reading binary database version 1

*** Memory Usage v#1 (Current mem = 515.562M, initial mem = 179.684M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=515.6M) ***
% End Load netlist data ... (date=11/19 20:58:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=497.4M, current mem=425.7M)
Set top cell to IIR_filter_LA.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell IIR_filter_LA ...
*** Netlist is unique.
** info: there are 135 modules.
** info: there are 1842 stdCell insts.

*** Memory Usage v#1 (Current mem = 528.230M, initial mem = 179.684M) ***
*info: set bottom ioPad orient R0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file IIR_filter_LA.enc.dat/gui.pref.tcl ...
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
addRing command will ignore shorts while creating rings.
addRing command will disallow rings to go over rows.
addRing command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/isa32_2021_2022/LAB1/Look-Ahead/innovus/IIR_filter_LA.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: MyAnView
    RC-Corner Name        : my_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/isa32_2021_2022/LAB1/Look-Ahead/innovus/IIR_filter_LA.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/isa32_2021_2022/LAB1/Look-Ahead/innovus/IIR_filter_LA.enc.dat/libs/mmmc/IIR_filter_LA.sdc' ...
Current (total cpu=0:00:27.9, real=0:02:47, peak res=553.1M, current mem=553.1M)
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 8 of File /home/isa32_2021_2022/LAB1/Look-Ahead/innovus/IIR_filter_LA.enc.dat/libs/mmmc/IIR_filter_LA.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=571.9M, current mem=571.9M)
Current (total cpu=0:00:28.0, real=0:02:48, peak res=571.9M, current mem=571.9M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
% Begin Load floorplan data ... (date=11/19 20:58:17, mem=573.9M)
Reading floorplan file - IIR_filter_LA.enc.dat/IIR_filter_LA.fp.gz (mem = 675.8M).
% Begin Load floorplan data ... (date=11/19 20:58:18, mem=574.0M)
*info: reset 2448 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 182780 179760)
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file IIR_filter_LA.enc.dat/IIR_filter_LA.fp.spr.gz (Created by Innovus v17.11-s080_1 on Fri Nov 19 20:53:24 2021, version: 1)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=11/19 20:58:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=574.8M, current mem=574.8M)
% End Load floorplan data ... (date=11/19 20:58:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=574.8M, current mem=574.8M)
% Begin Load SymbolTable ... (date=11/19 20:58:18, mem=574.8M)
% End Load SymbolTable ... (date=11/19 20:58:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=576.8M, current mem=576.8M)
% Begin Load placement data ... (date=11/19 20:58:19, mem=576.6M)
Reading placement file - IIR_filter_LA.enc.dat/IIR_filter_LA.place.gz.
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
** Reading stdCellPlacement_binary (Created by Innovus v17.11-s080_1 on Fri Nov 19 20:53:24 2021, version# 1) ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=691.8M) ***
Total net length = 1.578e+04 (8.266e+03 7.517e+03) (ext = 6.695e+02)
% End Load placement data ... (date=11/19 20:58:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=578.2M, current mem=578.2M)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
% Begin Load routing data ... (date=11/19 20:58:19, mem=578.3M)
Reading routing file - IIR_filter_LA.enc.dat/IIR_filter_LA.route.gz.
Reading Innovus routing data (Created by Innovus v17.11-s080_1 on Fri Nov 19 20:53:24 2021 Format: 16.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 2389 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.1 real=0:00:00.0 mem=695.8M) ***
% End Load routing data ... (date=11/19 20:58:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=587.6M, current mem=587.6M)
Reading property file IIR_filter_LA.enc.dat/IIR_filter_LA.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=695.8M) ***
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
% Begin Load power constraints ... (date=11/19 20:58:23, mem=588.2M)
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=11/19 20:58:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=588.2M, current mem=583.8M)
Start generating vias ...
#Skip building auto via since it is not turned on.
Via generation completed.
% Begin load AAE data ... (date=11/19 20:58:23, mem=588.2M)
AAE DB initialization (MEM=725.855 CPU=0:00:00.2 REAL=0:00:00.0) 
% End load AAE data ... (date=11/19 20:58:24, total cpu=0:00:00.2, real=0:00:01.0, peak res=588.2M, current mem=587.3M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% End load design ... (date=11/19 20:58:25, total cpu=0:00:05.5, real=0:00:32.0, peak res=588.2M, current mem=587.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 23 warning(s), 0 error(s)

<CMD> reset_parasitics
<CMD> extractRC
Extraction called for design 'IIR_filter_LA' of instances=5837 and nets=2448 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter_LA.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_27853_localhost.localdomain_isa32_2021_2022_UDjFTu/IIR_filter_LA_27853_8wGIgG.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 725.9M)
Extracted 10.008% (CPU Time= 0:00:00.1  MEM= 780.2M)
Extracted 20.006% (CPU Time= 0:00:00.1  MEM= 781.2M)
Extracted 30.009% (CPU Time= 0:00:00.1  MEM= 781.2M)
Extracted 40.007% (CPU Time= 0:00:00.1  MEM= 781.2M)
Extracted 50.01% (CPU Time= 0:00:00.1  MEM= 781.2M)
Extracted 60.008% (CPU Time= 0:00:00.2  MEM= 782.2M)
Extracted 70.006% (CPU Time= 0:00:00.2  MEM= 782.2M)
Extracted 80.009% (CPU Time= 0:00:00.2  MEM= 782.2M)
Extracted 90.007% (CPU Time= 0:00:00.3  MEM= 782.2M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 783.2M)
Number of Extracted Resistors     : 31924
Number of Extracted Ground Cap.   : 34197
Number of Extracted Coupling Cap. : 45420
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 767.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:04.0  MEM: 767.234M)
<CMD> rcOut -setload IIR_filter_LA.setload -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 767.2M)
<CMD> rcOut -setres IIR_filter_LA.setres -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 767.2M)
<CMD> rcOut -spf IIR_filter_LA.spf -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Printing *|NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 767.2M)
<CMD> rcOut -spef IIR_filter_LA.spef -rc_corner my_rc
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 767.2M)
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 7.44
'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> read_activity_file -format VCD -scope /tb_iir_LA/UUT -start {} -end {} -block {} ../vcd/myiir_LA_inn.vcd
'read_activity_file' finished successfully.
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//IIR_filter_LA.rpt

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    1.10V	    VDD
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=767.234)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 2387
AAE_INFO-618: Total number of nets in the design is 2448,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1014.3 CPU=0:00:02.2 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=916.926 CPU=0:00:02.7 REAL=0:00:15.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 916.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 916.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=924.973)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 2387. 
Total number of fetched objects 2387
AAE_INFO-618: Total number of nets in the design is 2448,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=892.969 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=892.969 CPU=0:00:00.1 REAL=0:00:01.0)

Begin Power Analysis

    0.00V	    VSS
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=650.13MB/650.13MB)

Begin Processing Timing Window Data for Power Calculation

myCLOCK(134.409MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=650.30MB/650.30MB)

Parsing VCD file ../vcd/myiir_LA_inn.vcd

Starting Reading VCD variables
2021-Nov-19 20:58:52 (2021-Nov-19 19:58:52 GMT)

Finished Reading VCD variables
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT)
   
The vcd command required:
   		0.08 user, 0.02 system, and 0.46 real seconds

   Total number of value changes: 0.

   Total simulation time: 8.88e-06s.

   With this vcd command,  0 value changes and 8.88e-06 second simulation
time were counted for power consumption calculation.

  Filename (activity)                    : ../vcd/myiir_LA_inn.vcd
  Names in file that matched to design   : 0/0
  Annotation coverage for this file      : 0/2387 = 0%


  Total annotation coverage for all files of type VCD: 0/2387 = 0%
  Percent of VCD annotated nets with zero toggles: 0/2387 = 0%

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=676.27MB/676.27MB)

Begin Processing Signal Activity


Starting Levelizing
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT)
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 10%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 20%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 30%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 40%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 50%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 60%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 70%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 80%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 90%

Finished Levelizing
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT)

Starting Activity Propagation
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT)
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 10%
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 20%
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 30%
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 40%
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 50%
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 60%
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 70%

Finished Activity Propagation
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT)

Activity annotation summary:
        Primary Inputs : 1/59 = 1.69492%
          Flop outputs : 0/182 = 0%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1/2387 = 0.0418936%

Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=676.49MB/676.49MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT)
 ... Calculating switching power
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT): 10%
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT): 20%
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT): 30%
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT): 40%
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT): 50%
 ... Calculating internal and leakage power
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT): 60%
2021-Nov-19 20:58:57 (2021-Nov-19 19:58:57 GMT): 70%
2021-Nov-19 20:58:58 (2021-Nov-19 19:58:58 GMT): 80%
2021-Nov-19 20:58:59 (2021-Nov-19 19:58:59 GMT): 90%

Finished Calculating power
2021-Nov-19 20:59:01 (2021-Nov-19 19:59:01 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:06, mem(process/total)=676.86MB/676.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=676.86MB/676.86MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:08, mem(process/total)=676.91MB/676.91MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.62013549 	   54.2523%
Total Switching Power:       0.44560645 	   38.9837%
Total Leakage Power:         0.07731649 	    6.7640%
Total Power:                 1.14305843
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=677.20MB/677.20MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:00, real=0:00:01,
mem(process/total)=677.21MB/677.21MB)

Output file is .//IIR_filter_LA.rpt.
<CMD> report_power -outfile power_report -sort { total }
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.62013549 	   54.2523%
Total Switching Power:       0.44560645 	   38.9837%
Total Leakage Power:         0.07731649 	    6.7640%
Total Power:                 1.14305843
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=677.36MB/677.36MB)


Output file is .//power_report.

*** Memory Usage v#1 (Current mem = 842.203M, initial mem = 179.684M) ***
*** Message Summary: 24 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:36.3, real=0:03:33, mem=842.2M) ---
