# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: /home/roberto/dev/soc-quartus/teste_miniboard/MiniBoardLed.csv
# Generated on: Thu Sep 29 15:54:25 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Differential Pair
clock,Input,PIN_17,1,B1_N0,,,,
led_out[2],Output,PIN_9,1,B1_N0,,,,
led_out[1],Output,PIN_7,1,B1_N0,,,,
led_out[0],Output,PIN_3,1,B1_N0,,,,
reset,Input,PIN_144,2,B2_N1,,,,
