# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/impl/vhdl/project.cache/wt [current_project]
set_property parent.project_path C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/impl/vhdl/project.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property vhdl_version vhdl_2k [current_fileset]
read_vhdl -library xil_defaultlib {
  C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/impl/vhdl/complexAdder_AXILiteS_s_axi.vhd
  C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/impl/vhdl/complexAdder.vhd
}
read_xdc C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/impl/vhdl/complexAdder.xdc
set_property used_in_implementation false [get_files C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/impl/vhdl/complexAdder.xdc]

synth_design -top complexAdder -part xc7z020clg484-1 -no_iobuf -mode out_of_context
write_checkpoint -noxdef complexAdder.dcp
catch { report_utilization -file complexAdder_utilization_synth.rpt -pb complexAdder_utilization_synth.pb }
