<head>
<!DOCTYPE html>
<html lang="en">
<!----- http://getbootstrap.com/css/ ----->
    <head>
        <title>EENG 484 - Lecture Notes</title>
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="description" content="EENG 484 - Advanced Digital Design">
        <meta name="author" content="Chris Coulston">
        <link rel='stylesheet' type='text/css' href='//netdna.bootstrapcdn.com/twitter-bootstrap/2.3.2/css/bootstrap-combined.min.css'>
        <script src='//netdna.bootstrapcdn.com/twitter-bootstrap/2.3.2/js/bootstrap.min.js'></script>
    </head>

<body>
        <div class = "container">
            <div class = "navbar navbar-inverse">
                <div class = "navbar-inner">
                    <a class = "brand" href="../index.html">EENG 484</a>
                    <ul class="nav pull-right">
                        <li><a href="./lecture17.html">&ltPrev</a></li>
                        <li><a href="./lecture20.html">Next&gt</a></li>
                    </ul>

                    </ul>
                </div>
            </div>

<table class="table table-striped table-bordered table-condensed">
<tr><td>Lecture</td>	<td>18</td></tr>
<tr><td>Class Objectives</td>	<td>Prepare students to succeed on the exam.
</table>



<h2>Exam Ground Rule</h2>

<ul>	<li>In class and 50 minutes
	<li>1 3x5 card
	<li>Single purpose calculator - no cell phone apps
	<li>Paper exam, bring a writing utensil
</ul>

<h2>Exam Content</h2>
<ul>	<li>Given a gate level schematic produce VHDL CSA using AND, OR, NOT, XOR
	<li>Give a truth table produce VHDL using when/else statement
	<li>Define and assign signals of type STD_LOGIC and STD_LOGIC_VECTOR
	<li>Concatenate and subvectors for STD_LOGIC_VECTOR
	<li>VHDL syntax needed to define an entity and architecture
	<li>VHDL syntax to instantiate components
	<li>Understand I/O and behavior of common basic building blocks.  
	Entity declarations WILL be given to you on the exam.
	<ul>	<li>genericAdder
		<li>genericMux
		<li>genericComparator
		<li>genericRegister
		<li>D flip flop	</ul>
	<li>Interpert a given process and determine its timing diagram
	<li>Interpret a testbench and determine its timing diagram
	<li>Interpret and produce code for a package file, constants and component declarations
	<li>Understand, construct and produce timing diagram for enhancedPwm component
	<li>Understand hazards and how D flip flops alleviate them
	<li>Understand FPGA fabric, standard cell and its DFF and RAM
	<li>VGA signaling, HSYNCH, HACTIVE, VSYNCH, VACTIVE
	<li>Understand, construct and produce timing for videoSignalGenerator and scopeFace
	<li>Datapath and control architecture and timing 
	<li>stopWatch control unit timing, wait states and VHDL code
	<li>stopWatch datapath, define control word and complete control word table
</ul>

</html>
