\subsection{phase\+\_\+shift Entity Reference}
\label{classphase__shift}\index{phase\+\_\+shift@{phase\+\_\+shift}}


Inheritance diagram for phase\+\_\+shift\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d7/d09/classphase__shift__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for phase\+\_\+shift\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d8/d36/classphase__shift__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf reg\+\_\+chain\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf load\+\_\+reg}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reg\+\_\+sel}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf phase\+\_\+shift.\+vhd}.



\subsubsection{Member Data Documentation}
\index{phase\+\_\+shift@{phase\+\_\+shift}!clk@{clk}}
\index{clk@{clk}!phase\+\_\+shift@{phase\+\_\+shift}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classphase__shift_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 21} of file {\bf phase\+\_\+shift.\+vhd}.

\index{phase\+\_\+shift@{phase\+\_\+shift}!clk\+\_\+in@{clk\+\_\+in}}
\index{clk\+\_\+in@{clk\+\_\+in}!phase\+\_\+shift@{phase\+\_\+shift}}
\paragraph[{clk\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classphase__shift_a185aff9b4e62fa6d187626b68df92a02}


Definition at line {\bf 23} of file {\bf phase\+\_\+shift.\+vhd}.

\index{phase\+\_\+shift@{phase\+\_\+shift}!clk\+\_\+out@{clk\+\_\+out}}
\index{clk\+\_\+out@{clk\+\_\+out}!phase\+\_\+shift@{phase\+\_\+shift}}
\paragraph[{clk\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classphase__shift_ae27adb26486a3d3b61cf7ef6b4c122f0}


Definition at line {\bf 30} of file {\bf phase\+\_\+shift.\+vhd}.

\index{phase\+\_\+shift@{phase\+\_\+shift}!ieee@{ieee}}
\index{ieee@{ieee}!phase\+\_\+shift@{phase\+\_\+shift}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classphase__shift_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf phase\+\_\+shift.\+vhd}.

\index{phase\+\_\+shift@{phase\+\_\+shift}!load\+\_\+reg@{load\+\_\+reg}}
\index{load\+\_\+reg@{load\+\_\+reg}!phase\+\_\+shift@{phase\+\_\+shift}}
\paragraph[{load\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf load\+\_\+reg} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classphase__shift_ab7c5943987c8a1350ba51a7df6a4c9e1}


Definition at line {\bf 24} of file {\bf phase\+\_\+shift.\+vhd}.

\index{phase\+\_\+shift@{phase\+\_\+shift}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!phase\+\_\+shift@{phase\+\_\+shift}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classphase__shift_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf phase\+\_\+shift.\+vhd}.

\index{phase\+\_\+shift@{phase\+\_\+shift}!reg\+\_\+chain\+\_\+size@{reg\+\_\+chain\+\_\+size}}
\index{reg\+\_\+chain\+\_\+size@{reg\+\_\+chain\+\_\+size}!phase\+\_\+shift@{phase\+\_\+shift}}
\paragraph[{reg\+\_\+chain\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\+\_\+chain\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classphase__shift_a7ee380e0dd344838b50ab38cb0950c6f}


Definition at line {\bf 17} of file {\bf phase\+\_\+shift.\+vhd}.

\index{phase\+\_\+shift@{phase\+\_\+shift}!reg\+\_\+sel@{reg\+\_\+sel}}
\index{reg\+\_\+sel@{reg\+\_\+sel}!phase\+\_\+shift@{phase\+\_\+shift}}
\paragraph[{reg\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reg\+\_\+sel} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classphase__shift_a7712e67eb4ec245f4c28ba9d64237bfa}


Definition at line {\bf 25} of file {\bf phase\+\_\+shift.\+vhd}.

\index{phase\+\_\+shift@{phase\+\_\+shift}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!phase\+\_\+shift@{phase\+\_\+shift}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classphase__shift_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 22} of file {\bf phase\+\_\+shift.\+vhd}.

\index{phase\+\_\+shift@{phase\+\_\+shift}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!phase\+\_\+shift@{phase\+\_\+shift}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classphase__shift_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf phase\+\_\+shift.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/reg\+\_\+phase\+\_\+shift/{\bf phase\+\_\+shift.\+vhd}\end{DoxyCompactItemize}
