URL: http://ptolemy.eecs.berkeley.edu/papers/codesign/codes94.ps.Z
Refering-URL: http://ptolemy.eecs.berkeley.edu/papers/codesign/
Root-URL: http://www.cs.berkeley.edu
Title: The GCLP algorithm for hardware/software partitioning has been presented. The algorithm maps the selected node
Author: [] Asawaree Kalavade, Edward A. Lee, Manifestations Asawaree Kalavade, Edward A. Lee, R. Gupta, Giovanni DeMicheli, Ernst R., Henkel J., Codesign, G. Sih, E. A. Lee, Hamada, T. Banerjee, S. Chau, P.M. Fellman, R.D, Mac-ropipelining E. D. Lagnese, D. E. Thomas, F. Vahid, D. Gajski, M. C. McFarland, T. J. Kowalski, [] R. Camposano, R. K. Brayton, Pierre G. Paulin, John P. Knight, Force-Directed [] J. Buck, S. Ha, E. A. Lee, D. G. Messerschmitt, [] J. Pino, S. Ha, E. Lee, J. Buck, 
Affiliation: Processing,  
Date: Sept. 1992.  40-51, June 1991.  
Address: Estes Park, Colorado,  San Francisco, CA, USA, 23-26 March 1992, New York, NY, USA:  
Note: 7 7.0: Conclusions  8.0: Acknowledgements This research was supported by a grant from the Semiconductor Research Corporation (SRC 94-DC-008). Pratyush Moghe and Prof. Jan Rabaey are gratefully acknowledged for helpful discussions.  Proceedings of the 31st Design Automation Conference, San Diego, CA, June 1994, pp 437-438. [2]  Sept. 1993, pp 16-28. [3]  European Conference on Design Automation, Brussels, Belgium, Feb.1992, pp 2-7. [4]  Proceedings of COM-PEURO92, IEEE Intl. Conference on Computer and Software Engineering, May 4-8, 1992, The Hague, The Netherlands, pp 580-585. [6]  Architectures, IEEE Transactions on Parallel and Distributed Systems, Vol. 4, No. 2, Feb. 1993, pp 175-187. [7]  Proceedings of ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech and Signal  IEEE, 1992, p. 597-600 vol. 5. [8]  IEEE Transactions on Computer Aided Design, Vol. 10, no. 7, July 1991, pp 847-860. [9]  Design, Proceedings of the 29th Design Automation Conference, June 1992, Anaheim, CA, pp 219-224. [10]  IEEE Transactions on Computer Aided Design, Vol. 9, no. 9, Sept. 1990, pp  Proc. of the Intl. Conference on Computer Aided Design (ICCAD), 1987, pp 324-326. [12]  ASICs, IEEE Transactions on CAD, Vol. 8, no. 6, June 89, pp 661-679. [13] J. M. Rabaey et. al. Fast Prototyping of datapath-intensive Architectures, IEEE Design and Test of Computers, pp.  appear: 1994.  
Abstract: The algorithm shows promising behavior. For the selected set of examples, the results compared favorably with the optimal solution. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> Asawaree Kalavade, Edward A. Lee, </author> <booktitle> Manifestations of Heterogeneity in Hardware/Software Codesign, Proceedings of the 31st Design Automation Conference, </booktitle> <address> San Diego, CA, </address> <month> June </month> <year> 1994, </year> <pages> pp 437-438. </pages>
Reference: [2] <author> Asawaree Kalavade, Edward A. Lee, </author> <title> A Hardware/Software Codesign Methodology for DSP applications, </title> <booktitle> IEEE Design and Test of Computers, </booktitle> <month> Sept. </month> <year> 1993, </year> <pages> pp 16-28. </pages>
Reference: [3] <author> R. Gupta, Giovanni DeMicheli, </author> <title> System-level Synthesis Using Re-programmable Components, </title> <booktitle> Proceedings of the European Conference on Design Automation, </booktitle> <address> Brussels, Belgium, </address> <publisher> Feb.1992, </publisher> <pages> pp 2-7. </pages>
Reference: [4] <author> Ernst R., Henkel J., </author> <title> Hardware/software Codesign of Embedded Controllers based on Hardware Extraction, </title> <booktitle> Handouts of the 1st Intl. Workshop on Hardware/Software Codesign, </booktitle> <address> Estes Park, Colorado, </address> <month> Sept. </month> <year> 1992. </year>
Reference: [5] <author> Edna Baros, Wolfgang Rosential, </author> <title> A Method for Hardware/Software Partitioning, </title> <booktitle> Proceedings of COM-PEURO92, IEEE Intl. Conference on Computer and Software Engineering, </booktitle> <month> May 4-8, </month> <year> 1992, </year> <title> The Hague, </title> <booktitle> The Netherlands, </booktitle> <pages> pp 580-585. </pages>
Reference: [6] <author> G. Sih, E. A. Lee, </author> <title> A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures, </title> <journal> IEEE Transactions on Parallel and Distributed Systems, </journal> <volume> Vol. 4, No. 2, </volume> <month> Feb. </month> <year> 1993, </year> <pages> pp 175-187. </pages>
Reference: [7] <author> Hamada, T. Banerjee, S. Chau, </author> <title> P.M. Fellman, R.D, Mac-ropipelining based heterogeneous multiprocessor scheduling, </title> <booktitle> Proceedings of ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech and Signal Processing, </booktitle> <address> San Francisco, CA, USA, 23-26 March 1992, New York, NY, USA: </address> <publisher> IEEE, </publisher> <year> 1992, </year> <editor> p. </editor> <volume> 597-600 vol. </volume> <pages> 5. </pages>
Reference: [8] <author> E. D. Lagnese, D. E. Thomas, </author> <title> Architectural Partitioning for System-level Synthesis of ICs, </title> <journal> IEEE Transactions on Computer Aided Design, </journal> <volume> Vol. 10, no. 7, </volume> <month> July </month> <year> 1991, </year> <pages> pp 847-860. </pages>
Reference: [9] <author> F. Vahid, D. Gajski, </author> <title> Specification Partitioning for System Design, </title> <booktitle> Proceedings of the 29th Design Automation Conference, </booktitle> <address> June 1992, Anaheim, CA, </address> <pages> pp 219-224. </pages>
Reference: [10] <author> M. C. McFarland, T. J. Kowalski, </author> <title> Incorporating Bottom-up Design into Hardware Synthesis, </title> <journal> IEEE Transactions on Computer Aided Design, </journal> <volume> Vol. 9, no. 9, </volume> <month> Sept. </month> <year> 1990, </year> <pages> pp 938-950. </pages>
Reference: [11] <author> R. Camposano, R. K. Brayton, </author> <title> Partitioning before Logic Synthesis, </title> <booktitle> Proc. of the Intl. Conference on Computer Aided Design (ICCAD), </booktitle> <year> 1987, </year> <pages> pp 324-326. </pages>
Reference: [12] <author> Pierre G. Paulin, John P. Knight, </author> <title> Force-Directed Scheduling for the Behavioral Synthesis of ASICs, </title> <journal> IEEE Transactions on CAD, </journal> <volume> Vol. 8, no. 6, </volume> <month> June 89, </month> <pages> pp 661-679. </pages>
Reference: [13] <author> J. M. Rabaey et. al. </author> <title> Fast Prototyping of datapath-intensive Architectures, </title> <booktitle> IEEE Design and Test of Computers, </booktitle> <pages> pp. 40-51, </pages> <month> June </month> <year> 1991. </year>
Reference: [14] <author> J. Buck, S. Ha, E. A. Lee, D. G. Messerschmitt, Ptolemy: </author> <title> a Framework for Simulating and Prototyping Heterogeneous Systems, </title> <journal> International Journal of Computer Simulation, special issue on Simulation Software Development, </journal> <month> January, </month> <year> 1994. </year>

References-found: 14

