
*** Running vivado
    with args -log design_1_control_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_control_0_1.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_control_0_1.tcl -notrace
Command: synth_design -top design_1_control_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 386.203 ; gain = 98.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_control_0_1' [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_control_0_1/synth/design_1_control_0_1.sv:57]
INFO: [Synth 8-6157] synthesizing module 'control' [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ipshared/2a8a/sources_1/new/control.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fsm' [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ipshared/2a8a/sources_1/new/fsm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (1#1) [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ipshared/2a8a/sources_1/new/fsm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (2#1) [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ipshared/2a8a/sources_1/new/control.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_control_0_1' (3#1) [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_control_0_1/synth/design_1_control_0_1.sv:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 440.578 ; gain = 153.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 440.578 ; gain = 153.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 440.578 ; gain = 153.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 770.625 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 770.625 ; gain = 483.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 770.625 ; gain = 483.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 770.625 ; gain = 483.180
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5545] ROM "prog_trig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prog" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "path_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "we_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000001 | 00000000000000000000000000000000
         program_a_start |                         00000010 | 00000000000000000000000000000001
               program_a |                         00000100 | 00000000000000000000000000000010
               capture_a |                         00001000 | 00000000000000000000000000000011
         program_b_start |                         00010000 | 00000000000000000000000000000100
               program_b |                         00100000 | 00000000000000000000000000000101
               capture_b |                         01000000 | 00000000000000000000000000000110
                  finish |                         10000000 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 770.625 ; gain = 483.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 4     
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[31]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[30]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[29]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[28]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[27]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[26]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[25]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[24]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[23]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[22]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[21]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[20]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[19]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[18]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[17]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[16]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[15]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[14]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[13]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[12]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[11]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[10]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[9]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[8]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[7]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[6]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[5]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/f0/state_reg[4]' (FDC) to 'inst/f0/state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/f0/state_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 770.625 ; gain = 483.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 772.215 ; gain = 484.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 772.289 ; gain = 484.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 791.855 ; gain = 504.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 791.855 ; gain = 504.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 791.855 ; gain = 504.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 791.855 ; gain = 504.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 791.855 ; gain = 504.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 791.855 ; gain = 504.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 791.855 ; gain = 504.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |    28|
|3     |LUT2   |     4|
|4     |LUT3   |    33|
|5     |LUT4   |     7|
|6     |LUT5   |     1|
|7     |LUT6   |     5|
|8     |FDCE   |    26|
|9     |FDPE   |    13|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   124|
|2     |  inst   |control |   124|
|3     |    f0   |fsm     |    62|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 791.855 ; gain = 504.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 791.855 ; gain = 174.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 791.855 ; gain = 504.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 791.855 ; gain = 515.883
INFO: [Common 17-1381] The checkpoint 'K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/design_1_control_0_1_synth_1/design_1_control_0_1.dcp' has been generated.
