// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xfreq_serial.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XFreq_serial_CfgInitialize(XFreq_serial *InstancePtr, XFreq_serial_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Freq_periph_bus_BaseAddress = ConfigPtr->Freq_periph_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XFreq_serial_Start(XFreq_serial *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFreq_serial_ReadReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_AP_CTRL) & 0x80;
    XFreq_serial_WriteReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XFreq_serial_IsDone(XFreq_serial *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFreq_serial_ReadReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XFreq_serial_IsIdle(XFreq_serial *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFreq_serial_ReadReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XFreq_serial_IsReady(XFreq_serial *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFreq_serial_ReadReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XFreq_serial_EnableAutoRestart(XFreq_serial *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFreq_serial_WriteReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_AP_CTRL, 0x80);
}

void XFreq_serial_DisableAutoRestart(XFreq_serial *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFreq_serial_WriteReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_AP_CTRL, 0);
}

void XFreq_serial_Set_seed_V(XFreq_serial *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFreq_serial_WriteReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SEED_V_DATA, Data);
}

u32 XFreq_serial_Get_seed_V(XFreq_serial *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFreq_serial_ReadReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SEED_V_DATA);
    return Data;
}

void XFreq_serial_Set_n_V(XFreq_serial *InstancePtr, u64 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFreq_serial_WriteReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_N_V_DATA, (u32)(Data));
    XFreq_serial_WriteReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_N_V_DATA + 4, (u32)(Data >> 32));
}

u64 XFreq_serial_Get_n_V(XFreq_serial *InstancePtr) {
    u64 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFreq_serial_ReadReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_N_V_DATA);
    Data += (u64)XFreq_serial_ReadReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_N_V_DATA + 4) << 32;
    return Data;
}

void XFreq_serial_Set_offset_V(XFreq_serial *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFreq_serial_WriteReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_OFFSET_V_DATA, Data);
}

u32 XFreq_serial_Get_offset_V(XFreq_serial *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFreq_serial_ReadReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_OFFSET_V_DATA);
    return Data;
}

u32 XFreq_serial_Get_freqStream_V_BaseAddress(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_BASE);
}

u32 XFreq_serial_Get_freqStream_V_HighAddress(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_HIGH);
}

u32 XFreq_serial_Get_freqStream_V_TotalBytes(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_BASE + 1);
}

u32 XFreq_serial_Get_freqStream_V_BitWidth(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFREQ_SERIAL_FREQ_PERIPH_BUS_WIDTH_FREQSTREAM_V;
}

u32 XFreq_serial_Get_freqStream_V_Depth(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFREQ_SERIAL_FREQ_PERIPH_BUS_DEPTH_FREQSTREAM_V;
}

u32 XFreq_serial_Write_freqStream_V_Words(XFreq_serial *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XFreq_serial_Read_freqStream_V_Words(XFreq_serial *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XFreq_serial_Write_freqStream_V_Bytes(XFreq_serial *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XFreq_serial_Read_freqStream_V_Bytes(XFreq_serial *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_BASE + offset + i);
    }
    return length;
}

u32 XFreq_serial_Get_serialTwoStream_V_BaseAddress(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_BASE);
}

u32 XFreq_serial_Get_serialTwoStream_V_HighAddress(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_HIGH);
}

u32 XFreq_serial_Get_serialTwoStream_V_TotalBytes(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_BASE + 1);
}

u32 XFreq_serial_Get_serialTwoStream_V_BitWidth(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFREQ_SERIAL_FREQ_PERIPH_BUS_WIDTH_SERIALTWOSTREAM_V;
}

u32 XFreq_serial_Get_serialTwoStream_V_Depth(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFREQ_SERIAL_FREQ_PERIPH_BUS_DEPTH_SERIALTWOSTREAM_V;
}

u32 XFreq_serial_Write_serialTwoStream_V_Words(XFreq_serial *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XFreq_serial_Read_serialTwoStream_V_Words(XFreq_serial *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XFreq_serial_Write_serialTwoStream_V_Bytes(XFreq_serial *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XFreq_serial_Read_serialTwoStream_V_Bytes(XFreq_serial *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_BASE + offset + i);
    }
    return length;
}

u32 XFreq_serial_Get_serialThreeStream_V_BaseAddress(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_BASE);
}

u32 XFreq_serial_Get_serialThreeStream_V_HighAddress(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_HIGH);
}

u32 XFreq_serial_Get_serialThreeStream_V_TotalBytes(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_BASE + 1);
}

u32 XFreq_serial_Get_serialThreeStream_V_BitWidth(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFREQ_SERIAL_FREQ_PERIPH_BUS_WIDTH_SERIALTHREESTREAM_V;
}

u32 XFreq_serial_Get_serialThreeStream_V_Depth(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFREQ_SERIAL_FREQ_PERIPH_BUS_DEPTH_SERIALTHREESTREAM_V;
}

u32 XFreq_serial_Write_serialThreeStream_V_Words(XFreq_serial *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XFreq_serial_Read_serialThreeStream_V_Words(XFreq_serial *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XFreq_serial_Write_serialThreeStream_V_Bytes(XFreq_serial *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XFreq_serial_Read_serialThreeStream_V_Bytes(XFreq_serial *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_HIGH - XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Freq_periph_bus_BaseAddress + XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_BASE + offset + i);
    }
    return length;
}

void XFreq_serial_InterruptGlobalEnable(XFreq_serial *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFreq_serial_WriteReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_GIE, 1);
}

void XFreq_serial_InterruptGlobalDisable(XFreq_serial *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFreq_serial_WriteReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_GIE, 0);
}

void XFreq_serial_InterruptEnable(XFreq_serial *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XFreq_serial_ReadReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_IER);
    XFreq_serial_WriteReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_IER, Register | Mask);
}

void XFreq_serial_InterruptDisable(XFreq_serial *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XFreq_serial_ReadReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_IER);
    XFreq_serial_WriteReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_IER, Register & (~Mask));
}

void XFreq_serial_InterruptClear(XFreq_serial *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFreq_serial_WriteReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_ISR, Mask);
}

u32 XFreq_serial_InterruptGetEnabled(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFreq_serial_ReadReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_IER);
}

u32 XFreq_serial_InterruptGetStatus(XFreq_serial *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFreq_serial_ReadReg(InstancePtr->Freq_periph_bus_BaseAddress, XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_ISR);
}

