
MySPI003.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e80  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a000  08002fb0  08002fb0  00012fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cfb0  0800cfb0  0001cfb8  2**0
                  CONTENTS
  4 .ARM          00000000  0800cfb0  0800cfb0  0001cfb8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800cfb0  0800cfb8  0001cfb8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cfb0  0800cfb0  0001cfb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cfb4  0800cfb4  0001cfb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001cfb8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000002c  20000000  0800cfb8  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800cfb8  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0001cfb8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000197d  00000000  00000000  0001cfe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000007cc  00000000  00000000  0001e95e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001e0  00000000  00000000  0001f130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000178  00000000  00000000  0001f310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000eb0  00000000  00000000  0001f488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001103  00000000  00000000  00020338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000049a3  00000000  00000000  0002143b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00025dde  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000608  00000000  00000000  00025e30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08002f98 	.word	0x08002f98

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08002f98 	.word	0x08002f98

08000170 <HTFT_voidWriteCommand>:
#include "HTFT_private.h"
#include "HTFT_config.h"


static void HTFT_voidWriteCommand ( u8 HTFT_u8Command )
{
 8000170:	b580      	push	{r7, lr}
 8000172:	b082      	sub	sp, #8
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	71fb      	strb	r3, [r7, #7]
  //pin A0 in TFT diplay are used to control type of signal which is passing through
  //pin SDA which is used to communicate as MOSI pin in SPI protocol
  //if A0->1 then SDA->DATA , and if A0->0 then SDA-> command
  //A0 ----> HTFT_DataCommand_PORT_PIN
  MGPIO_voidSetPinValue ( HTFT_DataCommand_PORT_PIN , MGPIO_LOW);
 800017a:	2200      	movs	r2, #0
 800017c:	2102      	movs	r1, #2
 800017e:	2000      	movs	r0, #0
 8000180:	f002 fcd0 	bl	8002b24 <MGPIO_voidSetPinValue>
  MSPI_voidSendCharSynch( HTFT_u8Command);
 8000184:	79fb      	ldrb	r3, [r7, #7]
 8000186:	4618      	mov	r0, r3
 8000188:	f002 fdea 	bl	8002d60 <MSPI_voidSendCharSynch>

}
 800018c:	bf00      	nop
 800018e:	3708      	adds	r7, #8
 8000190:	46bd      	mov	sp, r7
 8000192:	bd80      	pop	{r7, pc}

08000194 <HTFT_voidWriteData>:

static void HTFT_voidWriteData ( u8 HTFT_u8Data )
{
 8000194:	b580      	push	{r7, lr}
 8000196:	b082      	sub	sp, #8
 8000198:	af00      	add	r7, sp, #0
 800019a:	4603      	mov	r3, r0
 800019c:	71fb      	strb	r3, [r7, #7]
  //pin A0 in TFT diplay are used to control type of signal which is passing through
  //pin SDA which is used to communicate as MOSI pin in SPI protocol
  //if A0->1 then SDA->DATA , and if A0->0 then SDA-> command
  //A0 ----> HTFT_DataCommand_PORT_PIN
  MGPIO_voidSetPinValue ( HTFT_DataCommand_PORT_PIN , MGPIO_HIGH);
 800019e:	2201      	movs	r2, #1
 80001a0:	2102      	movs	r1, #2
 80001a2:	2000      	movs	r0, #0
 80001a4:	f002 fcbe 	bl	8002b24 <MGPIO_voidSetPinValue>
  MSPI_voidSendCharSynch( HTFT_u8Data);
 80001a8:	79fb      	ldrb	r3, [r7, #7]
 80001aa:	4618      	mov	r0, r3
 80001ac:	f002 fdd8 	bl	8002d60 <MSPI_voidSendCharSynch>


}
 80001b0:	bf00      	nop
 80001b2:	3708      	adds	r7, #8
 80001b4:	46bd      	mov	sp, r7
 80001b6:	bd80      	pop	{r7, pc}

080001b8 <HTFT_voidInit>:

void HTFT_voidInit ( void )
 {
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
  /* Reset Puls To Initializing All registers*/
  //RESET pin in TFT display ---->HTFT_Reset_Port_Pin
  MGPIO_voidSetPinValue( HTFTResetPortPin , MGPIO_LOW );
 80001bc:	2200      	movs	r2, #0
 80001be:	2101      	movs	r1, #1
 80001c0:	2000      	movs	r0, #0
 80001c2:	f002 fcaf 	bl	8002b24 <MGPIO_voidSetPinValue>
  MSTK_voidDelay(1000);
 80001c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001ca:	f002 fe0b 	bl	8002de4 <MSTK_voidDelay>
  MGPIO_voidSetPinValue( HTFTResetPortPin , MGPIO_HIGH );
 80001ce:	2201      	movs	r2, #1
 80001d0:	2101      	movs	r1, #1
 80001d2:	2000      	movs	r0, #0
 80001d4:	f002 fca6 	bl	8002b24 <MGPIO_voidSetPinValue>
  MSTK_voidDelay(150000);
 80001d8:	480e      	ldr	r0, [pc, #56]	; (8000214 <HTFT_voidInit+0x5c>)
 80001da:	f002 fe03 	bl	8002de4 <MSTK_voidDelay>

  HTFT_voidWriteCommand( SLPOUT ) ;   // take display out of sleep mode
 80001de:	2011      	movs	r0, #17
 80001e0:	f7ff ffc6 	bl	8000170 <HTFT_voidWriteCommand>
  MSTK_voidDelay       ( 150000 ) ;   // wait 150mS for TFT driver circuits
 80001e4:	480b      	ldr	r0, [pc, #44]	; (8000214 <HTFT_voidInit+0x5c>)
 80001e6:	f002 fdfd 	bl	8002de4 <MSTK_voidDelay>


  HTFT_voidWriteCommand( COLMOD ) ;   // select color mode:
 80001ea:	203a      	movs	r0, #58	; 0x3a
 80001ec:	f7ff ffc0 	bl	8000170 <HTFT_voidWriteCommand>
  HTFT_voidWriteData   ( 0x05   ) ;   // mode 5 = 16bit pixels (RGB565)
 80001f0:	2005      	movs	r0, #5
 80001f2:	f7ff ffcf 	bl	8000194 <HTFT_voidWriteData>


  HTFT_voidWriteCommand( DISPON ) ;   // turn display on!
 80001f6:	2029      	movs	r0, #41	; 0x29
 80001f8:	f7ff ffba 	bl	8000170 <HTFT_voidWriteCommand>
  MSTK_voidDelay   ( 1000 );
 80001fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000200:	f002 fdf0 	bl	8002de4 <MSTK_voidDelay>

  	/* Remap TFT addresses ( x = 0 , y = 0 Start From The Left Top Of The TFT ) */
    //so we change the zero point of cordination to (x=127,y=159) look at page67
    //of datasheet 9.11.1 When 128RGBx160 (GM= “11”)
  HTFT_voidWriteCommand( MADCTL );
 8000204:	2036      	movs	r0, #54	; 0x36
 8000206:	f7ff ffb3 	bl	8000170 <HTFT_voidWriteCommand>
  HTFT_voidWriteData   ( 0xC0 );
 800020a:	20c0      	movs	r0, #192	; 0xc0
 800020c:	f7ff ffc2 	bl	8000194 <HTFT_voidWriteData>
}
 8000210:	bf00      	nop
 8000212:	bd80      	pop	{r7, pc}
 8000214:	000249f0 	.word	0x000249f0

08000218 <HTFT_voidFillImage>:

//we use (const) word to save image in flash memory as temporary solution for
//training
void HTFT_voidFillImage ( const u16 * HTFT_ptrImage )
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b084      	sub	sp, #16
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]

	u8 LOC_u8CountX ;
	u8 LOC_u8CountY ;
	u16 LOC_u8Data  ;

	for( LOC_u8CountY  = 0 ; LOC_u8CountY  < 160 ; LOC_u8CountY ++ )
 8000220:	2300      	movs	r3, #0
 8000222:	73bb      	strb	r3, [r7, #14]
 8000224:	e034      	b.n	8000290 <HTFT_voidFillImage+0x78>
	{
		HTFT_voidWriteCommand( CASET         ) ; // set column range (x0,x1)
 8000226:	202a      	movs	r0, #42	; 0x2a
 8000228:	f7ff ffa2 	bl	8000170 <HTFT_voidWriteCommand>
		HTFT_voidWriteData   ( 0             ) ;
 800022c:	2000      	movs	r0, #0
 800022e:	f7ff ffb1 	bl	8000194 <HTFT_voidWriteData>
		HTFT_voidWriteData   ( 0             ) ;
 8000232:	2000      	movs	r0, #0
 8000234:	f7ff ffae 	bl	8000194 <HTFT_voidWriteData>
		HTFT_voidWriteCommand( RASET         ) ; // set row range (y0,y1)
 8000238:	202b      	movs	r0, #43	; 0x2b
 800023a:	f7ff ff99 	bl	8000170 <HTFT_voidWriteCommand>
		HTFT_voidWriteData   ( 0             ) ;
 800023e:	2000      	movs	r0, #0
 8000240:	f7ff ffa8 	bl	8000194 <HTFT_voidWriteData>
		HTFT_voidWriteData   ( LOC_u8CountY  ) ;
 8000244:	7bbb      	ldrb	r3, [r7, #14]
 8000246:	4618      	mov	r0, r3
 8000248:	f7ff ffa4 	bl	8000194 <HTFT_voidWriteData>

		HTFT_voidWriteCommand( RAMWR         ) ; // memory write
 800024c:	202c      	movs	r0, #44	; 0x2c
 800024e:	f7ff ff8f 	bl	8000170 <HTFT_voidWriteCommand>

		for ( LOC_u8CountX = 0 ; LOC_u8CountX < 128 ; LOC_u8CountX++ )
 8000252:	2300      	movs	r3, #0
 8000254:	73fb      	strb	r3, [r7, #15]
 8000256:	e014      	b.n	8000282 <HTFT_voidFillImage+0x6a>
		{
			/* Get Pixel To Send */
			LOC_u8Data = *HTFT_ptrImage ;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	881b      	ldrh	r3, [r3, #0]
 800025c:	81bb      	strh	r3, [r7, #12]

			HTFT_voidWriteData ( LOC_u8Data >> 8   ); // write high byte
 800025e:	89bb      	ldrh	r3, [r7, #12]
 8000260:	0a1b      	lsrs	r3, r3, #8
 8000262:	b29b      	uxth	r3, r3
 8000264:	b2db      	uxtb	r3, r3
 8000266:	4618      	mov	r0, r3
 8000268:	f7ff ff94 	bl	8000194 <HTFT_voidWriteData>
			HTFT_voidWriteData ( LOC_u8Data & 0xFF ); // write low byte
 800026c:	89bb      	ldrh	r3, [r7, #12]
 800026e:	b2db      	uxtb	r3, r3
 8000270:	4618      	mov	r0, r3
 8000272:	f7ff ff8f 	bl	8000194 <HTFT_voidWriteData>

			/* Move to next Pixel */
			HTFT_ptrImage ++;
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	3302      	adds	r3, #2
 800027a:	607b      	str	r3, [r7, #4]
		for ( LOC_u8CountX = 0 ; LOC_u8CountX < 128 ; LOC_u8CountX++ )
 800027c:	7bfb      	ldrb	r3, [r7, #15]
 800027e:	3301      	adds	r3, #1
 8000280:	73fb      	strb	r3, [r7, #15]
 8000282:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000286:	2b00      	cmp	r3, #0
 8000288:	dae6      	bge.n	8000258 <HTFT_voidFillImage+0x40>
	for( LOC_u8CountY  = 0 ; LOC_u8CountY  < 160 ; LOC_u8CountY ++ )
 800028a:	7bbb      	ldrb	r3, [r7, #14]
 800028c:	3301      	adds	r3, #1
 800028e:	73bb      	strb	r3, [r7, #14]
 8000290:	7bbb      	ldrb	r3, [r7, #14]
 8000292:	2b9f      	cmp	r3, #159	; 0x9f
 8000294:	d9c7      	bls.n	8000226 <HTFT_voidFillImage+0xe>

		}
	}

}
 8000296:	bf00      	nop
 8000298:	bf00      	nop
 800029a:	3710      	adds	r7, #16
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}

080002a0 <MGPIO_voidSetPAMode_CRL>:
#include "MGPIO_config.h"


///////// PORTA PIN direction //////////////////
static void MGPIO_voidSetPAMode_CRL(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRL_BITS MGPIO_ModeBit0,MGPIOX_CRL_BITS MGPIO_ModeBit1,MGPIOX_CRL_BITS MGPIO_ConfigBit0,MGPIOX_CRL_BITS MGPIO_ConfigBit1)
{
 80002a0:	b490      	push	{r4, r7}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	4604      	mov	r4, r0
 80002a8:	4608      	mov	r0, r1
 80002aa:	4611      	mov	r1, r2
 80002ac:	461a      	mov	r2, r3
 80002ae:	4623      	mov	r3, r4
 80002b0:	71fb      	strb	r3, [r7, #7]
 80002b2:	4603      	mov	r3, r0
 80002b4:	71bb      	strb	r3, [r7, #6]
 80002b6:	460b      	mov	r3, r1
 80002b8:	717b      	strb	r3, [r7, #5]
 80002ba:	4613      	mov	r3, r2
 80002bc:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 80002be:	79fb      	ldrb	r3, [r7, #7]
 80002c0:	2b03      	cmp	r3, #3
 80002c2:	f200 82cc 	bhi.w	800085e <MGPIO_voidSetPAMode_CRL+0x5be>
 80002c6:	a201      	add	r2, pc, #4	; (adr r2, 80002cc <MGPIO_voidSetPAMode_CRL+0x2c>)
 80002c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002cc:	080002dd 	.word	0x080002dd
 80002d0:	080003fb 	.word	0x080003fb
 80002d4:	08000571 	.word	0x08000571
 80002d8:	080006e3 	.word	0x080006e3
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 80002dc:	79bb      	ldrb	r3, [r7, #6]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d12c      	bne.n	800033c <MGPIO_voidSetPAMode_CRL+0x9c>
    	{
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80002e2:	4ba2      	ldr	r3, [pc, #648]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	797a      	ldrb	r2, [r7, #5]
 80002e8:	2101      	movs	r1, #1
 80002ea:	fa01 f202 	lsl.w	r2, r1, r2
 80002ee:	43d2      	mvns	r2, r2
 80002f0:	4611      	mov	r1, r2
 80002f2:	4a9e      	ldr	r2, [pc, #632]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80002f4:	400b      	ands	r3, r1
 80002f6:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80002f8:	4b9c      	ldr	r3, [pc, #624]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	793a      	ldrb	r2, [r7, #4]
 80002fe:	2101      	movs	r1, #1
 8000300:	fa01 f202 	lsl.w	r2, r1, r2
 8000304:	43d2      	mvns	r2, r2
 8000306:	4611      	mov	r1, r2
 8000308:	4a98      	ldr	r2, [pc, #608]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800030a:	400b      	ands	r3, r1
 800030c:	6013      	str	r3, [r2, #0]
             CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 800030e:	4b97      	ldr	r3, [pc, #604]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	7c3a      	ldrb	r2, [r7, #16]
 8000314:	2101      	movs	r1, #1
 8000316:	fa01 f202 	lsl.w	r2, r1, r2
 800031a:	43d2      	mvns	r2, r2
 800031c:	4611      	mov	r1, r2
 800031e:	4a93      	ldr	r2, [pc, #588]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000320:	400b      	ands	r3, r1
 8000322:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000324:	4b91      	ldr	r3, [pc, #580]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	7d3a      	ldrb	r2, [r7, #20]
 800032a:	2101      	movs	r1, #1
 800032c:	fa01 f202 	lsl.w	r2, r1, r2
 8000330:	43d2      	mvns	r2, r2
 8000332:	4611      	mov	r1, r2
 8000334:	4a8d      	ldr	r2, [pc, #564]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000336:	400b      	ands	r3, r1
 8000338:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
		}

     break;
 800033a:	e289      	b.n	8000850 <MGPIO_voidSetPAMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 800033c:	79bb      	ldrb	r3, [r7, #6]
 800033e:	2b01      	cmp	r3, #1
 8000340:	d12b      	bne.n	800039a <MGPIO_voidSetPAMode_CRL+0xfa>
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000342:	4b8a      	ldr	r3, [pc, #552]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	797a      	ldrb	r2, [r7, #5]
 8000348:	2101      	movs	r1, #1
 800034a:	fa01 f202 	lsl.w	r2, r1, r2
 800034e:	43d2      	mvns	r2, r2
 8000350:	4611      	mov	r1, r2
 8000352:	4a86      	ldr	r2, [pc, #536]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000354:	400b      	ands	r3, r1
 8000356:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000358:	4b84      	ldr	r3, [pc, #528]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	793a      	ldrb	r2, [r7, #4]
 800035e:	2101      	movs	r1, #1
 8000360:	fa01 f202 	lsl.w	r2, r1, r2
 8000364:	43d2      	mvns	r2, r2
 8000366:	4611      	mov	r1, r2
 8000368:	4a80      	ldr	r2, [pc, #512]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800036a:	400b      	ands	r3, r1
 800036c:	6013      	str	r3, [r2, #0]
    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 800036e:	4b7f      	ldr	r3, [pc, #508]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	7c3a      	ldrb	r2, [r7, #16]
 8000374:	2101      	movs	r1, #1
 8000376:	fa01 f202 	lsl.w	r2, r1, r2
 800037a:	4611      	mov	r1, r2
 800037c:	4a7b      	ldr	r2, [pc, #492]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800037e:	430b      	orrs	r3, r1
 8000380:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000382:	4b7a      	ldr	r3, [pc, #488]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	7d3a      	ldrb	r2, [r7, #20]
 8000388:	2101      	movs	r1, #1
 800038a:	fa01 f202 	lsl.w	r2, r1, r2
 800038e:	43d2      	mvns	r2, r2
 8000390:	4611      	mov	r1, r2
 8000392:	4a76      	ldr	r2, [pc, #472]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000394:	400b      	ands	r3, r1
 8000396:	6013      	str	r3, [r2, #0]
     break;
 8000398:	e25a      	b.n	8000850 <MGPIO_voidSetPAMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 800039a:	79bb      	ldrb	r3, [r7, #6]
 800039c:	2b02      	cmp	r3, #2
 800039e:	f040 8257 	bne.w	8000850 <MGPIO_voidSetPAMode_CRL+0x5b0>
    		CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80003a2:	4b72      	ldr	r3, [pc, #456]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	797a      	ldrb	r2, [r7, #5]
 80003a8:	2101      	movs	r1, #1
 80003aa:	fa01 f202 	lsl.w	r2, r1, r2
 80003ae:	43d2      	mvns	r2, r2
 80003b0:	4611      	mov	r1, r2
 80003b2:	4a6e      	ldr	r2, [pc, #440]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003b4:	400b      	ands	r3, r1
 80003b6:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80003b8:	4b6c      	ldr	r3, [pc, #432]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	793a      	ldrb	r2, [r7, #4]
 80003be:	2101      	movs	r1, #1
 80003c0:	fa01 f202 	lsl.w	r2, r1, r2
 80003c4:	43d2      	mvns	r2, r2
 80003c6:	4611      	mov	r1, r2
 80003c8:	4a68      	ldr	r2, [pc, #416]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003ca:	400b      	ands	r3, r1
 80003cc:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80003ce:	4b67      	ldr	r3, [pc, #412]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	7c3a      	ldrb	r2, [r7, #16]
 80003d4:	2101      	movs	r1, #1
 80003d6:	fa01 f202 	lsl.w	r2, r1, r2
 80003da:	43d2      	mvns	r2, r2
 80003dc:	4611      	mov	r1, r2
 80003de:	4a63      	ldr	r2, [pc, #396]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003e0:	400b      	ands	r3, r1
 80003e2:	6013      	str	r3, [r2, #0]
    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 80003e4:	4b61      	ldr	r3, [pc, #388]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	7d3a      	ldrb	r2, [r7, #20]
 80003ea:	2101      	movs	r1, #1
 80003ec:	fa01 f202 	lsl.w	r2, r1, r2
 80003f0:	4611      	mov	r1, r2
 80003f2:	4a5e      	ldr	r2, [pc, #376]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80003f4:	430b      	orrs	r3, r1
 80003f6:	6013      	str	r3, [r2, #0]
     break;
 80003f8:	e22a      	b.n	8000850 <MGPIO_voidSetPAMode_CRL+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80003fa:	79bb      	ldrb	r3, [r7, #6]
 80003fc:	2b03      	cmp	r3, #3
 80003fe:	d12b      	bne.n	8000458 <MGPIO_voidSetPAMode_CRL+0x1b8>
    	{
    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000400:	4b5a      	ldr	r3, [pc, #360]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	797a      	ldrb	r2, [r7, #5]
 8000406:	2101      	movs	r1, #1
 8000408:	fa01 f202 	lsl.w	r2, r1, r2
 800040c:	4611      	mov	r1, r2
 800040e:	4a57      	ldr	r2, [pc, #348]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000410:	430b      	orrs	r3, r1
 8000412:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000414:	4b55      	ldr	r3, [pc, #340]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	793a      	ldrb	r2, [r7, #4]
 800041a:	2101      	movs	r1, #1
 800041c:	fa01 f202 	lsl.w	r2, r1, r2
 8000420:	43d2      	mvns	r2, r2
 8000422:	4611      	mov	r1, r2
 8000424:	4a51      	ldr	r2, [pc, #324]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000426:	400b      	ands	r3, r1
 8000428:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 800042a:	4b50      	ldr	r3, [pc, #320]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	7c3a      	ldrb	r2, [r7, #16]
 8000430:	2101      	movs	r1, #1
 8000432:	fa01 f202 	lsl.w	r2, r1, r2
 8000436:	43d2      	mvns	r2, r2
 8000438:	4611      	mov	r1, r2
 800043a:	4a4c      	ldr	r2, [pc, #304]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800043c:	400b      	ands	r3, r1
 800043e:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000440:	4b4a      	ldr	r3, [pc, #296]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	7d3a      	ldrb	r2, [r7, #20]
 8000446:	2101      	movs	r1, #1
 8000448:	fa01 f202 	lsl.w	r2, r1, r2
 800044c:	43d2      	mvns	r2, r2
 800044e:	4611      	mov	r1, r2
 8000450:	4a46      	ldr	r2, [pc, #280]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000452:	400b      	ands	r3, r1
 8000454:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);


    	}

    break;
 8000456:	e1fd      	b.n	8000854 <MGPIO_voidSetPAMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8000458:	79bb      	ldrb	r3, [r7, #6]
 800045a:	2b04      	cmp	r3, #4
 800045c:	d12a      	bne.n	80004b4 <MGPIO_voidSetPAMode_CRL+0x214>
    		SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 800045e:	4b43      	ldr	r3, [pc, #268]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	797a      	ldrb	r2, [r7, #5]
 8000464:	2101      	movs	r1, #1
 8000466:	fa01 f202 	lsl.w	r2, r1, r2
 800046a:	4611      	mov	r1, r2
 800046c:	4a3f      	ldr	r2, [pc, #252]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800046e:	430b      	orrs	r3, r1
 8000470:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000472:	4b3e      	ldr	r3, [pc, #248]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	793a      	ldrb	r2, [r7, #4]
 8000478:	2101      	movs	r1, #1
 800047a:	fa01 f202 	lsl.w	r2, r1, r2
 800047e:	43d2      	mvns	r2, r2
 8000480:	4611      	mov	r1, r2
 8000482:	4a3a      	ldr	r2, [pc, #232]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000484:	400b      	ands	r3, r1
 8000486:	6013      	str	r3, [r2, #0]
    		SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000488:	4b38      	ldr	r3, [pc, #224]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	7c3a      	ldrb	r2, [r7, #16]
 800048e:	2101      	movs	r1, #1
 8000490:	fa01 f202 	lsl.w	r2, r1, r2
 8000494:	4611      	mov	r1, r2
 8000496:	4a35      	ldr	r2, [pc, #212]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000498:	430b      	orrs	r3, r1
 800049a:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 800049c:	4b33      	ldr	r3, [pc, #204]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	7d3a      	ldrb	r2, [r7, #20]
 80004a2:	2101      	movs	r1, #1
 80004a4:	fa01 f202 	lsl.w	r2, r1, r2
 80004a8:	43d2      	mvns	r2, r2
 80004aa:	4611      	mov	r1, r2
 80004ac:	4a2f      	ldr	r2, [pc, #188]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80004ae:	400b      	ands	r3, r1
 80004b0:	6013      	str	r3, [r2, #0]
    break;
 80004b2:	e1cf      	b.n	8000854 <MGPIO_voidSetPAMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80004b4:	79bb      	ldrb	r3, [r7, #6]
 80004b6:	2b05      	cmp	r3, #5
 80004b8:	d12a      	bne.n	8000510 <MGPIO_voidSetPAMode_CRL+0x270>
    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80004ba:	4b2c      	ldr	r3, [pc, #176]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	797a      	ldrb	r2, [r7, #5]
 80004c0:	2101      	movs	r1, #1
 80004c2:	fa01 f202 	lsl.w	r2, r1, r2
 80004c6:	4611      	mov	r1, r2
 80004c8:	4a28      	ldr	r2, [pc, #160]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80004ca:	430b      	orrs	r3, r1
 80004cc:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80004ce:	4b27      	ldr	r3, [pc, #156]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	793a      	ldrb	r2, [r7, #4]
 80004d4:	2101      	movs	r1, #1
 80004d6:	fa01 f202 	lsl.w	r2, r1, r2
 80004da:	43d2      	mvns	r2, r2
 80004dc:	4611      	mov	r1, r2
 80004de:	4a23      	ldr	r2, [pc, #140]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80004e0:	400b      	ands	r3, r1
 80004e2:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80004e4:	4b21      	ldr	r3, [pc, #132]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	7c3a      	ldrb	r2, [r7, #16]
 80004ea:	2101      	movs	r1, #1
 80004ec:	fa01 f202 	lsl.w	r2, r1, r2
 80004f0:	43d2      	mvns	r2, r2
 80004f2:	4611      	mov	r1, r2
 80004f4:	4a1d      	ldr	r2, [pc, #116]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80004f6:	400b      	ands	r3, r1
 80004f8:	6013      	str	r3, [r2, #0]
    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 80004fa:	4b1c      	ldr	r3, [pc, #112]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	7d3a      	ldrb	r2, [r7, #20]
 8000500:	2101      	movs	r1, #1
 8000502:	fa01 f202 	lsl.w	r2, r1, r2
 8000506:	4611      	mov	r1, r2
 8000508:	4a18      	ldr	r2, [pc, #96]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800050a:	430b      	orrs	r3, r1
 800050c:	6013      	str	r3, [r2, #0]
    break;
 800050e:	e1a1      	b.n	8000854 <MGPIO_voidSetPAMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8000510:	79bb      	ldrb	r3, [r7, #6]
 8000512:	2b06      	cmp	r3, #6
 8000514:	f040 819e 	bne.w	8000854 <MGPIO_voidSetPAMode_CRL+0x5b4>
    		  SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000518:	4b14      	ldr	r3, [pc, #80]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	797a      	ldrb	r2, [r7, #5]
 800051e:	2101      	movs	r1, #1
 8000520:	fa01 f202 	lsl.w	r2, r1, r2
 8000524:	4611      	mov	r1, r2
 8000526:	4a11      	ldr	r2, [pc, #68]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000528:	430b      	orrs	r3, r1
 800052a:	6013      	str	r3, [r2, #0]
    		  CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 800052c:	4b0f      	ldr	r3, [pc, #60]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	793a      	ldrb	r2, [r7, #4]
 8000532:	2101      	movs	r1, #1
 8000534:	fa01 f202 	lsl.w	r2, r1, r2
 8000538:	43d2      	mvns	r2, r2
 800053a:	4611      	mov	r1, r2
 800053c:	4a0b      	ldr	r2, [pc, #44]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800053e:	400b      	ands	r3, r1
 8000540:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000542:	4b0a      	ldr	r3, [pc, #40]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	7c3a      	ldrb	r2, [r7, #16]
 8000548:	2101      	movs	r1, #1
 800054a:	fa01 f202 	lsl.w	r2, r1, r2
 800054e:	4611      	mov	r1, r2
 8000550:	4a06      	ldr	r2, [pc, #24]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000552:	430b      	orrs	r3, r1
 8000554:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000556:	4b05      	ldr	r3, [pc, #20]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	7d3a      	ldrb	r2, [r7, #20]
 800055c:	2101      	movs	r1, #1
 800055e:	fa01 f202 	lsl.w	r2, r1, r2
 8000562:	4611      	mov	r1, r2
 8000564:	4a01      	ldr	r2, [pc, #4]	; (800056c <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000566:	430b      	orrs	r3, r1
 8000568:	6013      	str	r3, [r2, #0]
    break;
 800056a:	e173      	b.n	8000854 <MGPIO_voidSetPAMode_CRL+0x5b4>
 800056c:	40010800 	.word	0x40010800
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8000570:	79bb      	ldrb	r3, [r7, #6]
 8000572:	2b03      	cmp	r3, #3
 8000574:	d12b      	bne.n	80005ce <MGPIO_voidSetPAMode_CRL+0x32e>
    	    	{

    	            CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000576:	4b9f      	ldr	r3, [pc, #636]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	797a      	ldrb	r2, [r7, #5]
 800057c:	2101      	movs	r1, #1
 800057e:	fa01 f202 	lsl.w	r2, r1, r2
 8000582:	43d2      	mvns	r2, r2
 8000584:	4611      	mov	r1, r2
 8000586:	4a9b      	ldr	r2, [pc, #620]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000588:	400b      	ands	r3, r1
 800058a:	6013      	str	r3, [r2, #0]
    	            SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 800058c:	4b99      	ldr	r3, [pc, #612]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	793a      	ldrb	r2, [r7, #4]
 8000592:	2101      	movs	r1, #1
 8000594:	fa01 f202 	lsl.w	r2, r1, r2
 8000598:	4611      	mov	r1, r2
 800059a:	4a96      	ldr	r2, [pc, #600]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 800059c:	430b      	orrs	r3, r1
 800059e:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80005a0:	4b94      	ldr	r3, [pc, #592]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	7c3a      	ldrb	r2, [r7, #16]
 80005a6:	2101      	movs	r1, #1
 80005a8:	fa01 f202 	lsl.w	r2, r1, r2
 80005ac:	43d2      	mvns	r2, r2
 80005ae:	4611      	mov	r1, r2
 80005b0:	4a90      	ldr	r2, [pc, #576]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005b2:	400b      	ands	r3, r1
 80005b4:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 80005b6:	4b8f      	ldr	r3, [pc, #572]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	7d3a      	ldrb	r2, [r7, #20]
 80005bc:	2101      	movs	r1, #1
 80005be:	fa01 f202 	lsl.w	r2, r1, r2
 80005c2:	43d2      	mvns	r2, r2
 80005c4:	4611      	mov	r1, r2
 80005c6:	4a8b      	ldr	r2, [pc, #556]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005c8:	400b      	ands	r3, r1
 80005ca:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
    	    	}


     break;
 80005cc:	e144      	b.n	8000858 <MGPIO_voidSetPAMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 80005ce:	79bb      	ldrb	r3, [r7, #6]
 80005d0:	2b04      	cmp	r3, #4
 80005d2:	d12a      	bne.n	800062a <MGPIO_voidSetPAMode_CRL+0x38a>
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80005d4:	4b87      	ldr	r3, [pc, #540]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	797a      	ldrb	r2, [r7, #5]
 80005da:	2101      	movs	r1, #1
 80005dc:	fa01 f202 	lsl.w	r2, r1, r2
 80005e0:	43d2      	mvns	r2, r2
 80005e2:	4611      	mov	r1, r2
 80005e4:	4a83      	ldr	r2, [pc, #524]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005e6:	400b      	ands	r3, r1
 80005e8:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80005ea:	4b82      	ldr	r3, [pc, #520]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	793a      	ldrb	r2, [r7, #4]
 80005f0:	2101      	movs	r1, #1
 80005f2:	fa01 f202 	lsl.w	r2, r1, r2
 80005f6:	4611      	mov	r1, r2
 80005f8:	4a7e      	ldr	r2, [pc, #504]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80005fa:	430b      	orrs	r3, r1
 80005fc:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80005fe:	4b7d      	ldr	r3, [pc, #500]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	7c3a      	ldrb	r2, [r7, #16]
 8000604:	2101      	movs	r1, #1
 8000606:	fa01 f202 	lsl.w	r2, r1, r2
 800060a:	4611      	mov	r1, r2
 800060c:	4a79      	ldr	r2, [pc, #484]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 800060e:	430b      	orrs	r3, r1
 8000610:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000612:	4b78      	ldr	r3, [pc, #480]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	7d3a      	ldrb	r2, [r7, #20]
 8000618:	2101      	movs	r1, #1
 800061a:	fa01 f202 	lsl.w	r2, r1, r2
 800061e:	43d2      	mvns	r2, r2
 8000620:	4611      	mov	r1, r2
 8000622:	4a74      	ldr	r2, [pc, #464]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000624:	400b      	ands	r3, r1
 8000626:	6013      	str	r3, [r2, #0]
     break;
 8000628:	e116      	b.n	8000858 <MGPIO_voidSetPAMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 800062a:	79bb      	ldrb	r3, [r7, #6]
 800062c:	2b05      	cmp	r3, #5
 800062e:	d12a      	bne.n	8000686 <MGPIO_voidSetPAMode_CRL+0x3e6>
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000630:	4b70      	ldr	r3, [pc, #448]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	797a      	ldrb	r2, [r7, #5]
 8000636:	2101      	movs	r1, #1
 8000638:	fa01 f202 	lsl.w	r2, r1, r2
 800063c:	43d2      	mvns	r2, r2
 800063e:	4611      	mov	r1, r2
 8000640:	4a6c      	ldr	r2, [pc, #432]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000642:	400b      	ands	r3, r1
 8000644:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000646:	4b6b      	ldr	r3, [pc, #428]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	793a      	ldrb	r2, [r7, #4]
 800064c:	2101      	movs	r1, #1
 800064e:	fa01 f202 	lsl.w	r2, r1, r2
 8000652:	4611      	mov	r1, r2
 8000654:	4a67      	ldr	r2, [pc, #412]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000656:	430b      	orrs	r3, r1
 8000658:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 800065a:	4b66      	ldr	r3, [pc, #408]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	7c3a      	ldrb	r2, [r7, #16]
 8000660:	2101      	movs	r1, #1
 8000662:	fa01 f202 	lsl.w	r2, r1, r2
 8000666:	43d2      	mvns	r2, r2
 8000668:	4611      	mov	r1, r2
 800066a:	4a62      	ldr	r2, [pc, #392]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 800066c:	400b      	ands	r3, r1
 800066e:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000670:	4b60      	ldr	r3, [pc, #384]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	7d3a      	ldrb	r2, [r7, #20]
 8000676:	2101      	movs	r1, #1
 8000678:	fa01 f202 	lsl.w	r2, r1, r2
 800067c:	4611      	mov	r1, r2
 800067e:	4a5d      	ldr	r2, [pc, #372]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000680:	430b      	orrs	r3, r1
 8000682:	6013      	str	r3, [r2, #0]
     break;
 8000684:	e0e8      	b.n	8000858 <MGPIO_voidSetPAMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8000686:	79bb      	ldrb	r3, [r7, #6]
 8000688:	2b06      	cmp	r3, #6
 800068a:	f040 80e5 	bne.w	8000858 <MGPIO_voidSetPAMode_CRL+0x5b8>
    	    		CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 800068e:	4b59      	ldr	r3, [pc, #356]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	797a      	ldrb	r2, [r7, #5]
 8000694:	2101      	movs	r1, #1
 8000696:	fa01 f202 	lsl.w	r2, r1, r2
 800069a:	43d2      	mvns	r2, r2
 800069c:	4611      	mov	r1, r2
 800069e:	4a55      	ldr	r2, [pc, #340]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006a0:	400b      	ands	r3, r1
 80006a2:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80006a4:	4b53      	ldr	r3, [pc, #332]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	793a      	ldrb	r2, [r7, #4]
 80006aa:	2101      	movs	r1, #1
 80006ac:	fa01 f202 	lsl.w	r2, r1, r2
 80006b0:	4611      	mov	r1, r2
 80006b2:	4a50      	ldr	r2, [pc, #320]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006b4:	430b      	orrs	r3, r1
 80006b6:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80006b8:	4b4e      	ldr	r3, [pc, #312]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	7c3a      	ldrb	r2, [r7, #16]
 80006be:	2101      	movs	r1, #1
 80006c0:	fa01 f202 	lsl.w	r2, r1, r2
 80006c4:	4611      	mov	r1, r2
 80006c6:	4a4b      	ldr	r2, [pc, #300]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006c8:	430b      	orrs	r3, r1
 80006ca:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 80006cc:	4b49      	ldr	r3, [pc, #292]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	7d3a      	ldrb	r2, [r7, #20]
 80006d2:	2101      	movs	r1, #1
 80006d4:	fa01 f202 	lsl.w	r2, r1, r2
 80006d8:	4611      	mov	r1, r2
 80006da:	4a46      	ldr	r2, [pc, #280]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006dc:	430b      	orrs	r3, r1
 80006de:	6013      	str	r3, [r2, #0]
     break;
 80006e0:	e0ba      	b.n	8000858 <MGPIO_voidSetPAMode_CRL+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80006e2:	79bb      	ldrb	r3, [r7, #6]
 80006e4:	2b03      	cmp	r3, #3
 80006e6:	d12a      	bne.n	800073e <MGPIO_voidSetPAMode_CRL+0x49e>
    	    	{
    		      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80006e8:	4b42      	ldr	r3, [pc, #264]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	797a      	ldrb	r2, [r7, #5]
 80006ee:	2101      	movs	r1, #1
 80006f0:	fa01 f202 	lsl.w	r2, r1, r2
 80006f4:	4611      	mov	r1, r2
 80006f6:	4a3f      	ldr	r2, [pc, #252]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006f8:	430b      	orrs	r3, r1
 80006fa:	6013      	str	r3, [r2, #0]
    		      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80006fc:	4b3d      	ldr	r3, [pc, #244]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	793a      	ldrb	r2, [r7, #4]
 8000702:	2101      	movs	r1, #1
 8000704:	fa01 f202 	lsl.w	r2, r1, r2
 8000708:	4611      	mov	r1, r2
 800070a:	4a3a      	ldr	r2, [pc, #232]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 800070c:	430b      	orrs	r3, r1
 800070e:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000710:	4b38      	ldr	r3, [pc, #224]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	7c3a      	ldrb	r2, [r7, #16]
 8000716:	2101      	movs	r1, #1
 8000718:	fa01 f202 	lsl.w	r2, r1, r2
 800071c:	43d2      	mvns	r2, r2
 800071e:	4611      	mov	r1, r2
 8000720:	4a34      	ldr	r2, [pc, #208]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000722:	400b      	ands	r3, r1
 8000724:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000726:	4b33      	ldr	r3, [pc, #204]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	7d3a      	ldrb	r2, [r7, #20]
 800072c:	2101      	movs	r1, #1
 800072e:	fa01 f202 	lsl.w	r2, r1, r2
 8000732:	43d2      	mvns	r2, r2
 8000734:	4611      	mov	r1, r2
 8000736:	4a2f      	ldr	r2, [pc, #188]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000738:	400b      	ands	r3, r1
 800073a:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
    	    	}

     break;
 800073c:	e08e      	b.n	800085c <MGPIO_voidSetPAMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 800073e:	79bb      	ldrb	r3, [r7, #6]
 8000740:	2b04      	cmp	r3, #4
 8000742:	d129      	bne.n	8000798 <MGPIO_voidSetPAMode_CRL+0x4f8>
    	    		   SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000744:	4b2b      	ldr	r3, [pc, #172]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	797a      	ldrb	r2, [r7, #5]
 800074a:	2101      	movs	r1, #1
 800074c:	fa01 f202 	lsl.w	r2, r1, r2
 8000750:	4611      	mov	r1, r2
 8000752:	4a28      	ldr	r2, [pc, #160]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000754:	430b      	orrs	r3, r1
 8000756:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000758:	4b26      	ldr	r3, [pc, #152]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	793a      	ldrb	r2, [r7, #4]
 800075e:	2101      	movs	r1, #1
 8000760:	fa01 f202 	lsl.w	r2, r1, r2
 8000764:	4611      	mov	r1, r2
 8000766:	4a23      	ldr	r2, [pc, #140]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000768:	430b      	orrs	r3, r1
 800076a:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 800076c:	4b21      	ldr	r3, [pc, #132]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	7c3a      	ldrb	r2, [r7, #16]
 8000772:	2101      	movs	r1, #1
 8000774:	fa01 f202 	lsl.w	r2, r1, r2
 8000778:	4611      	mov	r1, r2
 800077a:	4a1e      	ldr	r2, [pc, #120]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 800077c:	430b      	orrs	r3, r1
 800077e:	6013      	str	r3, [r2, #0]
    	    		   CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000780:	4b1c      	ldr	r3, [pc, #112]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	7d3a      	ldrb	r2, [r7, #20]
 8000786:	2101      	movs	r1, #1
 8000788:	fa01 f202 	lsl.w	r2, r1, r2
 800078c:	43d2      	mvns	r2, r2
 800078e:	4611      	mov	r1, r2
 8000790:	4a18      	ldr	r2, [pc, #96]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000792:	400b      	ands	r3, r1
 8000794:	6013      	str	r3, [r2, #0]
     break;
 8000796:	e061      	b.n	800085c <MGPIO_voidSetPAMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8000798:	79bb      	ldrb	r3, [r7, #6]
 800079a:	2b05      	cmp	r3, #5
 800079c:	d12c      	bne.n	80007f8 <MGPIO_voidSetPAMode_CRL+0x558>
    	    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 800079e:	4b15      	ldr	r3, [pc, #84]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	797a      	ldrb	r2, [r7, #5]
 80007a4:	2101      	movs	r1, #1
 80007a6:	fa01 f202 	lsl.w	r2, r1, r2
 80007aa:	4611      	mov	r1, r2
 80007ac:	4a11      	ldr	r2, [pc, #68]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80007ae:	430b      	orrs	r3, r1
 80007b0:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80007b2:	4b10      	ldr	r3, [pc, #64]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	793a      	ldrb	r2, [r7, #4]
 80007b8:	2101      	movs	r1, #1
 80007ba:	fa01 f202 	lsl.w	r2, r1, r2
 80007be:	4611      	mov	r1, r2
 80007c0:	4a0c      	ldr	r2, [pc, #48]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80007c2:	430b      	orrs	r3, r1
 80007c4:	6013      	str	r3, [r2, #0]
    	    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80007c6:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	7c3a      	ldrb	r2, [r7, #16]
 80007cc:	2101      	movs	r1, #1
 80007ce:	fa01 f202 	lsl.w	r2, r1, r2
 80007d2:	43d2      	mvns	r2, r2
 80007d4:	4611      	mov	r1, r2
 80007d6:	4a07      	ldr	r2, [pc, #28]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80007d8:	400b      	ands	r3, r1
 80007da:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	7d3a      	ldrb	r2, [r7, #20]
 80007e2:	2101      	movs	r1, #1
 80007e4:	fa01 f202 	lsl.w	r2, r1, r2
 80007e8:	4611      	mov	r1, r2
 80007ea:	4a02      	ldr	r2, [pc, #8]	; (80007f4 <MGPIO_voidSetPAMode_CRL+0x554>)
 80007ec:	430b      	orrs	r3, r1
 80007ee:	6013      	str	r3, [r2, #0]
     break;
 80007f0:	e034      	b.n	800085c <MGPIO_voidSetPAMode_CRL+0x5bc>
 80007f2:	bf00      	nop
 80007f4:	40010800 	.word	0x40010800
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 80007f8:	79bb      	ldrb	r3, [r7, #6]
 80007fa:	2b06      	cmp	r3, #6
 80007fc:	d12e      	bne.n	800085c <MGPIO_voidSetPAMode_CRL+0x5bc>
    	    		SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80007fe:	4b1a      	ldr	r3, [pc, #104]	; (8000868 <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	797a      	ldrb	r2, [r7, #5]
 8000804:	2101      	movs	r1, #1
 8000806:	fa01 f202 	lsl.w	r2, r1, r2
 800080a:	4611      	mov	r1, r2
 800080c:	4a16      	ldr	r2, [pc, #88]	; (8000868 <MGPIO_voidSetPAMode_CRL+0x5c8>)
 800080e:	430b      	orrs	r3, r1
 8000810:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000812:	4b15      	ldr	r3, [pc, #84]	; (8000868 <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	793a      	ldrb	r2, [r7, #4]
 8000818:	2101      	movs	r1, #1
 800081a:	fa01 f202 	lsl.w	r2, r1, r2
 800081e:	4611      	mov	r1, r2
 8000820:	4a11      	ldr	r2, [pc, #68]	; (8000868 <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000822:	430b      	orrs	r3, r1
 8000824:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000826:	4b10      	ldr	r3, [pc, #64]	; (8000868 <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	7c3a      	ldrb	r2, [r7, #16]
 800082c:	2101      	movs	r1, #1
 800082e:	fa01 f202 	lsl.w	r2, r1, r2
 8000832:	4611      	mov	r1, r2
 8000834:	4a0c      	ldr	r2, [pc, #48]	; (8000868 <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000836:	430b      	orrs	r3, r1
 8000838:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 800083a:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <MGPIO_voidSetPAMode_CRL+0x5c8>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	7d3a      	ldrb	r2, [r7, #20]
 8000840:	2101      	movs	r1, #1
 8000842:	fa01 f202 	lsl.w	r2, r1, r2
 8000846:	4611      	mov	r1, r2
 8000848:	4a07      	ldr	r2, [pc, #28]	; (8000868 <MGPIO_voidSetPAMode_CRL+0x5c8>)
 800084a:	430b      	orrs	r3, r1
 800084c:	6013      	str	r3, [r2, #0]
     break;
 800084e:	e005      	b.n	800085c <MGPIO_voidSetPAMode_CRL+0x5bc>
     break;
 8000850:	bf00      	nop
 8000852:	e004      	b.n	800085e <MGPIO_voidSetPAMode_CRL+0x5be>
    break;
 8000854:	bf00      	nop
 8000856:	e002      	b.n	800085e <MGPIO_voidSetPAMode_CRL+0x5be>
     break;
 8000858:	bf00      	nop
 800085a:	e000      	b.n	800085e <MGPIO_voidSetPAMode_CRL+0x5be>
     break;
 800085c:	bf00      	nop
  }

}
 800085e:	bf00      	nop
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bc90      	pop	{r4, r7}
 8000866:	4770      	bx	lr
 8000868:	40010800 	.word	0x40010800

0800086c <MGPIO_voidSetPAMode_CRH>:


static void MGPIO_voidSetPAMode_CRH(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRH_BITS MGPIO_ModeBit0,MGPIOX_CRH_BITS MGPIO_ModeBit1,MGPIOX_CRH_BITS MGPIO_ConfigBit0,MGPIOX_CRH_BITS MGPIO_ConfigBit1)
{
 800086c:	b490      	push	{r4, r7}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	4604      	mov	r4, r0
 8000874:	4608      	mov	r0, r1
 8000876:	4611      	mov	r1, r2
 8000878:	461a      	mov	r2, r3
 800087a:	4623      	mov	r3, r4
 800087c:	71fb      	strb	r3, [r7, #7]
 800087e:	4603      	mov	r3, r0
 8000880:	71bb      	strb	r3, [r7, #6]
 8000882:	460b      	mov	r3, r1
 8000884:	717b      	strb	r3, [r7, #5]
 8000886:	4613      	mov	r3, r2
 8000888:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	2b03      	cmp	r3, #3
 800088e:	f200 82cc 	bhi.w	8000e2a <MGPIO_voidSetPAMode_CRH+0x5be>
 8000892:	a201      	add	r2, pc, #4	; (adr r2, 8000898 <MGPIO_voidSetPAMode_CRH+0x2c>)
 8000894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000898:	080008a9 	.word	0x080008a9
 800089c:	080009c7 	.word	0x080009c7
 80008a0:	08000b3d 	.word	0x08000b3d
 80008a4:	08000caf 	.word	0x08000caf
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 80008a8:	79bb      	ldrb	r3, [r7, #6]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d12c      	bne.n	8000908 <MGPIO_voidSetPAMode_CRH+0x9c>
    	{
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 80008ae:	4ba2      	ldr	r3, [pc, #648]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	797a      	ldrb	r2, [r7, #5]
 80008b4:	2101      	movs	r1, #1
 80008b6:	fa01 f202 	lsl.w	r2, r1, r2
 80008ba:	43d2      	mvns	r2, r2
 80008bc:	4611      	mov	r1, r2
 80008be:	4a9e      	ldr	r2, [pc, #632]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008c0:	400b      	ands	r3, r1
 80008c2:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 80008c4:	4b9c      	ldr	r3, [pc, #624]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	793a      	ldrb	r2, [r7, #4]
 80008ca:	2101      	movs	r1, #1
 80008cc:	fa01 f202 	lsl.w	r2, r1, r2
 80008d0:	43d2      	mvns	r2, r2
 80008d2:	4611      	mov	r1, r2
 80008d4:	4a98      	ldr	r2, [pc, #608]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008d6:	400b      	ands	r3, r1
 80008d8:	6053      	str	r3, [r2, #4]
             CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 80008da:	4b97      	ldr	r3, [pc, #604]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	7c3a      	ldrb	r2, [r7, #16]
 80008e0:	2101      	movs	r1, #1
 80008e2:	fa01 f202 	lsl.w	r2, r1, r2
 80008e6:	43d2      	mvns	r2, r2
 80008e8:	4611      	mov	r1, r2
 80008ea:	4a93      	ldr	r2, [pc, #588]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008ec:	400b      	ands	r3, r1
 80008ee:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 80008f0:	4b91      	ldr	r3, [pc, #580]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	7d3a      	ldrb	r2, [r7, #20]
 80008f6:	2101      	movs	r1, #1
 80008f8:	fa01 f202 	lsl.w	r2, r1, r2
 80008fc:	43d2      	mvns	r2, r2
 80008fe:	4611      	mov	r1, r2
 8000900:	4a8d      	ldr	r2, [pc, #564]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000902:	400b      	ands	r3, r1
 8000904:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
		}

     break;
 8000906:	e289      	b.n	8000e1c <MGPIO_voidSetPAMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 8000908:	79bb      	ldrb	r3, [r7, #6]
 800090a:	2b01      	cmp	r3, #1
 800090c:	d12b      	bne.n	8000966 <MGPIO_voidSetPAMode_CRH+0xfa>
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 800090e:	4b8a      	ldr	r3, [pc, #552]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	797a      	ldrb	r2, [r7, #5]
 8000914:	2101      	movs	r1, #1
 8000916:	fa01 f202 	lsl.w	r2, r1, r2
 800091a:	43d2      	mvns	r2, r2
 800091c:	4611      	mov	r1, r2
 800091e:	4a86      	ldr	r2, [pc, #536]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000920:	400b      	ands	r3, r1
 8000922:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000924:	4b84      	ldr	r3, [pc, #528]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	793a      	ldrb	r2, [r7, #4]
 800092a:	2101      	movs	r1, #1
 800092c:	fa01 f202 	lsl.w	r2, r1, r2
 8000930:	43d2      	mvns	r2, r2
 8000932:	4611      	mov	r1, r2
 8000934:	4a80      	ldr	r2, [pc, #512]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000936:	400b      	ands	r3, r1
 8000938:	6053      	str	r3, [r2, #4]
    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 800093a:	4b7f      	ldr	r3, [pc, #508]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800093c:	685b      	ldr	r3, [r3, #4]
 800093e:	7c3a      	ldrb	r2, [r7, #16]
 8000940:	2101      	movs	r1, #1
 8000942:	fa01 f202 	lsl.w	r2, r1, r2
 8000946:	4611      	mov	r1, r2
 8000948:	4a7b      	ldr	r2, [pc, #492]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800094a:	430b      	orrs	r3, r1
 800094c:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 800094e:	4b7a      	ldr	r3, [pc, #488]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	7d3a      	ldrb	r2, [r7, #20]
 8000954:	2101      	movs	r1, #1
 8000956:	fa01 f202 	lsl.w	r2, r1, r2
 800095a:	43d2      	mvns	r2, r2
 800095c:	4611      	mov	r1, r2
 800095e:	4a76      	ldr	r2, [pc, #472]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000960:	400b      	ands	r3, r1
 8000962:	6053      	str	r3, [r2, #4]
     break;
 8000964:	e25a      	b.n	8000e1c <MGPIO_voidSetPAMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 8000966:	79bb      	ldrb	r3, [r7, #6]
 8000968:	2b02      	cmp	r3, #2
 800096a:	f040 8257 	bne.w	8000e1c <MGPIO_voidSetPAMode_CRH+0x5b0>
    		CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 800096e:	4b72      	ldr	r3, [pc, #456]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000970:	685b      	ldr	r3, [r3, #4]
 8000972:	797a      	ldrb	r2, [r7, #5]
 8000974:	2101      	movs	r1, #1
 8000976:	fa01 f202 	lsl.w	r2, r1, r2
 800097a:	43d2      	mvns	r2, r2
 800097c:	4611      	mov	r1, r2
 800097e:	4a6e      	ldr	r2, [pc, #440]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000980:	400b      	ands	r3, r1
 8000982:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000984:	4b6c      	ldr	r3, [pc, #432]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000986:	685b      	ldr	r3, [r3, #4]
 8000988:	793a      	ldrb	r2, [r7, #4]
 800098a:	2101      	movs	r1, #1
 800098c:	fa01 f202 	lsl.w	r2, r1, r2
 8000990:	43d2      	mvns	r2, r2
 8000992:	4611      	mov	r1, r2
 8000994:	4a68      	ldr	r2, [pc, #416]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000996:	400b      	ands	r3, r1
 8000998:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 800099a:	4b67      	ldr	r3, [pc, #412]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	7c3a      	ldrb	r2, [r7, #16]
 80009a0:	2101      	movs	r1, #1
 80009a2:	fa01 f202 	lsl.w	r2, r1, r2
 80009a6:	43d2      	mvns	r2, r2
 80009a8:	4611      	mov	r1, r2
 80009aa:	4a63      	ldr	r2, [pc, #396]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009ac:	400b      	ands	r3, r1
 80009ae:	6053      	str	r3, [r2, #4]
    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 80009b0:	4b61      	ldr	r3, [pc, #388]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009b2:	685b      	ldr	r3, [r3, #4]
 80009b4:	7d3a      	ldrb	r2, [r7, #20]
 80009b6:	2101      	movs	r1, #1
 80009b8:	fa01 f202 	lsl.w	r2, r1, r2
 80009bc:	4611      	mov	r1, r2
 80009be:	4a5e      	ldr	r2, [pc, #376]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009c0:	430b      	orrs	r3, r1
 80009c2:	6053      	str	r3, [r2, #4]
     break;
 80009c4:	e22a      	b.n	8000e1c <MGPIO_voidSetPAMode_CRH+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80009c6:	79bb      	ldrb	r3, [r7, #6]
 80009c8:	2b03      	cmp	r3, #3
 80009ca:	d12b      	bne.n	8000a24 <MGPIO_voidSetPAMode_CRH+0x1b8>
    	{
    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 80009cc:	4b5a      	ldr	r3, [pc, #360]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	797a      	ldrb	r2, [r7, #5]
 80009d2:	2101      	movs	r1, #1
 80009d4:	fa01 f202 	lsl.w	r2, r1, r2
 80009d8:	4611      	mov	r1, r2
 80009da:	4a57      	ldr	r2, [pc, #348]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009dc:	430b      	orrs	r3, r1
 80009de:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 80009e0:	4b55      	ldr	r3, [pc, #340]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	793a      	ldrb	r2, [r7, #4]
 80009e6:	2101      	movs	r1, #1
 80009e8:	fa01 f202 	lsl.w	r2, r1, r2
 80009ec:	43d2      	mvns	r2, r2
 80009ee:	4611      	mov	r1, r2
 80009f0:	4a51      	ldr	r2, [pc, #324]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009f2:	400b      	ands	r3, r1
 80009f4:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 80009f6:	4b50      	ldr	r3, [pc, #320]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 80009f8:	685b      	ldr	r3, [r3, #4]
 80009fa:	7c3a      	ldrb	r2, [r7, #16]
 80009fc:	2101      	movs	r1, #1
 80009fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000a02:	43d2      	mvns	r2, r2
 8000a04:	4611      	mov	r1, r2
 8000a06:	4a4c      	ldr	r2, [pc, #304]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a08:	400b      	ands	r3, r1
 8000a0a:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000a0c:	4b4a      	ldr	r3, [pc, #296]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	7d3a      	ldrb	r2, [r7, #20]
 8000a12:	2101      	movs	r1, #1
 8000a14:	fa01 f202 	lsl.w	r2, r1, r2
 8000a18:	43d2      	mvns	r2, r2
 8000a1a:	4611      	mov	r1, r2
 8000a1c:	4a46      	ldr	r2, [pc, #280]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a1e:	400b      	ands	r3, r1
 8000a20:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);


    	}

    break;
 8000a22:	e1fd      	b.n	8000e20 <MGPIO_voidSetPAMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8000a24:	79bb      	ldrb	r3, [r7, #6]
 8000a26:	2b04      	cmp	r3, #4
 8000a28:	d12a      	bne.n	8000a80 <MGPIO_voidSetPAMode_CRH+0x214>
    		SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000a2a:	4b43      	ldr	r3, [pc, #268]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	797a      	ldrb	r2, [r7, #5]
 8000a30:	2101      	movs	r1, #1
 8000a32:	fa01 f202 	lsl.w	r2, r1, r2
 8000a36:	4611      	mov	r1, r2
 8000a38:	4a3f      	ldr	r2, [pc, #252]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a3a:	430b      	orrs	r3, r1
 8000a3c:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000a3e:	4b3e      	ldr	r3, [pc, #248]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	793a      	ldrb	r2, [r7, #4]
 8000a44:	2101      	movs	r1, #1
 8000a46:	fa01 f202 	lsl.w	r2, r1, r2
 8000a4a:	43d2      	mvns	r2, r2
 8000a4c:	4611      	mov	r1, r2
 8000a4e:	4a3a      	ldr	r2, [pc, #232]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a50:	400b      	ands	r3, r1
 8000a52:	6053      	str	r3, [r2, #4]
    		SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000a54:	4b38      	ldr	r3, [pc, #224]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	7c3a      	ldrb	r2, [r7, #16]
 8000a5a:	2101      	movs	r1, #1
 8000a5c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a60:	4611      	mov	r1, r2
 8000a62:	4a35      	ldr	r2, [pc, #212]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a64:	430b      	orrs	r3, r1
 8000a66:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000a68:	4b33      	ldr	r3, [pc, #204]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	7d3a      	ldrb	r2, [r7, #20]
 8000a6e:	2101      	movs	r1, #1
 8000a70:	fa01 f202 	lsl.w	r2, r1, r2
 8000a74:	43d2      	mvns	r2, r2
 8000a76:	4611      	mov	r1, r2
 8000a78:	4a2f      	ldr	r2, [pc, #188]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a7a:	400b      	ands	r3, r1
 8000a7c:	6053      	str	r3, [r2, #4]
    break;
 8000a7e:	e1cf      	b.n	8000e20 <MGPIO_voidSetPAMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8000a80:	79bb      	ldrb	r3, [r7, #6]
 8000a82:	2b05      	cmp	r3, #5
 8000a84:	d12a      	bne.n	8000adc <MGPIO_voidSetPAMode_CRH+0x270>
    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000a86:	4b2c      	ldr	r3, [pc, #176]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	797a      	ldrb	r2, [r7, #5]
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a92:	4611      	mov	r1, r2
 8000a94:	4a28      	ldr	r2, [pc, #160]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a96:	430b      	orrs	r3, r1
 8000a98:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000a9a:	4b27      	ldr	r3, [pc, #156]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	793a      	ldrb	r2, [r7, #4]
 8000aa0:	2101      	movs	r1, #1
 8000aa2:	fa01 f202 	lsl.w	r2, r1, r2
 8000aa6:	43d2      	mvns	r2, r2
 8000aa8:	4611      	mov	r1, r2
 8000aaa:	4a23      	ldr	r2, [pc, #140]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000aac:	400b      	ands	r3, r1
 8000aae:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000ab0:	4b21      	ldr	r3, [pc, #132]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	7c3a      	ldrb	r2, [r7, #16]
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	fa01 f202 	lsl.w	r2, r1, r2
 8000abc:	43d2      	mvns	r2, r2
 8000abe:	4611      	mov	r1, r2
 8000ac0:	4a1d      	ldr	r2, [pc, #116]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000ac2:	400b      	ands	r3, r1
 8000ac4:	6053      	str	r3, [r2, #4]
    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000ac6:	4b1c      	ldr	r3, [pc, #112]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	7d3a      	ldrb	r2, [r7, #20]
 8000acc:	2101      	movs	r1, #1
 8000ace:	fa01 f202 	lsl.w	r2, r1, r2
 8000ad2:	4611      	mov	r1, r2
 8000ad4:	4a18      	ldr	r2, [pc, #96]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000ad6:	430b      	orrs	r3, r1
 8000ad8:	6053      	str	r3, [r2, #4]
    break;
 8000ada:	e1a1      	b.n	8000e20 <MGPIO_voidSetPAMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8000adc:	79bb      	ldrb	r3, [r7, #6]
 8000ade:	2b06      	cmp	r3, #6
 8000ae0:	f040 819e 	bne.w	8000e20 <MGPIO_voidSetPAMode_CRH+0x5b4>
    		  SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000ae4:	4b14      	ldr	r3, [pc, #80]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	797a      	ldrb	r2, [r7, #5]
 8000aea:	2101      	movs	r1, #1
 8000aec:	fa01 f202 	lsl.w	r2, r1, r2
 8000af0:	4611      	mov	r1, r2
 8000af2:	4a11      	ldr	r2, [pc, #68]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000af4:	430b      	orrs	r3, r1
 8000af6:	6053      	str	r3, [r2, #4]
    		  CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000af8:	4b0f      	ldr	r3, [pc, #60]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	793a      	ldrb	r2, [r7, #4]
 8000afe:	2101      	movs	r1, #1
 8000b00:	fa01 f202 	lsl.w	r2, r1, r2
 8000b04:	43d2      	mvns	r2, r2
 8000b06:	4611      	mov	r1, r2
 8000b08:	4a0b      	ldr	r2, [pc, #44]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000b0a:	400b      	ands	r3, r1
 8000b0c:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000b0e:	4b0a      	ldr	r3, [pc, #40]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	7c3a      	ldrb	r2, [r7, #16]
 8000b14:	2101      	movs	r1, #1
 8000b16:	fa01 f202 	lsl.w	r2, r1, r2
 8000b1a:	4611      	mov	r1, r2
 8000b1c:	4a06      	ldr	r2, [pc, #24]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000b1e:	430b      	orrs	r3, r1
 8000b20:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000b22:	4b05      	ldr	r3, [pc, #20]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000b24:	685b      	ldr	r3, [r3, #4]
 8000b26:	7d3a      	ldrb	r2, [r7, #20]
 8000b28:	2101      	movs	r1, #1
 8000b2a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b2e:	4611      	mov	r1, r2
 8000b30:	4a01      	ldr	r2, [pc, #4]	; (8000b38 <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000b32:	430b      	orrs	r3, r1
 8000b34:	6053      	str	r3, [r2, #4]
    break;
 8000b36:	e173      	b.n	8000e20 <MGPIO_voidSetPAMode_CRH+0x5b4>
 8000b38:	40010800 	.word	0x40010800
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8000b3c:	79bb      	ldrb	r3, [r7, #6]
 8000b3e:	2b03      	cmp	r3, #3
 8000b40:	d12b      	bne.n	8000b9a <MGPIO_voidSetPAMode_CRH+0x32e>
    	    	{

    	            CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000b42:	4b9f      	ldr	r3, [pc, #636]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	797a      	ldrb	r2, [r7, #5]
 8000b48:	2101      	movs	r1, #1
 8000b4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b4e:	43d2      	mvns	r2, r2
 8000b50:	4611      	mov	r1, r2
 8000b52:	4a9b      	ldr	r2, [pc, #620]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b54:	400b      	ands	r3, r1
 8000b56:	6053      	str	r3, [r2, #4]
    	            SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000b58:	4b99      	ldr	r3, [pc, #612]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	793a      	ldrb	r2, [r7, #4]
 8000b5e:	2101      	movs	r1, #1
 8000b60:	fa01 f202 	lsl.w	r2, r1, r2
 8000b64:	4611      	mov	r1, r2
 8000b66:	4a96      	ldr	r2, [pc, #600]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b68:	430b      	orrs	r3, r1
 8000b6a:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000b6c:	4b94      	ldr	r3, [pc, #592]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	7c3a      	ldrb	r2, [r7, #16]
 8000b72:	2101      	movs	r1, #1
 8000b74:	fa01 f202 	lsl.w	r2, r1, r2
 8000b78:	43d2      	mvns	r2, r2
 8000b7a:	4611      	mov	r1, r2
 8000b7c:	4a90      	ldr	r2, [pc, #576]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b7e:	400b      	ands	r3, r1
 8000b80:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000b82:	4b8f      	ldr	r3, [pc, #572]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	7d3a      	ldrb	r2, [r7, #20]
 8000b88:	2101      	movs	r1, #1
 8000b8a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b8e:	43d2      	mvns	r2, r2
 8000b90:	4611      	mov	r1, r2
 8000b92:	4a8b      	ldr	r2, [pc, #556]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000b94:	400b      	ands	r3, r1
 8000b96:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
    	    	}


     break;
 8000b98:	e144      	b.n	8000e24 <MGPIO_voidSetPAMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8000b9a:	79bb      	ldrb	r3, [r7, #6]
 8000b9c:	2b04      	cmp	r3, #4
 8000b9e:	d12a      	bne.n	8000bf6 <MGPIO_voidSetPAMode_CRH+0x38a>
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000ba0:	4b87      	ldr	r3, [pc, #540]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	797a      	ldrb	r2, [r7, #5]
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8000bac:	43d2      	mvns	r2, r2
 8000bae:	4611      	mov	r1, r2
 8000bb0:	4a83      	ldr	r2, [pc, #524]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000bb2:	400b      	ands	r3, r1
 8000bb4:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000bb6:	4b82      	ldr	r3, [pc, #520]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	793a      	ldrb	r2, [r7, #4]
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	fa01 f202 	lsl.w	r2, r1, r2
 8000bc2:	4611      	mov	r1, r2
 8000bc4:	4a7e      	ldr	r2, [pc, #504]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000bc6:	430b      	orrs	r3, r1
 8000bc8:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000bca:	4b7d      	ldr	r3, [pc, #500]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	7c3a      	ldrb	r2, [r7, #16]
 8000bd0:	2101      	movs	r1, #1
 8000bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8000bd6:	4611      	mov	r1, r2
 8000bd8:	4a79      	ldr	r2, [pc, #484]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000bda:	430b      	orrs	r3, r1
 8000bdc:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000bde:	4b78      	ldr	r3, [pc, #480]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	7d3a      	ldrb	r2, [r7, #20]
 8000be4:	2101      	movs	r1, #1
 8000be6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bea:	43d2      	mvns	r2, r2
 8000bec:	4611      	mov	r1, r2
 8000bee:	4a74      	ldr	r2, [pc, #464]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000bf0:	400b      	ands	r3, r1
 8000bf2:	6053      	str	r3, [r2, #4]
     break;
 8000bf4:	e116      	b.n	8000e24 <MGPIO_voidSetPAMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8000bf6:	79bb      	ldrb	r3, [r7, #6]
 8000bf8:	2b05      	cmp	r3, #5
 8000bfa:	d12a      	bne.n	8000c52 <MGPIO_voidSetPAMode_CRH+0x3e6>
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000bfc:	4b70      	ldr	r3, [pc, #448]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	797a      	ldrb	r2, [r7, #5]
 8000c02:	2101      	movs	r1, #1
 8000c04:	fa01 f202 	lsl.w	r2, r1, r2
 8000c08:	43d2      	mvns	r2, r2
 8000c0a:	4611      	mov	r1, r2
 8000c0c:	4a6c      	ldr	r2, [pc, #432]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c0e:	400b      	ands	r3, r1
 8000c10:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000c12:	4b6b      	ldr	r3, [pc, #428]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	793a      	ldrb	r2, [r7, #4]
 8000c18:	2101      	movs	r1, #1
 8000c1a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c1e:	4611      	mov	r1, r2
 8000c20:	4a67      	ldr	r2, [pc, #412]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c22:	430b      	orrs	r3, r1
 8000c24:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000c26:	4b66      	ldr	r3, [pc, #408]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	7c3a      	ldrb	r2, [r7, #16]
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c32:	43d2      	mvns	r2, r2
 8000c34:	4611      	mov	r1, r2
 8000c36:	4a62      	ldr	r2, [pc, #392]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c38:	400b      	ands	r3, r1
 8000c3a:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000c3c:	4b60      	ldr	r3, [pc, #384]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	7d3a      	ldrb	r2, [r7, #20]
 8000c42:	2101      	movs	r1, #1
 8000c44:	fa01 f202 	lsl.w	r2, r1, r2
 8000c48:	4611      	mov	r1, r2
 8000c4a:	4a5d      	ldr	r2, [pc, #372]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c4c:	430b      	orrs	r3, r1
 8000c4e:	6053      	str	r3, [r2, #4]
     break;
 8000c50:	e0e8      	b.n	8000e24 <MGPIO_voidSetPAMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8000c52:	79bb      	ldrb	r3, [r7, #6]
 8000c54:	2b06      	cmp	r3, #6
 8000c56:	f040 80e5 	bne.w	8000e24 <MGPIO_voidSetPAMode_CRH+0x5b8>
    	    		CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000c5a:	4b59      	ldr	r3, [pc, #356]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	797a      	ldrb	r2, [r7, #5]
 8000c60:	2101      	movs	r1, #1
 8000c62:	fa01 f202 	lsl.w	r2, r1, r2
 8000c66:	43d2      	mvns	r2, r2
 8000c68:	4611      	mov	r1, r2
 8000c6a:	4a55      	ldr	r2, [pc, #340]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c6c:	400b      	ands	r3, r1
 8000c6e:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000c70:	4b53      	ldr	r3, [pc, #332]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	793a      	ldrb	r2, [r7, #4]
 8000c76:	2101      	movs	r1, #1
 8000c78:	fa01 f202 	lsl.w	r2, r1, r2
 8000c7c:	4611      	mov	r1, r2
 8000c7e:	4a50      	ldr	r2, [pc, #320]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c80:	430b      	orrs	r3, r1
 8000c82:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000c84:	4b4e      	ldr	r3, [pc, #312]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	7c3a      	ldrb	r2, [r7, #16]
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	fa01 f202 	lsl.w	r2, r1, r2
 8000c90:	4611      	mov	r1, r2
 8000c92:	4a4b      	ldr	r2, [pc, #300]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c94:	430b      	orrs	r3, r1
 8000c96:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000c98:	4b49      	ldr	r3, [pc, #292]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	7d3a      	ldrb	r2, [r7, #20]
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ca4:	4611      	mov	r1, r2
 8000ca6:	4a46      	ldr	r2, [pc, #280]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000ca8:	430b      	orrs	r3, r1
 8000caa:	6053      	str	r3, [r2, #4]
     break;
 8000cac:	e0ba      	b.n	8000e24 <MGPIO_voidSetPAMode_CRH+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8000cae:	79bb      	ldrb	r3, [r7, #6]
 8000cb0:	2b03      	cmp	r3, #3
 8000cb2:	d12a      	bne.n	8000d0a <MGPIO_voidSetPAMode_CRH+0x49e>
    	    	{
    		      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000cb4:	4b42      	ldr	r3, [pc, #264]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	797a      	ldrb	r2, [r7, #5]
 8000cba:	2101      	movs	r1, #1
 8000cbc:	fa01 f202 	lsl.w	r2, r1, r2
 8000cc0:	4611      	mov	r1, r2
 8000cc2:	4a3f      	ldr	r2, [pc, #252]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000cc4:	430b      	orrs	r3, r1
 8000cc6:	6053      	str	r3, [r2, #4]
    		      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000cc8:	4b3d      	ldr	r3, [pc, #244]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	793a      	ldrb	r2, [r7, #4]
 8000cce:	2101      	movs	r1, #1
 8000cd0:	fa01 f202 	lsl.w	r2, r1, r2
 8000cd4:	4611      	mov	r1, r2
 8000cd6:	4a3a      	ldr	r2, [pc, #232]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000cd8:	430b      	orrs	r3, r1
 8000cda:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000cdc:	4b38      	ldr	r3, [pc, #224]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	7c3a      	ldrb	r2, [r7, #16]
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ce8:	43d2      	mvns	r2, r2
 8000cea:	4611      	mov	r1, r2
 8000cec:	4a34      	ldr	r2, [pc, #208]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000cee:	400b      	ands	r3, r1
 8000cf0:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000cf2:	4b33      	ldr	r3, [pc, #204]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	7d3a      	ldrb	r2, [r7, #20]
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	fa01 f202 	lsl.w	r2, r1, r2
 8000cfe:	43d2      	mvns	r2, r2
 8000d00:	4611      	mov	r1, r2
 8000d02:	4a2f      	ldr	r2, [pc, #188]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d04:	400b      	ands	r3, r1
 8000d06:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
    	    	}

     break;
 8000d08:	e08e      	b.n	8000e28 <MGPIO_voidSetPAMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8000d0a:	79bb      	ldrb	r3, [r7, #6]
 8000d0c:	2b04      	cmp	r3, #4
 8000d0e:	d129      	bne.n	8000d64 <MGPIO_voidSetPAMode_CRH+0x4f8>
    	    		   SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000d10:	4b2b      	ldr	r3, [pc, #172]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	797a      	ldrb	r2, [r7, #5]
 8000d16:	2101      	movs	r1, #1
 8000d18:	fa01 f202 	lsl.w	r2, r1, r2
 8000d1c:	4611      	mov	r1, r2
 8000d1e:	4a28      	ldr	r2, [pc, #160]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d20:	430b      	orrs	r3, r1
 8000d22:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000d24:	4b26      	ldr	r3, [pc, #152]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	793a      	ldrb	r2, [r7, #4]
 8000d2a:	2101      	movs	r1, #1
 8000d2c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d30:	4611      	mov	r1, r2
 8000d32:	4a23      	ldr	r2, [pc, #140]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d34:	430b      	orrs	r3, r1
 8000d36:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000d38:	4b21      	ldr	r3, [pc, #132]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	7c3a      	ldrb	r2, [r7, #16]
 8000d3e:	2101      	movs	r1, #1
 8000d40:	fa01 f202 	lsl.w	r2, r1, r2
 8000d44:	4611      	mov	r1, r2
 8000d46:	4a1e      	ldr	r2, [pc, #120]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d48:	430b      	orrs	r3, r1
 8000d4a:	6053      	str	r3, [r2, #4]
    	    		   CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000d4c:	4b1c      	ldr	r3, [pc, #112]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	7d3a      	ldrb	r2, [r7, #20]
 8000d52:	2101      	movs	r1, #1
 8000d54:	fa01 f202 	lsl.w	r2, r1, r2
 8000d58:	43d2      	mvns	r2, r2
 8000d5a:	4611      	mov	r1, r2
 8000d5c:	4a18      	ldr	r2, [pc, #96]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d5e:	400b      	ands	r3, r1
 8000d60:	6053      	str	r3, [r2, #4]
     break;
 8000d62:	e061      	b.n	8000e28 <MGPIO_voidSetPAMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8000d64:	79bb      	ldrb	r3, [r7, #6]
 8000d66:	2b05      	cmp	r3, #5
 8000d68:	d12c      	bne.n	8000dc4 <MGPIO_voidSetPAMode_CRH+0x558>
    	    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000d6a:	4b15      	ldr	r3, [pc, #84]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	797a      	ldrb	r2, [r7, #5]
 8000d70:	2101      	movs	r1, #1
 8000d72:	fa01 f202 	lsl.w	r2, r1, r2
 8000d76:	4611      	mov	r1, r2
 8000d78:	4a11      	ldr	r2, [pc, #68]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d7a:	430b      	orrs	r3, r1
 8000d7c:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000d7e:	4b10      	ldr	r3, [pc, #64]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	793a      	ldrb	r2, [r7, #4]
 8000d84:	2101      	movs	r1, #1
 8000d86:	fa01 f202 	lsl.w	r2, r1, r2
 8000d8a:	4611      	mov	r1, r2
 8000d8c:	4a0c      	ldr	r2, [pc, #48]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d8e:	430b      	orrs	r3, r1
 8000d90:	6053      	str	r3, [r2, #4]
    	    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000d92:	4b0b      	ldr	r3, [pc, #44]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	7c3a      	ldrb	r2, [r7, #16]
 8000d98:	2101      	movs	r1, #1
 8000d9a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d9e:	43d2      	mvns	r2, r2
 8000da0:	4611      	mov	r1, r2
 8000da2:	4a07      	ldr	r2, [pc, #28]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000da4:	400b      	ands	r3, r1
 8000da6:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000da8:	4b05      	ldr	r3, [pc, #20]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	7d3a      	ldrb	r2, [r7, #20]
 8000dae:	2101      	movs	r1, #1
 8000db0:	fa01 f202 	lsl.w	r2, r1, r2
 8000db4:	4611      	mov	r1, r2
 8000db6:	4a02      	ldr	r2, [pc, #8]	; (8000dc0 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000db8:	430b      	orrs	r3, r1
 8000dba:	6053      	str	r3, [r2, #4]
     break;
 8000dbc:	e034      	b.n	8000e28 <MGPIO_voidSetPAMode_CRH+0x5bc>
 8000dbe:	bf00      	nop
 8000dc0:	40010800 	.word	0x40010800
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8000dc4:	79bb      	ldrb	r3, [r7, #6]
 8000dc6:	2b06      	cmp	r3, #6
 8000dc8:	d12e      	bne.n	8000e28 <MGPIO_voidSetPAMode_CRH+0x5bc>
    	    		SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000dca:	4b1a      	ldr	r3, [pc, #104]	; (8000e34 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	797a      	ldrb	r2, [r7, #5]
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	fa01 f202 	lsl.w	r2, r1, r2
 8000dd6:	4611      	mov	r1, r2
 8000dd8:	4a16      	ldr	r2, [pc, #88]	; (8000e34 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000dda:	430b      	orrs	r3, r1
 8000ddc:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000dde:	4b15      	ldr	r3, [pc, #84]	; (8000e34 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	793a      	ldrb	r2, [r7, #4]
 8000de4:	2101      	movs	r1, #1
 8000de6:	fa01 f202 	lsl.w	r2, r1, r2
 8000dea:	4611      	mov	r1, r2
 8000dec:	4a11      	ldr	r2, [pc, #68]	; (8000e34 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000dee:	430b      	orrs	r3, r1
 8000df0:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000df2:	4b10      	ldr	r3, [pc, #64]	; (8000e34 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	7c3a      	ldrb	r2, [r7, #16]
 8000df8:	2101      	movs	r1, #1
 8000dfa:	fa01 f202 	lsl.w	r2, r1, r2
 8000dfe:	4611      	mov	r1, r2
 8000e00:	4a0c      	ldr	r2, [pc, #48]	; (8000e34 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000e02:	430b      	orrs	r3, r1
 8000e04:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000e06:	4b0b      	ldr	r3, [pc, #44]	; (8000e34 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	7d3a      	ldrb	r2, [r7, #20]
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8000e12:	4611      	mov	r1, r2
 8000e14:	4a07      	ldr	r2, [pc, #28]	; (8000e34 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8000e16:	430b      	orrs	r3, r1
 8000e18:	6053      	str	r3, [r2, #4]
     break;
 8000e1a:	e005      	b.n	8000e28 <MGPIO_voidSetPAMode_CRH+0x5bc>
     break;
 8000e1c:	bf00      	nop
 8000e1e:	e004      	b.n	8000e2a <MGPIO_voidSetPAMode_CRH+0x5be>
    break;
 8000e20:	bf00      	nop
 8000e22:	e002      	b.n	8000e2a <MGPIO_voidSetPAMode_CRH+0x5be>
     break;
 8000e24:	bf00      	nop
 8000e26:	e000      	b.n	8000e2a <MGPIO_voidSetPAMode_CRH+0x5be>
     break;
 8000e28:	bf00      	nop
  }

}
 8000e2a:	bf00      	nop
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bc90      	pop	{r4, r7}
 8000e32:	4770      	bx	lr
 8000e34:	40010800 	.word	0x40010800

08000e38 <MGPIO_voidSetPApinDirection>:

static void MGPIO_voidSetPApinDirection(PIN_T MGPIO_pinPINID,MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af02      	add	r7, sp, #8
 8000e3e:	4603      	mov	r3, r0
 8000e40:	71fb      	strb	r3, [r7, #7]
 8000e42:	460b      	mov	r3, r1
 8000e44:	71bb      	strb	r3, [r7, #6]
 8000e46:	4613      	mov	r3, r2
 8000e48:	717b      	strb	r3, [r7, #5]
  switch (MGPIO_pinPINID)
 8000e4a:	79fb      	ldrb	r3, [r7, #7]
 8000e4c:	2b0f      	cmp	r3, #15
 8000e4e:	f200 80d3 	bhi.w	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
 8000e52:	a201      	add	r2, pc, #4	; (adr r2, 8000e58 <MGPIO_voidSetPApinDirection+0x20>)
 8000e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e58:	08000e99 	.word	0x08000e99
 8000e5c:	08000eaf 	.word	0x08000eaf
 8000e60:	08000ec5 	.word	0x08000ec5
 8000e64:	08000edb 	.word	0x08000edb
 8000e68:	08000ef1 	.word	0x08000ef1
 8000e6c:	08000f07 	.word	0x08000f07
 8000e70:	08000f1d 	.word	0x08000f1d
 8000e74:	08000f33 	.word	0x08000f33
 8000e78:	08000f49 	.word	0x08000f49
 8000e7c:	08000f5f 	.word	0x08000f5f
 8000e80:	08000f75 	.word	0x08000f75
 8000e84:	08000f8b 	.word	0x08000f8b
 8000e88:	08000fa1 	.word	0x08000fa1
 8000e8c:	08000fb7 	.word	0x08000fb7
 8000e90:	08000fcd 	.word	0x08000fcd
 8000e94:	08000fe3 	.word	0x08000fe3
  {
    case PIN0 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE0_0_CRL,MODE0_1_CRL,CNF0_0_CRL,CNF0_1_CRL);
 8000e98:	7979      	ldrb	r1, [r7, #5]
 8000e9a:	79b8      	ldrb	r0, [r7, #6]
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	9301      	str	r3, [sp, #4]
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	9300      	str	r3, [sp, #0]
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f7ff f9fa 	bl	80002a0 <MGPIO_voidSetPAMode_CRL>
          break;
 8000eac:	e0a4      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN1 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE1_0_CRL,MODE1_1_CRL,CNF1_0_CRL,CNF1_1_CRL);
 8000eae:	7979      	ldrb	r1, [r7, #5]
 8000eb0:	79b8      	ldrb	r0, [r7, #6]
 8000eb2:	2307      	movs	r3, #7
 8000eb4:	9301      	str	r3, [sp, #4]
 8000eb6:	2306      	movs	r3, #6
 8000eb8:	9300      	str	r3, [sp, #0]
 8000eba:	2305      	movs	r3, #5
 8000ebc:	2204      	movs	r2, #4
 8000ebe:	f7ff f9ef 	bl	80002a0 <MGPIO_voidSetPAMode_CRL>
            break;
 8000ec2:	e099      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN2 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE2_0_CRL,MODE2_1_CRL,CNF2_0_CRL,CNF2_1_CRL);
 8000ec4:	7979      	ldrb	r1, [r7, #5]
 8000ec6:	79b8      	ldrb	r0, [r7, #6]
 8000ec8:	230b      	movs	r3, #11
 8000eca:	9301      	str	r3, [sp, #4]
 8000ecc:	230a      	movs	r3, #10
 8000ece:	9300      	str	r3, [sp, #0]
 8000ed0:	2309      	movs	r3, #9
 8000ed2:	2208      	movs	r2, #8
 8000ed4:	f7ff f9e4 	bl	80002a0 <MGPIO_voidSetPAMode_CRL>
            break;
 8000ed8:	e08e      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN3 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE3_0_CRL,MODE3_1_CRL,CNF3_0_CRL,CNF3_1_CRL);
 8000eda:	7979      	ldrb	r1, [r7, #5]
 8000edc:	79b8      	ldrb	r0, [r7, #6]
 8000ede:	230f      	movs	r3, #15
 8000ee0:	9301      	str	r3, [sp, #4]
 8000ee2:	230e      	movs	r3, #14
 8000ee4:	9300      	str	r3, [sp, #0]
 8000ee6:	230d      	movs	r3, #13
 8000ee8:	220c      	movs	r2, #12
 8000eea:	f7ff f9d9 	bl	80002a0 <MGPIO_voidSetPAMode_CRL>
            break;
 8000eee:	e083      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN4 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE4_0_CRL,MODE4_1_CRL,CNF4_0_CRL,CNF4_1_CRL);
 8000ef0:	7979      	ldrb	r1, [r7, #5]
 8000ef2:	79b8      	ldrb	r0, [r7, #6]
 8000ef4:	2313      	movs	r3, #19
 8000ef6:	9301      	str	r3, [sp, #4]
 8000ef8:	2312      	movs	r3, #18
 8000efa:	9300      	str	r3, [sp, #0]
 8000efc:	2311      	movs	r3, #17
 8000efe:	2210      	movs	r2, #16
 8000f00:	f7ff f9ce 	bl	80002a0 <MGPIO_voidSetPAMode_CRL>
          break;
 8000f04:	e078      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN5 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE5_0_CRL,MODE5_1_CRL,CNF5_0_CRL,CNF5_1_CRL);
 8000f06:	7979      	ldrb	r1, [r7, #5]
 8000f08:	79b8      	ldrb	r0, [r7, #6]
 8000f0a:	2317      	movs	r3, #23
 8000f0c:	9301      	str	r3, [sp, #4]
 8000f0e:	2316      	movs	r3, #22
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	2315      	movs	r3, #21
 8000f14:	2214      	movs	r2, #20
 8000f16:	f7ff f9c3 	bl	80002a0 <MGPIO_voidSetPAMode_CRL>
          break;
 8000f1a:	e06d      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN6 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE6_0_CRL,MODE6_1_CRL,CNF6_0_CRL,CNF6_1_CRL);
 8000f1c:	7979      	ldrb	r1, [r7, #5]
 8000f1e:	79b8      	ldrb	r0, [r7, #6]
 8000f20:	231b      	movs	r3, #27
 8000f22:	9301      	str	r3, [sp, #4]
 8000f24:	231a      	movs	r3, #26
 8000f26:	9300      	str	r3, [sp, #0]
 8000f28:	2319      	movs	r3, #25
 8000f2a:	2218      	movs	r2, #24
 8000f2c:	f7ff f9b8 	bl	80002a0 <MGPIO_voidSetPAMode_CRL>
          break;
 8000f30:	e062      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN7 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE7_0_CRL,MODE7_1_CRL,CNF7_0_CRL,CNF7_1_CRL);
 8000f32:	7979      	ldrb	r1, [r7, #5]
 8000f34:	79b8      	ldrb	r0, [r7, #6]
 8000f36:	231f      	movs	r3, #31
 8000f38:	9301      	str	r3, [sp, #4]
 8000f3a:	231e      	movs	r3, #30
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	231d      	movs	r3, #29
 8000f40:	221c      	movs	r2, #28
 8000f42:	f7ff f9ad 	bl	80002a0 <MGPIO_voidSetPAMode_CRL>
          break;
 8000f46:	e057      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN8 :
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE8_0_CRH,MODE8_1_CRH,CNF8_0_CRH,CNF8_1_CRH);
 8000f48:	7979      	ldrb	r1, [r7, #5]
 8000f4a:	79b8      	ldrb	r0, [r7, #6]
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	9301      	str	r3, [sp, #4]
 8000f50:	2302      	movs	r3, #2
 8000f52:	9300      	str	r3, [sp, #0]
 8000f54:	2301      	movs	r3, #1
 8000f56:	2200      	movs	r2, #0
 8000f58:	f7ff fc88 	bl	800086c <MGPIO_voidSetPAMode_CRH>
          break;
 8000f5c:	e04c      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN9 :
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE9_0_CRH,MODE9_1_CRH,CNF9_0_CRH,CNF9_1_CRH);
 8000f5e:	7979      	ldrb	r1, [r7, #5]
 8000f60:	79b8      	ldrb	r0, [r7, #6]
 8000f62:	2307      	movs	r3, #7
 8000f64:	9301      	str	r3, [sp, #4]
 8000f66:	2306      	movs	r3, #6
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	2305      	movs	r3, #5
 8000f6c:	2204      	movs	r2, #4
 8000f6e:	f7ff fc7d 	bl	800086c <MGPIO_voidSetPAMode_CRH>
          break;
 8000f72:	e041      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN10:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE10_0_CRH,MODE10_1_CRH,CNF10_0_CRH,CNF10_1_CRH);
 8000f74:	7979      	ldrb	r1, [r7, #5]
 8000f76:	79b8      	ldrb	r0, [r7, #6]
 8000f78:	230b      	movs	r3, #11
 8000f7a:	9301      	str	r3, [sp, #4]
 8000f7c:	230a      	movs	r3, #10
 8000f7e:	9300      	str	r3, [sp, #0]
 8000f80:	2309      	movs	r3, #9
 8000f82:	2208      	movs	r2, #8
 8000f84:	f7ff fc72 	bl	800086c <MGPIO_voidSetPAMode_CRH>
            break;
 8000f88:	e036      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN11:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE11_0_CRH,MODE11_1_CRH,CNF11_0_CRH,CNF11_1_CRH);
 8000f8a:	7979      	ldrb	r1, [r7, #5]
 8000f8c:	79b8      	ldrb	r0, [r7, #6]
 8000f8e:	230f      	movs	r3, #15
 8000f90:	9301      	str	r3, [sp, #4]
 8000f92:	230e      	movs	r3, #14
 8000f94:	9300      	str	r3, [sp, #0]
 8000f96:	230d      	movs	r3, #13
 8000f98:	220c      	movs	r2, #12
 8000f9a:	f7ff fc67 	bl	800086c <MGPIO_voidSetPAMode_CRH>
          break;
 8000f9e:	e02b      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN12:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE12_0_CRH,MODE12_1_CRH,CNF12_0_CRH,CNF12_1_CRH);
 8000fa0:	7979      	ldrb	r1, [r7, #5]
 8000fa2:	79b8      	ldrb	r0, [r7, #6]
 8000fa4:	2313      	movs	r3, #19
 8000fa6:	9301      	str	r3, [sp, #4]
 8000fa8:	2312      	movs	r3, #18
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2311      	movs	r3, #17
 8000fae:	2210      	movs	r2, #16
 8000fb0:	f7ff fc5c 	bl	800086c <MGPIO_voidSetPAMode_CRH>
          break;
 8000fb4:	e020      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN13:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE13_0_CRH,MODE13_1_CRH,CNF13_0_CRH,CNF13_1_CRH);
 8000fb6:	7979      	ldrb	r1, [r7, #5]
 8000fb8:	79b8      	ldrb	r0, [r7, #6]
 8000fba:	2317      	movs	r3, #23
 8000fbc:	9301      	str	r3, [sp, #4]
 8000fbe:	2316      	movs	r3, #22
 8000fc0:	9300      	str	r3, [sp, #0]
 8000fc2:	2315      	movs	r3, #21
 8000fc4:	2214      	movs	r2, #20
 8000fc6:	f7ff fc51 	bl	800086c <MGPIO_voidSetPAMode_CRH>
          break;
 8000fca:	e015      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN14:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE14_0_CRH,MODE14_1_CRH,CNF14_0_CRH,CNF14_1_CRH);
 8000fcc:	7979      	ldrb	r1, [r7, #5]
 8000fce:	79b8      	ldrb	r0, [r7, #6]
 8000fd0:	231b      	movs	r3, #27
 8000fd2:	9301      	str	r3, [sp, #4]
 8000fd4:	231a      	movs	r3, #26
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	2319      	movs	r3, #25
 8000fda:	2218      	movs	r2, #24
 8000fdc:	f7ff fc46 	bl	800086c <MGPIO_voidSetPAMode_CRH>
          break;
 8000fe0:	e00a      	b.n	8000ff8 <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN15:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE15_0_CRH,MODE15_1_CRH,CNF15_0_CRH,CNF15_1_CRH);
 8000fe2:	7979      	ldrb	r1, [r7, #5]
 8000fe4:	79b8      	ldrb	r0, [r7, #6]
 8000fe6:	231f      	movs	r3, #31
 8000fe8:	9301      	str	r3, [sp, #4]
 8000fea:	231e      	movs	r3, #30
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	231d      	movs	r3, #29
 8000ff0:	221c      	movs	r2, #28
 8000ff2:	f7ff fc3b 	bl	800086c <MGPIO_voidSetPAMode_CRH>
          break;
 8000ff6:	bf00      	nop

  }

}
 8000ff8:	bf00      	nop
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <MGPIO_voidSetPBMode_CRL>:

//////////////////PORTB PIN direction////////////////////

static void MGPIO_voidSetPBMode_CRL(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRL_BITS MGPIO_ModeBit0,MGPIOX_CRL_BITS MGPIO_ModeBit1,MGPIOX_CRL_BITS MGPIO_ConfigBit0,MGPIOX_CRL_BITS MGPIO_ConfigBit1)
{
 8001000:	b490      	push	{r4, r7}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	4604      	mov	r4, r0
 8001008:	4608      	mov	r0, r1
 800100a:	4611      	mov	r1, r2
 800100c:	461a      	mov	r2, r3
 800100e:	4623      	mov	r3, r4
 8001010:	71fb      	strb	r3, [r7, #7]
 8001012:	4603      	mov	r3, r0
 8001014:	71bb      	strb	r3, [r7, #6]
 8001016:	460b      	mov	r3, r1
 8001018:	717b      	strb	r3, [r7, #5]
 800101a:	4613      	mov	r3, r2
 800101c:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	2b03      	cmp	r3, #3
 8001022:	f200 82cc 	bhi.w	80015be <MGPIO_voidSetPBMode_CRL+0x5be>
 8001026:	a201      	add	r2, pc, #4	; (adr r2, 800102c <MGPIO_voidSetPBMode_CRL+0x2c>)
 8001028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102c:	0800103d 	.word	0x0800103d
 8001030:	0800115b 	.word	0x0800115b
 8001034:	080012d1 	.word	0x080012d1
 8001038:	08001443 	.word	0x08001443
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 800103c:	79bb      	ldrb	r3, [r7, #6]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d12c      	bne.n	800109c <MGPIO_voidSetPBMode_CRL+0x9c>
    	{
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001042:	4ba2      	ldr	r3, [pc, #648]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	797a      	ldrb	r2, [r7, #5]
 8001048:	2101      	movs	r1, #1
 800104a:	fa01 f202 	lsl.w	r2, r1, r2
 800104e:	43d2      	mvns	r2, r2
 8001050:	4611      	mov	r1, r2
 8001052:	4a9e      	ldr	r2, [pc, #632]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001054:	400b      	ands	r3, r1
 8001056:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001058:	4b9c      	ldr	r3, [pc, #624]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	793a      	ldrb	r2, [r7, #4]
 800105e:	2101      	movs	r1, #1
 8001060:	fa01 f202 	lsl.w	r2, r1, r2
 8001064:	43d2      	mvns	r2, r2
 8001066:	4611      	mov	r1, r2
 8001068:	4a98      	ldr	r2, [pc, #608]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800106a:	400b      	ands	r3, r1
 800106c:	6013      	str	r3, [r2, #0]
             CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 800106e:	4b97      	ldr	r3, [pc, #604]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	7c3a      	ldrb	r2, [r7, #16]
 8001074:	2101      	movs	r1, #1
 8001076:	fa01 f202 	lsl.w	r2, r1, r2
 800107a:	43d2      	mvns	r2, r2
 800107c:	4611      	mov	r1, r2
 800107e:	4a93      	ldr	r2, [pc, #588]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001080:	400b      	ands	r3, r1
 8001082:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001084:	4b91      	ldr	r3, [pc, #580]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	7d3a      	ldrb	r2, [r7, #20]
 800108a:	2101      	movs	r1, #1
 800108c:	fa01 f202 	lsl.w	r2, r1, r2
 8001090:	43d2      	mvns	r2, r2
 8001092:	4611      	mov	r1, r2
 8001094:	4a8d      	ldr	r2, [pc, #564]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001096:	400b      	ands	r3, r1
 8001098:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
		}

     break;
 800109a:	e289      	b.n	80015b0 <MGPIO_voidSetPBMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 800109c:	79bb      	ldrb	r3, [r7, #6]
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d12b      	bne.n	80010fa <MGPIO_voidSetPBMode_CRL+0xfa>
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80010a2:	4b8a      	ldr	r3, [pc, #552]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	797a      	ldrb	r2, [r7, #5]
 80010a8:	2101      	movs	r1, #1
 80010aa:	fa01 f202 	lsl.w	r2, r1, r2
 80010ae:	43d2      	mvns	r2, r2
 80010b0:	4611      	mov	r1, r2
 80010b2:	4a86      	ldr	r2, [pc, #536]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010b4:	400b      	ands	r3, r1
 80010b6:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80010b8:	4b84      	ldr	r3, [pc, #528]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	793a      	ldrb	r2, [r7, #4]
 80010be:	2101      	movs	r1, #1
 80010c0:	fa01 f202 	lsl.w	r2, r1, r2
 80010c4:	43d2      	mvns	r2, r2
 80010c6:	4611      	mov	r1, r2
 80010c8:	4a80      	ldr	r2, [pc, #512]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010ca:	400b      	ands	r3, r1
 80010cc:	6013      	str	r3, [r2, #0]
    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80010ce:	4b7f      	ldr	r3, [pc, #508]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	7c3a      	ldrb	r2, [r7, #16]
 80010d4:	2101      	movs	r1, #1
 80010d6:	fa01 f202 	lsl.w	r2, r1, r2
 80010da:	4611      	mov	r1, r2
 80010dc:	4a7b      	ldr	r2, [pc, #492]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010de:	430b      	orrs	r3, r1
 80010e0:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80010e2:	4b7a      	ldr	r3, [pc, #488]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	7d3a      	ldrb	r2, [r7, #20]
 80010e8:	2101      	movs	r1, #1
 80010ea:	fa01 f202 	lsl.w	r2, r1, r2
 80010ee:	43d2      	mvns	r2, r2
 80010f0:	4611      	mov	r1, r2
 80010f2:	4a76      	ldr	r2, [pc, #472]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80010f4:	400b      	ands	r3, r1
 80010f6:	6013      	str	r3, [r2, #0]
     break;
 80010f8:	e25a      	b.n	80015b0 <MGPIO_voidSetPBMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 80010fa:	79bb      	ldrb	r3, [r7, #6]
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	f040 8257 	bne.w	80015b0 <MGPIO_voidSetPBMode_CRL+0x5b0>
    		CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001102:	4b72      	ldr	r3, [pc, #456]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	797a      	ldrb	r2, [r7, #5]
 8001108:	2101      	movs	r1, #1
 800110a:	fa01 f202 	lsl.w	r2, r1, r2
 800110e:	43d2      	mvns	r2, r2
 8001110:	4611      	mov	r1, r2
 8001112:	4a6e      	ldr	r2, [pc, #440]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001114:	400b      	ands	r3, r1
 8001116:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001118:	4b6c      	ldr	r3, [pc, #432]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	793a      	ldrb	r2, [r7, #4]
 800111e:	2101      	movs	r1, #1
 8001120:	fa01 f202 	lsl.w	r2, r1, r2
 8001124:	43d2      	mvns	r2, r2
 8001126:	4611      	mov	r1, r2
 8001128:	4a68      	ldr	r2, [pc, #416]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800112a:	400b      	ands	r3, r1
 800112c:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 800112e:	4b67      	ldr	r3, [pc, #412]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	7c3a      	ldrb	r2, [r7, #16]
 8001134:	2101      	movs	r1, #1
 8001136:	fa01 f202 	lsl.w	r2, r1, r2
 800113a:	43d2      	mvns	r2, r2
 800113c:	4611      	mov	r1, r2
 800113e:	4a63      	ldr	r2, [pc, #396]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001140:	400b      	ands	r3, r1
 8001142:	6013      	str	r3, [r2, #0]
    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001144:	4b61      	ldr	r3, [pc, #388]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	7d3a      	ldrb	r2, [r7, #20]
 800114a:	2101      	movs	r1, #1
 800114c:	fa01 f202 	lsl.w	r2, r1, r2
 8001150:	4611      	mov	r1, r2
 8001152:	4a5e      	ldr	r2, [pc, #376]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001154:	430b      	orrs	r3, r1
 8001156:	6013      	str	r3, [r2, #0]
     break;
 8001158:	e22a      	b.n	80015b0 <MGPIO_voidSetPBMode_CRL+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 800115a:	79bb      	ldrb	r3, [r7, #6]
 800115c:	2b03      	cmp	r3, #3
 800115e:	d12b      	bne.n	80011b8 <MGPIO_voidSetPBMode_CRL+0x1b8>
    	{
    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001160:	4b5a      	ldr	r3, [pc, #360]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	797a      	ldrb	r2, [r7, #5]
 8001166:	2101      	movs	r1, #1
 8001168:	fa01 f202 	lsl.w	r2, r1, r2
 800116c:	4611      	mov	r1, r2
 800116e:	4a57      	ldr	r2, [pc, #348]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001170:	430b      	orrs	r3, r1
 8001172:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001174:	4b55      	ldr	r3, [pc, #340]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	793a      	ldrb	r2, [r7, #4]
 800117a:	2101      	movs	r1, #1
 800117c:	fa01 f202 	lsl.w	r2, r1, r2
 8001180:	43d2      	mvns	r2, r2
 8001182:	4611      	mov	r1, r2
 8001184:	4a51      	ldr	r2, [pc, #324]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001186:	400b      	ands	r3, r1
 8001188:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 800118a:	4b50      	ldr	r3, [pc, #320]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	7c3a      	ldrb	r2, [r7, #16]
 8001190:	2101      	movs	r1, #1
 8001192:	fa01 f202 	lsl.w	r2, r1, r2
 8001196:	43d2      	mvns	r2, r2
 8001198:	4611      	mov	r1, r2
 800119a:	4a4c      	ldr	r2, [pc, #304]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800119c:	400b      	ands	r3, r1
 800119e:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80011a0:	4b4a      	ldr	r3, [pc, #296]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	7d3a      	ldrb	r2, [r7, #20]
 80011a6:	2101      	movs	r1, #1
 80011a8:	fa01 f202 	lsl.w	r2, r1, r2
 80011ac:	43d2      	mvns	r2, r2
 80011ae:	4611      	mov	r1, r2
 80011b0:	4a46      	ldr	r2, [pc, #280]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80011b2:	400b      	ands	r3, r1
 80011b4:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);


    	}

    break;
 80011b6:	e1fd      	b.n	80015b4 <MGPIO_voidSetPBMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 80011b8:	79bb      	ldrb	r3, [r7, #6]
 80011ba:	2b04      	cmp	r3, #4
 80011bc:	d12a      	bne.n	8001214 <MGPIO_voidSetPBMode_CRL+0x214>
    		SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80011be:	4b43      	ldr	r3, [pc, #268]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	797a      	ldrb	r2, [r7, #5]
 80011c4:	2101      	movs	r1, #1
 80011c6:	fa01 f202 	lsl.w	r2, r1, r2
 80011ca:	4611      	mov	r1, r2
 80011cc:	4a3f      	ldr	r2, [pc, #252]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80011ce:	430b      	orrs	r3, r1
 80011d0:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80011d2:	4b3e      	ldr	r3, [pc, #248]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	793a      	ldrb	r2, [r7, #4]
 80011d8:	2101      	movs	r1, #1
 80011da:	fa01 f202 	lsl.w	r2, r1, r2
 80011de:	43d2      	mvns	r2, r2
 80011e0:	4611      	mov	r1, r2
 80011e2:	4a3a      	ldr	r2, [pc, #232]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80011e4:	400b      	ands	r3, r1
 80011e6:	6013      	str	r3, [r2, #0]
    		SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80011e8:	4b38      	ldr	r3, [pc, #224]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	7c3a      	ldrb	r2, [r7, #16]
 80011ee:	2101      	movs	r1, #1
 80011f0:	fa01 f202 	lsl.w	r2, r1, r2
 80011f4:	4611      	mov	r1, r2
 80011f6:	4a35      	ldr	r2, [pc, #212]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80011f8:	430b      	orrs	r3, r1
 80011fa:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80011fc:	4b33      	ldr	r3, [pc, #204]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	7d3a      	ldrb	r2, [r7, #20]
 8001202:	2101      	movs	r1, #1
 8001204:	fa01 f202 	lsl.w	r2, r1, r2
 8001208:	43d2      	mvns	r2, r2
 800120a:	4611      	mov	r1, r2
 800120c:	4a2f      	ldr	r2, [pc, #188]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800120e:	400b      	ands	r3, r1
 8001210:	6013      	str	r3, [r2, #0]
    break;
 8001212:	e1cf      	b.n	80015b4 <MGPIO_voidSetPBMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8001214:	79bb      	ldrb	r3, [r7, #6]
 8001216:	2b05      	cmp	r3, #5
 8001218:	d12a      	bne.n	8001270 <MGPIO_voidSetPBMode_CRL+0x270>
    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 800121a:	4b2c      	ldr	r3, [pc, #176]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	797a      	ldrb	r2, [r7, #5]
 8001220:	2101      	movs	r1, #1
 8001222:	fa01 f202 	lsl.w	r2, r1, r2
 8001226:	4611      	mov	r1, r2
 8001228:	4a28      	ldr	r2, [pc, #160]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800122a:	430b      	orrs	r3, r1
 800122c:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 800122e:	4b27      	ldr	r3, [pc, #156]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	793a      	ldrb	r2, [r7, #4]
 8001234:	2101      	movs	r1, #1
 8001236:	fa01 f202 	lsl.w	r2, r1, r2
 800123a:	43d2      	mvns	r2, r2
 800123c:	4611      	mov	r1, r2
 800123e:	4a23      	ldr	r2, [pc, #140]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001240:	400b      	ands	r3, r1
 8001242:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001244:	4b21      	ldr	r3, [pc, #132]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	7c3a      	ldrb	r2, [r7, #16]
 800124a:	2101      	movs	r1, #1
 800124c:	fa01 f202 	lsl.w	r2, r1, r2
 8001250:	43d2      	mvns	r2, r2
 8001252:	4611      	mov	r1, r2
 8001254:	4a1d      	ldr	r2, [pc, #116]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001256:	400b      	ands	r3, r1
 8001258:	6013      	str	r3, [r2, #0]
    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 800125a:	4b1c      	ldr	r3, [pc, #112]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	7d3a      	ldrb	r2, [r7, #20]
 8001260:	2101      	movs	r1, #1
 8001262:	fa01 f202 	lsl.w	r2, r1, r2
 8001266:	4611      	mov	r1, r2
 8001268:	4a18      	ldr	r2, [pc, #96]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800126a:	430b      	orrs	r3, r1
 800126c:	6013      	str	r3, [r2, #0]
    break;
 800126e:	e1a1      	b.n	80015b4 <MGPIO_voidSetPBMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8001270:	79bb      	ldrb	r3, [r7, #6]
 8001272:	2b06      	cmp	r3, #6
 8001274:	f040 819e 	bne.w	80015b4 <MGPIO_voidSetPBMode_CRL+0x5b4>
    		  SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001278:	4b14      	ldr	r3, [pc, #80]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	797a      	ldrb	r2, [r7, #5]
 800127e:	2101      	movs	r1, #1
 8001280:	fa01 f202 	lsl.w	r2, r1, r2
 8001284:	4611      	mov	r1, r2
 8001286:	4a11      	ldr	r2, [pc, #68]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001288:	430b      	orrs	r3, r1
 800128a:	6013      	str	r3, [r2, #0]
    		  CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 800128c:	4b0f      	ldr	r3, [pc, #60]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	793a      	ldrb	r2, [r7, #4]
 8001292:	2101      	movs	r1, #1
 8001294:	fa01 f202 	lsl.w	r2, r1, r2
 8001298:	43d2      	mvns	r2, r2
 800129a:	4611      	mov	r1, r2
 800129c:	4a0b      	ldr	r2, [pc, #44]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800129e:	400b      	ands	r3, r1
 80012a0:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80012a2:	4b0a      	ldr	r3, [pc, #40]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	7c3a      	ldrb	r2, [r7, #16]
 80012a8:	2101      	movs	r1, #1
 80012aa:	fa01 f202 	lsl.w	r2, r1, r2
 80012ae:	4611      	mov	r1, r2
 80012b0:	4a06      	ldr	r2, [pc, #24]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80012b2:	430b      	orrs	r3, r1
 80012b4:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80012b6:	4b05      	ldr	r3, [pc, #20]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	7d3a      	ldrb	r2, [r7, #20]
 80012bc:	2101      	movs	r1, #1
 80012be:	fa01 f202 	lsl.w	r2, r1, r2
 80012c2:	4611      	mov	r1, r2
 80012c4:	4a01      	ldr	r2, [pc, #4]	; (80012cc <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80012c6:	430b      	orrs	r3, r1
 80012c8:	6013      	str	r3, [r2, #0]
    break;
 80012ca:	e173      	b.n	80015b4 <MGPIO_voidSetPBMode_CRL+0x5b4>
 80012cc:	40010c00 	.word	0x40010c00
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80012d0:	79bb      	ldrb	r3, [r7, #6]
 80012d2:	2b03      	cmp	r3, #3
 80012d4:	d12b      	bne.n	800132e <MGPIO_voidSetPBMode_CRL+0x32e>
    	    	{

    	            CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80012d6:	4b9f      	ldr	r3, [pc, #636]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	797a      	ldrb	r2, [r7, #5]
 80012dc:	2101      	movs	r1, #1
 80012de:	fa01 f202 	lsl.w	r2, r1, r2
 80012e2:	43d2      	mvns	r2, r2
 80012e4:	4611      	mov	r1, r2
 80012e6:	4a9b      	ldr	r2, [pc, #620]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80012e8:	400b      	ands	r3, r1
 80012ea:	6013      	str	r3, [r2, #0]
    	            SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80012ec:	4b99      	ldr	r3, [pc, #612]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	793a      	ldrb	r2, [r7, #4]
 80012f2:	2101      	movs	r1, #1
 80012f4:	fa01 f202 	lsl.w	r2, r1, r2
 80012f8:	4611      	mov	r1, r2
 80012fa:	4a96      	ldr	r2, [pc, #600]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80012fc:	430b      	orrs	r3, r1
 80012fe:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001300:	4b94      	ldr	r3, [pc, #592]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	7c3a      	ldrb	r2, [r7, #16]
 8001306:	2101      	movs	r1, #1
 8001308:	fa01 f202 	lsl.w	r2, r1, r2
 800130c:	43d2      	mvns	r2, r2
 800130e:	4611      	mov	r1, r2
 8001310:	4a90      	ldr	r2, [pc, #576]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001312:	400b      	ands	r3, r1
 8001314:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001316:	4b8f      	ldr	r3, [pc, #572]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	7d3a      	ldrb	r2, [r7, #20]
 800131c:	2101      	movs	r1, #1
 800131e:	fa01 f202 	lsl.w	r2, r1, r2
 8001322:	43d2      	mvns	r2, r2
 8001324:	4611      	mov	r1, r2
 8001326:	4a8b      	ldr	r2, [pc, #556]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001328:	400b      	ands	r3, r1
 800132a:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
    	    	}


     break;
 800132c:	e144      	b.n	80015b8 <MGPIO_voidSetPBMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 800132e:	79bb      	ldrb	r3, [r7, #6]
 8001330:	2b04      	cmp	r3, #4
 8001332:	d12a      	bne.n	800138a <MGPIO_voidSetPBMode_CRL+0x38a>
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001334:	4b87      	ldr	r3, [pc, #540]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	797a      	ldrb	r2, [r7, #5]
 800133a:	2101      	movs	r1, #1
 800133c:	fa01 f202 	lsl.w	r2, r1, r2
 8001340:	43d2      	mvns	r2, r2
 8001342:	4611      	mov	r1, r2
 8001344:	4a83      	ldr	r2, [pc, #524]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001346:	400b      	ands	r3, r1
 8001348:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 800134a:	4b82      	ldr	r3, [pc, #520]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	793a      	ldrb	r2, [r7, #4]
 8001350:	2101      	movs	r1, #1
 8001352:	fa01 f202 	lsl.w	r2, r1, r2
 8001356:	4611      	mov	r1, r2
 8001358:	4a7e      	ldr	r2, [pc, #504]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 800135a:	430b      	orrs	r3, r1
 800135c:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 800135e:	4b7d      	ldr	r3, [pc, #500]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	7c3a      	ldrb	r2, [r7, #16]
 8001364:	2101      	movs	r1, #1
 8001366:	fa01 f202 	lsl.w	r2, r1, r2
 800136a:	4611      	mov	r1, r2
 800136c:	4a79      	ldr	r2, [pc, #484]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 800136e:	430b      	orrs	r3, r1
 8001370:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001372:	4b78      	ldr	r3, [pc, #480]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	7d3a      	ldrb	r2, [r7, #20]
 8001378:	2101      	movs	r1, #1
 800137a:	fa01 f202 	lsl.w	r2, r1, r2
 800137e:	43d2      	mvns	r2, r2
 8001380:	4611      	mov	r1, r2
 8001382:	4a74      	ldr	r2, [pc, #464]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001384:	400b      	ands	r3, r1
 8001386:	6013      	str	r3, [r2, #0]
     break;
 8001388:	e116      	b.n	80015b8 <MGPIO_voidSetPBMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 800138a:	79bb      	ldrb	r3, [r7, #6]
 800138c:	2b05      	cmp	r3, #5
 800138e:	d12a      	bne.n	80013e6 <MGPIO_voidSetPBMode_CRL+0x3e6>
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001390:	4b70      	ldr	r3, [pc, #448]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	797a      	ldrb	r2, [r7, #5]
 8001396:	2101      	movs	r1, #1
 8001398:	fa01 f202 	lsl.w	r2, r1, r2
 800139c:	43d2      	mvns	r2, r2
 800139e:	4611      	mov	r1, r2
 80013a0:	4a6c      	ldr	r2, [pc, #432]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013a2:	400b      	ands	r3, r1
 80013a4:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80013a6:	4b6b      	ldr	r3, [pc, #428]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	793a      	ldrb	r2, [r7, #4]
 80013ac:	2101      	movs	r1, #1
 80013ae:	fa01 f202 	lsl.w	r2, r1, r2
 80013b2:	4611      	mov	r1, r2
 80013b4:	4a67      	ldr	r2, [pc, #412]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013b6:	430b      	orrs	r3, r1
 80013b8:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80013ba:	4b66      	ldr	r3, [pc, #408]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	7c3a      	ldrb	r2, [r7, #16]
 80013c0:	2101      	movs	r1, #1
 80013c2:	fa01 f202 	lsl.w	r2, r1, r2
 80013c6:	43d2      	mvns	r2, r2
 80013c8:	4611      	mov	r1, r2
 80013ca:	4a62      	ldr	r2, [pc, #392]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013cc:	400b      	ands	r3, r1
 80013ce:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80013d0:	4b60      	ldr	r3, [pc, #384]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	7d3a      	ldrb	r2, [r7, #20]
 80013d6:	2101      	movs	r1, #1
 80013d8:	fa01 f202 	lsl.w	r2, r1, r2
 80013dc:	4611      	mov	r1, r2
 80013de:	4a5d      	ldr	r2, [pc, #372]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013e0:	430b      	orrs	r3, r1
 80013e2:	6013      	str	r3, [r2, #0]
     break;
 80013e4:	e0e8      	b.n	80015b8 <MGPIO_voidSetPBMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 80013e6:	79bb      	ldrb	r3, [r7, #6]
 80013e8:	2b06      	cmp	r3, #6
 80013ea:	f040 80e5 	bne.w	80015b8 <MGPIO_voidSetPBMode_CRL+0x5b8>
    	    		CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80013ee:	4b59      	ldr	r3, [pc, #356]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	797a      	ldrb	r2, [r7, #5]
 80013f4:	2101      	movs	r1, #1
 80013f6:	fa01 f202 	lsl.w	r2, r1, r2
 80013fa:	43d2      	mvns	r2, r2
 80013fc:	4611      	mov	r1, r2
 80013fe:	4a55      	ldr	r2, [pc, #340]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001400:	400b      	ands	r3, r1
 8001402:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001404:	4b53      	ldr	r3, [pc, #332]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	793a      	ldrb	r2, [r7, #4]
 800140a:	2101      	movs	r1, #1
 800140c:	fa01 f202 	lsl.w	r2, r1, r2
 8001410:	4611      	mov	r1, r2
 8001412:	4a50      	ldr	r2, [pc, #320]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001414:	430b      	orrs	r3, r1
 8001416:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001418:	4b4e      	ldr	r3, [pc, #312]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	7c3a      	ldrb	r2, [r7, #16]
 800141e:	2101      	movs	r1, #1
 8001420:	fa01 f202 	lsl.w	r2, r1, r2
 8001424:	4611      	mov	r1, r2
 8001426:	4a4b      	ldr	r2, [pc, #300]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001428:	430b      	orrs	r3, r1
 800142a:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 800142c:	4b49      	ldr	r3, [pc, #292]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	7d3a      	ldrb	r2, [r7, #20]
 8001432:	2101      	movs	r1, #1
 8001434:	fa01 f202 	lsl.w	r2, r1, r2
 8001438:	4611      	mov	r1, r2
 800143a:	4a46      	ldr	r2, [pc, #280]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 800143c:	430b      	orrs	r3, r1
 800143e:	6013      	str	r3, [r2, #0]
     break;
 8001440:	e0ba      	b.n	80015b8 <MGPIO_voidSetPBMode_CRL+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8001442:	79bb      	ldrb	r3, [r7, #6]
 8001444:	2b03      	cmp	r3, #3
 8001446:	d12a      	bne.n	800149e <MGPIO_voidSetPBMode_CRL+0x49e>
    	    	{
    		      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001448:	4b42      	ldr	r3, [pc, #264]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	797a      	ldrb	r2, [r7, #5]
 800144e:	2101      	movs	r1, #1
 8001450:	fa01 f202 	lsl.w	r2, r1, r2
 8001454:	4611      	mov	r1, r2
 8001456:	4a3f      	ldr	r2, [pc, #252]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001458:	430b      	orrs	r3, r1
 800145a:	6013      	str	r3, [r2, #0]
    		      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 800145c:	4b3d      	ldr	r3, [pc, #244]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	793a      	ldrb	r2, [r7, #4]
 8001462:	2101      	movs	r1, #1
 8001464:	fa01 f202 	lsl.w	r2, r1, r2
 8001468:	4611      	mov	r1, r2
 800146a:	4a3a      	ldr	r2, [pc, #232]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 800146c:	430b      	orrs	r3, r1
 800146e:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001470:	4b38      	ldr	r3, [pc, #224]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	7c3a      	ldrb	r2, [r7, #16]
 8001476:	2101      	movs	r1, #1
 8001478:	fa01 f202 	lsl.w	r2, r1, r2
 800147c:	43d2      	mvns	r2, r2
 800147e:	4611      	mov	r1, r2
 8001480:	4a34      	ldr	r2, [pc, #208]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001482:	400b      	ands	r3, r1
 8001484:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001486:	4b33      	ldr	r3, [pc, #204]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	7d3a      	ldrb	r2, [r7, #20]
 800148c:	2101      	movs	r1, #1
 800148e:	fa01 f202 	lsl.w	r2, r1, r2
 8001492:	43d2      	mvns	r2, r2
 8001494:	4611      	mov	r1, r2
 8001496:	4a2f      	ldr	r2, [pc, #188]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001498:	400b      	ands	r3, r1
 800149a:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
    	    	}

     break;
 800149c:	e08e      	b.n	80015bc <MGPIO_voidSetPBMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 800149e:	79bb      	ldrb	r3, [r7, #6]
 80014a0:	2b04      	cmp	r3, #4
 80014a2:	d129      	bne.n	80014f8 <MGPIO_voidSetPBMode_CRL+0x4f8>
    	    		   SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80014a4:	4b2b      	ldr	r3, [pc, #172]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	797a      	ldrb	r2, [r7, #5]
 80014aa:	2101      	movs	r1, #1
 80014ac:	fa01 f202 	lsl.w	r2, r1, r2
 80014b0:	4611      	mov	r1, r2
 80014b2:	4a28      	ldr	r2, [pc, #160]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80014b4:	430b      	orrs	r3, r1
 80014b6:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80014b8:	4b26      	ldr	r3, [pc, #152]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	793a      	ldrb	r2, [r7, #4]
 80014be:	2101      	movs	r1, #1
 80014c0:	fa01 f202 	lsl.w	r2, r1, r2
 80014c4:	4611      	mov	r1, r2
 80014c6:	4a23      	ldr	r2, [pc, #140]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80014c8:	430b      	orrs	r3, r1
 80014ca:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80014cc:	4b21      	ldr	r3, [pc, #132]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	7c3a      	ldrb	r2, [r7, #16]
 80014d2:	2101      	movs	r1, #1
 80014d4:	fa01 f202 	lsl.w	r2, r1, r2
 80014d8:	4611      	mov	r1, r2
 80014da:	4a1e      	ldr	r2, [pc, #120]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80014dc:	430b      	orrs	r3, r1
 80014de:	6013      	str	r3, [r2, #0]
    	    		   CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80014e0:	4b1c      	ldr	r3, [pc, #112]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	7d3a      	ldrb	r2, [r7, #20]
 80014e6:	2101      	movs	r1, #1
 80014e8:	fa01 f202 	lsl.w	r2, r1, r2
 80014ec:	43d2      	mvns	r2, r2
 80014ee:	4611      	mov	r1, r2
 80014f0:	4a18      	ldr	r2, [pc, #96]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 80014f2:	400b      	ands	r3, r1
 80014f4:	6013      	str	r3, [r2, #0]
     break;
 80014f6:	e061      	b.n	80015bc <MGPIO_voidSetPBMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80014f8:	79bb      	ldrb	r3, [r7, #6]
 80014fa:	2b05      	cmp	r3, #5
 80014fc:	d12c      	bne.n	8001558 <MGPIO_voidSetPBMode_CRL+0x558>
    	    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80014fe:	4b15      	ldr	r3, [pc, #84]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	797a      	ldrb	r2, [r7, #5]
 8001504:	2101      	movs	r1, #1
 8001506:	fa01 f202 	lsl.w	r2, r1, r2
 800150a:	4611      	mov	r1, r2
 800150c:	4a11      	ldr	r2, [pc, #68]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 800150e:	430b      	orrs	r3, r1
 8001510:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001512:	4b10      	ldr	r3, [pc, #64]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	793a      	ldrb	r2, [r7, #4]
 8001518:	2101      	movs	r1, #1
 800151a:	fa01 f202 	lsl.w	r2, r1, r2
 800151e:	4611      	mov	r1, r2
 8001520:	4a0c      	ldr	r2, [pc, #48]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001522:	430b      	orrs	r3, r1
 8001524:	6013      	str	r3, [r2, #0]
    	    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001526:	4b0b      	ldr	r3, [pc, #44]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	7c3a      	ldrb	r2, [r7, #16]
 800152c:	2101      	movs	r1, #1
 800152e:	fa01 f202 	lsl.w	r2, r1, r2
 8001532:	43d2      	mvns	r2, r2
 8001534:	4611      	mov	r1, r2
 8001536:	4a07      	ldr	r2, [pc, #28]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001538:	400b      	ands	r3, r1
 800153a:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 800153c:	4b05      	ldr	r3, [pc, #20]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	7d3a      	ldrb	r2, [r7, #20]
 8001542:	2101      	movs	r1, #1
 8001544:	fa01 f202 	lsl.w	r2, r1, r2
 8001548:	4611      	mov	r1, r2
 800154a:	4a02      	ldr	r2, [pc, #8]	; (8001554 <MGPIO_voidSetPBMode_CRL+0x554>)
 800154c:	430b      	orrs	r3, r1
 800154e:	6013      	str	r3, [r2, #0]
     break;
 8001550:	e034      	b.n	80015bc <MGPIO_voidSetPBMode_CRL+0x5bc>
 8001552:	bf00      	nop
 8001554:	40010c00 	.word	0x40010c00
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8001558:	79bb      	ldrb	r3, [r7, #6]
 800155a:	2b06      	cmp	r3, #6
 800155c:	d12e      	bne.n	80015bc <MGPIO_voidSetPBMode_CRL+0x5bc>
    	    		SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 800155e:	4b1a      	ldr	r3, [pc, #104]	; (80015c8 <MGPIO_voidSetPBMode_CRL+0x5c8>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	797a      	ldrb	r2, [r7, #5]
 8001564:	2101      	movs	r1, #1
 8001566:	fa01 f202 	lsl.w	r2, r1, r2
 800156a:	4611      	mov	r1, r2
 800156c:	4a16      	ldr	r2, [pc, #88]	; (80015c8 <MGPIO_voidSetPBMode_CRL+0x5c8>)
 800156e:	430b      	orrs	r3, r1
 8001570:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001572:	4b15      	ldr	r3, [pc, #84]	; (80015c8 <MGPIO_voidSetPBMode_CRL+0x5c8>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	793a      	ldrb	r2, [r7, #4]
 8001578:	2101      	movs	r1, #1
 800157a:	fa01 f202 	lsl.w	r2, r1, r2
 800157e:	4611      	mov	r1, r2
 8001580:	4a11      	ldr	r2, [pc, #68]	; (80015c8 <MGPIO_voidSetPBMode_CRL+0x5c8>)
 8001582:	430b      	orrs	r3, r1
 8001584:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001586:	4b10      	ldr	r3, [pc, #64]	; (80015c8 <MGPIO_voidSetPBMode_CRL+0x5c8>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	7c3a      	ldrb	r2, [r7, #16]
 800158c:	2101      	movs	r1, #1
 800158e:	fa01 f202 	lsl.w	r2, r1, r2
 8001592:	4611      	mov	r1, r2
 8001594:	4a0c      	ldr	r2, [pc, #48]	; (80015c8 <MGPIO_voidSetPBMode_CRL+0x5c8>)
 8001596:	430b      	orrs	r3, r1
 8001598:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 800159a:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <MGPIO_voidSetPBMode_CRL+0x5c8>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	7d3a      	ldrb	r2, [r7, #20]
 80015a0:	2101      	movs	r1, #1
 80015a2:	fa01 f202 	lsl.w	r2, r1, r2
 80015a6:	4611      	mov	r1, r2
 80015a8:	4a07      	ldr	r2, [pc, #28]	; (80015c8 <MGPIO_voidSetPBMode_CRL+0x5c8>)
 80015aa:	430b      	orrs	r3, r1
 80015ac:	6013      	str	r3, [r2, #0]
     break;
 80015ae:	e005      	b.n	80015bc <MGPIO_voidSetPBMode_CRL+0x5bc>
     break;
 80015b0:	bf00      	nop
 80015b2:	e004      	b.n	80015be <MGPIO_voidSetPBMode_CRL+0x5be>
    break;
 80015b4:	bf00      	nop
 80015b6:	e002      	b.n	80015be <MGPIO_voidSetPBMode_CRL+0x5be>
     break;
 80015b8:	bf00      	nop
 80015ba:	e000      	b.n	80015be <MGPIO_voidSetPBMode_CRL+0x5be>
     break;
 80015bc:	bf00      	nop
  }

}
 80015be:	bf00      	nop
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc90      	pop	{r4, r7}
 80015c6:	4770      	bx	lr
 80015c8:	40010c00 	.word	0x40010c00

080015cc <MGPIO_voidSetPBMode_CRH>:


static void MGPIO_voidSetPBMode_CRH(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRH_BITS MGPIO_ModeBit0,MGPIOX_CRH_BITS MGPIO_ModeBit1,MGPIOX_CRH_BITS MGPIO_ConfigBit0,MGPIOX_CRH_BITS MGPIO_ConfigBit1)
{
 80015cc:	b490      	push	{r4, r7}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4604      	mov	r4, r0
 80015d4:	4608      	mov	r0, r1
 80015d6:	4611      	mov	r1, r2
 80015d8:	461a      	mov	r2, r3
 80015da:	4623      	mov	r3, r4
 80015dc:	71fb      	strb	r3, [r7, #7]
 80015de:	4603      	mov	r3, r0
 80015e0:	71bb      	strb	r3, [r7, #6]
 80015e2:	460b      	mov	r3, r1
 80015e4:	717b      	strb	r3, [r7, #5]
 80015e6:	4613      	mov	r3, r2
 80015e8:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	2b03      	cmp	r3, #3
 80015ee:	f200 82cc 	bhi.w	8001b8a <MGPIO_voidSetPBMode_CRH+0x5be>
 80015f2:	a201      	add	r2, pc, #4	; (adr r2, 80015f8 <MGPIO_voidSetPBMode_CRH+0x2c>)
 80015f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f8:	08001609 	.word	0x08001609
 80015fc:	08001727 	.word	0x08001727
 8001600:	0800189d 	.word	0x0800189d
 8001604:	08001a0f 	.word	0x08001a0f
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 8001608:	79bb      	ldrb	r3, [r7, #6]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d12c      	bne.n	8001668 <MGPIO_voidSetPBMode_CRH+0x9c>
    	{
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 800160e:	4ba2      	ldr	r3, [pc, #648]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	797a      	ldrb	r2, [r7, #5]
 8001614:	2101      	movs	r1, #1
 8001616:	fa01 f202 	lsl.w	r2, r1, r2
 800161a:	43d2      	mvns	r2, r2
 800161c:	4611      	mov	r1, r2
 800161e:	4a9e      	ldr	r2, [pc, #632]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001620:	400b      	ands	r3, r1
 8001622:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001624:	4b9c      	ldr	r3, [pc, #624]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	793a      	ldrb	r2, [r7, #4]
 800162a:	2101      	movs	r1, #1
 800162c:	fa01 f202 	lsl.w	r2, r1, r2
 8001630:	43d2      	mvns	r2, r2
 8001632:	4611      	mov	r1, r2
 8001634:	4a98      	ldr	r2, [pc, #608]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001636:	400b      	ands	r3, r1
 8001638:	6053      	str	r3, [r2, #4]
             CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 800163a:	4b97      	ldr	r3, [pc, #604]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	7c3a      	ldrb	r2, [r7, #16]
 8001640:	2101      	movs	r1, #1
 8001642:	fa01 f202 	lsl.w	r2, r1, r2
 8001646:	43d2      	mvns	r2, r2
 8001648:	4611      	mov	r1, r2
 800164a:	4a93      	ldr	r2, [pc, #588]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800164c:	400b      	ands	r3, r1
 800164e:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001650:	4b91      	ldr	r3, [pc, #580]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	7d3a      	ldrb	r2, [r7, #20]
 8001656:	2101      	movs	r1, #1
 8001658:	fa01 f202 	lsl.w	r2, r1, r2
 800165c:	43d2      	mvns	r2, r2
 800165e:	4611      	mov	r1, r2
 8001660:	4a8d      	ldr	r2, [pc, #564]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001662:	400b      	ands	r3, r1
 8001664:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
		}

     break;
 8001666:	e289      	b.n	8001b7c <MGPIO_voidSetPBMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 8001668:	79bb      	ldrb	r3, [r7, #6]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d12b      	bne.n	80016c6 <MGPIO_voidSetPBMode_CRH+0xfa>
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 800166e:	4b8a      	ldr	r3, [pc, #552]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	797a      	ldrb	r2, [r7, #5]
 8001674:	2101      	movs	r1, #1
 8001676:	fa01 f202 	lsl.w	r2, r1, r2
 800167a:	43d2      	mvns	r2, r2
 800167c:	4611      	mov	r1, r2
 800167e:	4a86      	ldr	r2, [pc, #536]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001680:	400b      	ands	r3, r1
 8001682:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001684:	4b84      	ldr	r3, [pc, #528]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	793a      	ldrb	r2, [r7, #4]
 800168a:	2101      	movs	r1, #1
 800168c:	fa01 f202 	lsl.w	r2, r1, r2
 8001690:	43d2      	mvns	r2, r2
 8001692:	4611      	mov	r1, r2
 8001694:	4a80      	ldr	r2, [pc, #512]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001696:	400b      	ands	r3, r1
 8001698:	6053      	str	r3, [r2, #4]
    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 800169a:	4b7f      	ldr	r3, [pc, #508]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	7c3a      	ldrb	r2, [r7, #16]
 80016a0:	2101      	movs	r1, #1
 80016a2:	fa01 f202 	lsl.w	r2, r1, r2
 80016a6:	4611      	mov	r1, r2
 80016a8:	4a7b      	ldr	r2, [pc, #492]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016aa:	430b      	orrs	r3, r1
 80016ac:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 80016ae:	4b7a      	ldr	r3, [pc, #488]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	7d3a      	ldrb	r2, [r7, #20]
 80016b4:	2101      	movs	r1, #1
 80016b6:	fa01 f202 	lsl.w	r2, r1, r2
 80016ba:	43d2      	mvns	r2, r2
 80016bc:	4611      	mov	r1, r2
 80016be:	4a76      	ldr	r2, [pc, #472]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016c0:	400b      	ands	r3, r1
 80016c2:	6053      	str	r3, [r2, #4]
     break;
 80016c4:	e25a      	b.n	8001b7c <MGPIO_voidSetPBMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 80016c6:	79bb      	ldrb	r3, [r7, #6]
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	f040 8257 	bne.w	8001b7c <MGPIO_voidSetPBMode_CRH+0x5b0>
    		CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 80016ce:	4b72      	ldr	r3, [pc, #456]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	797a      	ldrb	r2, [r7, #5]
 80016d4:	2101      	movs	r1, #1
 80016d6:	fa01 f202 	lsl.w	r2, r1, r2
 80016da:	43d2      	mvns	r2, r2
 80016dc:	4611      	mov	r1, r2
 80016de:	4a6e      	ldr	r2, [pc, #440]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016e0:	400b      	ands	r3, r1
 80016e2:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 80016e4:	4b6c      	ldr	r3, [pc, #432]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	793a      	ldrb	r2, [r7, #4]
 80016ea:	2101      	movs	r1, #1
 80016ec:	fa01 f202 	lsl.w	r2, r1, r2
 80016f0:	43d2      	mvns	r2, r2
 80016f2:	4611      	mov	r1, r2
 80016f4:	4a68      	ldr	r2, [pc, #416]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016f6:	400b      	ands	r3, r1
 80016f8:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 80016fa:	4b67      	ldr	r3, [pc, #412]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	7c3a      	ldrb	r2, [r7, #16]
 8001700:	2101      	movs	r1, #1
 8001702:	fa01 f202 	lsl.w	r2, r1, r2
 8001706:	43d2      	mvns	r2, r2
 8001708:	4611      	mov	r1, r2
 800170a:	4a63      	ldr	r2, [pc, #396]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800170c:	400b      	ands	r3, r1
 800170e:	6053      	str	r3, [r2, #4]
    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001710:	4b61      	ldr	r3, [pc, #388]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	7d3a      	ldrb	r2, [r7, #20]
 8001716:	2101      	movs	r1, #1
 8001718:	fa01 f202 	lsl.w	r2, r1, r2
 800171c:	4611      	mov	r1, r2
 800171e:	4a5e      	ldr	r2, [pc, #376]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001720:	430b      	orrs	r3, r1
 8001722:	6053      	str	r3, [r2, #4]
     break;
 8001724:	e22a      	b.n	8001b7c <MGPIO_voidSetPBMode_CRH+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8001726:	79bb      	ldrb	r3, [r7, #6]
 8001728:	2b03      	cmp	r3, #3
 800172a:	d12b      	bne.n	8001784 <MGPIO_voidSetPBMode_CRH+0x1b8>
    	{
    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 800172c:	4b5a      	ldr	r3, [pc, #360]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	797a      	ldrb	r2, [r7, #5]
 8001732:	2101      	movs	r1, #1
 8001734:	fa01 f202 	lsl.w	r2, r1, r2
 8001738:	4611      	mov	r1, r2
 800173a:	4a57      	ldr	r2, [pc, #348]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800173c:	430b      	orrs	r3, r1
 800173e:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001740:	4b55      	ldr	r3, [pc, #340]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	793a      	ldrb	r2, [r7, #4]
 8001746:	2101      	movs	r1, #1
 8001748:	fa01 f202 	lsl.w	r2, r1, r2
 800174c:	43d2      	mvns	r2, r2
 800174e:	4611      	mov	r1, r2
 8001750:	4a51      	ldr	r2, [pc, #324]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001752:	400b      	ands	r3, r1
 8001754:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001756:	4b50      	ldr	r3, [pc, #320]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	7c3a      	ldrb	r2, [r7, #16]
 800175c:	2101      	movs	r1, #1
 800175e:	fa01 f202 	lsl.w	r2, r1, r2
 8001762:	43d2      	mvns	r2, r2
 8001764:	4611      	mov	r1, r2
 8001766:	4a4c      	ldr	r2, [pc, #304]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001768:	400b      	ands	r3, r1
 800176a:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 800176c:	4b4a      	ldr	r3, [pc, #296]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	7d3a      	ldrb	r2, [r7, #20]
 8001772:	2101      	movs	r1, #1
 8001774:	fa01 f202 	lsl.w	r2, r1, r2
 8001778:	43d2      	mvns	r2, r2
 800177a:	4611      	mov	r1, r2
 800177c:	4a46      	ldr	r2, [pc, #280]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800177e:	400b      	ands	r3, r1
 8001780:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);


    	}

    break;
 8001782:	e1fd      	b.n	8001b80 <MGPIO_voidSetPBMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8001784:	79bb      	ldrb	r3, [r7, #6]
 8001786:	2b04      	cmp	r3, #4
 8001788:	d12a      	bne.n	80017e0 <MGPIO_voidSetPBMode_CRH+0x214>
    		SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 800178a:	4b43      	ldr	r3, [pc, #268]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	797a      	ldrb	r2, [r7, #5]
 8001790:	2101      	movs	r1, #1
 8001792:	fa01 f202 	lsl.w	r2, r1, r2
 8001796:	4611      	mov	r1, r2
 8001798:	4a3f      	ldr	r2, [pc, #252]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800179a:	430b      	orrs	r3, r1
 800179c:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 800179e:	4b3e      	ldr	r3, [pc, #248]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	793a      	ldrb	r2, [r7, #4]
 80017a4:	2101      	movs	r1, #1
 80017a6:	fa01 f202 	lsl.w	r2, r1, r2
 80017aa:	43d2      	mvns	r2, r2
 80017ac:	4611      	mov	r1, r2
 80017ae:	4a3a      	ldr	r2, [pc, #232]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80017b0:	400b      	ands	r3, r1
 80017b2:	6053      	str	r3, [r2, #4]
    		SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 80017b4:	4b38      	ldr	r3, [pc, #224]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	7c3a      	ldrb	r2, [r7, #16]
 80017ba:	2101      	movs	r1, #1
 80017bc:	fa01 f202 	lsl.w	r2, r1, r2
 80017c0:	4611      	mov	r1, r2
 80017c2:	4a35      	ldr	r2, [pc, #212]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80017c4:	430b      	orrs	r3, r1
 80017c6:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 80017c8:	4b33      	ldr	r3, [pc, #204]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	7d3a      	ldrb	r2, [r7, #20]
 80017ce:	2101      	movs	r1, #1
 80017d0:	fa01 f202 	lsl.w	r2, r1, r2
 80017d4:	43d2      	mvns	r2, r2
 80017d6:	4611      	mov	r1, r2
 80017d8:	4a2f      	ldr	r2, [pc, #188]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80017da:	400b      	ands	r3, r1
 80017dc:	6053      	str	r3, [r2, #4]
    break;
 80017de:	e1cf      	b.n	8001b80 <MGPIO_voidSetPBMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80017e0:	79bb      	ldrb	r3, [r7, #6]
 80017e2:	2b05      	cmp	r3, #5
 80017e4:	d12a      	bne.n	800183c <MGPIO_voidSetPBMode_CRH+0x270>
    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 80017e6:	4b2c      	ldr	r3, [pc, #176]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	797a      	ldrb	r2, [r7, #5]
 80017ec:	2101      	movs	r1, #1
 80017ee:	fa01 f202 	lsl.w	r2, r1, r2
 80017f2:	4611      	mov	r1, r2
 80017f4:	4a28      	ldr	r2, [pc, #160]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80017f6:	430b      	orrs	r3, r1
 80017f8:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 80017fa:	4b27      	ldr	r3, [pc, #156]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	793a      	ldrb	r2, [r7, #4]
 8001800:	2101      	movs	r1, #1
 8001802:	fa01 f202 	lsl.w	r2, r1, r2
 8001806:	43d2      	mvns	r2, r2
 8001808:	4611      	mov	r1, r2
 800180a:	4a23      	ldr	r2, [pc, #140]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800180c:	400b      	ands	r3, r1
 800180e:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001810:	4b21      	ldr	r3, [pc, #132]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	7c3a      	ldrb	r2, [r7, #16]
 8001816:	2101      	movs	r1, #1
 8001818:	fa01 f202 	lsl.w	r2, r1, r2
 800181c:	43d2      	mvns	r2, r2
 800181e:	4611      	mov	r1, r2
 8001820:	4a1d      	ldr	r2, [pc, #116]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001822:	400b      	ands	r3, r1
 8001824:	6053      	str	r3, [r2, #4]
    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001826:	4b1c      	ldr	r3, [pc, #112]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	7d3a      	ldrb	r2, [r7, #20]
 800182c:	2101      	movs	r1, #1
 800182e:	fa01 f202 	lsl.w	r2, r1, r2
 8001832:	4611      	mov	r1, r2
 8001834:	4a18      	ldr	r2, [pc, #96]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001836:	430b      	orrs	r3, r1
 8001838:	6053      	str	r3, [r2, #4]
    break;
 800183a:	e1a1      	b.n	8001b80 <MGPIO_voidSetPBMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 800183c:	79bb      	ldrb	r3, [r7, #6]
 800183e:	2b06      	cmp	r3, #6
 8001840:	f040 819e 	bne.w	8001b80 <MGPIO_voidSetPBMode_CRH+0x5b4>
    		  SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001844:	4b14      	ldr	r3, [pc, #80]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	797a      	ldrb	r2, [r7, #5]
 800184a:	2101      	movs	r1, #1
 800184c:	fa01 f202 	lsl.w	r2, r1, r2
 8001850:	4611      	mov	r1, r2
 8001852:	4a11      	ldr	r2, [pc, #68]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001854:	430b      	orrs	r3, r1
 8001856:	6053      	str	r3, [r2, #4]
    		  CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001858:	4b0f      	ldr	r3, [pc, #60]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	793a      	ldrb	r2, [r7, #4]
 800185e:	2101      	movs	r1, #1
 8001860:	fa01 f202 	lsl.w	r2, r1, r2
 8001864:	43d2      	mvns	r2, r2
 8001866:	4611      	mov	r1, r2
 8001868:	4a0b      	ldr	r2, [pc, #44]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800186a:	400b      	ands	r3, r1
 800186c:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 800186e:	4b0a      	ldr	r3, [pc, #40]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	7c3a      	ldrb	r2, [r7, #16]
 8001874:	2101      	movs	r1, #1
 8001876:	fa01 f202 	lsl.w	r2, r1, r2
 800187a:	4611      	mov	r1, r2
 800187c:	4a06      	ldr	r2, [pc, #24]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 800187e:	430b      	orrs	r3, r1
 8001880:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001882:	4b05      	ldr	r3, [pc, #20]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	7d3a      	ldrb	r2, [r7, #20]
 8001888:	2101      	movs	r1, #1
 800188a:	fa01 f202 	lsl.w	r2, r1, r2
 800188e:	4611      	mov	r1, r2
 8001890:	4a01      	ldr	r2, [pc, #4]	; (8001898 <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001892:	430b      	orrs	r3, r1
 8001894:	6053      	str	r3, [r2, #4]
    break;
 8001896:	e173      	b.n	8001b80 <MGPIO_voidSetPBMode_CRH+0x5b4>
 8001898:	40010c00 	.word	0x40010c00
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 800189c:	79bb      	ldrb	r3, [r7, #6]
 800189e:	2b03      	cmp	r3, #3
 80018a0:	d12b      	bne.n	80018fa <MGPIO_voidSetPBMode_CRH+0x32e>
    	    	{

    	            CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 80018a2:	4b9f      	ldr	r3, [pc, #636]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	797a      	ldrb	r2, [r7, #5]
 80018a8:	2101      	movs	r1, #1
 80018aa:	fa01 f202 	lsl.w	r2, r1, r2
 80018ae:	43d2      	mvns	r2, r2
 80018b0:	4611      	mov	r1, r2
 80018b2:	4a9b      	ldr	r2, [pc, #620]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018b4:	400b      	ands	r3, r1
 80018b6:	6053      	str	r3, [r2, #4]
    	            SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 80018b8:	4b99      	ldr	r3, [pc, #612]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	793a      	ldrb	r2, [r7, #4]
 80018be:	2101      	movs	r1, #1
 80018c0:	fa01 f202 	lsl.w	r2, r1, r2
 80018c4:	4611      	mov	r1, r2
 80018c6:	4a96      	ldr	r2, [pc, #600]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018c8:	430b      	orrs	r3, r1
 80018ca:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 80018cc:	4b94      	ldr	r3, [pc, #592]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	7c3a      	ldrb	r2, [r7, #16]
 80018d2:	2101      	movs	r1, #1
 80018d4:	fa01 f202 	lsl.w	r2, r1, r2
 80018d8:	43d2      	mvns	r2, r2
 80018da:	4611      	mov	r1, r2
 80018dc:	4a90      	ldr	r2, [pc, #576]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018de:	400b      	ands	r3, r1
 80018e0:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 80018e2:	4b8f      	ldr	r3, [pc, #572]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	7d3a      	ldrb	r2, [r7, #20]
 80018e8:	2101      	movs	r1, #1
 80018ea:	fa01 f202 	lsl.w	r2, r1, r2
 80018ee:	43d2      	mvns	r2, r2
 80018f0:	4611      	mov	r1, r2
 80018f2:	4a8b      	ldr	r2, [pc, #556]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80018f4:	400b      	ands	r3, r1
 80018f6:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
    	    	}


     break;
 80018f8:	e144      	b.n	8001b84 <MGPIO_voidSetPBMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 80018fa:	79bb      	ldrb	r3, [r7, #6]
 80018fc:	2b04      	cmp	r3, #4
 80018fe:	d12a      	bne.n	8001956 <MGPIO_voidSetPBMode_CRH+0x38a>
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001900:	4b87      	ldr	r3, [pc, #540]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	797a      	ldrb	r2, [r7, #5]
 8001906:	2101      	movs	r1, #1
 8001908:	fa01 f202 	lsl.w	r2, r1, r2
 800190c:	43d2      	mvns	r2, r2
 800190e:	4611      	mov	r1, r2
 8001910:	4a83      	ldr	r2, [pc, #524]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001912:	400b      	ands	r3, r1
 8001914:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001916:	4b82      	ldr	r3, [pc, #520]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	793a      	ldrb	r2, [r7, #4]
 800191c:	2101      	movs	r1, #1
 800191e:	fa01 f202 	lsl.w	r2, r1, r2
 8001922:	4611      	mov	r1, r2
 8001924:	4a7e      	ldr	r2, [pc, #504]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001926:	430b      	orrs	r3, r1
 8001928:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 800192a:	4b7d      	ldr	r3, [pc, #500]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	7c3a      	ldrb	r2, [r7, #16]
 8001930:	2101      	movs	r1, #1
 8001932:	fa01 f202 	lsl.w	r2, r1, r2
 8001936:	4611      	mov	r1, r2
 8001938:	4a79      	ldr	r2, [pc, #484]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 800193a:	430b      	orrs	r3, r1
 800193c:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 800193e:	4b78      	ldr	r3, [pc, #480]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	7d3a      	ldrb	r2, [r7, #20]
 8001944:	2101      	movs	r1, #1
 8001946:	fa01 f202 	lsl.w	r2, r1, r2
 800194a:	43d2      	mvns	r2, r2
 800194c:	4611      	mov	r1, r2
 800194e:	4a74      	ldr	r2, [pc, #464]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001950:	400b      	ands	r3, r1
 8001952:	6053      	str	r3, [r2, #4]
     break;
 8001954:	e116      	b.n	8001b84 <MGPIO_voidSetPBMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8001956:	79bb      	ldrb	r3, [r7, #6]
 8001958:	2b05      	cmp	r3, #5
 800195a:	d12a      	bne.n	80019b2 <MGPIO_voidSetPBMode_CRH+0x3e6>
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 800195c:	4b70      	ldr	r3, [pc, #448]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	797a      	ldrb	r2, [r7, #5]
 8001962:	2101      	movs	r1, #1
 8001964:	fa01 f202 	lsl.w	r2, r1, r2
 8001968:	43d2      	mvns	r2, r2
 800196a:	4611      	mov	r1, r2
 800196c:	4a6c      	ldr	r2, [pc, #432]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 800196e:	400b      	ands	r3, r1
 8001970:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001972:	4b6b      	ldr	r3, [pc, #428]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	793a      	ldrb	r2, [r7, #4]
 8001978:	2101      	movs	r1, #1
 800197a:	fa01 f202 	lsl.w	r2, r1, r2
 800197e:	4611      	mov	r1, r2
 8001980:	4a67      	ldr	r2, [pc, #412]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001982:	430b      	orrs	r3, r1
 8001984:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001986:	4b66      	ldr	r3, [pc, #408]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	7c3a      	ldrb	r2, [r7, #16]
 800198c:	2101      	movs	r1, #1
 800198e:	fa01 f202 	lsl.w	r2, r1, r2
 8001992:	43d2      	mvns	r2, r2
 8001994:	4611      	mov	r1, r2
 8001996:	4a62      	ldr	r2, [pc, #392]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001998:	400b      	ands	r3, r1
 800199a:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 800199c:	4b60      	ldr	r3, [pc, #384]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	7d3a      	ldrb	r2, [r7, #20]
 80019a2:	2101      	movs	r1, #1
 80019a4:	fa01 f202 	lsl.w	r2, r1, r2
 80019a8:	4611      	mov	r1, r2
 80019aa:	4a5d      	ldr	r2, [pc, #372]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019ac:	430b      	orrs	r3, r1
 80019ae:	6053      	str	r3, [r2, #4]
     break;
 80019b0:	e0e8      	b.n	8001b84 <MGPIO_voidSetPBMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 80019b2:	79bb      	ldrb	r3, [r7, #6]
 80019b4:	2b06      	cmp	r3, #6
 80019b6:	f040 80e5 	bne.w	8001b84 <MGPIO_voidSetPBMode_CRH+0x5b8>
    	    		CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 80019ba:	4b59      	ldr	r3, [pc, #356]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	797a      	ldrb	r2, [r7, #5]
 80019c0:	2101      	movs	r1, #1
 80019c2:	fa01 f202 	lsl.w	r2, r1, r2
 80019c6:	43d2      	mvns	r2, r2
 80019c8:	4611      	mov	r1, r2
 80019ca:	4a55      	ldr	r2, [pc, #340]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019cc:	400b      	ands	r3, r1
 80019ce:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 80019d0:	4b53      	ldr	r3, [pc, #332]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	793a      	ldrb	r2, [r7, #4]
 80019d6:	2101      	movs	r1, #1
 80019d8:	fa01 f202 	lsl.w	r2, r1, r2
 80019dc:	4611      	mov	r1, r2
 80019de:	4a50      	ldr	r2, [pc, #320]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019e0:	430b      	orrs	r3, r1
 80019e2:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 80019e4:	4b4e      	ldr	r3, [pc, #312]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	7c3a      	ldrb	r2, [r7, #16]
 80019ea:	2101      	movs	r1, #1
 80019ec:	fa01 f202 	lsl.w	r2, r1, r2
 80019f0:	4611      	mov	r1, r2
 80019f2:	4a4b      	ldr	r2, [pc, #300]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019f4:	430b      	orrs	r3, r1
 80019f6:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 80019f8:	4b49      	ldr	r3, [pc, #292]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	7d3a      	ldrb	r2, [r7, #20]
 80019fe:	2101      	movs	r1, #1
 8001a00:	fa01 f202 	lsl.w	r2, r1, r2
 8001a04:	4611      	mov	r1, r2
 8001a06:	4a46      	ldr	r2, [pc, #280]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a08:	430b      	orrs	r3, r1
 8001a0a:	6053      	str	r3, [r2, #4]
     break;
 8001a0c:	e0ba      	b.n	8001b84 <MGPIO_voidSetPBMode_CRH+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8001a0e:	79bb      	ldrb	r3, [r7, #6]
 8001a10:	2b03      	cmp	r3, #3
 8001a12:	d12a      	bne.n	8001a6a <MGPIO_voidSetPBMode_CRH+0x49e>
    	    	{
    		      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001a14:	4b42      	ldr	r3, [pc, #264]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	797a      	ldrb	r2, [r7, #5]
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8001a20:	4611      	mov	r1, r2
 8001a22:	4a3f      	ldr	r2, [pc, #252]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a24:	430b      	orrs	r3, r1
 8001a26:	6053      	str	r3, [r2, #4]
    		      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001a28:	4b3d      	ldr	r3, [pc, #244]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	793a      	ldrb	r2, [r7, #4]
 8001a2e:	2101      	movs	r1, #1
 8001a30:	fa01 f202 	lsl.w	r2, r1, r2
 8001a34:	4611      	mov	r1, r2
 8001a36:	4a3a      	ldr	r2, [pc, #232]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a38:	430b      	orrs	r3, r1
 8001a3a:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001a3c:	4b38      	ldr	r3, [pc, #224]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	7c3a      	ldrb	r2, [r7, #16]
 8001a42:	2101      	movs	r1, #1
 8001a44:	fa01 f202 	lsl.w	r2, r1, r2
 8001a48:	43d2      	mvns	r2, r2
 8001a4a:	4611      	mov	r1, r2
 8001a4c:	4a34      	ldr	r2, [pc, #208]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a4e:	400b      	ands	r3, r1
 8001a50:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001a52:	4b33      	ldr	r3, [pc, #204]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	7d3a      	ldrb	r2, [r7, #20]
 8001a58:	2101      	movs	r1, #1
 8001a5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a5e:	43d2      	mvns	r2, r2
 8001a60:	4611      	mov	r1, r2
 8001a62:	4a2f      	ldr	r2, [pc, #188]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a64:	400b      	ands	r3, r1
 8001a66:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
    	    	}

     break;
 8001a68:	e08e      	b.n	8001b88 <MGPIO_voidSetPBMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8001a6a:	79bb      	ldrb	r3, [r7, #6]
 8001a6c:	2b04      	cmp	r3, #4
 8001a6e:	d129      	bne.n	8001ac4 <MGPIO_voidSetPBMode_CRH+0x4f8>
    	    		   SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001a70:	4b2b      	ldr	r3, [pc, #172]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	797a      	ldrb	r2, [r7, #5]
 8001a76:	2101      	movs	r1, #1
 8001a78:	fa01 f202 	lsl.w	r2, r1, r2
 8001a7c:	4611      	mov	r1, r2
 8001a7e:	4a28      	ldr	r2, [pc, #160]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a80:	430b      	orrs	r3, r1
 8001a82:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001a84:	4b26      	ldr	r3, [pc, #152]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	793a      	ldrb	r2, [r7, #4]
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	fa01 f202 	lsl.w	r2, r1, r2
 8001a90:	4611      	mov	r1, r2
 8001a92:	4a23      	ldr	r2, [pc, #140]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a94:	430b      	orrs	r3, r1
 8001a96:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001a98:	4b21      	ldr	r3, [pc, #132]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	7c3a      	ldrb	r2, [r7, #16]
 8001a9e:	2101      	movs	r1, #1
 8001aa0:	fa01 f202 	lsl.w	r2, r1, r2
 8001aa4:	4611      	mov	r1, r2
 8001aa6:	4a1e      	ldr	r2, [pc, #120]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001aa8:	430b      	orrs	r3, r1
 8001aaa:	6053      	str	r3, [r2, #4]
    	    		   CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001aac:	4b1c      	ldr	r3, [pc, #112]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	7d3a      	ldrb	r2, [r7, #20]
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab8:	43d2      	mvns	r2, r2
 8001aba:	4611      	mov	r1, r2
 8001abc:	4a18      	ldr	r2, [pc, #96]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001abe:	400b      	ands	r3, r1
 8001ac0:	6053      	str	r3, [r2, #4]
     break;
 8001ac2:	e061      	b.n	8001b88 <MGPIO_voidSetPBMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8001ac4:	79bb      	ldrb	r3, [r7, #6]
 8001ac6:	2b05      	cmp	r3, #5
 8001ac8:	d12c      	bne.n	8001b24 <MGPIO_voidSetPBMode_CRH+0x558>
    	    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001aca:	4b15      	ldr	r3, [pc, #84]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	797a      	ldrb	r2, [r7, #5]
 8001ad0:	2101      	movs	r1, #1
 8001ad2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ad6:	4611      	mov	r1, r2
 8001ad8:	4a11      	ldr	r2, [pc, #68]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001ada:	430b      	orrs	r3, r1
 8001adc:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001ade:	4b10      	ldr	r3, [pc, #64]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	793a      	ldrb	r2, [r7, #4]
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	fa01 f202 	lsl.w	r2, r1, r2
 8001aea:	4611      	mov	r1, r2
 8001aec:	4a0c      	ldr	r2, [pc, #48]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001aee:	430b      	orrs	r3, r1
 8001af0:	6053      	str	r3, [r2, #4]
    	    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001af2:	4b0b      	ldr	r3, [pc, #44]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	7c3a      	ldrb	r2, [r7, #16]
 8001af8:	2101      	movs	r1, #1
 8001afa:	fa01 f202 	lsl.w	r2, r1, r2
 8001afe:	43d2      	mvns	r2, r2
 8001b00:	4611      	mov	r1, r2
 8001b02:	4a07      	ldr	r2, [pc, #28]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001b04:	400b      	ands	r3, r1
 8001b06:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001b08:	4b05      	ldr	r3, [pc, #20]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	7d3a      	ldrb	r2, [r7, #20]
 8001b0e:	2101      	movs	r1, #1
 8001b10:	fa01 f202 	lsl.w	r2, r1, r2
 8001b14:	4611      	mov	r1, r2
 8001b16:	4a02      	ldr	r2, [pc, #8]	; (8001b20 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001b18:	430b      	orrs	r3, r1
 8001b1a:	6053      	str	r3, [r2, #4]
     break;
 8001b1c:	e034      	b.n	8001b88 <MGPIO_voidSetPBMode_CRH+0x5bc>
 8001b1e:	bf00      	nop
 8001b20:	40010c00 	.word	0x40010c00
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8001b24:	79bb      	ldrb	r3, [r7, #6]
 8001b26:	2b06      	cmp	r3, #6
 8001b28:	d12e      	bne.n	8001b88 <MGPIO_voidSetPBMode_CRH+0x5bc>
    	    		SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001b2a:	4b1a      	ldr	r3, [pc, #104]	; (8001b94 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	797a      	ldrb	r2, [r7, #5]
 8001b30:	2101      	movs	r1, #1
 8001b32:	fa01 f202 	lsl.w	r2, r1, r2
 8001b36:	4611      	mov	r1, r2
 8001b38:	4a16      	ldr	r2, [pc, #88]	; (8001b94 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001b3a:	430b      	orrs	r3, r1
 8001b3c:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001b3e:	4b15      	ldr	r3, [pc, #84]	; (8001b94 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	793a      	ldrb	r2, [r7, #4]
 8001b44:	2101      	movs	r1, #1
 8001b46:	fa01 f202 	lsl.w	r2, r1, r2
 8001b4a:	4611      	mov	r1, r2
 8001b4c:	4a11      	ldr	r2, [pc, #68]	; (8001b94 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001b4e:	430b      	orrs	r3, r1
 8001b50:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001b52:	4b10      	ldr	r3, [pc, #64]	; (8001b94 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	7c3a      	ldrb	r2, [r7, #16]
 8001b58:	2101      	movs	r1, #1
 8001b5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b5e:	4611      	mov	r1, r2
 8001b60:	4a0c      	ldr	r2, [pc, #48]	; (8001b94 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001b62:	430b      	orrs	r3, r1
 8001b64:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001b66:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	7d3a      	ldrb	r2, [r7, #20]
 8001b6c:	2101      	movs	r1, #1
 8001b6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b72:	4611      	mov	r1, r2
 8001b74:	4a07      	ldr	r2, [pc, #28]	; (8001b94 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001b76:	430b      	orrs	r3, r1
 8001b78:	6053      	str	r3, [r2, #4]
     break;
 8001b7a:	e005      	b.n	8001b88 <MGPIO_voidSetPBMode_CRH+0x5bc>
     break;
 8001b7c:	bf00      	nop
 8001b7e:	e004      	b.n	8001b8a <MGPIO_voidSetPBMode_CRH+0x5be>
    break;
 8001b80:	bf00      	nop
 8001b82:	e002      	b.n	8001b8a <MGPIO_voidSetPBMode_CRH+0x5be>
     break;
 8001b84:	bf00      	nop
 8001b86:	e000      	b.n	8001b8a <MGPIO_voidSetPBMode_CRH+0x5be>
     break;
 8001b88:	bf00      	nop
  }

}
 8001b8a:	bf00      	nop
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc90      	pop	{r4, r7}
 8001b92:	4770      	bx	lr
 8001b94:	40010c00 	.word	0x40010c00

08001b98 <MGPIO_voidSetPBpinDirection>:

static void MGPIO_voidSetPBpinDirection(PIN_T MGPIO_pinPINID,MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af02      	add	r7, sp, #8
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	71fb      	strb	r3, [r7, #7]
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	71bb      	strb	r3, [r7, #6]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	717b      	strb	r3, [r7, #5]
  switch (MGPIO_pinPINID)
 8001baa:	79fb      	ldrb	r3, [r7, #7]
 8001bac:	2b0f      	cmp	r3, #15
 8001bae:	f200 80d3 	bhi.w	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
 8001bb2:	a201      	add	r2, pc, #4	; (adr r2, 8001bb8 <MGPIO_voidSetPBpinDirection+0x20>)
 8001bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bb8:	08001bf9 	.word	0x08001bf9
 8001bbc:	08001c0f 	.word	0x08001c0f
 8001bc0:	08001c25 	.word	0x08001c25
 8001bc4:	08001c3b 	.word	0x08001c3b
 8001bc8:	08001c51 	.word	0x08001c51
 8001bcc:	08001c67 	.word	0x08001c67
 8001bd0:	08001c7d 	.word	0x08001c7d
 8001bd4:	08001c93 	.word	0x08001c93
 8001bd8:	08001ca9 	.word	0x08001ca9
 8001bdc:	08001cbf 	.word	0x08001cbf
 8001be0:	08001cd5 	.word	0x08001cd5
 8001be4:	08001ceb 	.word	0x08001ceb
 8001be8:	08001d01 	.word	0x08001d01
 8001bec:	08001d17 	.word	0x08001d17
 8001bf0:	08001d2d 	.word	0x08001d2d
 8001bf4:	08001d43 	.word	0x08001d43
  {
    case PIN0 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE0_0_CRL,MODE0_1_CRL,CNF0_0_CRL,CNF0_1_CRL);
 8001bf8:	7979      	ldrb	r1, [r7, #5]
 8001bfa:	79b8      	ldrb	r0, [r7, #6]
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	9301      	str	r3, [sp, #4]
 8001c00:	2302      	movs	r3, #2
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	2301      	movs	r3, #1
 8001c06:	2200      	movs	r2, #0
 8001c08:	f7ff f9fa 	bl	8001000 <MGPIO_voidSetPBMode_CRL>
          break;
 8001c0c:	e0a4      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN1 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE1_0_CRL,MODE1_1_CRL,CNF1_0_CRL,CNF1_1_CRL);
 8001c0e:	7979      	ldrb	r1, [r7, #5]
 8001c10:	79b8      	ldrb	r0, [r7, #6]
 8001c12:	2307      	movs	r3, #7
 8001c14:	9301      	str	r3, [sp, #4]
 8001c16:	2306      	movs	r3, #6
 8001c18:	9300      	str	r3, [sp, #0]
 8001c1a:	2305      	movs	r3, #5
 8001c1c:	2204      	movs	r2, #4
 8001c1e:	f7ff f9ef 	bl	8001000 <MGPIO_voidSetPBMode_CRL>
            break;
 8001c22:	e099      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN2 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE2_0_CRL,MODE2_1_CRL,CNF2_0_CRL,CNF2_1_CRL);
 8001c24:	7979      	ldrb	r1, [r7, #5]
 8001c26:	79b8      	ldrb	r0, [r7, #6]
 8001c28:	230b      	movs	r3, #11
 8001c2a:	9301      	str	r3, [sp, #4]
 8001c2c:	230a      	movs	r3, #10
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	2309      	movs	r3, #9
 8001c32:	2208      	movs	r2, #8
 8001c34:	f7ff f9e4 	bl	8001000 <MGPIO_voidSetPBMode_CRL>
            break;
 8001c38:	e08e      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN3 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE3_0_CRL,MODE3_1_CRL,CNF3_0_CRL,CNF3_1_CRL);
 8001c3a:	7979      	ldrb	r1, [r7, #5]
 8001c3c:	79b8      	ldrb	r0, [r7, #6]
 8001c3e:	230f      	movs	r3, #15
 8001c40:	9301      	str	r3, [sp, #4]
 8001c42:	230e      	movs	r3, #14
 8001c44:	9300      	str	r3, [sp, #0]
 8001c46:	230d      	movs	r3, #13
 8001c48:	220c      	movs	r2, #12
 8001c4a:	f7ff f9d9 	bl	8001000 <MGPIO_voidSetPBMode_CRL>
            break;
 8001c4e:	e083      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN4 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE4_0_CRL,MODE4_1_CRL,CNF4_0_CRL,CNF4_1_CRL);
 8001c50:	7979      	ldrb	r1, [r7, #5]
 8001c52:	79b8      	ldrb	r0, [r7, #6]
 8001c54:	2313      	movs	r3, #19
 8001c56:	9301      	str	r3, [sp, #4]
 8001c58:	2312      	movs	r3, #18
 8001c5a:	9300      	str	r3, [sp, #0]
 8001c5c:	2311      	movs	r3, #17
 8001c5e:	2210      	movs	r2, #16
 8001c60:	f7ff f9ce 	bl	8001000 <MGPIO_voidSetPBMode_CRL>
          break;
 8001c64:	e078      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN5 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE5_0_CRL,MODE5_1_CRL,CNF5_0_CRL,CNF5_1_CRL);
 8001c66:	7979      	ldrb	r1, [r7, #5]
 8001c68:	79b8      	ldrb	r0, [r7, #6]
 8001c6a:	2317      	movs	r3, #23
 8001c6c:	9301      	str	r3, [sp, #4]
 8001c6e:	2316      	movs	r3, #22
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	2315      	movs	r3, #21
 8001c74:	2214      	movs	r2, #20
 8001c76:	f7ff f9c3 	bl	8001000 <MGPIO_voidSetPBMode_CRL>
          break;
 8001c7a:	e06d      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN6 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE6_0_CRL,MODE6_1_CRL,CNF6_0_CRL,CNF6_1_CRL);
 8001c7c:	7979      	ldrb	r1, [r7, #5]
 8001c7e:	79b8      	ldrb	r0, [r7, #6]
 8001c80:	231b      	movs	r3, #27
 8001c82:	9301      	str	r3, [sp, #4]
 8001c84:	231a      	movs	r3, #26
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	2319      	movs	r3, #25
 8001c8a:	2218      	movs	r2, #24
 8001c8c:	f7ff f9b8 	bl	8001000 <MGPIO_voidSetPBMode_CRL>
          break;
 8001c90:	e062      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN7 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE7_0_CRL,MODE7_1_CRL,CNF7_0_CRL,CNF7_1_CRL);
 8001c92:	7979      	ldrb	r1, [r7, #5]
 8001c94:	79b8      	ldrb	r0, [r7, #6]
 8001c96:	231f      	movs	r3, #31
 8001c98:	9301      	str	r3, [sp, #4]
 8001c9a:	231e      	movs	r3, #30
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	231d      	movs	r3, #29
 8001ca0:	221c      	movs	r2, #28
 8001ca2:	f7ff f9ad 	bl	8001000 <MGPIO_voidSetPBMode_CRL>
          break;
 8001ca6:	e057      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN8 :
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE8_0_CRH,MODE8_1_CRH,CNF8_0_CRH,CNF8_1_CRH);
 8001ca8:	7979      	ldrb	r1, [r7, #5]
 8001caa:	79b8      	ldrb	r0, [r7, #6]
 8001cac:	2303      	movs	r3, #3
 8001cae:	9301      	str	r3, [sp, #4]
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	9300      	str	r3, [sp, #0]
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f7ff fc88 	bl	80015cc <MGPIO_voidSetPBMode_CRH>
          break;
 8001cbc:	e04c      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN9 :
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE9_0_CRH,MODE9_1_CRH,CNF9_0_CRH,CNF9_1_CRH);
 8001cbe:	7979      	ldrb	r1, [r7, #5]
 8001cc0:	79b8      	ldrb	r0, [r7, #6]
 8001cc2:	2307      	movs	r3, #7
 8001cc4:	9301      	str	r3, [sp, #4]
 8001cc6:	2306      	movs	r3, #6
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	2305      	movs	r3, #5
 8001ccc:	2204      	movs	r2, #4
 8001cce:	f7ff fc7d 	bl	80015cc <MGPIO_voidSetPBMode_CRH>
          break;
 8001cd2:	e041      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN10:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE10_0_CRH,MODE10_1_CRH,CNF10_0_CRH,CNF10_1_CRH);
 8001cd4:	7979      	ldrb	r1, [r7, #5]
 8001cd6:	79b8      	ldrb	r0, [r7, #6]
 8001cd8:	230b      	movs	r3, #11
 8001cda:	9301      	str	r3, [sp, #4]
 8001cdc:	230a      	movs	r3, #10
 8001cde:	9300      	str	r3, [sp, #0]
 8001ce0:	2309      	movs	r3, #9
 8001ce2:	2208      	movs	r2, #8
 8001ce4:	f7ff fc72 	bl	80015cc <MGPIO_voidSetPBMode_CRH>
            break;
 8001ce8:	e036      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN11:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE11_0_CRH,MODE11_1_CRH,CNF11_0_CRH,CNF11_1_CRH);
 8001cea:	7979      	ldrb	r1, [r7, #5]
 8001cec:	79b8      	ldrb	r0, [r7, #6]
 8001cee:	230f      	movs	r3, #15
 8001cf0:	9301      	str	r3, [sp, #4]
 8001cf2:	230e      	movs	r3, #14
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	230d      	movs	r3, #13
 8001cf8:	220c      	movs	r2, #12
 8001cfa:	f7ff fc67 	bl	80015cc <MGPIO_voidSetPBMode_CRH>
          break;
 8001cfe:	e02b      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN12:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE12_0_CRH,MODE12_1_CRH,CNF12_0_CRH,CNF12_1_CRH);
 8001d00:	7979      	ldrb	r1, [r7, #5]
 8001d02:	79b8      	ldrb	r0, [r7, #6]
 8001d04:	2313      	movs	r3, #19
 8001d06:	9301      	str	r3, [sp, #4]
 8001d08:	2312      	movs	r3, #18
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	2311      	movs	r3, #17
 8001d0e:	2210      	movs	r2, #16
 8001d10:	f7ff fc5c 	bl	80015cc <MGPIO_voidSetPBMode_CRH>
          break;
 8001d14:	e020      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN13:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE13_0_CRH,MODE13_1_CRH,CNF13_0_CRH,CNF13_1_CRH);
 8001d16:	7979      	ldrb	r1, [r7, #5]
 8001d18:	79b8      	ldrb	r0, [r7, #6]
 8001d1a:	2317      	movs	r3, #23
 8001d1c:	9301      	str	r3, [sp, #4]
 8001d1e:	2316      	movs	r3, #22
 8001d20:	9300      	str	r3, [sp, #0]
 8001d22:	2315      	movs	r3, #21
 8001d24:	2214      	movs	r2, #20
 8001d26:	f7ff fc51 	bl	80015cc <MGPIO_voidSetPBMode_CRH>
          break;
 8001d2a:	e015      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN14:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE14_0_CRH,MODE14_1_CRH,CNF14_0_CRH,CNF14_1_CRH);
 8001d2c:	7979      	ldrb	r1, [r7, #5]
 8001d2e:	79b8      	ldrb	r0, [r7, #6]
 8001d30:	231b      	movs	r3, #27
 8001d32:	9301      	str	r3, [sp, #4]
 8001d34:	231a      	movs	r3, #26
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	2319      	movs	r3, #25
 8001d3a:	2218      	movs	r2, #24
 8001d3c:	f7ff fc46 	bl	80015cc <MGPIO_voidSetPBMode_CRH>
          break;
 8001d40:	e00a      	b.n	8001d58 <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN15:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE15_0_CRH,MODE15_1_CRH,CNF15_0_CRH,CNF15_1_CRH);
 8001d42:	7979      	ldrb	r1, [r7, #5]
 8001d44:	79b8      	ldrb	r0, [r7, #6]
 8001d46:	231f      	movs	r3, #31
 8001d48:	9301      	str	r3, [sp, #4]
 8001d4a:	231e      	movs	r3, #30
 8001d4c:	9300      	str	r3, [sp, #0]
 8001d4e:	231d      	movs	r3, #29
 8001d50:	221c      	movs	r2, #28
 8001d52:	f7ff fc3b 	bl	80015cc <MGPIO_voidSetPBMode_CRH>
          break;
 8001d56:	bf00      	nop

  }

}
 8001d58:	bf00      	nop
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <MGPIO_voidSetPCMode_CRL>:

////////////////PORTC PIN direction////////////////////


static void MGPIO_voidSetPCMode_CRL(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRL_BITS MGPIO_ModeBit0,MGPIOX_CRL_BITS MGPIO_ModeBit1,MGPIOX_CRL_BITS MGPIO_ConfigBit0,MGPIOX_CRL_BITS MGPIO_ConfigBit1)
{
 8001d60:	b490      	push	{r4, r7}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4604      	mov	r4, r0
 8001d68:	4608      	mov	r0, r1
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	4623      	mov	r3, r4
 8001d70:	71fb      	strb	r3, [r7, #7]
 8001d72:	4603      	mov	r3, r0
 8001d74:	71bb      	strb	r3, [r7, #6]
 8001d76:	460b      	mov	r3, r1
 8001d78:	717b      	strb	r3, [r7, #5]
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 8001d7e:	79fb      	ldrb	r3, [r7, #7]
 8001d80:	2b03      	cmp	r3, #3
 8001d82:	f200 82cc 	bhi.w	800231e <MGPIO_voidSetPCMode_CRL+0x5be>
 8001d86:	a201      	add	r2, pc, #4	; (adr r2, 8001d8c <MGPIO_voidSetPCMode_CRL+0x2c>)
 8001d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d8c:	08001d9d 	.word	0x08001d9d
 8001d90:	08001ebb 	.word	0x08001ebb
 8001d94:	08002031 	.word	0x08002031
 8001d98:	080021a3 	.word	0x080021a3
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 8001d9c:	79bb      	ldrb	r3, [r7, #6]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d12c      	bne.n	8001dfc <MGPIO_voidSetPCMode_CRL+0x9c>
    	{
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001da2:	4ba2      	ldr	r3, [pc, #648]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	797a      	ldrb	r2, [r7, #5]
 8001da8:	2101      	movs	r1, #1
 8001daa:	fa01 f202 	lsl.w	r2, r1, r2
 8001dae:	43d2      	mvns	r2, r2
 8001db0:	4611      	mov	r1, r2
 8001db2:	4a9e      	ldr	r2, [pc, #632]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001db4:	400b      	ands	r3, r1
 8001db6:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001db8:	4b9c      	ldr	r3, [pc, #624]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	793a      	ldrb	r2, [r7, #4]
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc4:	43d2      	mvns	r2, r2
 8001dc6:	4611      	mov	r1, r2
 8001dc8:	4a98      	ldr	r2, [pc, #608]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001dca:	400b      	ands	r3, r1
 8001dcc:	6013      	str	r3, [r2, #0]
             CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001dce:	4b97      	ldr	r3, [pc, #604]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	7c3a      	ldrb	r2, [r7, #16]
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8001dda:	43d2      	mvns	r2, r2
 8001ddc:	4611      	mov	r1, r2
 8001dde:	4a93      	ldr	r2, [pc, #588]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001de0:	400b      	ands	r3, r1
 8001de2:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001de4:	4b91      	ldr	r3, [pc, #580]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	7d3a      	ldrb	r2, [r7, #20]
 8001dea:	2101      	movs	r1, #1
 8001dec:	fa01 f202 	lsl.w	r2, r1, r2
 8001df0:	43d2      	mvns	r2, r2
 8001df2:	4611      	mov	r1, r2
 8001df4:	4a8d      	ldr	r2, [pc, #564]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001df6:	400b      	ands	r3, r1
 8001df8:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
		}

     break;
 8001dfa:	e289      	b.n	8002310 <MGPIO_voidSetPCMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 8001dfc:	79bb      	ldrb	r3, [r7, #6]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d12b      	bne.n	8001e5a <MGPIO_voidSetPCMode_CRL+0xfa>
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001e02:	4b8a      	ldr	r3, [pc, #552]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	797a      	ldrb	r2, [r7, #5]
 8001e08:	2101      	movs	r1, #1
 8001e0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e0e:	43d2      	mvns	r2, r2
 8001e10:	4611      	mov	r1, r2
 8001e12:	4a86      	ldr	r2, [pc, #536]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e14:	400b      	ands	r3, r1
 8001e16:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001e18:	4b84      	ldr	r3, [pc, #528]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	793a      	ldrb	r2, [r7, #4]
 8001e1e:	2101      	movs	r1, #1
 8001e20:	fa01 f202 	lsl.w	r2, r1, r2
 8001e24:	43d2      	mvns	r2, r2
 8001e26:	4611      	mov	r1, r2
 8001e28:	4a80      	ldr	r2, [pc, #512]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e2a:	400b      	ands	r3, r1
 8001e2c:	6013      	str	r3, [r2, #0]
    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001e2e:	4b7f      	ldr	r3, [pc, #508]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	7c3a      	ldrb	r2, [r7, #16]
 8001e34:	2101      	movs	r1, #1
 8001e36:	fa01 f202 	lsl.w	r2, r1, r2
 8001e3a:	4611      	mov	r1, r2
 8001e3c:	4a7b      	ldr	r2, [pc, #492]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e3e:	430b      	orrs	r3, r1
 8001e40:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001e42:	4b7a      	ldr	r3, [pc, #488]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	7d3a      	ldrb	r2, [r7, #20]
 8001e48:	2101      	movs	r1, #1
 8001e4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e4e:	43d2      	mvns	r2, r2
 8001e50:	4611      	mov	r1, r2
 8001e52:	4a76      	ldr	r2, [pc, #472]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e54:	400b      	ands	r3, r1
 8001e56:	6013      	str	r3, [r2, #0]
     break;
 8001e58:	e25a      	b.n	8002310 <MGPIO_voidSetPCMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 8001e5a:	79bb      	ldrb	r3, [r7, #6]
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	f040 8257 	bne.w	8002310 <MGPIO_voidSetPCMode_CRL+0x5b0>
    		CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001e62:	4b72      	ldr	r3, [pc, #456]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	797a      	ldrb	r2, [r7, #5]
 8001e68:	2101      	movs	r1, #1
 8001e6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e6e:	43d2      	mvns	r2, r2
 8001e70:	4611      	mov	r1, r2
 8001e72:	4a6e      	ldr	r2, [pc, #440]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e74:	400b      	ands	r3, r1
 8001e76:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001e78:	4b6c      	ldr	r3, [pc, #432]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	793a      	ldrb	r2, [r7, #4]
 8001e7e:	2101      	movs	r1, #1
 8001e80:	fa01 f202 	lsl.w	r2, r1, r2
 8001e84:	43d2      	mvns	r2, r2
 8001e86:	4611      	mov	r1, r2
 8001e88:	4a68      	ldr	r2, [pc, #416]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e8a:	400b      	ands	r3, r1
 8001e8c:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001e8e:	4b67      	ldr	r3, [pc, #412]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	7c3a      	ldrb	r2, [r7, #16]
 8001e94:	2101      	movs	r1, #1
 8001e96:	fa01 f202 	lsl.w	r2, r1, r2
 8001e9a:	43d2      	mvns	r2, r2
 8001e9c:	4611      	mov	r1, r2
 8001e9e:	4a63      	ldr	r2, [pc, #396]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ea0:	400b      	ands	r3, r1
 8001ea2:	6013      	str	r3, [r2, #0]
    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001ea4:	4b61      	ldr	r3, [pc, #388]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	7d3a      	ldrb	r2, [r7, #20]
 8001eaa:	2101      	movs	r1, #1
 8001eac:	fa01 f202 	lsl.w	r2, r1, r2
 8001eb0:	4611      	mov	r1, r2
 8001eb2:	4a5e      	ldr	r2, [pc, #376]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001eb4:	430b      	orrs	r3, r1
 8001eb6:	6013      	str	r3, [r2, #0]
     break;
 8001eb8:	e22a      	b.n	8002310 <MGPIO_voidSetPCMode_CRL+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8001eba:	79bb      	ldrb	r3, [r7, #6]
 8001ebc:	2b03      	cmp	r3, #3
 8001ebe:	d12b      	bne.n	8001f18 <MGPIO_voidSetPCMode_CRL+0x1b8>
    	{
    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001ec0:	4b5a      	ldr	r3, [pc, #360]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	797a      	ldrb	r2, [r7, #5]
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	fa01 f202 	lsl.w	r2, r1, r2
 8001ecc:	4611      	mov	r1, r2
 8001ece:	4a57      	ldr	r2, [pc, #348]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ed0:	430b      	orrs	r3, r1
 8001ed2:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001ed4:	4b55      	ldr	r3, [pc, #340]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	793a      	ldrb	r2, [r7, #4]
 8001eda:	2101      	movs	r1, #1
 8001edc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee0:	43d2      	mvns	r2, r2
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	4a51      	ldr	r2, [pc, #324]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ee6:	400b      	ands	r3, r1
 8001ee8:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001eea:	4b50      	ldr	r3, [pc, #320]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	7c3a      	ldrb	r2, [r7, #16]
 8001ef0:	2101      	movs	r1, #1
 8001ef2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef6:	43d2      	mvns	r2, r2
 8001ef8:	4611      	mov	r1, r2
 8001efa:	4a4c      	ldr	r2, [pc, #304]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001efc:	400b      	ands	r3, r1
 8001efe:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001f00:	4b4a      	ldr	r3, [pc, #296]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	7d3a      	ldrb	r2, [r7, #20]
 8001f06:	2101      	movs	r1, #1
 8001f08:	fa01 f202 	lsl.w	r2, r1, r2
 8001f0c:	43d2      	mvns	r2, r2
 8001f0e:	4611      	mov	r1, r2
 8001f10:	4a46      	ldr	r2, [pc, #280]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f12:	400b      	ands	r3, r1
 8001f14:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);


    	}

    break;
 8001f16:	e1fd      	b.n	8002314 <MGPIO_voidSetPCMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8001f18:	79bb      	ldrb	r3, [r7, #6]
 8001f1a:	2b04      	cmp	r3, #4
 8001f1c:	d12a      	bne.n	8001f74 <MGPIO_voidSetPCMode_CRL+0x214>
    		SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001f1e:	4b43      	ldr	r3, [pc, #268]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	797a      	ldrb	r2, [r7, #5]
 8001f24:	2101      	movs	r1, #1
 8001f26:	fa01 f202 	lsl.w	r2, r1, r2
 8001f2a:	4611      	mov	r1, r2
 8001f2c:	4a3f      	ldr	r2, [pc, #252]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f2e:	430b      	orrs	r3, r1
 8001f30:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001f32:	4b3e      	ldr	r3, [pc, #248]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	793a      	ldrb	r2, [r7, #4]
 8001f38:	2101      	movs	r1, #1
 8001f3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f3e:	43d2      	mvns	r2, r2
 8001f40:	4611      	mov	r1, r2
 8001f42:	4a3a      	ldr	r2, [pc, #232]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f44:	400b      	ands	r3, r1
 8001f46:	6013      	str	r3, [r2, #0]
    		SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001f48:	4b38      	ldr	r3, [pc, #224]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	7c3a      	ldrb	r2, [r7, #16]
 8001f4e:	2101      	movs	r1, #1
 8001f50:	fa01 f202 	lsl.w	r2, r1, r2
 8001f54:	4611      	mov	r1, r2
 8001f56:	4a35      	ldr	r2, [pc, #212]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f58:	430b      	orrs	r3, r1
 8001f5a:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001f5c:	4b33      	ldr	r3, [pc, #204]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	7d3a      	ldrb	r2, [r7, #20]
 8001f62:	2101      	movs	r1, #1
 8001f64:	fa01 f202 	lsl.w	r2, r1, r2
 8001f68:	43d2      	mvns	r2, r2
 8001f6a:	4611      	mov	r1, r2
 8001f6c:	4a2f      	ldr	r2, [pc, #188]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f6e:	400b      	ands	r3, r1
 8001f70:	6013      	str	r3, [r2, #0]
    break;
 8001f72:	e1cf      	b.n	8002314 <MGPIO_voidSetPCMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8001f74:	79bb      	ldrb	r3, [r7, #6]
 8001f76:	2b05      	cmp	r3, #5
 8001f78:	d12a      	bne.n	8001fd0 <MGPIO_voidSetPCMode_CRL+0x270>
    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001f7a:	4b2c      	ldr	r3, [pc, #176]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	797a      	ldrb	r2, [r7, #5]
 8001f80:	2101      	movs	r1, #1
 8001f82:	fa01 f202 	lsl.w	r2, r1, r2
 8001f86:	4611      	mov	r1, r2
 8001f88:	4a28      	ldr	r2, [pc, #160]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f8a:	430b      	orrs	r3, r1
 8001f8c:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001f8e:	4b27      	ldr	r3, [pc, #156]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	793a      	ldrb	r2, [r7, #4]
 8001f94:	2101      	movs	r1, #1
 8001f96:	fa01 f202 	lsl.w	r2, r1, r2
 8001f9a:	43d2      	mvns	r2, r2
 8001f9c:	4611      	mov	r1, r2
 8001f9e:	4a23      	ldr	r2, [pc, #140]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001fa0:	400b      	ands	r3, r1
 8001fa2:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8001fa4:	4b21      	ldr	r3, [pc, #132]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	7c3a      	ldrb	r2, [r7, #16]
 8001faa:	2101      	movs	r1, #1
 8001fac:	fa01 f202 	lsl.w	r2, r1, r2
 8001fb0:	43d2      	mvns	r2, r2
 8001fb2:	4611      	mov	r1, r2
 8001fb4:	4a1d      	ldr	r2, [pc, #116]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001fb6:	400b      	ands	r3, r1
 8001fb8:	6013      	str	r3, [r2, #0]
    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8001fba:	4b1c      	ldr	r3, [pc, #112]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	7d3a      	ldrb	r2, [r7, #20]
 8001fc0:	2101      	movs	r1, #1
 8001fc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	4a18      	ldr	r2, [pc, #96]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001fca:	430b      	orrs	r3, r1
 8001fcc:	6013      	str	r3, [r2, #0]
    break;
 8001fce:	e1a1      	b.n	8002314 <MGPIO_voidSetPCMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8001fd0:	79bb      	ldrb	r3, [r7, #6]
 8001fd2:	2b06      	cmp	r3, #6
 8001fd4:	f040 819e 	bne.w	8002314 <MGPIO_voidSetPCMode_CRL+0x5b4>
    		  SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8001fd8:	4b14      	ldr	r3, [pc, #80]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	797a      	ldrb	r2, [r7, #5]
 8001fde:	2101      	movs	r1, #1
 8001fe0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fe4:	4611      	mov	r1, r2
 8001fe6:	4a11      	ldr	r2, [pc, #68]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001fe8:	430b      	orrs	r3, r1
 8001fea:	6013      	str	r3, [r2, #0]
    		  CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8001fec:	4b0f      	ldr	r3, [pc, #60]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	793a      	ldrb	r2, [r7, #4]
 8001ff2:	2101      	movs	r1, #1
 8001ff4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff8:	43d2      	mvns	r2, r2
 8001ffa:	4611      	mov	r1, r2
 8001ffc:	4a0b      	ldr	r2, [pc, #44]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8001ffe:	400b      	ands	r3, r1
 8002000:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8002002:	4b0a      	ldr	r3, [pc, #40]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	7c3a      	ldrb	r2, [r7, #16]
 8002008:	2101      	movs	r1, #1
 800200a:	fa01 f202 	lsl.w	r2, r1, r2
 800200e:	4611      	mov	r1, r2
 8002010:	4a06      	ldr	r2, [pc, #24]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002012:	430b      	orrs	r3, r1
 8002014:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002016:	4b05      	ldr	r3, [pc, #20]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	7d3a      	ldrb	r2, [r7, #20]
 800201c:	2101      	movs	r1, #1
 800201e:	fa01 f202 	lsl.w	r2, r1, r2
 8002022:	4611      	mov	r1, r2
 8002024:	4a01      	ldr	r2, [pc, #4]	; (800202c <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002026:	430b      	orrs	r3, r1
 8002028:	6013      	str	r3, [r2, #0]
    break;
 800202a:	e173      	b.n	8002314 <MGPIO_voidSetPCMode_CRL+0x5b4>
 800202c:	40011000 	.word	0x40011000
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8002030:	79bb      	ldrb	r3, [r7, #6]
 8002032:	2b03      	cmp	r3, #3
 8002034:	d12b      	bne.n	800208e <MGPIO_voidSetPCMode_CRL+0x32e>
    	    	{

    	            CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8002036:	4b9f      	ldr	r3, [pc, #636]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	797a      	ldrb	r2, [r7, #5]
 800203c:	2101      	movs	r1, #1
 800203e:	fa01 f202 	lsl.w	r2, r1, r2
 8002042:	43d2      	mvns	r2, r2
 8002044:	4611      	mov	r1, r2
 8002046:	4a9b      	ldr	r2, [pc, #620]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002048:	400b      	ands	r3, r1
 800204a:	6013      	str	r3, [r2, #0]
    	            SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 800204c:	4b99      	ldr	r3, [pc, #612]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	793a      	ldrb	r2, [r7, #4]
 8002052:	2101      	movs	r1, #1
 8002054:	fa01 f202 	lsl.w	r2, r1, r2
 8002058:	4611      	mov	r1, r2
 800205a:	4a96      	ldr	r2, [pc, #600]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 800205c:	430b      	orrs	r3, r1
 800205e:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8002060:	4b94      	ldr	r3, [pc, #592]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	7c3a      	ldrb	r2, [r7, #16]
 8002066:	2101      	movs	r1, #1
 8002068:	fa01 f202 	lsl.w	r2, r1, r2
 800206c:	43d2      	mvns	r2, r2
 800206e:	4611      	mov	r1, r2
 8002070:	4a90      	ldr	r2, [pc, #576]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002072:	400b      	ands	r3, r1
 8002074:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002076:	4b8f      	ldr	r3, [pc, #572]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	7d3a      	ldrb	r2, [r7, #20]
 800207c:	2101      	movs	r1, #1
 800207e:	fa01 f202 	lsl.w	r2, r1, r2
 8002082:	43d2      	mvns	r2, r2
 8002084:	4611      	mov	r1, r2
 8002086:	4a8b      	ldr	r2, [pc, #556]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002088:	400b      	ands	r3, r1
 800208a:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
    	    	}


     break;
 800208c:	e144      	b.n	8002318 <MGPIO_voidSetPCMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 800208e:	79bb      	ldrb	r3, [r7, #6]
 8002090:	2b04      	cmp	r3, #4
 8002092:	d12a      	bne.n	80020ea <MGPIO_voidSetPCMode_CRL+0x38a>
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8002094:	4b87      	ldr	r3, [pc, #540]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	797a      	ldrb	r2, [r7, #5]
 800209a:	2101      	movs	r1, #1
 800209c:	fa01 f202 	lsl.w	r2, r1, r2
 80020a0:	43d2      	mvns	r2, r2
 80020a2:	4611      	mov	r1, r2
 80020a4:	4a83      	ldr	r2, [pc, #524]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020a6:	400b      	ands	r3, r1
 80020a8:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 80020aa:	4b82      	ldr	r3, [pc, #520]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	793a      	ldrb	r2, [r7, #4]
 80020b0:	2101      	movs	r1, #1
 80020b2:	fa01 f202 	lsl.w	r2, r1, r2
 80020b6:	4611      	mov	r1, r2
 80020b8:	4a7e      	ldr	r2, [pc, #504]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020ba:	430b      	orrs	r3, r1
 80020bc:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 80020be:	4b7d      	ldr	r3, [pc, #500]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	7c3a      	ldrb	r2, [r7, #16]
 80020c4:	2101      	movs	r1, #1
 80020c6:	fa01 f202 	lsl.w	r2, r1, r2
 80020ca:	4611      	mov	r1, r2
 80020cc:	4a79      	ldr	r2, [pc, #484]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020ce:	430b      	orrs	r3, r1
 80020d0:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 80020d2:	4b78      	ldr	r3, [pc, #480]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	7d3a      	ldrb	r2, [r7, #20]
 80020d8:	2101      	movs	r1, #1
 80020da:	fa01 f202 	lsl.w	r2, r1, r2
 80020de:	43d2      	mvns	r2, r2
 80020e0:	4611      	mov	r1, r2
 80020e2:	4a74      	ldr	r2, [pc, #464]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020e4:	400b      	ands	r3, r1
 80020e6:	6013      	str	r3, [r2, #0]
     break;
 80020e8:	e116      	b.n	8002318 <MGPIO_voidSetPCMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80020ea:	79bb      	ldrb	r3, [r7, #6]
 80020ec:	2b05      	cmp	r3, #5
 80020ee:	d12a      	bne.n	8002146 <MGPIO_voidSetPCMode_CRL+0x3e6>
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 80020f0:	4b70      	ldr	r3, [pc, #448]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	797a      	ldrb	r2, [r7, #5]
 80020f6:	2101      	movs	r1, #1
 80020f8:	fa01 f202 	lsl.w	r2, r1, r2
 80020fc:	43d2      	mvns	r2, r2
 80020fe:	4611      	mov	r1, r2
 8002100:	4a6c      	ldr	r2, [pc, #432]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002102:	400b      	ands	r3, r1
 8002104:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8002106:	4b6b      	ldr	r3, [pc, #428]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	793a      	ldrb	r2, [r7, #4]
 800210c:	2101      	movs	r1, #1
 800210e:	fa01 f202 	lsl.w	r2, r1, r2
 8002112:	4611      	mov	r1, r2
 8002114:	4a67      	ldr	r2, [pc, #412]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002116:	430b      	orrs	r3, r1
 8002118:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 800211a:	4b66      	ldr	r3, [pc, #408]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	7c3a      	ldrb	r2, [r7, #16]
 8002120:	2101      	movs	r1, #1
 8002122:	fa01 f202 	lsl.w	r2, r1, r2
 8002126:	43d2      	mvns	r2, r2
 8002128:	4611      	mov	r1, r2
 800212a:	4a62      	ldr	r2, [pc, #392]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 800212c:	400b      	ands	r3, r1
 800212e:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002130:	4b60      	ldr	r3, [pc, #384]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	7d3a      	ldrb	r2, [r7, #20]
 8002136:	2101      	movs	r1, #1
 8002138:	fa01 f202 	lsl.w	r2, r1, r2
 800213c:	4611      	mov	r1, r2
 800213e:	4a5d      	ldr	r2, [pc, #372]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002140:	430b      	orrs	r3, r1
 8002142:	6013      	str	r3, [r2, #0]
     break;
 8002144:	e0e8      	b.n	8002318 <MGPIO_voidSetPCMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8002146:	79bb      	ldrb	r3, [r7, #6]
 8002148:	2b06      	cmp	r3, #6
 800214a:	f040 80e5 	bne.w	8002318 <MGPIO_voidSetPCMode_CRL+0x5b8>
    	    		CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 800214e:	4b59      	ldr	r3, [pc, #356]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	797a      	ldrb	r2, [r7, #5]
 8002154:	2101      	movs	r1, #1
 8002156:	fa01 f202 	lsl.w	r2, r1, r2
 800215a:	43d2      	mvns	r2, r2
 800215c:	4611      	mov	r1, r2
 800215e:	4a55      	ldr	r2, [pc, #340]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002160:	400b      	ands	r3, r1
 8002162:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8002164:	4b53      	ldr	r3, [pc, #332]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	793a      	ldrb	r2, [r7, #4]
 800216a:	2101      	movs	r1, #1
 800216c:	fa01 f202 	lsl.w	r2, r1, r2
 8002170:	4611      	mov	r1, r2
 8002172:	4a50      	ldr	r2, [pc, #320]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002174:	430b      	orrs	r3, r1
 8002176:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8002178:	4b4e      	ldr	r3, [pc, #312]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	7c3a      	ldrb	r2, [r7, #16]
 800217e:	2101      	movs	r1, #1
 8002180:	fa01 f202 	lsl.w	r2, r1, r2
 8002184:	4611      	mov	r1, r2
 8002186:	4a4b      	ldr	r2, [pc, #300]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002188:	430b      	orrs	r3, r1
 800218a:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 800218c:	4b49      	ldr	r3, [pc, #292]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	7d3a      	ldrb	r2, [r7, #20]
 8002192:	2101      	movs	r1, #1
 8002194:	fa01 f202 	lsl.w	r2, r1, r2
 8002198:	4611      	mov	r1, r2
 800219a:	4a46      	ldr	r2, [pc, #280]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 800219c:	430b      	orrs	r3, r1
 800219e:	6013      	str	r3, [r2, #0]
     break;
 80021a0:	e0ba      	b.n	8002318 <MGPIO_voidSetPCMode_CRL+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80021a2:	79bb      	ldrb	r3, [r7, #6]
 80021a4:	2b03      	cmp	r3, #3
 80021a6:	d12a      	bne.n	80021fe <MGPIO_voidSetPCMode_CRL+0x49e>
    	    	{
    		      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 80021a8:	4b42      	ldr	r3, [pc, #264]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	797a      	ldrb	r2, [r7, #5]
 80021ae:	2101      	movs	r1, #1
 80021b0:	fa01 f202 	lsl.w	r2, r1, r2
 80021b4:	4611      	mov	r1, r2
 80021b6:	4a3f      	ldr	r2, [pc, #252]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80021b8:	430b      	orrs	r3, r1
 80021ba:	6013      	str	r3, [r2, #0]
    		      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 80021bc:	4b3d      	ldr	r3, [pc, #244]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	793a      	ldrb	r2, [r7, #4]
 80021c2:	2101      	movs	r1, #1
 80021c4:	fa01 f202 	lsl.w	r2, r1, r2
 80021c8:	4611      	mov	r1, r2
 80021ca:	4a3a      	ldr	r2, [pc, #232]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80021cc:	430b      	orrs	r3, r1
 80021ce:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 80021d0:	4b38      	ldr	r3, [pc, #224]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	7c3a      	ldrb	r2, [r7, #16]
 80021d6:	2101      	movs	r1, #1
 80021d8:	fa01 f202 	lsl.w	r2, r1, r2
 80021dc:	43d2      	mvns	r2, r2
 80021de:	4611      	mov	r1, r2
 80021e0:	4a34      	ldr	r2, [pc, #208]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80021e2:	400b      	ands	r3, r1
 80021e4:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 80021e6:	4b33      	ldr	r3, [pc, #204]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	7d3a      	ldrb	r2, [r7, #20]
 80021ec:	2101      	movs	r1, #1
 80021ee:	fa01 f202 	lsl.w	r2, r1, r2
 80021f2:	43d2      	mvns	r2, r2
 80021f4:	4611      	mov	r1, r2
 80021f6:	4a2f      	ldr	r2, [pc, #188]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80021f8:	400b      	ands	r3, r1
 80021fa:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
    	    	}

     break;
 80021fc:	e08e      	b.n	800231c <MGPIO_voidSetPCMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 80021fe:	79bb      	ldrb	r3, [r7, #6]
 8002200:	2b04      	cmp	r3, #4
 8002202:	d129      	bne.n	8002258 <MGPIO_voidSetPCMode_CRL+0x4f8>
    	    		   SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8002204:	4b2b      	ldr	r3, [pc, #172]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	797a      	ldrb	r2, [r7, #5]
 800220a:	2101      	movs	r1, #1
 800220c:	fa01 f202 	lsl.w	r2, r1, r2
 8002210:	4611      	mov	r1, r2
 8002212:	4a28      	ldr	r2, [pc, #160]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002214:	430b      	orrs	r3, r1
 8002216:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8002218:	4b26      	ldr	r3, [pc, #152]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	793a      	ldrb	r2, [r7, #4]
 800221e:	2101      	movs	r1, #1
 8002220:	fa01 f202 	lsl.w	r2, r1, r2
 8002224:	4611      	mov	r1, r2
 8002226:	4a23      	ldr	r2, [pc, #140]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002228:	430b      	orrs	r3, r1
 800222a:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 800222c:	4b21      	ldr	r3, [pc, #132]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	7c3a      	ldrb	r2, [r7, #16]
 8002232:	2101      	movs	r1, #1
 8002234:	fa01 f202 	lsl.w	r2, r1, r2
 8002238:	4611      	mov	r1, r2
 800223a:	4a1e      	ldr	r2, [pc, #120]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 800223c:	430b      	orrs	r3, r1
 800223e:	6013      	str	r3, [r2, #0]
    	    		   CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002240:	4b1c      	ldr	r3, [pc, #112]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	7d3a      	ldrb	r2, [r7, #20]
 8002246:	2101      	movs	r1, #1
 8002248:	fa01 f202 	lsl.w	r2, r1, r2
 800224c:	43d2      	mvns	r2, r2
 800224e:	4611      	mov	r1, r2
 8002250:	4a18      	ldr	r2, [pc, #96]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002252:	400b      	ands	r3, r1
 8002254:	6013      	str	r3, [r2, #0]
     break;
 8002256:	e061      	b.n	800231c <MGPIO_voidSetPCMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8002258:	79bb      	ldrb	r3, [r7, #6]
 800225a:	2b05      	cmp	r3, #5
 800225c:	d12c      	bne.n	80022b8 <MGPIO_voidSetPCMode_CRL+0x558>
    	    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 800225e:	4b15      	ldr	r3, [pc, #84]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	797a      	ldrb	r2, [r7, #5]
 8002264:	2101      	movs	r1, #1
 8002266:	fa01 f202 	lsl.w	r2, r1, r2
 800226a:	4611      	mov	r1, r2
 800226c:	4a11      	ldr	r2, [pc, #68]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 800226e:	430b      	orrs	r3, r1
 8002270:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8002272:	4b10      	ldr	r3, [pc, #64]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	793a      	ldrb	r2, [r7, #4]
 8002278:	2101      	movs	r1, #1
 800227a:	fa01 f202 	lsl.w	r2, r1, r2
 800227e:	4611      	mov	r1, r2
 8002280:	4a0c      	ldr	r2, [pc, #48]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002282:	430b      	orrs	r3, r1
 8002284:	6013      	str	r3, [r2, #0]
    	    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8002286:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	7c3a      	ldrb	r2, [r7, #16]
 800228c:	2101      	movs	r1, #1
 800228e:	fa01 f202 	lsl.w	r2, r1, r2
 8002292:	43d2      	mvns	r2, r2
 8002294:	4611      	mov	r1, r2
 8002296:	4a07      	ldr	r2, [pc, #28]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002298:	400b      	ands	r3, r1
 800229a:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 800229c:	4b05      	ldr	r3, [pc, #20]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	7d3a      	ldrb	r2, [r7, #20]
 80022a2:	2101      	movs	r1, #1
 80022a4:	fa01 f202 	lsl.w	r2, r1, r2
 80022a8:	4611      	mov	r1, r2
 80022aa:	4a02      	ldr	r2, [pc, #8]	; (80022b4 <MGPIO_voidSetPCMode_CRL+0x554>)
 80022ac:	430b      	orrs	r3, r1
 80022ae:	6013      	str	r3, [r2, #0]
     break;
 80022b0:	e034      	b.n	800231c <MGPIO_voidSetPCMode_CRL+0x5bc>
 80022b2:	bf00      	nop
 80022b4:	40011000 	.word	0x40011000
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 80022b8:	79bb      	ldrb	r3, [r7, #6]
 80022ba:	2b06      	cmp	r3, #6
 80022bc:	d12e      	bne.n	800231c <MGPIO_voidSetPCMode_CRL+0x5bc>
    	    		SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 80022be:	4b1a      	ldr	r3, [pc, #104]	; (8002328 <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	797a      	ldrb	r2, [r7, #5]
 80022c4:	2101      	movs	r1, #1
 80022c6:	fa01 f202 	lsl.w	r2, r1, r2
 80022ca:	4611      	mov	r1, r2
 80022cc:	4a16      	ldr	r2, [pc, #88]	; (8002328 <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80022ce:	430b      	orrs	r3, r1
 80022d0:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 80022d2:	4b15      	ldr	r3, [pc, #84]	; (8002328 <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	793a      	ldrb	r2, [r7, #4]
 80022d8:	2101      	movs	r1, #1
 80022da:	fa01 f202 	lsl.w	r2, r1, r2
 80022de:	4611      	mov	r1, r2
 80022e0:	4a11      	ldr	r2, [pc, #68]	; (8002328 <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80022e2:	430b      	orrs	r3, r1
 80022e4:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 80022e6:	4b10      	ldr	r3, [pc, #64]	; (8002328 <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	7c3a      	ldrb	r2, [r7, #16]
 80022ec:	2101      	movs	r1, #1
 80022ee:	fa01 f202 	lsl.w	r2, r1, r2
 80022f2:	4611      	mov	r1, r2
 80022f4:	4a0c      	ldr	r2, [pc, #48]	; (8002328 <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80022f6:	430b      	orrs	r3, r1
 80022f8:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 80022fa:	4b0b      	ldr	r3, [pc, #44]	; (8002328 <MGPIO_voidSetPCMode_CRL+0x5c8>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	7d3a      	ldrb	r2, [r7, #20]
 8002300:	2101      	movs	r1, #1
 8002302:	fa01 f202 	lsl.w	r2, r1, r2
 8002306:	4611      	mov	r1, r2
 8002308:	4a07      	ldr	r2, [pc, #28]	; (8002328 <MGPIO_voidSetPCMode_CRL+0x5c8>)
 800230a:	430b      	orrs	r3, r1
 800230c:	6013      	str	r3, [r2, #0]
     break;
 800230e:	e005      	b.n	800231c <MGPIO_voidSetPCMode_CRL+0x5bc>
     break;
 8002310:	bf00      	nop
 8002312:	e004      	b.n	800231e <MGPIO_voidSetPCMode_CRL+0x5be>
    break;
 8002314:	bf00      	nop
 8002316:	e002      	b.n	800231e <MGPIO_voidSetPCMode_CRL+0x5be>
     break;
 8002318:	bf00      	nop
 800231a:	e000      	b.n	800231e <MGPIO_voidSetPCMode_CRL+0x5be>
     break;
 800231c:	bf00      	nop
  }

}
 800231e:	bf00      	nop
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bc90      	pop	{r4, r7}
 8002326:	4770      	bx	lr
 8002328:	40011000 	.word	0x40011000

0800232c <MGPIO_voidSetPCMode_CRH>:


static void MGPIO_voidSetPCMode_CRH(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRH_BITS MGPIO_ModeBit0,MGPIOX_CRH_BITS MGPIO_ModeBit1,MGPIOX_CRH_BITS MGPIO_ConfigBit0,MGPIOX_CRH_BITS MGPIO_ConfigBit1)
{
 800232c:	b490      	push	{r4, r7}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	4604      	mov	r4, r0
 8002334:	4608      	mov	r0, r1
 8002336:	4611      	mov	r1, r2
 8002338:	461a      	mov	r2, r3
 800233a:	4623      	mov	r3, r4
 800233c:	71fb      	strb	r3, [r7, #7]
 800233e:	4603      	mov	r3, r0
 8002340:	71bb      	strb	r3, [r7, #6]
 8002342:	460b      	mov	r3, r1
 8002344:	717b      	strb	r3, [r7, #5]
 8002346:	4613      	mov	r3, r2
 8002348:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 800234a:	79fb      	ldrb	r3, [r7, #7]
 800234c:	2b03      	cmp	r3, #3
 800234e:	f200 82cc 	bhi.w	80028ea <MGPIO_voidSetPCMode_CRH+0x5be>
 8002352:	a201      	add	r2, pc, #4	; (adr r2, 8002358 <MGPIO_voidSetPCMode_CRH+0x2c>)
 8002354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002358:	08002369 	.word	0x08002369
 800235c:	08002487 	.word	0x08002487
 8002360:	080025fd 	.word	0x080025fd
 8002364:	0800276f 	.word	0x0800276f
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 8002368:	79bb      	ldrb	r3, [r7, #6]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d12c      	bne.n	80023c8 <MGPIO_voidSetPCMode_CRH+0x9c>
    	{
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 800236e:	4ba2      	ldr	r3, [pc, #648]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	797a      	ldrb	r2, [r7, #5]
 8002374:	2101      	movs	r1, #1
 8002376:	fa01 f202 	lsl.w	r2, r1, r2
 800237a:	43d2      	mvns	r2, r2
 800237c:	4611      	mov	r1, r2
 800237e:	4a9e      	ldr	r2, [pc, #632]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002380:	400b      	ands	r3, r1
 8002382:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002384:	4b9c      	ldr	r3, [pc, #624]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	793a      	ldrb	r2, [r7, #4]
 800238a:	2101      	movs	r1, #1
 800238c:	fa01 f202 	lsl.w	r2, r1, r2
 8002390:	43d2      	mvns	r2, r2
 8002392:	4611      	mov	r1, r2
 8002394:	4a98      	ldr	r2, [pc, #608]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002396:	400b      	ands	r3, r1
 8002398:	6053      	str	r3, [r2, #4]
             CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 800239a:	4b97      	ldr	r3, [pc, #604]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	7c3a      	ldrb	r2, [r7, #16]
 80023a0:	2101      	movs	r1, #1
 80023a2:	fa01 f202 	lsl.w	r2, r1, r2
 80023a6:	43d2      	mvns	r2, r2
 80023a8:	4611      	mov	r1, r2
 80023aa:	4a93      	ldr	r2, [pc, #588]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023ac:	400b      	ands	r3, r1
 80023ae:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80023b0:	4b91      	ldr	r3, [pc, #580]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	7d3a      	ldrb	r2, [r7, #20]
 80023b6:	2101      	movs	r1, #1
 80023b8:	fa01 f202 	lsl.w	r2, r1, r2
 80023bc:	43d2      	mvns	r2, r2
 80023be:	4611      	mov	r1, r2
 80023c0:	4a8d      	ldr	r2, [pc, #564]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023c2:	400b      	ands	r3, r1
 80023c4:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
		}

     break;
 80023c6:	e289      	b.n	80028dc <MGPIO_voidSetPCMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 80023c8:	79bb      	ldrb	r3, [r7, #6]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d12b      	bne.n	8002426 <MGPIO_voidSetPCMode_CRH+0xfa>
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80023ce:	4b8a      	ldr	r3, [pc, #552]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	797a      	ldrb	r2, [r7, #5]
 80023d4:	2101      	movs	r1, #1
 80023d6:	fa01 f202 	lsl.w	r2, r1, r2
 80023da:	43d2      	mvns	r2, r2
 80023dc:	4611      	mov	r1, r2
 80023de:	4a86      	ldr	r2, [pc, #536]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023e0:	400b      	ands	r3, r1
 80023e2:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80023e4:	4b84      	ldr	r3, [pc, #528]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	793a      	ldrb	r2, [r7, #4]
 80023ea:	2101      	movs	r1, #1
 80023ec:	fa01 f202 	lsl.w	r2, r1, r2
 80023f0:	43d2      	mvns	r2, r2
 80023f2:	4611      	mov	r1, r2
 80023f4:	4a80      	ldr	r2, [pc, #512]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023f6:	400b      	ands	r3, r1
 80023f8:	6053      	str	r3, [r2, #4]
    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 80023fa:	4b7f      	ldr	r3, [pc, #508]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	7c3a      	ldrb	r2, [r7, #16]
 8002400:	2101      	movs	r1, #1
 8002402:	fa01 f202 	lsl.w	r2, r1, r2
 8002406:	4611      	mov	r1, r2
 8002408:	4a7b      	ldr	r2, [pc, #492]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800240a:	430b      	orrs	r3, r1
 800240c:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 800240e:	4b7a      	ldr	r3, [pc, #488]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	7d3a      	ldrb	r2, [r7, #20]
 8002414:	2101      	movs	r1, #1
 8002416:	fa01 f202 	lsl.w	r2, r1, r2
 800241a:	43d2      	mvns	r2, r2
 800241c:	4611      	mov	r1, r2
 800241e:	4a76      	ldr	r2, [pc, #472]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002420:	400b      	ands	r3, r1
 8002422:	6053      	str	r3, [r2, #4]
     break;
 8002424:	e25a      	b.n	80028dc <MGPIO_voidSetPCMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 8002426:	79bb      	ldrb	r3, [r7, #6]
 8002428:	2b02      	cmp	r3, #2
 800242a:	f040 8257 	bne.w	80028dc <MGPIO_voidSetPCMode_CRH+0x5b0>
    		CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 800242e:	4b72      	ldr	r3, [pc, #456]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	797a      	ldrb	r2, [r7, #5]
 8002434:	2101      	movs	r1, #1
 8002436:	fa01 f202 	lsl.w	r2, r1, r2
 800243a:	43d2      	mvns	r2, r2
 800243c:	4611      	mov	r1, r2
 800243e:	4a6e      	ldr	r2, [pc, #440]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002440:	400b      	ands	r3, r1
 8002442:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002444:	4b6c      	ldr	r3, [pc, #432]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	793a      	ldrb	r2, [r7, #4]
 800244a:	2101      	movs	r1, #1
 800244c:	fa01 f202 	lsl.w	r2, r1, r2
 8002450:	43d2      	mvns	r2, r2
 8002452:	4611      	mov	r1, r2
 8002454:	4a68      	ldr	r2, [pc, #416]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002456:	400b      	ands	r3, r1
 8002458:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 800245a:	4b67      	ldr	r3, [pc, #412]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	7c3a      	ldrb	r2, [r7, #16]
 8002460:	2101      	movs	r1, #1
 8002462:	fa01 f202 	lsl.w	r2, r1, r2
 8002466:	43d2      	mvns	r2, r2
 8002468:	4611      	mov	r1, r2
 800246a:	4a63      	ldr	r2, [pc, #396]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800246c:	400b      	ands	r3, r1
 800246e:	6053      	str	r3, [r2, #4]
    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002470:	4b61      	ldr	r3, [pc, #388]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	7d3a      	ldrb	r2, [r7, #20]
 8002476:	2101      	movs	r1, #1
 8002478:	fa01 f202 	lsl.w	r2, r1, r2
 800247c:	4611      	mov	r1, r2
 800247e:	4a5e      	ldr	r2, [pc, #376]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002480:	430b      	orrs	r3, r1
 8002482:	6053      	str	r3, [r2, #4]
     break;
 8002484:	e22a      	b.n	80028dc <MGPIO_voidSetPCMode_CRH+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8002486:	79bb      	ldrb	r3, [r7, #6]
 8002488:	2b03      	cmp	r3, #3
 800248a:	d12b      	bne.n	80024e4 <MGPIO_voidSetPCMode_CRH+0x1b8>
    	{
    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 800248c:	4b5a      	ldr	r3, [pc, #360]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	797a      	ldrb	r2, [r7, #5]
 8002492:	2101      	movs	r1, #1
 8002494:	fa01 f202 	lsl.w	r2, r1, r2
 8002498:	4611      	mov	r1, r2
 800249a:	4a57      	ldr	r2, [pc, #348]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800249c:	430b      	orrs	r3, r1
 800249e:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80024a0:	4b55      	ldr	r3, [pc, #340]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	793a      	ldrb	r2, [r7, #4]
 80024a6:	2101      	movs	r1, #1
 80024a8:	fa01 f202 	lsl.w	r2, r1, r2
 80024ac:	43d2      	mvns	r2, r2
 80024ae:	4611      	mov	r1, r2
 80024b0:	4a51      	ldr	r2, [pc, #324]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80024b2:	400b      	ands	r3, r1
 80024b4:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 80024b6:	4b50      	ldr	r3, [pc, #320]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	7c3a      	ldrb	r2, [r7, #16]
 80024bc:	2101      	movs	r1, #1
 80024be:	fa01 f202 	lsl.w	r2, r1, r2
 80024c2:	43d2      	mvns	r2, r2
 80024c4:	4611      	mov	r1, r2
 80024c6:	4a4c      	ldr	r2, [pc, #304]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80024c8:	400b      	ands	r3, r1
 80024ca:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80024cc:	4b4a      	ldr	r3, [pc, #296]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	7d3a      	ldrb	r2, [r7, #20]
 80024d2:	2101      	movs	r1, #1
 80024d4:	fa01 f202 	lsl.w	r2, r1, r2
 80024d8:	43d2      	mvns	r2, r2
 80024da:	4611      	mov	r1, r2
 80024dc:	4a46      	ldr	r2, [pc, #280]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80024de:	400b      	ands	r3, r1
 80024e0:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);


    	}

    break;
 80024e2:	e1fd      	b.n	80028e0 <MGPIO_voidSetPCMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 80024e4:	79bb      	ldrb	r3, [r7, #6]
 80024e6:	2b04      	cmp	r3, #4
 80024e8:	d12a      	bne.n	8002540 <MGPIO_voidSetPCMode_CRH+0x214>
    		SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80024ea:	4b43      	ldr	r3, [pc, #268]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	797a      	ldrb	r2, [r7, #5]
 80024f0:	2101      	movs	r1, #1
 80024f2:	fa01 f202 	lsl.w	r2, r1, r2
 80024f6:	4611      	mov	r1, r2
 80024f8:	4a3f      	ldr	r2, [pc, #252]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80024fa:	430b      	orrs	r3, r1
 80024fc:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80024fe:	4b3e      	ldr	r3, [pc, #248]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	793a      	ldrb	r2, [r7, #4]
 8002504:	2101      	movs	r1, #1
 8002506:	fa01 f202 	lsl.w	r2, r1, r2
 800250a:	43d2      	mvns	r2, r2
 800250c:	4611      	mov	r1, r2
 800250e:	4a3a      	ldr	r2, [pc, #232]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002510:	400b      	ands	r3, r1
 8002512:	6053      	str	r3, [r2, #4]
    		SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002514:	4b38      	ldr	r3, [pc, #224]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	7c3a      	ldrb	r2, [r7, #16]
 800251a:	2101      	movs	r1, #1
 800251c:	fa01 f202 	lsl.w	r2, r1, r2
 8002520:	4611      	mov	r1, r2
 8002522:	4a35      	ldr	r2, [pc, #212]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002524:	430b      	orrs	r3, r1
 8002526:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002528:	4b33      	ldr	r3, [pc, #204]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	7d3a      	ldrb	r2, [r7, #20]
 800252e:	2101      	movs	r1, #1
 8002530:	fa01 f202 	lsl.w	r2, r1, r2
 8002534:	43d2      	mvns	r2, r2
 8002536:	4611      	mov	r1, r2
 8002538:	4a2f      	ldr	r2, [pc, #188]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800253a:	400b      	ands	r3, r1
 800253c:	6053      	str	r3, [r2, #4]
    break;
 800253e:	e1cf      	b.n	80028e0 <MGPIO_voidSetPCMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8002540:	79bb      	ldrb	r3, [r7, #6]
 8002542:	2b05      	cmp	r3, #5
 8002544:	d12a      	bne.n	800259c <MGPIO_voidSetPCMode_CRH+0x270>
    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002546:	4b2c      	ldr	r3, [pc, #176]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	797a      	ldrb	r2, [r7, #5]
 800254c:	2101      	movs	r1, #1
 800254e:	fa01 f202 	lsl.w	r2, r1, r2
 8002552:	4611      	mov	r1, r2
 8002554:	4a28      	ldr	r2, [pc, #160]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002556:	430b      	orrs	r3, r1
 8002558:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 800255a:	4b27      	ldr	r3, [pc, #156]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	793a      	ldrb	r2, [r7, #4]
 8002560:	2101      	movs	r1, #1
 8002562:	fa01 f202 	lsl.w	r2, r1, r2
 8002566:	43d2      	mvns	r2, r2
 8002568:	4611      	mov	r1, r2
 800256a:	4a23      	ldr	r2, [pc, #140]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800256c:	400b      	ands	r3, r1
 800256e:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002570:	4b21      	ldr	r3, [pc, #132]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	7c3a      	ldrb	r2, [r7, #16]
 8002576:	2101      	movs	r1, #1
 8002578:	fa01 f202 	lsl.w	r2, r1, r2
 800257c:	43d2      	mvns	r2, r2
 800257e:	4611      	mov	r1, r2
 8002580:	4a1d      	ldr	r2, [pc, #116]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002582:	400b      	ands	r3, r1
 8002584:	6053      	str	r3, [r2, #4]
    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002586:	4b1c      	ldr	r3, [pc, #112]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	7d3a      	ldrb	r2, [r7, #20]
 800258c:	2101      	movs	r1, #1
 800258e:	fa01 f202 	lsl.w	r2, r1, r2
 8002592:	4611      	mov	r1, r2
 8002594:	4a18      	ldr	r2, [pc, #96]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002596:	430b      	orrs	r3, r1
 8002598:	6053      	str	r3, [r2, #4]
    break;
 800259a:	e1a1      	b.n	80028e0 <MGPIO_voidSetPCMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 800259c:	79bb      	ldrb	r3, [r7, #6]
 800259e:	2b06      	cmp	r3, #6
 80025a0:	f040 819e 	bne.w	80028e0 <MGPIO_voidSetPCMode_CRH+0x5b4>
    		  SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80025a4:	4b14      	ldr	r3, [pc, #80]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	797a      	ldrb	r2, [r7, #5]
 80025aa:	2101      	movs	r1, #1
 80025ac:	fa01 f202 	lsl.w	r2, r1, r2
 80025b0:	4611      	mov	r1, r2
 80025b2:	4a11      	ldr	r2, [pc, #68]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80025b4:	430b      	orrs	r3, r1
 80025b6:	6053      	str	r3, [r2, #4]
    		  CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80025b8:	4b0f      	ldr	r3, [pc, #60]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	793a      	ldrb	r2, [r7, #4]
 80025be:	2101      	movs	r1, #1
 80025c0:	fa01 f202 	lsl.w	r2, r1, r2
 80025c4:	43d2      	mvns	r2, r2
 80025c6:	4611      	mov	r1, r2
 80025c8:	4a0b      	ldr	r2, [pc, #44]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80025ca:	400b      	ands	r3, r1
 80025cc:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 80025ce:	4b0a      	ldr	r3, [pc, #40]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	7c3a      	ldrb	r2, [r7, #16]
 80025d4:	2101      	movs	r1, #1
 80025d6:	fa01 f202 	lsl.w	r2, r1, r2
 80025da:	4611      	mov	r1, r2
 80025dc:	4a06      	ldr	r2, [pc, #24]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80025de:	430b      	orrs	r3, r1
 80025e0:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80025e2:	4b05      	ldr	r3, [pc, #20]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	7d3a      	ldrb	r2, [r7, #20]
 80025e8:	2101      	movs	r1, #1
 80025ea:	fa01 f202 	lsl.w	r2, r1, r2
 80025ee:	4611      	mov	r1, r2
 80025f0:	4a01      	ldr	r2, [pc, #4]	; (80025f8 <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80025f2:	430b      	orrs	r3, r1
 80025f4:	6053      	str	r3, [r2, #4]
    break;
 80025f6:	e173      	b.n	80028e0 <MGPIO_voidSetPCMode_CRH+0x5b4>
 80025f8:	40011000 	.word	0x40011000
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80025fc:	79bb      	ldrb	r3, [r7, #6]
 80025fe:	2b03      	cmp	r3, #3
 8002600:	d12b      	bne.n	800265a <MGPIO_voidSetPCMode_CRH+0x32e>
    	    	{

    	            CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002602:	4b9f      	ldr	r3, [pc, #636]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	797a      	ldrb	r2, [r7, #5]
 8002608:	2101      	movs	r1, #1
 800260a:	fa01 f202 	lsl.w	r2, r1, r2
 800260e:	43d2      	mvns	r2, r2
 8002610:	4611      	mov	r1, r2
 8002612:	4a9b      	ldr	r2, [pc, #620]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002614:	400b      	ands	r3, r1
 8002616:	6053      	str	r3, [r2, #4]
    	            SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002618:	4b99      	ldr	r3, [pc, #612]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	793a      	ldrb	r2, [r7, #4]
 800261e:	2101      	movs	r1, #1
 8002620:	fa01 f202 	lsl.w	r2, r1, r2
 8002624:	4611      	mov	r1, r2
 8002626:	4a96      	ldr	r2, [pc, #600]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002628:	430b      	orrs	r3, r1
 800262a:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 800262c:	4b94      	ldr	r3, [pc, #592]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	7c3a      	ldrb	r2, [r7, #16]
 8002632:	2101      	movs	r1, #1
 8002634:	fa01 f202 	lsl.w	r2, r1, r2
 8002638:	43d2      	mvns	r2, r2
 800263a:	4611      	mov	r1, r2
 800263c:	4a90      	ldr	r2, [pc, #576]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800263e:	400b      	ands	r3, r1
 8002640:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002642:	4b8f      	ldr	r3, [pc, #572]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	7d3a      	ldrb	r2, [r7, #20]
 8002648:	2101      	movs	r1, #1
 800264a:	fa01 f202 	lsl.w	r2, r1, r2
 800264e:	43d2      	mvns	r2, r2
 8002650:	4611      	mov	r1, r2
 8002652:	4a8b      	ldr	r2, [pc, #556]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002654:	400b      	ands	r3, r1
 8002656:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
    	    	}


     break;
 8002658:	e144      	b.n	80028e4 <MGPIO_voidSetPCMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 800265a:	79bb      	ldrb	r3, [r7, #6]
 800265c:	2b04      	cmp	r3, #4
 800265e:	d12a      	bne.n	80026b6 <MGPIO_voidSetPCMode_CRH+0x38a>
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002660:	4b87      	ldr	r3, [pc, #540]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	797a      	ldrb	r2, [r7, #5]
 8002666:	2101      	movs	r1, #1
 8002668:	fa01 f202 	lsl.w	r2, r1, r2
 800266c:	43d2      	mvns	r2, r2
 800266e:	4611      	mov	r1, r2
 8002670:	4a83      	ldr	r2, [pc, #524]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002672:	400b      	ands	r3, r1
 8002674:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002676:	4b82      	ldr	r3, [pc, #520]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	793a      	ldrb	r2, [r7, #4]
 800267c:	2101      	movs	r1, #1
 800267e:	fa01 f202 	lsl.w	r2, r1, r2
 8002682:	4611      	mov	r1, r2
 8002684:	4a7e      	ldr	r2, [pc, #504]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002686:	430b      	orrs	r3, r1
 8002688:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 800268a:	4b7d      	ldr	r3, [pc, #500]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	7c3a      	ldrb	r2, [r7, #16]
 8002690:	2101      	movs	r1, #1
 8002692:	fa01 f202 	lsl.w	r2, r1, r2
 8002696:	4611      	mov	r1, r2
 8002698:	4a79      	ldr	r2, [pc, #484]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800269a:	430b      	orrs	r3, r1
 800269c:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 800269e:	4b78      	ldr	r3, [pc, #480]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	7d3a      	ldrb	r2, [r7, #20]
 80026a4:	2101      	movs	r1, #1
 80026a6:	fa01 f202 	lsl.w	r2, r1, r2
 80026aa:	43d2      	mvns	r2, r2
 80026ac:	4611      	mov	r1, r2
 80026ae:	4a74      	ldr	r2, [pc, #464]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026b0:	400b      	ands	r3, r1
 80026b2:	6053      	str	r3, [r2, #4]
     break;
 80026b4:	e116      	b.n	80028e4 <MGPIO_voidSetPCMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80026b6:	79bb      	ldrb	r3, [r7, #6]
 80026b8:	2b05      	cmp	r3, #5
 80026ba:	d12a      	bne.n	8002712 <MGPIO_voidSetPCMode_CRH+0x3e6>
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80026bc:	4b70      	ldr	r3, [pc, #448]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	797a      	ldrb	r2, [r7, #5]
 80026c2:	2101      	movs	r1, #1
 80026c4:	fa01 f202 	lsl.w	r2, r1, r2
 80026c8:	43d2      	mvns	r2, r2
 80026ca:	4611      	mov	r1, r2
 80026cc:	4a6c      	ldr	r2, [pc, #432]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026ce:	400b      	ands	r3, r1
 80026d0:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80026d2:	4b6b      	ldr	r3, [pc, #428]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	793a      	ldrb	r2, [r7, #4]
 80026d8:	2101      	movs	r1, #1
 80026da:	fa01 f202 	lsl.w	r2, r1, r2
 80026de:	4611      	mov	r1, r2
 80026e0:	4a67      	ldr	r2, [pc, #412]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026e2:	430b      	orrs	r3, r1
 80026e4:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 80026e6:	4b66      	ldr	r3, [pc, #408]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	7c3a      	ldrb	r2, [r7, #16]
 80026ec:	2101      	movs	r1, #1
 80026ee:	fa01 f202 	lsl.w	r2, r1, r2
 80026f2:	43d2      	mvns	r2, r2
 80026f4:	4611      	mov	r1, r2
 80026f6:	4a62      	ldr	r2, [pc, #392]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026f8:	400b      	ands	r3, r1
 80026fa:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80026fc:	4b60      	ldr	r3, [pc, #384]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	7d3a      	ldrb	r2, [r7, #20]
 8002702:	2101      	movs	r1, #1
 8002704:	fa01 f202 	lsl.w	r2, r1, r2
 8002708:	4611      	mov	r1, r2
 800270a:	4a5d      	ldr	r2, [pc, #372]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800270c:	430b      	orrs	r3, r1
 800270e:	6053      	str	r3, [r2, #4]
     break;
 8002710:	e0e8      	b.n	80028e4 <MGPIO_voidSetPCMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8002712:	79bb      	ldrb	r3, [r7, #6]
 8002714:	2b06      	cmp	r3, #6
 8002716:	f040 80e5 	bne.w	80028e4 <MGPIO_voidSetPCMode_CRH+0x5b8>
    	    		CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 800271a:	4b59      	ldr	r3, [pc, #356]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	797a      	ldrb	r2, [r7, #5]
 8002720:	2101      	movs	r1, #1
 8002722:	fa01 f202 	lsl.w	r2, r1, r2
 8002726:	43d2      	mvns	r2, r2
 8002728:	4611      	mov	r1, r2
 800272a:	4a55      	ldr	r2, [pc, #340]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800272c:	400b      	ands	r3, r1
 800272e:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002730:	4b53      	ldr	r3, [pc, #332]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	793a      	ldrb	r2, [r7, #4]
 8002736:	2101      	movs	r1, #1
 8002738:	fa01 f202 	lsl.w	r2, r1, r2
 800273c:	4611      	mov	r1, r2
 800273e:	4a50      	ldr	r2, [pc, #320]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002740:	430b      	orrs	r3, r1
 8002742:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002744:	4b4e      	ldr	r3, [pc, #312]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	7c3a      	ldrb	r2, [r7, #16]
 800274a:	2101      	movs	r1, #1
 800274c:	fa01 f202 	lsl.w	r2, r1, r2
 8002750:	4611      	mov	r1, r2
 8002752:	4a4b      	ldr	r2, [pc, #300]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002754:	430b      	orrs	r3, r1
 8002756:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002758:	4b49      	ldr	r3, [pc, #292]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	7d3a      	ldrb	r2, [r7, #20]
 800275e:	2101      	movs	r1, #1
 8002760:	fa01 f202 	lsl.w	r2, r1, r2
 8002764:	4611      	mov	r1, r2
 8002766:	4a46      	ldr	r2, [pc, #280]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002768:	430b      	orrs	r3, r1
 800276a:	6053      	str	r3, [r2, #4]
     break;
 800276c:	e0ba      	b.n	80028e4 <MGPIO_voidSetPCMode_CRH+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 800276e:	79bb      	ldrb	r3, [r7, #6]
 8002770:	2b03      	cmp	r3, #3
 8002772:	d12a      	bne.n	80027ca <MGPIO_voidSetPCMode_CRH+0x49e>
    	    	{
    		      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002774:	4b42      	ldr	r3, [pc, #264]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	797a      	ldrb	r2, [r7, #5]
 800277a:	2101      	movs	r1, #1
 800277c:	fa01 f202 	lsl.w	r2, r1, r2
 8002780:	4611      	mov	r1, r2
 8002782:	4a3f      	ldr	r2, [pc, #252]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002784:	430b      	orrs	r3, r1
 8002786:	6053      	str	r3, [r2, #4]
    		      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002788:	4b3d      	ldr	r3, [pc, #244]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	793a      	ldrb	r2, [r7, #4]
 800278e:	2101      	movs	r1, #1
 8002790:	fa01 f202 	lsl.w	r2, r1, r2
 8002794:	4611      	mov	r1, r2
 8002796:	4a3a      	ldr	r2, [pc, #232]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002798:	430b      	orrs	r3, r1
 800279a:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 800279c:	4b38      	ldr	r3, [pc, #224]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	7c3a      	ldrb	r2, [r7, #16]
 80027a2:	2101      	movs	r1, #1
 80027a4:	fa01 f202 	lsl.w	r2, r1, r2
 80027a8:	43d2      	mvns	r2, r2
 80027aa:	4611      	mov	r1, r2
 80027ac:	4a34      	ldr	r2, [pc, #208]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80027ae:	400b      	ands	r3, r1
 80027b0:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80027b2:	4b33      	ldr	r3, [pc, #204]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	7d3a      	ldrb	r2, [r7, #20]
 80027b8:	2101      	movs	r1, #1
 80027ba:	fa01 f202 	lsl.w	r2, r1, r2
 80027be:	43d2      	mvns	r2, r2
 80027c0:	4611      	mov	r1, r2
 80027c2:	4a2f      	ldr	r2, [pc, #188]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80027c4:	400b      	ands	r3, r1
 80027c6:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
    	    	}

     break;
 80027c8:	e08e      	b.n	80028e8 <MGPIO_voidSetPCMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 80027ca:	79bb      	ldrb	r3, [r7, #6]
 80027cc:	2b04      	cmp	r3, #4
 80027ce:	d129      	bne.n	8002824 <MGPIO_voidSetPCMode_CRH+0x4f8>
    	    		   SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80027d0:	4b2b      	ldr	r3, [pc, #172]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	797a      	ldrb	r2, [r7, #5]
 80027d6:	2101      	movs	r1, #1
 80027d8:	fa01 f202 	lsl.w	r2, r1, r2
 80027dc:	4611      	mov	r1, r2
 80027de:	4a28      	ldr	r2, [pc, #160]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80027e0:	430b      	orrs	r3, r1
 80027e2:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80027e4:	4b26      	ldr	r3, [pc, #152]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	793a      	ldrb	r2, [r7, #4]
 80027ea:	2101      	movs	r1, #1
 80027ec:	fa01 f202 	lsl.w	r2, r1, r2
 80027f0:	4611      	mov	r1, r2
 80027f2:	4a23      	ldr	r2, [pc, #140]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80027f4:	430b      	orrs	r3, r1
 80027f6:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 80027f8:	4b21      	ldr	r3, [pc, #132]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	7c3a      	ldrb	r2, [r7, #16]
 80027fe:	2101      	movs	r1, #1
 8002800:	fa01 f202 	lsl.w	r2, r1, r2
 8002804:	4611      	mov	r1, r2
 8002806:	4a1e      	ldr	r2, [pc, #120]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002808:	430b      	orrs	r3, r1
 800280a:	6053      	str	r3, [r2, #4]
    	    		   CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 800280c:	4b1c      	ldr	r3, [pc, #112]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	7d3a      	ldrb	r2, [r7, #20]
 8002812:	2101      	movs	r1, #1
 8002814:	fa01 f202 	lsl.w	r2, r1, r2
 8002818:	43d2      	mvns	r2, r2
 800281a:	4611      	mov	r1, r2
 800281c:	4a18      	ldr	r2, [pc, #96]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800281e:	400b      	ands	r3, r1
 8002820:	6053      	str	r3, [r2, #4]
     break;
 8002822:	e061      	b.n	80028e8 <MGPIO_voidSetPCMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8002824:	79bb      	ldrb	r3, [r7, #6]
 8002826:	2b05      	cmp	r3, #5
 8002828:	d12c      	bne.n	8002884 <MGPIO_voidSetPCMode_CRH+0x558>
    	    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 800282a:	4b15      	ldr	r3, [pc, #84]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	797a      	ldrb	r2, [r7, #5]
 8002830:	2101      	movs	r1, #1
 8002832:	fa01 f202 	lsl.w	r2, r1, r2
 8002836:	4611      	mov	r1, r2
 8002838:	4a11      	ldr	r2, [pc, #68]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800283a:	430b      	orrs	r3, r1
 800283c:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 800283e:	4b10      	ldr	r3, [pc, #64]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	793a      	ldrb	r2, [r7, #4]
 8002844:	2101      	movs	r1, #1
 8002846:	fa01 f202 	lsl.w	r2, r1, r2
 800284a:	4611      	mov	r1, r2
 800284c:	4a0c      	ldr	r2, [pc, #48]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800284e:	430b      	orrs	r3, r1
 8002850:	6053      	str	r3, [r2, #4]
    	    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002852:	4b0b      	ldr	r3, [pc, #44]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	7c3a      	ldrb	r2, [r7, #16]
 8002858:	2101      	movs	r1, #1
 800285a:	fa01 f202 	lsl.w	r2, r1, r2
 800285e:	43d2      	mvns	r2, r2
 8002860:	4611      	mov	r1, r2
 8002862:	4a07      	ldr	r2, [pc, #28]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002864:	400b      	ands	r3, r1
 8002866:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002868:	4b05      	ldr	r3, [pc, #20]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	7d3a      	ldrb	r2, [r7, #20]
 800286e:	2101      	movs	r1, #1
 8002870:	fa01 f202 	lsl.w	r2, r1, r2
 8002874:	4611      	mov	r1, r2
 8002876:	4a02      	ldr	r2, [pc, #8]	; (8002880 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002878:	430b      	orrs	r3, r1
 800287a:	6053      	str	r3, [r2, #4]
     break;
 800287c:	e034      	b.n	80028e8 <MGPIO_voidSetPCMode_CRH+0x5bc>
 800287e:	bf00      	nop
 8002880:	40011000 	.word	0x40011000
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8002884:	79bb      	ldrb	r3, [r7, #6]
 8002886:	2b06      	cmp	r3, #6
 8002888:	d12e      	bne.n	80028e8 <MGPIO_voidSetPCMode_CRH+0x5bc>
    	    		SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 800288a:	4b1a      	ldr	r3, [pc, #104]	; (80028f4 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	797a      	ldrb	r2, [r7, #5]
 8002890:	2101      	movs	r1, #1
 8002892:	fa01 f202 	lsl.w	r2, r1, r2
 8002896:	4611      	mov	r1, r2
 8002898:	4a16      	ldr	r2, [pc, #88]	; (80028f4 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 800289a:	430b      	orrs	r3, r1
 800289c:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 800289e:	4b15      	ldr	r3, [pc, #84]	; (80028f4 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	793a      	ldrb	r2, [r7, #4]
 80028a4:	2101      	movs	r1, #1
 80028a6:	fa01 f202 	lsl.w	r2, r1, r2
 80028aa:	4611      	mov	r1, r2
 80028ac:	4a11      	ldr	r2, [pc, #68]	; (80028f4 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 80028ae:	430b      	orrs	r3, r1
 80028b0:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 80028b2:	4b10      	ldr	r3, [pc, #64]	; (80028f4 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	7c3a      	ldrb	r2, [r7, #16]
 80028b8:	2101      	movs	r1, #1
 80028ba:	fa01 f202 	lsl.w	r2, r1, r2
 80028be:	4611      	mov	r1, r2
 80028c0:	4a0c      	ldr	r2, [pc, #48]	; (80028f4 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 80028c2:	430b      	orrs	r3, r1
 80028c4:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80028c6:	4b0b      	ldr	r3, [pc, #44]	; (80028f4 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	7d3a      	ldrb	r2, [r7, #20]
 80028cc:	2101      	movs	r1, #1
 80028ce:	fa01 f202 	lsl.w	r2, r1, r2
 80028d2:	4611      	mov	r1, r2
 80028d4:	4a07      	ldr	r2, [pc, #28]	; (80028f4 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 80028d6:	430b      	orrs	r3, r1
 80028d8:	6053      	str	r3, [r2, #4]
     break;
 80028da:	e005      	b.n	80028e8 <MGPIO_voidSetPCMode_CRH+0x5bc>
     break;
 80028dc:	bf00      	nop
 80028de:	e004      	b.n	80028ea <MGPIO_voidSetPCMode_CRH+0x5be>
    break;
 80028e0:	bf00      	nop
 80028e2:	e002      	b.n	80028ea <MGPIO_voidSetPCMode_CRH+0x5be>
     break;
 80028e4:	bf00      	nop
 80028e6:	e000      	b.n	80028ea <MGPIO_voidSetPCMode_CRH+0x5be>
     break;
 80028e8:	bf00      	nop
  }

}
 80028ea:	bf00      	nop
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bc90      	pop	{r4, r7}
 80028f2:	4770      	bx	lr
 80028f4:	40011000 	.word	0x40011000

080028f8 <MGPIO_voidSetPCpinDirection>:

static void MGPIO_voidSetPCpinDirection(PIN_T MGPIO_pinPINID,MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af02      	add	r7, sp, #8
 80028fe:	4603      	mov	r3, r0
 8002900:	71fb      	strb	r3, [r7, #7]
 8002902:	460b      	mov	r3, r1
 8002904:	71bb      	strb	r3, [r7, #6]
 8002906:	4613      	mov	r3, r2
 8002908:	717b      	strb	r3, [r7, #5]
  switch (MGPIO_pinPINID)
 800290a:	79fb      	ldrb	r3, [r7, #7]
 800290c:	2b0f      	cmp	r3, #15
 800290e:	f200 80d3 	bhi.w	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
 8002912:	a201      	add	r2, pc, #4	; (adr r2, 8002918 <MGPIO_voidSetPCpinDirection+0x20>)
 8002914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002918:	08002959 	.word	0x08002959
 800291c:	0800296f 	.word	0x0800296f
 8002920:	08002985 	.word	0x08002985
 8002924:	0800299b 	.word	0x0800299b
 8002928:	080029b1 	.word	0x080029b1
 800292c:	080029c7 	.word	0x080029c7
 8002930:	080029dd 	.word	0x080029dd
 8002934:	080029f3 	.word	0x080029f3
 8002938:	08002a09 	.word	0x08002a09
 800293c:	08002a1f 	.word	0x08002a1f
 8002940:	08002a35 	.word	0x08002a35
 8002944:	08002a4b 	.word	0x08002a4b
 8002948:	08002a61 	.word	0x08002a61
 800294c:	08002a77 	.word	0x08002a77
 8002950:	08002a8d 	.word	0x08002a8d
 8002954:	08002aa3 	.word	0x08002aa3
  {
    case PIN0 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE0_0_CRL,MODE0_1_CRL,CNF0_0_CRL,CNF0_1_CRL);
 8002958:	7979      	ldrb	r1, [r7, #5]
 800295a:	79b8      	ldrb	r0, [r7, #6]
 800295c:	2303      	movs	r3, #3
 800295e:	9301      	str	r3, [sp, #4]
 8002960:	2302      	movs	r3, #2
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	2301      	movs	r3, #1
 8002966:	2200      	movs	r2, #0
 8002968:	f7ff f9fa 	bl	8001d60 <MGPIO_voidSetPCMode_CRL>
          break;
 800296c:	e0a4      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN1 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE1_0_CRL,MODE1_1_CRL,CNF1_0_CRL,CNF1_1_CRL);
 800296e:	7979      	ldrb	r1, [r7, #5]
 8002970:	79b8      	ldrb	r0, [r7, #6]
 8002972:	2307      	movs	r3, #7
 8002974:	9301      	str	r3, [sp, #4]
 8002976:	2306      	movs	r3, #6
 8002978:	9300      	str	r3, [sp, #0]
 800297a:	2305      	movs	r3, #5
 800297c:	2204      	movs	r2, #4
 800297e:	f7ff f9ef 	bl	8001d60 <MGPIO_voidSetPCMode_CRL>
            break;
 8002982:	e099      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN2 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE2_0_CRL,MODE2_1_CRL,CNF2_0_CRL,CNF2_1_CRL);
 8002984:	7979      	ldrb	r1, [r7, #5]
 8002986:	79b8      	ldrb	r0, [r7, #6]
 8002988:	230b      	movs	r3, #11
 800298a:	9301      	str	r3, [sp, #4]
 800298c:	230a      	movs	r3, #10
 800298e:	9300      	str	r3, [sp, #0]
 8002990:	2309      	movs	r3, #9
 8002992:	2208      	movs	r2, #8
 8002994:	f7ff f9e4 	bl	8001d60 <MGPIO_voidSetPCMode_CRL>
            break;
 8002998:	e08e      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN3 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE3_0_CRL,MODE3_1_CRL,CNF3_0_CRL,CNF3_1_CRL);
 800299a:	7979      	ldrb	r1, [r7, #5]
 800299c:	79b8      	ldrb	r0, [r7, #6]
 800299e:	230f      	movs	r3, #15
 80029a0:	9301      	str	r3, [sp, #4]
 80029a2:	230e      	movs	r3, #14
 80029a4:	9300      	str	r3, [sp, #0]
 80029a6:	230d      	movs	r3, #13
 80029a8:	220c      	movs	r2, #12
 80029aa:	f7ff f9d9 	bl	8001d60 <MGPIO_voidSetPCMode_CRL>
            break;
 80029ae:	e083      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN4 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE4_0_CRL,MODE4_1_CRL,CNF4_0_CRL,CNF4_1_CRL);
 80029b0:	7979      	ldrb	r1, [r7, #5]
 80029b2:	79b8      	ldrb	r0, [r7, #6]
 80029b4:	2313      	movs	r3, #19
 80029b6:	9301      	str	r3, [sp, #4]
 80029b8:	2312      	movs	r3, #18
 80029ba:	9300      	str	r3, [sp, #0]
 80029bc:	2311      	movs	r3, #17
 80029be:	2210      	movs	r2, #16
 80029c0:	f7ff f9ce 	bl	8001d60 <MGPIO_voidSetPCMode_CRL>
          break;
 80029c4:	e078      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN5 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE5_0_CRL,MODE5_1_CRL,CNF5_0_CRL,CNF5_1_CRL);
 80029c6:	7979      	ldrb	r1, [r7, #5]
 80029c8:	79b8      	ldrb	r0, [r7, #6]
 80029ca:	2317      	movs	r3, #23
 80029cc:	9301      	str	r3, [sp, #4]
 80029ce:	2316      	movs	r3, #22
 80029d0:	9300      	str	r3, [sp, #0]
 80029d2:	2315      	movs	r3, #21
 80029d4:	2214      	movs	r2, #20
 80029d6:	f7ff f9c3 	bl	8001d60 <MGPIO_voidSetPCMode_CRL>
          break;
 80029da:	e06d      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN6 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE6_0_CRL,MODE6_1_CRL,CNF6_0_CRL,CNF6_1_CRL);
 80029dc:	7979      	ldrb	r1, [r7, #5]
 80029de:	79b8      	ldrb	r0, [r7, #6]
 80029e0:	231b      	movs	r3, #27
 80029e2:	9301      	str	r3, [sp, #4]
 80029e4:	231a      	movs	r3, #26
 80029e6:	9300      	str	r3, [sp, #0]
 80029e8:	2319      	movs	r3, #25
 80029ea:	2218      	movs	r2, #24
 80029ec:	f7ff f9b8 	bl	8001d60 <MGPIO_voidSetPCMode_CRL>
          break;
 80029f0:	e062      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN7 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE7_0_CRL,MODE7_1_CRL,CNF7_0_CRL,CNF7_1_CRL);
 80029f2:	7979      	ldrb	r1, [r7, #5]
 80029f4:	79b8      	ldrb	r0, [r7, #6]
 80029f6:	231f      	movs	r3, #31
 80029f8:	9301      	str	r3, [sp, #4]
 80029fa:	231e      	movs	r3, #30
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	231d      	movs	r3, #29
 8002a00:	221c      	movs	r2, #28
 8002a02:	f7ff f9ad 	bl	8001d60 <MGPIO_voidSetPCMode_CRL>
          break;
 8002a06:	e057      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN8 :
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE8_0_CRH,MODE8_1_CRH,CNF8_0_CRH,CNF8_1_CRH);
 8002a08:	7979      	ldrb	r1, [r7, #5]
 8002a0a:	79b8      	ldrb	r0, [r7, #6]
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	9301      	str	r3, [sp, #4]
 8002a10:	2302      	movs	r3, #2
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	2301      	movs	r3, #1
 8002a16:	2200      	movs	r2, #0
 8002a18:	f7ff fc88 	bl	800232c <MGPIO_voidSetPCMode_CRH>
          break;
 8002a1c:	e04c      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN9 :
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE9_0_CRH,MODE9_1_CRH,CNF9_0_CRH,CNF9_1_CRH);
 8002a1e:	7979      	ldrb	r1, [r7, #5]
 8002a20:	79b8      	ldrb	r0, [r7, #6]
 8002a22:	2307      	movs	r3, #7
 8002a24:	9301      	str	r3, [sp, #4]
 8002a26:	2306      	movs	r3, #6
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	2305      	movs	r3, #5
 8002a2c:	2204      	movs	r2, #4
 8002a2e:	f7ff fc7d 	bl	800232c <MGPIO_voidSetPCMode_CRH>
          break;
 8002a32:	e041      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN10:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE10_0_CRH,MODE10_1_CRH,CNF10_0_CRH,CNF10_1_CRH);
 8002a34:	7979      	ldrb	r1, [r7, #5]
 8002a36:	79b8      	ldrb	r0, [r7, #6]
 8002a38:	230b      	movs	r3, #11
 8002a3a:	9301      	str	r3, [sp, #4]
 8002a3c:	230a      	movs	r3, #10
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	2309      	movs	r3, #9
 8002a42:	2208      	movs	r2, #8
 8002a44:	f7ff fc72 	bl	800232c <MGPIO_voidSetPCMode_CRH>
            break;
 8002a48:	e036      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN11:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE11_0_CRH,MODE11_1_CRH,CNF11_0_CRH,CNF11_1_CRH);
 8002a4a:	7979      	ldrb	r1, [r7, #5]
 8002a4c:	79b8      	ldrb	r0, [r7, #6]
 8002a4e:	230f      	movs	r3, #15
 8002a50:	9301      	str	r3, [sp, #4]
 8002a52:	230e      	movs	r3, #14
 8002a54:	9300      	str	r3, [sp, #0]
 8002a56:	230d      	movs	r3, #13
 8002a58:	220c      	movs	r2, #12
 8002a5a:	f7ff fc67 	bl	800232c <MGPIO_voidSetPCMode_CRH>
          break;
 8002a5e:	e02b      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN12:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE12_0_CRH,MODE12_1_CRH,CNF12_0_CRH,CNF12_1_CRH);
 8002a60:	7979      	ldrb	r1, [r7, #5]
 8002a62:	79b8      	ldrb	r0, [r7, #6]
 8002a64:	2313      	movs	r3, #19
 8002a66:	9301      	str	r3, [sp, #4]
 8002a68:	2312      	movs	r3, #18
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	2311      	movs	r3, #17
 8002a6e:	2210      	movs	r2, #16
 8002a70:	f7ff fc5c 	bl	800232c <MGPIO_voidSetPCMode_CRH>
          break;
 8002a74:	e020      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN13:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE13_0_CRH,MODE13_1_CRH,CNF13_0_CRH,CNF13_1_CRH);
 8002a76:	7979      	ldrb	r1, [r7, #5]
 8002a78:	79b8      	ldrb	r0, [r7, #6]
 8002a7a:	2317      	movs	r3, #23
 8002a7c:	9301      	str	r3, [sp, #4]
 8002a7e:	2316      	movs	r3, #22
 8002a80:	9300      	str	r3, [sp, #0]
 8002a82:	2315      	movs	r3, #21
 8002a84:	2214      	movs	r2, #20
 8002a86:	f7ff fc51 	bl	800232c <MGPIO_voidSetPCMode_CRH>
          break;
 8002a8a:	e015      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN14:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE14_0_CRH,MODE14_1_CRH,CNF14_0_CRH,CNF14_1_CRH);
 8002a8c:	7979      	ldrb	r1, [r7, #5]
 8002a8e:	79b8      	ldrb	r0, [r7, #6]
 8002a90:	231b      	movs	r3, #27
 8002a92:	9301      	str	r3, [sp, #4]
 8002a94:	231a      	movs	r3, #26
 8002a96:	9300      	str	r3, [sp, #0]
 8002a98:	2319      	movs	r3, #25
 8002a9a:	2218      	movs	r2, #24
 8002a9c:	f7ff fc46 	bl	800232c <MGPIO_voidSetPCMode_CRH>
          break;
 8002aa0:	e00a      	b.n	8002ab8 <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN15:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE15_0_CRH,MODE15_1_CRH,CNF15_0_CRH,CNF15_1_CRH);
 8002aa2:	7979      	ldrb	r1, [r7, #5]
 8002aa4:	79b8      	ldrb	r0, [r7, #6]
 8002aa6:	231f      	movs	r3, #31
 8002aa8:	9301      	str	r3, [sp, #4]
 8002aaa:	231e      	movs	r3, #30
 8002aac:	9300      	str	r3, [sp, #0]
 8002aae:	231d      	movs	r3, #29
 8002ab0:	221c      	movs	r2, #28
 8002ab2:	f7ff fc3b 	bl	800232c <MGPIO_voidSetPCMode_CRH>
          break;
 8002ab6:	bf00      	nop

  }

}
 8002ab8:	bf00      	nop
 8002aba:	3708      	adds	r7, #8
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <MGPIO_voidSetPinDirection>:



///////////Port pin direction///////////////////////
void MGPIO_voidSetPinDirection(PORT_T MGPIO_portPORTID,PIN_T MGPIO_pinPINID,MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE)
{
 8002ac0:	b590      	push	{r4, r7, lr}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	4604      	mov	r4, r0
 8002ac8:	4608      	mov	r0, r1
 8002aca:	4611      	mov	r1, r2
 8002acc:	461a      	mov	r2, r3
 8002ace:	4623      	mov	r3, r4
 8002ad0:	71fb      	strb	r3, [r7, #7]
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	71bb      	strb	r3, [r7, #6]
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	717b      	strb	r3, [r7, #5]
 8002ada:	4613      	mov	r3, r2
 8002adc:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_portPORTID)
 8002ade:	79fb      	ldrb	r3, [r7, #7]
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d014      	beq.n	8002b0e <MGPIO_voidSetPinDirection+0x4e>
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	dc19      	bgt.n	8002b1c <MGPIO_voidSetPinDirection+0x5c>
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d002      	beq.n	8002af2 <MGPIO_voidSetPinDirection+0x32>
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d007      	beq.n	8002b00 <MGPIO_voidSetPinDirection+0x40>
    MGPIO_voidSetPCpinDirection(MGPIO_pinPINID,MGPIO_modeMODEID,MGPIO_stateSTATE);
     break;

  }

}
 8002af0:	e014      	b.n	8002b1c <MGPIO_voidSetPinDirection+0x5c>
    MGPIO_voidSetPApinDirection(MGPIO_pinPINID,MGPIO_modeMODEID,MGPIO_stateSTATE);
 8002af2:	793a      	ldrb	r2, [r7, #4]
 8002af4:	7979      	ldrb	r1, [r7, #5]
 8002af6:	79bb      	ldrb	r3, [r7, #6]
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7fe f99d 	bl	8000e38 <MGPIO_voidSetPApinDirection>
     break;
 8002afe:	e00d      	b.n	8002b1c <MGPIO_voidSetPinDirection+0x5c>
    MGPIO_voidSetPBpinDirection(MGPIO_pinPINID,MGPIO_modeMODEID,MGPIO_stateSTATE);
 8002b00:	793a      	ldrb	r2, [r7, #4]
 8002b02:	7979      	ldrb	r1, [r7, #5]
 8002b04:	79bb      	ldrb	r3, [r7, #6]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7ff f846 	bl	8001b98 <MGPIO_voidSetPBpinDirection>
     break;
 8002b0c:	e006      	b.n	8002b1c <MGPIO_voidSetPinDirection+0x5c>
    MGPIO_voidSetPCpinDirection(MGPIO_pinPINID,MGPIO_modeMODEID,MGPIO_stateSTATE);
 8002b0e:	793a      	ldrb	r2, [r7, #4]
 8002b10:	7979      	ldrb	r1, [r7, #5]
 8002b12:	79bb      	ldrb	r3, [r7, #6]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff feef 	bl	80028f8 <MGPIO_voidSetPCpinDirection>
     break;
 8002b1a:	bf00      	nop
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd90      	pop	{r4, r7, pc}

08002b24 <MGPIO_voidSetPinValue>:
  return LocaLresult;
}

////////////
void  MGPIO_voidSetPinValue(PORT_T MGPIO_portPORTID, PIN_T MGPIO_pinPINID,BIT_VALUE MGPIO_BitValue)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	71fb      	strb	r3, [r7, #7]
 8002b2e:	460b      	mov	r3, r1
 8002b30:	71bb      	strb	r3, [r7, #6]
 8002b32:	4613      	mov	r3, r2
 8002b34:	717b      	strb	r3, [r7, #5]
  switch (MGPIO_portPORTID)
 8002b36:	79fb      	ldrb	r3, [r7, #7]
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d040      	beq.n	8002bbe <MGPIO_voidSetPinValue+0x9a>
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	dc60      	bgt.n	8002c02 <MGPIO_voidSetPinValue+0xde>
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d002      	beq.n	8002b4a <MGPIO_voidSetPinValue+0x26>
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d01d      	beq.n	8002b84 <MGPIO_voidSetPinValue+0x60>

    break;
  }


}
 8002b48:	e05b      	b.n	8002c02 <MGPIO_voidSetPinValue+0xde>
    if (MGPIO_BitValue==MGPIO_HIGH)
 8002b4a:	797b      	ldrb	r3, [r7, #5]
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d10a      	bne.n	8002b66 <MGPIO_voidSetPinValue+0x42>
     SET_BIT(MGPIOA->MGPIOA_ODR,MGPIO_pinPINID);
 8002b50:	4b2e      	ldr	r3, [pc, #184]	; (8002c0c <MGPIO_voidSetPinValue+0xe8>)
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	79ba      	ldrb	r2, [r7, #6]
 8002b56:	2101      	movs	r1, #1
 8002b58:	fa01 f202 	lsl.w	r2, r1, r2
 8002b5c:	4611      	mov	r1, r2
 8002b5e:	4a2b      	ldr	r2, [pc, #172]	; (8002c0c <MGPIO_voidSetPinValue+0xe8>)
 8002b60:	430b      	orrs	r3, r1
 8002b62:	60d3      	str	r3, [r2, #12]
      break;
 8002b64:	e048      	b.n	8002bf8 <MGPIO_voidSetPinValue+0xd4>
    else if (MGPIO_BitValue==MGPIO_LOW)
 8002b66:	797b      	ldrb	r3, [r7, #5]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d145      	bne.n	8002bf8 <MGPIO_voidSetPinValue+0xd4>
      CLR_BIT(MGPIOA->MGPIOA_ODR,MGPIO_pinPINID);
 8002b6c:	4b27      	ldr	r3, [pc, #156]	; (8002c0c <MGPIO_voidSetPinValue+0xe8>)
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	79ba      	ldrb	r2, [r7, #6]
 8002b72:	2101      	movs	r1, #1
 8002b74:	fa01 f202 	lsl.w	r2, r1, r2
 8002b78:	43d2      	mvns	r2, r2
 8002b7a:	4611      	mov	r1, r2
 8002b7c:	4a23      	ldr	r2, [pc, #140]	; (8002c0c <MGPIO_voidSetPinValue+0xe8>)
 8002b7e:	400b      	ands	r3, r1
 8002b80:	60d3      	str	r3, [r2, #12]
      break;
 8002b82:	e039      	b.n	8002bf8 <MGPIO_voidSetPinValue+0xd4>
    if (MGPIO_BitValue==MGPIO_HIGH)
 8002b84:	797b      	ldrb	r3, [r7, #5]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d10a      	bne.n	8002ba0 <MGPIO_voidSetPinValue+0x7c>
     SET_BIT(MGPIOB->MGPIOB_ODR,MGPIO_pinPINID);
 8002b8a:	4b21      	ldr	r3, [pc, #132]	; (8002c10 <MGPIO_voidSetPinValue+0xec>)
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	79ba      	ldrb	r2, [r7, #6]
 8002b90:	2101      	movs	r1, #1
 8002b92:	fa01 f202 	lsl.w	r2, r1, r2
 8002b96:	4611      	mov	r1, r2
 8002b98:	4a1d      	ldr	r2, [pc, #116]	; (8002c10 <MGPIO_voidSetPinValue+0xec>)
 8002b9a:	430b      	orrs	r3, r1
 8002b9c:	60d3      	str	r3, [r2, #12]
    break;
 8002b9e:	e02d      	b.n	8002bfc <MGPIO_voidSetPinValue+0xd8>
    else if (MGPIO_BitValue==MGPIO_LOW)
 8002ba0:	797b      	ldrb	r3, [r7, #5]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d12a      	bne.n	8002bfc <MGPIO_voidSetPinValue+0xd8>
      CLR_BIT(MGPIOB->MGPIOB_ODR,MGPIO_pinPINID);
 8002ba6:	4b1a      	ldr	r3, [pc, #104]	; (8002c10 <MGPIO_voidSetPinValue+0xec>)
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	79ba      	ldrb	r2, [r7, #6]
 8002bac:	2101      	movs	r1, #1
 8002bae:	fa01 f202 	lsl.w	r2, r1, r2
 8002bb2:	43d2      	mvns	r2, r2
 8002bb4:	4611      	mov	r1, r2
 8002bb6:	4a16      	ldr	r2, [pc, #88]	; (8002c10 <MGPIO_voidSetPinValue+0xec>)
 8002bb8:	400b      	ands	r3, r1
 8002bba:	60d3      	str	r3, [r2, #12]
    break;
 8002bbc:	e01e      	b.n	8002bfc <MGPIO_voidSetPinValue+0xd8>
    if (MGPIO_BitValue==MGPIO_HIGH)
 8002bbe:	797b      	ldrb	r3, [r7, #5]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d10a      	bne.n	8002bda <MGPIO_voidSetPinValue+0xb6>
     SET_BIT(MGPIOC->MGPIOC_ODR,MGPIO_pinPINID);
 8002bc4:	4b13      	ldr	r3, [pc, #76]	; (8002c14 <MGPIO_voidSetPinValue+0xf0>)
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	79ba      	ldrb	r2, [r7, #6]
 8002bca:	2101      	movs	r1, #1
 8002bcc:	fa01 f202 	lsl.w	r2, r1, r2
 8002bd0:	4611      	mov	r1, r2
 8002bd2:	4a10      	ldr	r2, [pc, #64]	; (8002c14 <MGPIO_voidSetPinValue+0xf0>)
 8002bd4:	430b      	orrs	r3, r1
 8002bd6:	60d3      	str	r3, [r2, #12]
    break;
 8002bd8:	e012      	b.n	8002c00 <MGPIO_voidSetPinValue+0xdc>
    else if (MGPIO_BitValue==MGPIO_LOW)
 8002bda:	797b      	ldrb	r3, [r7, #5]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d10f      	bne.n	8002c00 <MGPIO_voidSetPinValue+0xdc>
      CLR_BIT(MGPIOC->MGPIOC_ODR,MGPIO_pinPINID);
 8002be0:	4b0c      	ldr	r3, [pc, #48]	; (8002c14 <MGPIO_voidSetPinValue+0xf0>)
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	79ba      	ldrb	r2, [r7, #6]
 8002be6:	2101      	movs	r1, #1
 8002be8:	fa01 f202 	lsl.w	r2, r1, r2
 8002bec:	43d2      	mvns	r2, r2
 8002bee:	4611      	mov	r1, r2
 8002bf0:	4a08      	ldr	r2, [pc, #32]	; (8002c14 <MGPIO_voidSetPinValue+0xf0>)
 8002bf2:	400b      	ands	r3, r1
 8002bf4:	60d3      	str	r3, [r2, #12]
    break;
 8002bf6:	e003      	b.n	8002c00 <MGPIO_voidSetPinValue+0xdc>
      break;
 8002bf8:	bf00      	nop
 8002bfa:	e002      	b.n	8002c02 <MGPIO_voidSetPinValue+0xde>
    break;
 8002bfc:	bf00      	nop
 8002bfe:	e000      	b.n	8002c02 <MGPIO_voidSetPinValue+0xde>
    break;
 8002c00:	bf00      	nop
}
 8002c02:	bf00      	nop
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bc80      	pop	{r7}
 8002c0a:	4770      	bx	lr
 8002c0c:	40010800 	.word	0x40010800
 8002c10:	40010c00 	.word	0x40010c00
 8002c14:	40011000 	.word	0x40011000

08002c18 <MRCC_voidInitSysClk>:
#include "MRCC_interface.h"
#include "MRCC_private.h"
#include "MRCC_config.h"

void MRCC_voidInitSysClk(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  #if PERIPHERAL_CLOCK_SOURCE==HSE
   SET_BIT(MRCC->CR,HSEON);
 8002c1c:	4b0a      	ldr	r3, [pc, #40]	; (8002c48 <MRCC_voidInitSysClk+0x30>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a09      	ldr	r2, [pc, #36]	; (8002c48 <MRCC_voidInitSysClk+0x30>)
 8002c22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c26:	6013      	str	r3, [r2, #0]
   SET_BIT(MRCC->CFGR,SW_0);
 8002c28:	4b07      	ldr	r3, [pc, #28]	; (8002c48 <MRCC_voidInitSysClk+0x30>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	4a06      	ldr	r2, [pc, #24]	; (8002c48 <MRCC_voidInitSysClk+0x30>)
 8002c2e:	f043 0301 	orr.w	r3, r3, #1
 8002c32:	6053      	str	r3, [r2, #4]
   CLR_BIT(MRCC->CFGR,SW_1);
 8002c34:	4b04      	ldr	r3, [pc, #16]	; (8002c48 <MRCC_voidInitSysClk+0x30>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	4a03      	ldr	r2, [pc, #12]	; (8002c48 <MRCC_voidInitSysClk+0x30>)
 8002c3a:	f023 0302 	bic.w	r3, r3, #2
 8002c3e:	6053      	str	r3, [r2, #4]

  #else
      #error ("you chosed wrong clock type")

  #endif
}
 8002c40:	bf00      	nop
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bc80      	pop	{r7}
 8002c46:	4770      	bx	lr
 8002c48:	40021000 	.word	0x40021000

08002c4c <MRCC_voidEnableAPB2Clk>:
void MRCC_voidEnableAHBClk (MRCC_AHBENR_BITS  PeriphID)
{
  SET_BIT(MRCC->AHBENR,PeriphID);
}
void MRCC_voidEnableAPB2Clk(MRCC_APB2ENR_BITS PeriphID)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	71fb      	strb	r3, [r7, #7]
  SET_BIT(MRCC->APB2ENR,PeriphID);
 8002c56:	4b07      	ldr	r3, [pc, #28]	; (8002c74 <MRCC_voidEnableAPB2Clk+0x28>)
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	79fa      	ldrb	r2, [r7, #7]
 8002c5c:	2101      	movs	r1, #1
 8002c5e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c62:	4611      	mov	r1, r2
 8002c64:	4a03      	ldr	r2, [pc, #12]	; (8002c74 <MRCC_voidEnableAPB2Clk+0x28>)
 8002c66:	430b      	orrs	r3, r1
 8002c68:	6193      	str	r3, [r2, #24]
}
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bc80      	pop	{r7}
 8002c72:	4770      	bx	lr
 8002c74:	40021000 	.word	0x40021000

08002c78 <MSPI_voidinit>:
#include "MSPI_config.h"

void (*MSPI_CallBack)(void);

void MSPI_voidinit(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  CLR_BIT(MSPI->MSPI_CR1,SPE);//disable SPI
 8002c7c:	4b37      	ldr	r3, [pc, #220]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a36      	ldr	r2, [pc, #216]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002c82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c86:	6013      	str	r3, [r2, #0]

  CLR_BIT(MSPI->MSPI_CR1,CPHA);//The second clock transition is(read) the first data capture edge
 8002c88:	4b34      	ldr	r3, [pc, #208]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a33      	ldr	r2, [pc, #204]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002c8e:	f023 0301 	bic.w	r3, r3, #1
 8002c92:	6013      	str	r3, [r2, #0]
  // this mean that write in first transition
  CLR_BIT(MSPI->MSPI_CR1,CPOL);//idle state is high for clock
 8002c94:	4b31      	ldr	r3, [pc, #196]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a30      	ldr	r2, [pc, #192]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002c9a:	f023 0302 	bic.w	r3, r3, #2
 8002c9e:	6013      	str	r3, [r2, #0]
  //high state-> falling edge(write)->Low state->Rising edge(read)

  #if Master_Slave==MASTER
  SET_BIT(MSPI->MSPI_CR1,MSTR);//select as master
 8002ca0:	4b2e      	ldr	r3, [pc, #184]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a2d      	ldr	r2, [pc, #180]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002ca6:	f043 0304 	orr.w	r3, r3, #4
 8002caa:	6013      	str	r3, [r2, #0]
  SET_BIT(MSPI->MSPI_CR2, SSOE ),
 8002cac:	4b2b      	ldr	r3, [pc, #172]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	4a2a      	ldr	r2, [pc, #168]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002cb2:	f043 0304 	orr.w	r3, r3, #4
 8002cb6:	6053      	str	r3, [r2, #4]
  #elif Master_Slave==SLAVE
  CLR_BIT(MSPI->MSPI_CR1,MSTR);//select as slave
  #endif

  //Baud rate control =FPCLK/4 -> 0b001
  SET_BIT(MSPI->MSPI_CR1,BR_0);
 8002cb8:	4b28      	ldr	r3, [pc, #160]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a27      	ldr	r2, [pc, #156]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002cbe:	f043 0308 	orr.w	r3, r3, #8
 8002cc2:	6013      	str	r3, [r2, #0]
  CLR_BIT(MSPI->MSPI_CR1,BR_1);
 8002cc4:	4b25      	ldr	r3, [pc, #148]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a24      	ldr	r2, [pc, #144]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002cca:	f023 0310 	bic.w	r3, r3, #16
 8002cce:	6013      	str	r3, [r2, #0]
  CLR_BIT(MSPI->MSPI_CR1,BR_2);
 8002cd0:	4b22      	ldr	r3, [pc, #136]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a21      	ldr	r2, [pc, #132]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002cd6:	f023 0320 	bic.w	r3, r3, #32
 8002cda:	6013      	str	r3, [r2, #0]

  CLR_BIT(MSPI->MSPI_CR1,LSB_FIRST);// send MSB firstly
 8002cdc:	4b1f      	ldr	r3, [pc, #124]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a1e      	ldr	r2, [pc, #120]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002ce2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ce6:	6013      	str	r3, [r2, #0]

  CLR_BIT(MSPI->MSPI_CR1,SSM);//disable SW slave management, so SSI bit neglected
 8002ce8:	4b1c      	ldr	r3, [pc, #112]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a1b      	ldr	r2, [pc, #108]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002cee:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002cf2:	6013      	str	r3, [r2, #0]

  #if CRC == CRC_Enable
  SET_BIT(MSPI->MSPI_CR1,CRC_EN);
  SET_BIT(MSPI->MSPI_CR1,CRC_NEXT);
  #elif CRC == CRC_Disable
  CLR_BIT(MSPI->MSPI_CR1,CRC_EN);
 8002cf4:	4b19      	ldr	r3, [pc, #100]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a18      	ldr	r2, [pc, #96]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002cfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002cfe:	6013      	str	r3, [r2, #0]
  #endif

  #if Direction==Full_Duplex
  CLR_BIT(MSPI->MSPI_CR1,BIDIMODE);
 8002d00:	4b16      	ldr	r3, [pc, #88]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a15      	ldr	r2, [pc, #84]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d06:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002d0a:	6013      	str	r3, [r2, #0]
  #endif

  #if Broadcasting==Broadcast_Enable
  SET_BIT(MSPI->MSPI_CR1,RX_ONLY);//connected with BIDIMODE and BIDIOE
  #elif Broadcasting==Broadcast_Disable
  CLR_BIT(MSPI->MSPI_CR1,RX_ONLY);
 8002d0c:	4b13      	ldr	r3, [pc, #76]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a12      	ldr	r2, [pc, #72]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d16:	6013      	str	r3, [r2, #0]
  #endif

  #if DataFrameFormat==_8bits_Frame
  CLR_BIT(MSPI->MSPI_CR1,DFF);
 8002d18:	4b10      	ldr	r3, [pc, #64]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a0f      	ldr	r2, [pc, #60]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d22:	6013      	str	r3, [r2, #0]
  #elif DataFrameFormat==_16bits_Frame
  SET_BIT(MSPI->MSPI_CR1,DFF);
  #endif
  ///interrupts
  SET_BIT(MSPI->MSPI_CR2,ERRIE);//enable interrupt for other errors
 8002d24:	4b0d      	ldr	r3, [pc, #52]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	4a0c      	ldr	r2, [pc, #48]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d2a:	f043 0320 	orr.w	r3, r3, #32
 8002d2e:	6053      	str	r3, [r2, #4]
  SET_BIT(MSPI->MSPI_CR2,RXNEIE);//enable interrupt for Receive buffer empty
 8002d30:	4b0a      	ldr	r3, [pc, #40]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	4a09      	ldr	r2, [pc, #36]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d3a:	6053      	str	r3, [r2, #4]
  SET_BIT(MSPI->MSPI_CR2,TXEIE);//enable interrupt for Transmit buffer empty
 8002d3c:	4b07      	ldr	r3, [pc, #28]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	4a06      	ldr	r2, [pc, #24]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d46:	6053      	str	r3, [r2, #4]

  SET_BIT(MSPI->MSPI_CR1,SPE);//enable SPI
 8002d48:	4b04      	ldr	r3, [pc, #16]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a03      	ldr	r2, [pc, #12]	; (8002d5c <MSPI_voidinit+0xe4>)
 8002d4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d52:	6013      	str	r3, [r2, #0]

}
 8002d54:	bf00      	nop
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bc80      	pop	{r7}
 8002d5a:	4770      	bx	lr
 8002d5c:	40013000 	.word	0x40013000

08002d60 <MSPI_voidSendCharSynch>:
void MSPI_voidSendCharSynch(u8 MSPI_u8DataTransmit)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	71fb      	strb	r3, [r7, #7]
  MSPI->MSPI_DR=(u8)MSPI_u8DataTransmit;
 8002d6a:	4a08      	ldr	r2, [pc, #32]	; (8002d8c <MSPI_voidSendCharSynch+0x2c>)
 8002d6c:	79fb      	ldrb	r3, [r7, #7]
 8002d6e:	60d3      	str	r3, [r2, #12]
  while(GET_BIT(MSPI->MSPI_SR,BSY)==1);
 8002d70:	bf00      	nop
 8002d72:	4b06      	ldr	r3, [pc, #24]	; (8002d8c <MSPI_voidSendCharSynch+0x2c>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	09db      	lsrs	r3, r3, #7
 8002d78:	f003 0301 	and.w	r3, r3, #1
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d0f8      	beq.n	8002d72 <MSPI_voidSendCharSynch+0x12>
  //Do not use the BSY flag to handle each data transmission or reception.
  // It is better to use the TXE and RXNE flags instead.
 // return (u8)MSPI->MSPI_DR;
}
 8002d80:	bf00      	nop
 8002d82:	bf00      	nop
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr
 8002d8c:	40013000 	.word	0x40013000

08002d90 <SPI1_IRQHandler>:
{
	MSPI_CallBack = ptr;
}

void SPI1_IRQHandler(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  	MSPI_CallBack();
 8002d94:	4b02      	ldr	r3, [pc, #8]	; (8002da0 <SPI1_IRQHandler+0x10>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4798      	blx	r3
}
 8002d9a:	bf00      	nop
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	2000001c 	.word	0x2000001c

08002da4 <MSTK_voidSystickInit>:

volatile u32 MultiSysTickFired; //A global software flag to indicate SysTickAlarm
// executed for Multi shot

void MSTK_voidSystickInit(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0

    CLR_BIT(MSTK->MSTK_CTRL,MSTK_ENABLE_BIT_CTRL); // Disable systick peripheral
 8002da8:	4b0d      	ldr	r3, [pc, #52]	; (8002de0 <MSTK_voidSystickInit+0x3c>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a0c      	ldr	r2, [pc, #48]	; (8002de0 <MSTK_voidSystickInit+0x3c>)
 8002dae:	f023 0301 	bic.w	r3, r3, #1
 8002db2:	6013      	str	r3, [r2, #0]
    CLR_BIT(MSTK->MSTK_CTRL,MSTK_TICKINT_BIT_CTRL); // Disable interrupt of systick
 8002db4:	4b0a      	ldr	r3, [pc, #40]	; (8002de0 <MSTK_voidSystickInit+0x3c>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a09      	ldr	r2, [pc, #36]	; (8002de0 <MSTK_voidSystickInit+0x3c>)
 8002dba:	f023 0302 	bic.w	r3, r3, #2
 8002dbe:	6013      	str	r3, [r2, #0]
    CLR_BIT(MSTK->MSTK_CTRL,MSTK_CLKSOURCE_BIT_CTRL); // set clock source AHB/8
 8002dc0:	4b07      	ldr	r3, [pc, #28]	; (8002de0 <MSTK_voidSystickInit+0x3c>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a06      	ldr	r2, [pc, #24]	; (8002de0 <MSTK_voidSystickInit+0x3c>)
 8002dc6:	f023 0304 	bic.w	r3, r3, #4
 8002dca:	6013      	str	r3, [r2, #0]

    MSTK->MSTK_LOAD=0;
 8002dcc:	4b04      	ldr	r3, [pc, #16]	; (8002de0 <MSTK_voidSystickInit+0x3c>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	605a      	str	r2, [r3, #4]
    MSTK->MSTK_VAL=0;
 8002dd2:	4b03      	ldr	r3, [pc, #12]	; (8002de0 <MSTK_voidSystickInit+0x3c>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	609a      	str	r2, [r3, #8]

}
 8002dd8:	bf00      	nop
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr
 8002de0:	e000e010 	.word	0xe000e010

08002de4 <MSTK_voidDelay>:

void MSTK_voidDelay(u32 MSTK_u32Ticks)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  CLR_BIT(MSTK->MSTK_CTRL,MSTK_ENABLE_BIT_CTRL); // Disable systick peripheral
 8002dec:	4b15      	ldr	r3, [pc, #84]	; (8002e44 <MSTK_voidDelay+0x60>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a14      	ldr	r2, [pc, #80]	; (8002e44 <MSTK_voidDelay+0x60>)
 8002df2:	f023 0301 	bic.w	r3, r3, #1
 8002df6:	6013      	str	r3, [r2, #0]
  CLR_BIT(MSTK->MSTK_CTRL,MSTK_TICKINT_BIT_CTRL); // Disable interrupt of systick
 8002df8:	4b12      	ldr	r3, [pc, #72]	; (8002e44 <MSTK_voidDelay+0x60>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a11      	ldr	r2, [pc, #68]	; (8002e44 <MSTK_voidDelay+0x60>)
 8002dfe:	f023 0302 	bic.w	r3, r3, #2
 8002e02:	6013      	str	r3, [r2, #0]
  //CLR_BIT(MSTK->MSTK_CTRL,MSTK_CLKSOURCE_BIT_CTRL); // set clock source AHB/8

  MSTK->MSTK_LOAD=MSTK_u32Ticks;
 8002e04:	4a0f      	ldr	r2, [pc, #60]	; (8002e44 <MSTK_voidDelay+0x60>)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6053      	str	r3, [r2, #4]
  MSTK->MSTK_VAL=0;
 8002e0a:	4b0e      	ldr	r3, [pc, #56]	; (8002e44 <MSTK_voidDelay+0x60>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	609a      	str	r2, [r3, #8]

  SET_BIT(MSTK->MSTK_CTRL,MSTK_ENABLE_BIT_CTRL); // Enable systick peripheral
 8002e10:	4b0c      	ldr	r3, [pc, #48]	; (8002e44 <MSTK_voidDelay+0x60>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a0b      	ldr	r2, [pc, #44]	; (8002e44 <MSTK_voidDelay+0x60>)
 8002e16:	f043 0301 	orr.w	r3, r3, #1
 8002e1a:	6013      	str	r3, [r2, #0]
  while (GET_BIT(MSTK->MSTK_CTRL,MSTK_COUNTFLAG_BIT_CTRL)==0);
 8002e1c:	bf00      	nop
 8002e1e:	4b09      	ldr	r3, [pc, #36]	; (8002e44 <MSTK_voidDelay+0x60>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	0c1b      	lsrs	r3, r3, #16
 8002e24:	f003 0301 	and.w	r3, r3, #1
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d0f8      	beq.n	8002e1e <MSTK_voidDelay+0x3a>
  CLR_BIT(MSTK->MSTK_CTRL,MSTK_ENABLE_BIT_CTRL); // Disable systick peripheral
 8002e2c:	4b05      	ldr	r3, [pc, #20]	; (8002e44 <MSTK_voidDelay+0x60>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a04      	ldr	r2, [pc, #16]	; (8002e44 <MSTK_voidDelay+0x60>)
 8002e32:	f023 0301 	bic.w	r3, r3, #1
 8002e36:	6013      	str	r3, [r2, #0]
}
 8002e38:	bf00      	nop
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bc80      	pop	{r7}
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	e000e010 	.word	0xe000e010

08002e48 <SysTick_Handler>:
	return Local_u32RemainTime;
}


void SysTick_Handler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  if (OneSysTickFired==0)
 8002e4c:	4b10      	ldr	r3, [pc, #64]	; (8002e90 <SysTick_Handler+0x48>)
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d111      	bne.n	8002e7a <SysTick_Handler+0x32>
  {
    CLR_BIT(MSTK->MSTK_CTRL,MSTK_ENABLE_BIT_CTRL); // Disable systick peripheral
 8002e56:	4b0f      	ldr	r3, [pc, #60]	; (8002e94 <SysTick_Handler+0x4c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a0e      	ldr	r2, [pc, #56]	; (8002e94 <SysTick_Handler+0x4c>)
 8002e5c:	f023 0301 	bic.w	r3, r3, #1
 8002e60:	6013      	str	r3, [r2, #0]
    CLR_BIT(MSTK->MSTK_CTRL,MSTK_TICKINT_BIT_CTRL); // Disable interrupt of systick
 8002e62:	4b0c      	ldr	r3, [pc, #48]	; (8002e94 <SysTick_Handler+0x4c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a0b      	ldr	r2, [pc, #44]	; (8002e94 <SysTick_Handler+0x4c>)
 8002e68:	f023 0302 	bic.w	r3, r3, #2
 8002e6c:	6013      	str	r3, [r2, #0]
    MSTK_CALLBACK();
 8002e6e:	4b0a      	ldr	r3, [pc, #40]	; (8002e98 <SysTick_Handler+0x50>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4798      	blx	r3
    OneSysTickFired=1;
 8002e74:	4b06      	ldr	r3, [pc, #24]	; (8002e90 <SysTick_Handler+0x48>)
 8002e76:	2201      	movs	r2, #1
 8002e78:	701a      	strb	r2, [r3, #0]
  }

    MSTK_CALLBACK();
 8002e7a:	4b07      	ldr	r3, [pc, #28]	; (8002e98 <SysTick_Handler+0x50>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4798      	blx	r3
    MultiSysTickFired++;
 8002e80:	4b06      	ldr	r3, [pc, #24]	; (8002e9c <SysTick_Handler+0x54>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	3301      	adds	r3, #1
 8002e86:	4a05      	ldr	r2, [pc, #20]	; (8002e9c <SysTick_Handler+0x54>)
 8002e88:	6013      	str	r3, [r2, #0]
    //Clear interrupt flag

}
 8002e8a:	bf00      	nop
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	20000024 	.word	0x20000024
 8002e94:	e000e010 	.word	0xe000e010
 8002e98:	20000020 	.word	0x20000020
 8002e9c:	20000028 	.word	0x20000028

08002ea0 <main>:

#include "HTFT_interface.h"
#include "Images.h"

int main(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
	MRCC_voidInitSysClk();
 8002ea4:	f7ff feb8 	bl	8002c18 <MRCC_voidInitSysClk>
	MRCC_voidEnableAPB2Clk(IOPAEN);
 8002ea8:	2002      	movs	r0, #2
 8002eaa:	f7ff fecf 	bl	8002c4c <MRCC_voidEnableAPB2Clk>
	MRCC_voidEnableAPB2Clk(SPI1EN);
 8002eae:	200c      	movs	r0, #12
 8002eb0:	f7ff fecc 	bl	8002c4c <MRCC_voidEnableAPB2Clk>


	MGPIO_voidSetPinDirection(PORTA, PIN5, OUTPUT_MAX_10_MHZ, AF_PUSH_PULL_OUTPUT);
 8002eb4:	2305      	movs	r3, #5
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	2105      	movs	r1, #5
 8002eba:	2000      	movs	r0, #0
 8002ebc:	f7ff fe00 	bl	8002ac0 <MGPIO_voidSetPinDirection>
	MGPIO_voidSetPinDirection(PORTA, PIN7, OUTPUT_MAX_10_MHZ, AF_PUSH_PULL_OUTPUT);
 8002ec0:	2305      	movs	r3, #5
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	2107      	movs	r1, #7
 8002ec6:	2000      	movs	r0, #0
 8002ec8:	f7ff fdfa 	bl	8002ac0 <MGPIO_voidSetPinDirection>

	MGPIO_voidSetPinDirection(PORTA, PIN1, OUTPUT_MAX_10_MHZ, GP_PUSH_PULL_OUTPUT);
 8002ecc:	2303      	movs	r3, #3
 8002ece:	2201      	movs	r2, #1
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	2000      	movs	r0, #0
 8002ed4:	f7ff fdf4 	bl	8002ac0 <MGPIO_voidSetPinDirection>
	MGPIO_voidSetPinDirection(PORTA, PIN2, OUTPUT_MAX_10_MHZ, GP_PUSH_PULL_OUTPUT);
 8002ed8:	2303      	movs	r3, #3
 8002eda:	2201      	movs	r2, #1
 8002edc:	2102      	movs	r1, #2
 8002ede:	2000      	movs	r0, #0
 8002ee0:	f7ff fdee 	bl	8002ac0 <MGPIO_voidSetPinDirection>




	MSTK_voidSystickInit();
 8002ee4:	f7ff ff5e 	bl	8002da4 <MSTK_voidSystickInit>
	MSPI_voidinit();
 8002ee8:	f7ff fec6 	bl	8002c78 <MSPI_voidinit>
	HTFT_voidInit();
 8002eec:	f7fd f964 	bl	80001b8 <HTFT_voidInit>
	HTFT_voidFillImage(image);
 8002ef0:	4801      	ldr	r0, [pc, #4]	; (8002ef8 <main+0x58>)
 8002ef2:	f7fd f991 	bl	8000218 <HTFT_voidFillImage>




	while(1)
 8002ef6:	e7fe      	b.n	8002ef6 <main+0x56>
 8002ef8:	08002fb0 	.word	0x08002fb0

08002efc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002efc:	480d      	ldr	r0, [pc, #52]	; (8002f34 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002efe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002f00:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f04:	480c      	ldr	r0, [pc, #48]	; (8002f38 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f06:	490d      	ldr	r1, [pc, #52]	; (8002f3c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f08:	4a0d      	ldr	r2, [pc, #52]	; (8002f40 <LoopForever+0xe>)
  movs r3, #0
 8002f0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f0c:	e002      	b.n	8002f14 <LoopCopyDataInit>

08002f0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f12:	3304      	adds	r3, #4

08002f14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f18:	d3f9      	bcc.n	8002f0e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f1a:	4a0a      	ldr	r2, [pc, #40]	; (8002f44 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f1c:	4c0a      	ldr	r4, [pc, #40]	; (8002f48 <LoopForever+0x16>)
  movs r3, #0
 8002f1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f20:	e001      	b.n	8002f26 <LoopFillZerobss>

08002f22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f24:	3204      	adds	r2, #4

08002f26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f28:	d3fb      	bcc.n	8002f22 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002f2a:	f000 f811 	bl	8002f50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f2e:	f7ff ffb7 	bl	8002ea0 <main>

08002f32 <LoopForever>:

LoopForever:
    b LoopForever
 8002f32:	e7fe      	b.n	8002f32 <LoopForever>
  ldr   r0, =_estack
 8002f34:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8002f38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f3c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8002f40:	0800cfb8 	.word	0x0800cfb8
  ldr r2, =_sbss
 8002f44:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8002f48:	2000002c 	.word	0x2000002c

08002f4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f4c:	e7fe      	b.n	8002f4c <ADC1_2_IRQHandler>
	...

08002f50 <__libc_init_array>:
 8002f50:	b570      	push	{r4, r5, r6, lr}
 8002f52:	2600      	movs	r6, #0
 8002f54:	4d0c      	ldr	r5, [pc, #48]	; (8002f88 <__libc_init_array+0x38>)
 8002f56:	4c0d      	ldr	r4, [pc, #52]	; (8002f8c <__libc_init_array+0x3c>)
 8002f58:	1b64      	subs	r4, r4, r5
 8002f5a:	10a4      	asrs	r4, r4, #2
 8002f5c:	42a6      	cmp	r6, r4
 8002f5e:	d109      	bne.n	8002f74 <__libc_init_array+0x24>
 8002f60:	f000 f81a 	bl	8002f98 <_init>
 8002f64:	2600      	movs	r6, #0
 8002f66:	4d0a      	ldr	r5, [pc, #40]	; (8002f90 <__libc_init_array+0x40>)
 8002f68:	4c0a      	ldr	r4, [pc, #40]	; (8002f94 <__libc_init_array+0x44>)
 8002f6a:	1b64      	subs	r4, r4, r5
 8002f6c:	10a4      	asrs	r4, r4, #2
 8002f6e:	42a6      	cmp	r6, r4
 8002f70:	d105      	bne.n	8002f7e <__libc_init_array+0x2e>
 8002f72:	bd70      	pop	{r4, r5, r6, pc}
 8002f74:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f78:	4798      	blx	r3
 8002f7a:	3601      	adds	r6, #1
 8002f7c:	e7ee      	b.n	8002f5c <__libc_init_array+0xc>
 8002f7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f82:	4798      	blx	r3
 8002f84:	3601      	adds	r6, #1
 8002f86:	e7f2      	b.n	8002f6e <__libc_init_array+0x1e>
 8002f88:	0800cfb0 	.word	0x0800cfb0
 8002f8c:	0800cfb0 	.word	0x0800cfb0
 8002f90:	0800cfb0 	.word	0x0800cfb0
 8002f94:	0800cfb4 	.word	0x0800cfb4

08002f98 <_init>:
 8002f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f9a:	bf00      	nop
 8002f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f9e:	bc08      	pop	{r3}
 8002fa0:	469e      	mov	lr, r3
 8002fa2:	4770      	bx	lr

08002fa4 <_fini>:
 8002fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fa6:	bf00      	nop
 8002fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002faa:	bc08      	pop	{r3}
 8002fac:	469e      	mov	lr, r3
 8002fae:	4770      	bx	lr
