{
  "creator": "Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3)",
  "modules": {
    "xor_gate": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/lexo/Desktop/practica-repos/Cello-v2-1-Core/library/verilogs/xor.v:4.1-18.10"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$abc$80$auto$blifparse.cc:396:parse_blif$81": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "Y": [ 5 ]
          }
        },
        "$abc$80$auto$blifparse.cc:396:parse_blif$82": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 6 ]
          }
        },
        "$abc$80$auto$blifparse.cc:396:parse_blif$83": {
          "hide_name": 1,
          "type": "$_NOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 7 ]
          }
        },
        "$abc$80$auto$blifparse.cc:396:parse_blif$84": {
          "hide_name": 1,
          "type": "$_NOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 6 ],
            "Y": [ 8 ]
          }
        },
        "$abc$80$auto$blifparse.cc:396:parse_blif$85": {
          "hide_name": 1,
          "type": "$_NOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 8 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "$abc$80$new_n4": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$abc$80$new_n5": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$abc$80$new_n6": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$80$new_n7": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/lexo/Desktop/practica-repos/Cello-v2-1-Core/library/verilogs/xor.v:11.10-11.11"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/lexo/Desktop/practica-repos/Cello-v2-1-Core/library/verilogs/xor.v:12.10-12.11"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/lexo/Desktop/practica-repos/Cello-v2-1-Core/library/verilogs/xor.v:14.11-14.14"
          }
        }
      }
    }
  }
}
