\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.1.1}{Multiplexer architecture}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Multiplexer with NAND gates}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{CMOS realization of multiplexers}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.4}{Types of Multiplexer}{chapter.1}% 5
\BOOKMARK [1][-]{section.1.5}{NAND with TAMTAMS}{chapter.1}% 6
\BOOKMARK [0][-]{chapter.2}{Power consumption}{}% 7
\BOOKMARK [1][-]{section.2.1}{Theoretical analysis}{chapter.2}% 8
\BOOKMARK [2][-]{subsection.2.1.1}{Models}{section.2.1}% 9
\BOOKMARK [1][-]{section.2.2}{Simulation results}{chapter.2}% 10
\BOOKMARK [1][-]{section.2.3}{Discussion}{chapter.2}% 11
\BOOKMARK [1][-]{section.2.4}{Matlab implementation}{chapter.2}% 12
\BOOKMARK [2][-]{subsection.2.4.1}{Main code}{section.2.4}% 13
\BOOKMARK [0][-]{chapter.3}{MUX time propagation delay }{}% 14
\BOOKMARK [1][-]{section.3.1}{Theoretical analysis}{chapter.3}% 15
\BOOKMARK [2][-]{subsection.3.1.1}{MUX time delay}{section.3.1}% 16
\BOOKMARK [1][-]{section.3.2}{Simulation results}{chapter.3}% 17
\BOOKMARK [2][-]{subsection.3.2.1}{Discussion}{section.3.2}% 18
\BOOKMARK [1][-]{section.3.3}{Matlab implementation}{chapter.3}% 19
\BOOKMARK [2][-]{subsection.3.3.1}{Main time delay}{section.3.3}% 20
\BOOKMARK [2][-]{subsection.3.3.2}{Mastar4 Vth Ioff Ig HP2010\(\)}{section.3.3}% 21
\BOOKMARK [2][-]{subsection.3.3.3}{Ion Master model HP 2010\(\)}{section.3.3}% 22
\BOOKMARK [0][-]{chapter.4}{Multiplexer area}{}% 23
\BOOKMARK [1][-]{section.4.1}{Theoretical analysis}{chapter.4}% 24
\BOOKMARK [1][-]{section.4.2}{Simulation results}{chapter.4}% 25
\BOOKMARK [1][-]{section.4.3}{Discussion}{chapter.4}% 26
\BOOKMARK [1][-]{section.4.4}{Matlab implementation}{chapter.4}% 27
\BOOKMARK [2][-]{subsection.4.4.1}{Main code}{section.4.4}% 28
