// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FuBusyTableRead_22(
  input  [2:0]  io_in_fuBusyTable,
  input  [34:0] io_in_fuTypeRegVec_0,
  input  [34:0] io_in_fuTypeRegVec_1,
  input  [34:0] io_in_fuTypeRegVec_2,
  input  [34:0] io_in_fuTypeRegVec_3,
  input  [34:0] io_in_fuTypeRegVec_4,
  input  [34:0] io_in_fuTypeRegVec_5,
  input  [34:0] io_in_fuTypeRegVec_6,
  input  [34:0] io_in_fuTypeRegVec_7,
  input  [34:0] io_in_fuTypeRegVec_8,
  input  [34:0] io_in_fuTypeRegVec_9,
  output [9:0]  io_out_fuBusyTableMask
);

  assign io_out_fuBusyTableMask =
    (io_in_fuBusyTable[0]
       ? {io_in_fuTypeRegVec_9[0] | io_in_fuTypeRegVec_9[29] | io_in_fuTypeRegVec_9[1]
            | io_in_fuTypeRegVec_9[28] | io_in_fuTypeRegVec_9[3],
          io_in_fuTypeRegVec_8[0] | io_in_fuTypeRegVec_8[29] | io_in_fuTypeRegVec_8[1]
            | io_in_fuTypeRegVec_8[28] | io_in_fuTypeRegVec_8[3],
          io_in_fuTypeRegVec_7[0] | io_in_fuTypeRegVec_7[29] | io_in_fuTypeRegVec_7[1]
            | io_in_fuTypeRegVec_7[28] | io_in_fuTypeRegVec_7[3],
          io_in_fuTypeRegVec_6[0] | io_in_fuTypeRegVec_6[29] | io_in_fuTypeRegVec_6[1]
            | io_in_fuTypeRegVec_6[28] | io_in_fuTypeRegVec_6[3],
          io_in_fuTypeRegVec_5[0] | io_in_fuTypeRegVec_5[29] | io_in_fuTypeRegVec_5[1]
            | io_in_fuTypeRegVec_5[28] | io_in_fuTypeRegVec_5[3],
          io_in_fuTypeRegVec_4[0] | io_in_fuTypeRegVec_4[29] | io_in_fuTypeRegVec_4[1]
            | io_in_fuTypeRegVec_4[28] | io_in_fuTypeRegVec_4[3],
          io_in_fuTypeRegVec_3[0] | io_in_fuTypeRegVec_3[29] | io_in_fuTypeRegVec_3[1]
            | io_in_fuTypeRegVec_3[28] | io_in_fuTypeRegVec_3[3],
          io_in_fuTypeRegVec_2[0] | io_in_fuTypeRegVec_2[29] | io_in_fuTypeRegVec_2[1]
            | io_in_fuTypeRegVec_2[28] | io_in_fuTypeRegVec_2[3],
          io_in_fuTypeRegVec_1[0] | io_in_fuTypeRegVec_1[29] | io_in_fuTypeRegVec_1[1]
            | io_in_fuTypeRegVec_1[28] | io_in_fuTypeRegVec_1[3],
          io_in_fuTypeRegVec_0[0] | io_in_fuTypeRegVec_0[29] | io_in_fuTypeRegVec_0[1]
            | io_in_fuTypeRegVec_0[28] | io_in_fuTypeRegVec_0[3]}
       : 10'h0)
    | (io_in_fuBusyTable[2]
         ? {io_in_fuTypeRegVec_9[2],
            io_in_fuTypeRegVec_8[2],
            io_in_fuTypeRegVec_7[2],
            io_in_fuTypeRegVec_6[2],
            io_in_fuTypeRegVec_5[2],
            io_in_fuTypeRegVec_4[2],
            io_in_fuTypeRegVec_3[2],
            io_in_fuTypeRegVec_2[2],
            io_in_fuTypeRegVec_1[2],
            io_in_fuTypeRegVec_0[2]}
         : 10'h0);
endmodule

