

================================================================
== Vitis HLS Report for 'ByteXor_112_1'
================================================================
* Date:           Wed Dec  7 16:29:53 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|   49|   49|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |       48|       48|         3|          -|          -|    16|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     59|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     48|    -|
|Register         |        -|    -|      25|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      25|    107|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln124_11_fu_96_p2   |         +|   0|  0|  13|           5|           5|
    |add_ln124_12_fu_106_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln124_fu_86_p2      |         +|   0|  0|  13|           5|           1|
    |icmp_ln123_fu_80_p2     |      icmp|   0|  0|  10|           5|           6|
    |xor_ln124_fu_121_p2     |       xor|   0|  0|   8|           8|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  59|          31|          28|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |  14|          3|    8|         24|
    |ap_NS_fsm   |  25|          5|    1|          5|
    |idx_fu_30   |   9|          2|    5|         10|
    +------------+----+-----------+-----+-----------+
    |Total       |  48|         10|   14|         39|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |a_addr_reg_152     |  8|   0|    8|          0|
    |ap_CS_fsm          |  4|   0|    4|          0|
    |idx_fu_30          |  5|   0|    5|          0|
    |xor_ln124_reg_157  |  8|   0|    8|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 25|   0|   25|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  ByteXor.112.1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  ByteXor.112.1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  ByteXor.112.1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  ByteXor.112.1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  ByteXor.112.1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  ByteXor.112.1|  return value|
|a_address0  |  out|    8|   ap_memory|              a|         array|
|a_ce0       |  out|    1|   ap_memory|              a|         array|
|a_we0       |  out|    1|   ap_memory|              a|         array|
|a_d0        |  out|    8|   ap_memory|              a|         array|
|a_q0        |   in|    8|   ap_memory|              a|         array|
|a_offset    |   in|    8|     ap_none|       a_offset|        scalar|
|b_address0  |  out|    5|   ap_memory|              b|         array|
|b_ce0       |  out|    1|   ap_memory|              b|         array|
|b_q0        |   in|    8|   ap_memory|              b|         array|
|b_offset    |   in|    5|     ap_none|       b_offset|        scalar|
+------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %b_offset"   --->   Operation 6 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %a_offset"   --->   Operation 7 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln123 = store i5 0, i5 %idx" [clefia.c:123]   --->   Operation 8 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body" [clefia.c:123]   --->   Operation 9 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%idx_load = load i5 %idx" [clefia.c:124]   --->   Operation 10 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%icmp_ln123 = icmp_eq  i5 %idx_load, i5 16" [clefia.c:123]   --->   Operation 12 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%add_ln124 = add i5 %idx_load, i5 1" [clefia.c:124]   --->   Operation 13 'add' 'add_ln124' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %while.body.split, void %while.end.loopexit" [clefia.c:123]   --->   Operation 14 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i5 %idx_load" [clefia.c:124]   --->   Operation 15 'zext' 'zext_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%add_ln124_11 = add i5 %idx_load, i5 %b_offset_read" [clefia.c:124]   --->   Operation 16 'add' 'add_ln124_11' <Predicate = (!icmp_ln123)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln124_14 = zext i5 %add_ln124_11" [clefia.c:124]   --->   Operation 17 'zext' 'zext_ln124_14' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln124_14" [clefia.c:124]   --->   Operation 18 'getelementptr' 'b_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.91ns)   --->   "%add_ln124_12 = add i8 %zext_ln124, i8 %a_offset_read" [clefia.c:124]   --->   Operation 19 'add' 'add_ln124_12' <Predicate = (!icmp_ln123)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln124_15 = zext i8 %add_ln124_12" [clefia.c:124]   --->   Operation 20 'zext' 'zext_ln124_15' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln124_15" [clefia.c:124]   --->   Operation 21 'getelementptr' 'a_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%a_load = load i8 %a_addr" [clefia.c:124]   --->   Operation 22 'load' 'a_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%b_load = load i5 %b_addr" [clefia.c:124]   --->   Operation 23 'load' 'b_load' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln123 = store i5 %add_ln124, i5 %idx" [clefia.c:123]   --->   Operation 24 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [clefia.c:126]   --->   Operation 25 'ret' 'ret_ln126' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%a_load = load i8 %a_addr" [clefia.c:124]   --->   Operation 26 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 27 [1/2] (2.32ns)   --->   "%b_load = load i5 %b_addr" [clefia.c:124]   --->   Operation 27 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 28 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %b_load, i8 %a_load" [clefia.c:124]   --->   Operation 28 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [clefia.c:124]   --->   Operation 29 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124, i8 %a_addr" [clefia.c:124]   --->   Operation 30 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body" [clefia.c:123]   --->   Operation 31 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca           ) [ 01111]
b_offset_read      (read             ) [ 00111]
a_offset_read      (read             ) [ 00111]
store_ln123        (store            ) [ 00000]
br_ln123           (br               ) [ 00000]
idx_load           (load             ) [ 00000]
empty              (speclooptripcount) [ 00000]
icmp_ln123         (icmp             ) [ 00111]
add_ln124          (add              ) [ 00000]
br_ln123           (br               ) [ 00000]
zext_ln124         (zext             ) [ 00000]
add_ln124_11       (add              ) [ 00000]
zext_ln124_14      (zext             ) [ 00000]
b_addr             (getelementptr    ) [ 00010]
add_ln124_12       (add              ) [ 00000]
zext_ln124_15      (zext             ) [ 00000]
a_addr             (getelementptr    ) [ 00011]
store_ln123        (store            ) [ 00000]
ret_ln126          (ret              ) [ 00000]
a_load             (load             ) [ 00000]
b_load             (load             ) [ 00000]
xor_ln124          (xor              ) [ 00001]
specloopname_ln124 (specloopname     ) [ 00000]
store_ln124        (store            ) [ 00000]
br_ln123           (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="idx_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="b_offset_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="5" slack="0"/>
<pin id="36" dir="0" index="1" bw="5" slack="0"/>
<pin id="37" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="a_offset_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="b_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="a_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="8" slack="0"/>
<pin id="57" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="1"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_load/2 store_ln124/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln123_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="idx_load_load_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="5" slack="1"/>
<pin id="79" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln123_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="add_ln124_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln124_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln124_11_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="1"/>
<pin id="99" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_11/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln124_14_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_14/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln124_12_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="1"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_12/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln124_15_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_15/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln123_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="5" slack="1"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="xor_ln124_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="idx_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="134" class="1005" name="b_offset_read_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="1"/>
<pin id="136" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_offset_read "/>
</bind>
</comp>

<comp id="139" class="1005" name="a_offset_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_offset_read "/>
</bind>
</comp>

<comp id="147" class="1005" name="b_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="1"/>
<pin id="149" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="152" class="1005" name="a_addr_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="1"/>
<pin id="154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="157" class="1005" name="xor_ln124_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="1"/>
<pin id="159" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="38"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="24" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="46" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="77" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="77" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="77" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="77" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="96" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="110"><net_src comp="92" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="106" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="120"><net_src comp="86" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="66" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="60" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="30" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="133"><net_src comp="127" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="137"><net_src comp="34" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="142"><net_src comp="40" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="150"><net_src comp="46" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="155"><net_src comp="53" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="160"><net_src comp="121" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="60" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {4 }
	Port: b | {}
 - Input state : 
	Port: ByteXor.112.1 : a | {2 3 }
	Port: ByteXor.112.1 : a_offset | {1 }
	Port: ByteXor.112.1 : b | {2 3 }
	Port: ByteXor.112.1 : b_offset | {1 }
  - Chain level:
	State 1
		store_ln123 : 1
	State 2
		icmp_ln123 : 1
		add_ln124 : 1
		br_ln123 : 2
		zext_ln124 : 1
		add_ln124_11 : 1
		zext_ln124_14 : 2
		b_addr : 3
		add_ln124_12 : 2
		zext_ln124_15 : 3
		a_addr : 4
		a_load : 5
		b_load : 4
		store_ln123 : 2
	State 3
		xor_ln124 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      add_ln124_fu_86     |    0    |    13   |
|    add   |    add_ln124_11_fu_96    |    0    |    13   |
|          |    add_ln124_12_fu_106   |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln123_fu_80     |    0    |    9    |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln124_fu_121     |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   | b_offset_read_read_fu_34 |    0    |    0    |
|          | a_offset_read_read_fu_40 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln124_fu_92     |    0    |    0    |
|   zext   |   zext_ln124_14_fu_101   |    0    |    0    |
|          |   zext_ln124_15_fu_111   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    58   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    a_addr_reg_152   |    8   |
|a_offset_read_reg_139|    8   |
|    b_addr_reg_147   |    5   |
|b_offset_read_reg_134|    5   |
|     idx_reg_127     |    5   |
|  xor_ln124_reg_157  |    8   |
+---------------------+--------+
|        Total        |   39   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_60 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_66 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   58   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   39   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   39   |   76   |
+-----------+--------+--------+--------+
