$date
	Sat Nov 18 16:53:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux4to1_tb $end
$var wire 1 ! y $end
$var reg 2 " s [1:0] $end
$var reg 4 # w [3:0] $end
$scope module uut $end
$var wire 2 $ s [1:0] $end
$var wire 4 % w [3:0] $end
$var reg 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
b101 %
b0 $
b101 #
b0 "
1!
$end
#20
b1 "
b1 $
b111 #
b111 %
#40
b10 "
b10 $
b1101 #
b1101 %
#60
0&
0!
b11 "
b11 $
b100 #
b100 %
#80
