# FPGA_SAP_CPU
 An 8 bit cpu that is as simple as possible written in VHDL for use with FPGA.
 
# Objectives
 1) Construct a ALU

# Tasks
## half adder
:: half adder ::
- [X] Design
- [ ] Test
- [ ] Debug

## full adder
:: full adder ::
- [ ] Design
- [ ] Test
- [ ] Debug

## 8-bit adder
:: 8-bit adder ::
- [ ] Design
- [ ] Test
- [ ] Debug

## incrementer
### :: 8-bit incrementer ::
- [ ] Design
- [ ] Test
- [ ] Debug
