{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605105126726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605105126735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 20:02:06 2020 " "Processing started: Wed Nov 11 20:02:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605105126735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105126735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ass5 -c ass5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ass5 -c ass5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105126735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605105127852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605105127853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/vhdl codes/ass52/ass52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/vhdl codes/ass52/ass52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ass52-controller_add_subtract_shift " "Found design unit 1: ass52-controller_add_subtract_shift" {  } { { "../ass52/ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605105141140 ""} { "Info" "ISGN_ENTITY_NAME" "1 ass52 " "Found entity 1: ass52" {  } { { "../ass52/ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605105141140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/vhdl codes/ass51/ass51.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/vhdl codes/ass51/ass51.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ass51-alu_with_shift " "Found design unit 1: ass51-alu_with_shift" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605105141149 ""} { "Info" "ISGN_ENTITY_NAME" "1 ass51 " "Found entity 1: ass51" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605105141149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ass5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ass5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ass5-booth " "Found design unit 1: ass5-booth" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605105141159 ""} { "Info" "ISGN_ENTITY_NAME" "1 ass5 " "Found entity 1: ass5" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605105141159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ass5 " "Elaborating entity \"ass5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605105141227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ass52 ass52:inst1 " "Elaborating entity \"ass52\" for hierarchy \"ass52:inst1\"" {  } { { "ass5.vhd" "inst1" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605105141278 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "toggle_location ass52.vhd(15) " "VHDL Process Statement warning at ass52.vhd(15): inferring latch(es) for signal or variable \"toggle_location\", which holds its previous value in one or more paths through the process" {  } { { "../ass52/ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605105141279 "|ass5|ass52:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_add ass52.vhd(15) " "VHDL Process Statement warning at ass52.vhd(15): inferring latch(es) for signal or variable \"sig_add\", which holds its previous value in one or more paths through the process" {  } { { "../ass52/ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605105141279 "|ass5|ass52:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_sub ass52.vhd(15) " "VHDL Process Statement warning at ass52.vhd(15): inferring latch(es) for signal or variable \"sig_sub\", which holds its previous value in one or more paths through the process" {  } { { "../ass52/ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605105141279 "|ass5|ass52:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_sub ass52.vhd(15) " "Inferred latch for \"sig_sub\" at ass52.vhd(15)" {  } { { "../ass52/ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141280 "|ass5|ass52:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_add ass52.vhd(15) " "Inferred latch for \"sig_add\" at ass52.vhd(15)" {  } { { "../ass52/ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141280 "|ass5|ass52:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toggle_location\[0\] ass52.vhd(15) " "Inferred latch for \"toggle_location\[0\]\" at ass52.vhd(15)" {  } { { "../ass52/ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141280 "|ass5|ass52:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toggle_location\[1\] ass52.vhd(15) " "Inferred latch for \"toggle_location\[1\]\" at ass52.vhd(15)" {  } { { "../ass52/ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141281 "|ass5|ass52:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toggle_location\[2\] ass52.vhd(15) " "Inferred latch for \"toggle_location\[2\]\" at ass52.vhd(15)" {  } { { "../ass52/ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141281 "|ass5|ass52:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toggle_location\[3\] ass52.vhd(15) " "Inferred latch for \"toggle_location\[3\]\" at ass52.vhd(15)" {  } { { "../ass52/ass52.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141281 "|ass5|ass52:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ass51 ass51:inst2 " "Elaborating entity \"ass51\" for hierarchy \"ass51:inst2\"" {  } { { "ass5.vhd" "inst2" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605105141316 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mpd2 ass51.vhd(14) " "VHDL Process Statement warning at ass51.vhd(14): inferring latch(es) for signal or variable \"mpd2\", which holds its previous value in one or more paths through the process" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605105141316 "|ass5|ass51:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_result ass51.vhd(14) " "VHDL Process Statement warning at ass51.vhd(14): inferring latch(es) for signal or variable \"next_result\", which holds its previous value in one or more paths through the process" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605105141316 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_result\[0\] ass51.vhd(14) " "Inferred latch for \"next_result\[0\]\" at ass51.vhd(14)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141316 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_result\[1\] ass51.vhd(14) " "Inferred latch for \"next_result\[1\]\" at ass51.vhd(14)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141316 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_result\[2\] ass51.vhd(14) " "Inferred latch for \"next_result\[2\]\" at ass51.vhd(14)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141316 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_result\[3\] ass51.vhd(14) " "Inferred latch for \"next_result\[3\]\" at ass51.vhd(14)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141316 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_result\[4\] ass51.vhd(14) " "Inferred latch for \"next_result\[4\]\" at ass51.vhd(14)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141316 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_result\[5\] ass51.vhd(14) " "Inferred latch for \"next_result\[5\]\" at ass51.vhd(14)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141316 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_result\[6\] ass51.vhd(14) " "Inferred latch for \"next_result\[6\]\" at ass51.vhd(14)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141316 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_result\[7\] ass51.vhd(14) " "Inferred latch for \"next_result\[7\]\" at ass51.vhd(14)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141316 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_result\[8\] ass51.vhd(14) " "Inferred latch for \"next_result\[8\]\" at ass51.vhd(14)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141334 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mpd2\[0\] ass51.vhd(19) " "Inferred latch for \"mpd2\[0\]\" at ass51.vhd(19)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141334 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mpd2\[1\] ass51.vhd(19) " "Inferred latch for \"mpd2\[1\]\" at ass51.vhd(19)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141334 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mpd2\[2\] ass51.vhd(19) " "Inferred latch for \"mpd2\[2\]\" at ass51.vhd(19)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141334 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mpd2\[3\] ass51.vhd(19) " "Inferred latch for \"mpd2\[3\]\" at ass51.vhd(19)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141334 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mpd2\[4\] ass51.vhd(19) " "Inferred latch for \"mpd2\[4\]\" at ass51.vhd(19)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141334 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mpd2\[5\] ass51.vhd(19) " "Inferred latch for \"mpd2\[5\]\" at ass51.vhd(19)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141334 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mpd2\[6\] ass51.vhd(19) " "Inferred latch for \"mpd2\[6\]\" at ass51.vhd(19)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141335 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mpd2\[7\] ass51.vhd(19) " "Inferred latch for \"mpd2\[7\]\" at ass51.vhd(19)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141335 "|ass5|ass51:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mpd2\[8\] ass51.vhd(19) " "Inferred latch for \"mpd2\[8\]\" at ass51.vhd(19)" {  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105141335 "|ass5|ass51:inst2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ass51:inst2\|mpd2\[0\] " "Latch ass51:inst2\|mpd2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[0\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[0\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605105142165 ""}  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605105142165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ass51:inst2\|mpd2\[1\] " "Latch ass51:inst2\|mpd2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[0\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[0\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605105142165 ""}  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605105142165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ass51:inst2\|mpd2\[2\] " "Latch ass51:inst2\|mpd2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[0\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[0\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605105142165 ""}  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605105142165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ass51:inst2\|mpd2\[3\] " "Latch ass51:inst2\|mpd2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[0\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[0\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605105142165 ""}  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605105142165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ass51:inst2\|mpd2\[4\] " "Latch ass51:inst2\|mpd2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[0\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[0\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605105142166 ""}  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605105142166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ass51:inst2\|mpd2\[5\] " "Latch ass51:inst2\|mpd2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[0\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[0\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605105142166 ""}  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605105142166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ass51:inst2\|mpd2\[6\] " "Latch ass51:inst2\|mpd2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[0\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[0\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605105142166 ""}  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605105142166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ass51:inst2\|mpd2\[7\] " "Latch ass51:inst2\|mpd2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[0\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[0\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605105142166 ""}  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605105142166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ass51:inst2\|mpd2\[8\] " "Latch ass51:inst2\|mpd2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA prev_toggle_location\[0\] " "Ports D and ENA on the latch are fed by the same signal prev_toggle_location\[0\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605105142166 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR prev_toggle_location\[3\] " "Ports ENA and CLR on the latch are fed by the same signal prev_toggle_location\[3\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605105142166 ""}  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605105142166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605105142551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605105143672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605105143672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605105143822 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605105143822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "168 " "Implemented 168 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605105143822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605105143822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605105143918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 20:02:23 2020 " "Processing ended: Wed Nov 11 20:02:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605105143918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605105143918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605105143918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605105143918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1605105145756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605105145765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 20:02:25 2020 " "Processing started: Wed Nov 11 20:02:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605105145765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1605105145765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ass5 -c ass5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ass5 -c ass5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1605105145765 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1605105146047 ""}
{ "Info" "0" "" "Project  = ass5" {  } {  } 0 0 "Project  = ass5" 0 0 "Fitter" 0 0 1605105146048 ""}
{ "Info" "0" "" "Revision = ass5" {  } {  } 0 0 "Revision = ass5" 0 0 "Fitter" 0 0 1605105146048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1605105146170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605105146171 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ass5 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ass5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605105146183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605105146281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605105146281 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605105146470 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605105146484 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605105147127 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605105147127 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605105147127 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1605105147127 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605105147130 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605105147130 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605105147130 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605105147130 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605105147130 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1605105147130 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605105147133 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "55 55 " "No exact pin location assignment(s) for 55 pins of 55 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1605105147584 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1605105147830 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ass5.sdc " "Synopsys Design Constraints File file not found: 'ass5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1605105147831 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1605105147832 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux0~1  from: datac  to: combout " "Cell: inst1\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux1~1  from: datac  to: combout " "Cell: inst1\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux2~3  from: datac  to: combout " "Cell: inst1\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[0\]~6  from: datac  to: combout " "Cell: inst1\|toggle_location\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[0\]~6  from: datad  to: combout " "Cell: inst1\|toggle_location\[0\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~10  from: datab  to: combout " "Cell: inst1\|toggle_location\[1\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~10  from: datac  to: combout " "Cell: inst1\|toggle_location\[1\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~10  from: datad  to: combout " "Cell: inst1\|toggle_location\[1\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~8  from: dataa  to: combout " "Cell: inst1\|toggle_location\[1\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~8  from: datab  to: combout " "Cell: inst1\|toggle_location\[1\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~8  from: datad  to: combout " "Cell: inst1\|toggle_location\[1\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~9  from: dataa  to: combout " "Cell: inst1\|toggle_location\[1\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~9  from: datab  to: combout " "Cell: inst1\|toggle_location\[1\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~9  from: datad  to: combout " "Cell: inst1\|toggle_location\[1\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~11  from: datab  to: combout " "Cell: inst1\|toggle_location\[2\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~11  from: datac  to: combout " "Cell: inst1\|toggle_location\[2\]~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~11  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: dataa  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: datab  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: datac  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~13  from: datac  to: combout " "Cell: inst1\|toggle_location\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~14  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~19  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~15  from: datac  to: combout " "Cell: inst1\|toggle_location\[3\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~15  from: datad  to: combout " "Cell: inst1\|toggle_location\[3\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~16  from: dataa  to: combout " "Cell: inst1\|toggle_location\[3\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~16  from: datab  to: combout " "Cell: inst1\|toggle_location\[3\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~16  from: datac  to: combout " "Cell: inst1\|toggle_location\[3\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~17  from: dataa  to: combout " "Cell: inst1\|toggle_location\[3\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~17  from: datab  to: combout " "Cell: inst1\|toggle_location\[3\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~18  from: datab  to: combout " "Cell: inst1\|toggle_location\[3\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~18  from: datac  to: combout " "Cell: inst1\|toggle_location\[3\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~20  from: dataa  to: combout " "Cell: inst1\|toggle_location\[3\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~20  from: datab  to: combout " "Cell: inst1\|toggle_location\[3\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~5  from: dataa  to: combout " "Cell: inst1\|toggle_location~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~5  from: datab  to: combout " "Cell: inst1\|toggle_location~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~5  from: datac  to: combout " "Cell: inst1\|toggle_location~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~7  from: datac  to: combout " "Cell: inst1\|toggle_location~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~7  from: datad  to: combout " "Cell: inst1\|toggle_location~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|mpd2\[8\]~23  from: datab  to: combout " "Cell: inst2\|mpd2\[8\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|mpd2\[8\]~23  from: datac  to: combout " "Cell: inst2\|mpd2\[8\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|mpd2\[8\]~23  from: datad  to: combout " "Cell: inst2\|mpd2\[8\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105147835 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1605105147835 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1605105147838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1605105147838 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1605105147839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605105147874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prev_toggle_location\[0\] " "Destination node prev_toggle_location\[0\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605105147874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prev_toggle_location\[1\] " "Destination node prev_toggle_location\[1\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605105147874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prev_toggle_location\[2\] " "Destination node prev_toggle_location\[2\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605105147874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prev_toggle_location\[3\] " "Destination node prev_toggle_location\[3\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605105147874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpr\[1\] " "Destination node mpr\[1\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605105147874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpr\[2\] " "Destination node mpr\[2\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605105147874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpr\[3\] " "Destination node mpr\[3\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605105147874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpr\[4\] " "Destination node mpr\[4\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605105147874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpr\[5\] " "Destination node mpr\[5\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605105147874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpr\[6\] " "Destination node mpr\[6\]" {  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605105147874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1605105147874 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605105147874 ""}  } { { "ass5.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass5/ass5.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605105147874 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ass51:inst2\|next_result\[8\]~0  " "Automatically promoted node ass51:inst2\|next_result\[8\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605105147876 ""}  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605105147876 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ass51:inst2\|mpd2\[7\]~1  " "Automatically promoted node ass51:inst2\|mpd2\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605105147876 ""}  } { { "../ass51/ass51.vhd" "" { Text "C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605105147876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605105148149 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605105148150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605105148150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605105148151 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605105148151 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1605105148152 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1605105148152 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605105148152 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605105148186 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1605105148187 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605105148187 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "54 unused 2.5V 17 37 0 " "Number of I/O pins in group: 54 (unused VREF, 2.5V VCCIO, 17 input, 37 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1605105148189 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1605105148189 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1605105148189 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605105148190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605105148190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605105148190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605105148190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605105148190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605105148190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605105148190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605105148190 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1605105148190 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1605105148190 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605105148242 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1605105148255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605105149472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605105149584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605105149617 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605105153977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605105153977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605105154281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X9_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X9_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/vhdl codes/ass5/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X9_Y10"} { { 12 { 0 ""} 0 0 10 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605105155869 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605105155869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605105158989 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605105158989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605105158994 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.85 " "Total time spent on timing analysis during the Fitter is 0.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605105159168 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605105159178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605105159424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605105159424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605105159680 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605105160140 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/vhdl codes/ass5/output_files/ass5.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/vhdl codes/ass5/output_files/ass5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605105160574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5649 " "Peak virtual memory: 5649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605105161174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 20:02:41 2020 " "Processing ended: Wed Nov 11 20:02:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605105161174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605105161174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605105161174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605105161174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1605105162719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605105162728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 20:02:42 2020 " "Processing started: Wed Nov 11 20:02:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605105162728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1605105162728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ass5 -c ass5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ass5 -c ass5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1605105162728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1605105163237 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1605105164126 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1605105164172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605105164569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 20:02:44 2020 " "Processing ended: Wed Nov 11 20:02:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605105164569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605105164569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605105164569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1605105164569 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1605105165279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1605105166389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605105166397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 20:02:45 2020 " "Processing started: Wed Nov 11 20:02:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605105166397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1605105166397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ass5 -c ass5 " "Command: quartus_sta ass5 -c ass5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1605105166397 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1605105166682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1605105167391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1605105167391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105167465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105167465 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1605105167704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ass5.sdc " "Synopsys Design Constraints File file not found: 'ass5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1605105167802 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105167803 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605105167804 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mpr\[0\] mpr\[0\] " "create_clock -period 1.000 -name mpr\[0\] mpr\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605105167804 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605105167804 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux0~1  from: datad  to: combout " "Cell: inst1\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux1~1  from: datad  to: combout " "Cell: inst1\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux2~3  from: datad  to: combout " "Cell: inst1\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[0\]~6  from: datab  to: combout " "Cell: inst1\|toggle_location\[0\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[0\]~6  from: datad  to: combout " "Cell: inst1\|toggle_location\[0\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~10  from: datab  to: combout " "Cell: inst1\|toggle_location\[1\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~10  from: datac  to: combout " "Cell: inst1\|toggle_location\[1\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~10  from: datad  to: combout " "Cell: inst1\|toggle_location\[1\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~8  from: dataa  to: combout " "Cell: inst1\|toggle_location\[1\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~8  from: datac  to: combout " "Cell: inst1\|toggle_location\[1\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~8  from: datad  to: combout " "Cell: inst1\|toggle_location\[1\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~9  from: datab  to: combout " "Cell: inst1\|toggle_location\[1\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~9  from: datac  to: combout " "Cell: inst1\|toggle_location\[1\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~9  from: datad  to: combout " "Cell: inst1\|toggle_location\[1\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~11  from: datab  to: combout " "Cell: inst1\|toggle_location\[2\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~11  from: datac  to: combout " "Cell: inst1\|toggle_location\[2\]~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~11  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: dataa  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: datab  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: datac  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~13  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~14  from: dataa  to: combout " "Cell: inst1\|toggle_location\[2\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~19  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~15  from: datac  to: combout " "Cell: inst1\|toggle_location\[3\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~15  from: datad  to: combout " "Cell: inst1\|toggle_location\[3\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~16  from: dataa  to: combout " "Cell: inst1\|toggle_location\[3\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~16  from: datac  to: combout " "Cell: inst1\|toggle_location\[3\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~16  from: datad  to: combout " "Cell: inst1\|toggle_location\[3\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~17  from: dataa  to: combout " "Cell: inst1\|toggle_location\[3\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~17  from: datab  to: combout " "Cell: inst1\|toggle_location\[3\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~18  from: datab  to: combout " "Cell: inst1\|toggle_location\[3\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~18  from: datad  to: combout " "Cell: inst1\|toggle_location\[3\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~20  from: dataa  to: combout " "Cell: inst1\|toggle_location\[3\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~20  from: datab  to: combout " "Cell: inst1\|toggle_location\[3\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~5  from: datab  to: combout " "Cell: inst1\|toggle_location~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~5  from: datac  to: combout " "Cell: inst1\|toggle_location~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~5  from: datad  to: combout " "Cell: inst1\|toggle_location~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~7  from: datac  to: combout " "Cell: inst1\|toggle_location~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~7  from: datad  to: combout " "Cell: inst1\|toggle_location~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|mpd2\[8\]~23  from: datab  to: combout " "Cell: inst2\|mpd2\[8\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|mpd2\[8\]~23  from: datac  to: combout " "Cell: inst2\|mpd2\[8\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|mpd2\[8\]~23  from: datad  to: combout " "Cell: inst2\|mpd2\[8\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105167806 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1605105167806 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1605105167808 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605105167809 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1605105167809 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1605105167828 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1605105167906 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605105167906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.229 " "Worst-case setup slack is -8.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.229            -126.959 mpr\[0\]  " "   -8.229            -126.959 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.743            -107.681 clk  " "   -5.743            -107.681 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105167921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.133 " "Worst-case hold slack is -0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -0.169 mpr\[0\]  " "   -0.133              -0.169 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk  " "    0.357               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105167933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.776 " "Worst-case recovery slack is -6.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.776              -6.776 mpr\[0\]  " "   -6.776              -6.776 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105167944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.436 " "Worst-case removal slack is 0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 mpr\[0\]  " "    0.436               0.000 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105167955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.000 clk  " "   -3.000             -35.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399            -126.862 mpr\[0\]  " "   -1.399            -126.862 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105167981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105167981 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605105168199 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1605105168225 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1605105168697 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux0~1  from: datad  to: combout " "Cell: inst1\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux1~1  from: datad  to: combout " "Cell: inst1\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux2~3  from: datad  to: combout " "Cell: inst1\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[0\]~6  from: datab  to: combout " "Cell: inst1\|toggle_location\[0\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[0\]~6  from: datad  to: combout " "Cell: inst1\|toggle_location\[0\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~10  from: datab  to: combout " "Cell: inst1\|toggle_location\[1\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~10  from: datac  to: combout " "Cell: inst1\|toggle_location\[1\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~10  from: datad  to: combout " "Cell: inst1\|toggle_location\[1\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~8  from: dataa  to: combout " "Cell: inst1\|toggle_location\[1\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~8  from: datac  to: combout " "Cell: inst1\|toggle_location\[1\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~8  from: datad  to: combout " "Cell: inst1\|toggle_location\[1\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~9  from: datab  to: combout " "Cell: inst1\|toggle_location\[1\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~9  from: datac  to: combout " "Cell: inst1\|toggle_location\[1\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~9  from: datad  to: combout " "Cell: inst1\|toggle_location\[1\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~11  from: datab  to: combout " "Cell: inst1\|toggle_location\[2\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~11  from: datac  to: combout " "Cell: inst1\|toggle_location\[2\]~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~11  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: dataa  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: datab  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: datac  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~13  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~14  from: dataa  to: combout " "Cell: inst1\|toggle_location\[2\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~19  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~15  from: datac  to: combout " "Cell: inst1\|toggle_location\[3\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~15  from: datad  to: combout " "Cell: inst1\|toggle_location\[3\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~16  from: dataa  to: combout " "Cell: inst1\|toggle_location\[3\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~16  from: datac  to: combout " "Cell: inst1\|toggle_location\[3\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~16  from: datad  to: combout " "Cell: inst1\|toggle_location\[3\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~17  from: dataa  to: combout " "Cell: inst1\|toggle_location\[3\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~17  from: datab  to: combout " "Cell: inst1\|toggle_location\[3\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~18  from: datab  to: combout " "Cell: inst1\|toggle_location\[3\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~18  from: datad  to: combout " "Cell: inst1\|toggle_location\[3\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~20  from: dataa  to: combout " "Cell: inst1\|toggle_location\[3\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~20  from: datab  to: combout " "Cell: inst1\|toggle_location\[3\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~5  from: datab  to: combout " "Cell: inst1\|toggle_location~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~5  from: datac  to: combout " "Cell: inst1\|toggle_location~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~5  from: datad  to: combout " "Cell: inst1\|toggle_location~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~7  from: datac  to: combout " "Cell: inst1\|toggle_location~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~7  from: datad  to: combout " "Cell: inst1\|toggle_location~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|mpd2\[8\]~23  from: datab  to: combout " "Cell: inst2\|mpd2\[8\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|mpd2\[8\]~23  from: datac  to: combout " "Cell: inst2\|mpd2\[8\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|mpd2\[8\]~23  from: datad  to: combout " "Cell: inst2\|mpd2\[8\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105168787 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1605105168787 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605105168789 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1605105168805 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605105168805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.253 " "Worst-case setup slack is -7.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.253            -114.174 mpr\[0\]  " "   -7.253            -114.174 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.077             -94.419 clk  " "   -5.077             -94.419 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105168856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.221 " "Worst-case hold slack is -0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221              -0.221 mpr\[0\]  " "   -0.221              -0.221 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105168871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.052 " "Worst-case recovery slack is -6.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.052              -6.052 mpr\[0\]  " "   -6.052              -6.052 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105168883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.314 " "Worst-case removal slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 mpr\[0\]  " "    0.314               0.000 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105168954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.000 clk  " "   -3.000             -35.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.157             -99.157 mpr\[0\]  " "   -1.157             -99.157 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105168965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105168965 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605105169268 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux0~1  from: datad  to: combout " "Cell: inst1\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux1~1  from: datad  to: combout " "Cell: inst1\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux2~3  from: datad  to: combout " "Cell: inst1\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[0\]~6  from: datab  to: combout " "Cell: inst1\|toggle_location\[0\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[0\]~6  from: datad  to: combout " "Cell: inst1\|toggle_location\[0\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~10  from: datab  to: combout " "Cell: inst1\|toggle_location\[1\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~10  from: datac  to: combout " "Cell: inst1\|toggle_location\[1\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~10  from: datad  to: combout " "Cell: inst1\|toggle_location\[1\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~8  from: dataa  to: combout " "Cell: inst1\|toggle_location\[1\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~8  from: datac  to: combout " "Cell: inst1\|toggle_location\[1\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~8  from: datad  to: combout " "Cell: inst1\|toggle_location\[1\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~9  from: datab  to: combout " "Cell: inst1\|toggle_location\[1\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~9  from: datac  to: combout " "Cell: inst1\|toggle_location\[1\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[1\]~9  from: datad  to: combout " "Cell: inst1\|toggle_location\[1\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~11  from: datab  to: combout " "Cell: inst1\|toggle_location\[2\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~11  from: datac  to: combout " "Cell: inst1\|toggle_location\[2\]~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~11  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: dataa  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: datab  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: datac  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~12  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~13  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~14  from: dataa  to: combout " "Cell: inst1\|toggle_location\[2\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[2\]~19  from: datad  to: combout " "Cell: inst1\|toggle_location\[2\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~15  from: datac  to: combout " "Cell: inst1\|toggle_location\[3\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~15  from: datad  to: combout " "Cell: inst1\|toggle_location\[3\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~16  from: dataa  to: combout " "Cell: inst1\|toggle_location\[3\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~16  from: datac  to: combout " "Cell: inst1\|toggle_location\[3\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~16  from: datad  to: combout " "Cell: inst1\|toggle_location\[3\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~17  from: dataa  to: combout " "Cell: inst1\|toggle_location\[3\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~17  from: datab  to: combout " "Cell: inst1\|toggle_location\[3\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~18  from: datab  to: combout " "Cell: inst1\|toggle_location\[3\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~18  from: datad  to: combout " "Cell: inst1\|toggle_location\[3\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~20  from: dataa  to: combout " "Cell: inst1\|toggle_location\[3\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location\[3\]~20  from: datab  to: combout " "Cell: inst1\|toggle_location\[3\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~5  from: datab  to: combout " "Cell: inst1\|toggle_location~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~5  from: datac  to: combout " "Cell: inst1\|toggle_location~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~5  from: datad  to: combout " "Cell: inst1\|toggle_location~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~7  from: datac  to: combout " "Cell: inst1\|toggle_location~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|toggle_location~7  from: datad  to: combout " "Cell: inst1\|toggle_location~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|mpd2\[8\]~23  from: datab  to: combout " "Cell: inst2\|mpd2\[8\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|mpd2\[8\]~23  from: datac  to: combout " "Cell: inst2\|mpd2\[8\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|mpd2\[8\]~23  from: datad  to: combout " "Cell: inst2\|mpd2\[8\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605105169363 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1605105169363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605105169365 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1605105169369 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605105169369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.452 " "Worst-case setup slack is -4.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.452             -68.500 mpr\[0\]  " "   -4.452             -68.500 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.827             -47.693 clk  " "   -2.827             -47.693 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105169395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.034 " "Worst-case hold slack is -0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -0.044 mpr\[0\]  " "   -0.034              -0.044 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105169410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.639 " "Worst-case recovery slack is -3.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.639              -3.639 mpr\[0\]  " "   -3.639              -3.639 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105169423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.324 " "Worst-case removal slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 mpr\[0\]  " "    0.324               0.000 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105169436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.479 clk  " "   -3.000             -36.479 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654             -30.911 mpr\[0\]  " "   -0.654             -30.911 mpr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605105169447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605105169447 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605105170410 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605105170411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605105170590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 20:02:50 2020 " "Processing ended: Wed Nov 11 20:02:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605105170590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605105170590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605105170590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1605105170590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1605105172055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605105172063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 20:02:51 2020 " "Processing started: Wed Nov 11 20:02:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605105172063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605105172063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ass5 -c ass5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ass5 -c ass5" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605105172063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1605105173241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ass5_6_1200mv_85c_slow.vho C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/ simulation " "Generated file ass5_6_1200mv_85c_slow.vho in folder \"C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605105173476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ass5_6_1200mv_0c_slow.vho C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/ simulation " "Generated file ass5_6_1200mv_0c_slow.vho in folder \"C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605105173578 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ass5_min_1200mv_0c_fast.vho C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/ simulation " "Generated file ass5_min_1200mv_0c_fast.vho in folder \"C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605105173641 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ass5.vho C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/ simulation " "Generated file ass5.vho in folder \"C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605105173720 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ass5_6_1200mv_85c_vhd_slow.sdo C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/ simulation " "Generated file ass5_6_1200mv_85c_vhd_slow.sdo in folder \"C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605105173819 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ass5_6_1200mv_0c_vhd_slow.sdo C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/ simulation " "Generated file ass5_6_1200mv_0c_vhd_slow.sdo in folder \"C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605105173895 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ass5_min_1200mv_0c_vhd_fast.sdo C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/ simulation " "Generated file ass5_min_1200mv_0c_vhd_fast.sdo in folder \"C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605105173968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ass5_vhd.sdo C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/ simulation " "Generated file ass5_vhd.sdo in folder \"C:/intelFPGA_lite/18.1/vhdl codes/ass5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605105174055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605105174252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 20:02:54 2020 " "Processing ended: Wed Nov 11 20:02:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605105174252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605105174252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605105174252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1605105174252 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1605105175019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605105201479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605105201487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 20:03:21 2020 " "Processing started: Wed Nov 11 20:03:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605105201487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1605105201487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ass5 -c ass5 --netlist_type=sgate " "Command: quartus_npp ass5 -c ass5 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1605105201487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1605105201830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605105201943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 20:03:21 2020 " "Processing ended: Wed Nov 11 20:03:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605105201943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605105201943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605105201943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1605105201943 ""}
