// Seed: 3298988896
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
  wire  id_6;
  assign module_1.id_7 = 0;
  supply1 id_7 = id_7;
  assign id_5[-1] = id_6;
  wire id_8;
  assign id_7 = id_8 == !id_3;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input wire id_3,
    input wor id_4,
    output supply1 id_5,
    input wor id_6,
    input tri1 id_7,
    output uwire id_8,
    input wire id_9,
    output wand id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
