# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/mac_send_flow_control.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/mac_control_frame_process.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/ip_header_checksum_check.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_send.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_process.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_generation.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_check.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/udp_send.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/udp_receive.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/MAC_Send.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/mac_cache.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/IP_send.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/arp_send.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/udp_layer.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/send_buffer.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/receive_buffer.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/mac_layer.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/ip_layer.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/arp_layer.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/udp_ip_protocol_stack.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sources_1/imports/UDP_IP/udp_transmit_test.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sim_1/imports/UDP_IP/test_top.v"
verilog xil_defaultlib  "../../../udp_ip.srcs/sim_1/imports/UDP_IP/sim_top.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
