

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3'
================================================================
* Date:           Thu May 29 09:35:02 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_300_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%eo = alloca i32 1" [../streamtools.h:299->../top.cpp:126]   --->   Operation 5 'alloca' 'eo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../streamtools.h:298->../top.cpp:126]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [../streamtools.h:300->../top.cpp:126]   --->   Operation 7 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter0, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %inter0_1, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%totalIters_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %totalIters" [../streamtools.h:259->../top.cpp:126]   --->   Operation 10 'read' 'totalIters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln300 = store i32 0, i32 %t" [../streamtools.h:300->../top.cpp:126]   --->   Operation 11 'store' 'store_ln300' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln298 = store i32 0, i32 %i" [../streamtools.h:298->../top.cpp:126]   --->   Operation 12 'store' 'store_ln298' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln299 = store i128 0, i128 %eo" [../streamtools.h:299->../top.cpp:126]   --->   Operation 13 'store' 'store_ln299' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body28.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%t_1 = load i32 %t" [../streamtools.h:300->../top.cpp:126]   --->   Operation 15 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%icmp_ln300 = icmp_eq  i32 %t_1, i32 %totalIters_read" [../streamtools.h:300->../top.cpp:126]   --->   Operation 16 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%t_2 = add i32 %t_1, i32 1" [../streamtools.h:300->../top.cpp:126]   --->   Operation 17 'add' 't_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %icmp_ln300, void %for.body28.split.i, void %StreamingDataWidthConverter_Batch<64u, 192u, 384u>.exit.exitStub" [../streamtools.h:300->../top.cpp:126]   --->   Operation 18 'br' 'br_ln300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [../streamtools.h:307->../top.cpp:126]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%i_1 = add i32 %i_load, i32 1" [../streamtools.h:307->../top.cpp:126]   --->   Operation 20 'add' 'i_1' <Predicate = (!icmp_ln300)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%icmp_ln309 = icmp_eq  i32 %i_1, i32 3" [../streamtools.h:309->../top.cpp:126]   --->   Operation 21 'icmp' 'icmp_ln309' <Predicate = (!icmp_ln300)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln309 = br i1 %icmp_ln309, void %for.body28.split.i.for.inc36.i_crit_edge, void %if.then34.i" [../streamtools.h:309->../top.cpp:126]   --->   Operation 22 'br' 'br_ln309' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln298 = store i32 %i_1, i32 %i" [../streamtools.h:298->../top.cpp:126]   --->   Operation 23 'store' 'store_ln298' <Predicate = (!icmp_ln300 & !icmp_ln309)> <Delay = 1.58>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln309 = br void %for.inc36.i" [../streamtools.h:309->../top.cpp:126]   --->   Operation 24 'br' 'br_ln309' <Predicate = (!icmp_ln300 & !icmp_ln309)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln298 = store i32 0, i32 %i" [../streamtools.h:298->../top.cpp:126]   --->   Operation 25 'store' 'store_ln298' <Predicate = (!icmp_ln300 & icmp_ln309)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln300 = store i32 %t_2, i32 %t" [../streamtools.h:300->../top.cpp:126]   --->   Operation 26 'store' 'store_ln300' <Predicate = (!icmp_ln300)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln300)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%eo_load_1 = load i128 %eo" [../streamtools.h:305->../top.cpp:126]   --->   Operation 27 'load' 'eo_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln301 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../streamtools.h:301->../top.cpp:126]   --->   Operation 28 'specpipeline' 'specpipeline_ln301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../streamtools.h:300->../top.cpp:126]   --->   Operation 29 'specloopname' 'specloopname_ln300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.63ns)   --->   "%ei = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %inter0" [../streamtools.h:303->../top.cpp:126]   --->   Operation 30 'read' 'ei' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%eo_1 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i64.i128, i64 %ei, i128 %eo_load_1" [../streamtools.h:305->../top.cpp:126]   --->   Operation 31 'bitconcatenate' 'eo_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "%write_ln311 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %inter0_1, i192 %eo_1" [../streamtools.h:311->../top.cpp:126]   --->   Operation 32 'write' 'write_ln311' <Predicate = (icmp_ln309)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln312 = br void %for.inc36.i" [../streamtools.h:312->../top.cpp:126]   --->   Operation 33 'br' 'br_ln312' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%eo_load = load i128 %eo" [../streamtools.h:300->../top.cpp:126]   --->   Operation 34 'load' 'eo_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %eo_load, i32 64, i32 127" [../streamtools.h:300->../top.cpp:126]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %ei, i64 %tmp_2" [../streamtools.h:300->../top.cpp:126]   --->   Operation 36 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln299 = store i128 %trunc_ln, i128 %eo" [../streamtools.h:299->../top.cpp:126]   --->   Operation 37 'store' 'store_ln299' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.body28.i" [../streamtools.h:300->../top.cpp:126]   --->   Operation 38 'br' 'br_ln300' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 32 bit ('t', ../streamtools.h:300->../top.cpp:126) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln300', ../streamtools.h:300->../top.cpp:126) of constant 0 on local variable 't', ../streamtools.h:300->../top.cpp:126 [10]  (1.588 ns)

 <State 2>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../top.cpp:126) on local variable 'i', ../streamtools.h:298->../top.cpp:126 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../top.cpp:126) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../top.cpp:126) [27]  (2.552 ns)
	'store' operation 0 bit ('store_ln298', ../streamtools.h:298->../top.cpp:126) of variable 'i', ../streamtools.h:307->../top.cpp:126 on local variable 'i', ../streamtools.h:298->../top.cpp:126 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 7.268ns
The critical path consists of the following:
	fifo read operation ('ei', ../streamtools.h:303->../top.cpp:126) on port 'inter0' (../streamtools.h:303->../top.cpp:126) [24]  (3.634 ns)
	fifo write operation ('write_ln311', ../streamtools.h:311->../top.cpp:126) on port 'inter0_1' (../streamtools.h:311->../top.cpp:126) [33]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
