;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	MOV -27, <-20
	DJN -1, @-20
	CMP 270, 0
	ADD 7, <-1
	SLT 300, 90
	DJN 210, 60
	MOV -1, <-30
	JMN 500, <-700
	SUB 0, 0
	CMP 27, -0
	ADD 3, @540
	CMP <0, @2
	ADD 210, 30
	ADD #270, <1
	SPL 0, <402
	SLT 127, 0
	SUB @-127, 100
	SLT 127, 0
	JMP 272, #200
	JMN 500, <-700
	SUB 0, 0
	SUB <121, 106
	SUB <121, 106
	SUB @121, <133
	SUB 5, <2
	SUB 5, <2
	SUB <121, 106
	SPL 0, <402
	DJN -1, @-20
	SUB 2, @540
	SLT 127, 0
	JMZ <130, 9
	ADD 272, 60
	CMP 27, -0
	MOV -1, <-30
	CMP 270, 0
	SPL 0, <402
	DJN -81, @-20
	SUB 107, <-1
	SUB @-127, 100
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-30
	CMP -207, <-120
	SUB -12, 0
	MOV -1, <-30
