// Seed: 2452164465
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3,
    input wor id_4,
    output supply1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input uwire id_9,
    id_11
);
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input supply1 id_2,
    output wire id_3,
    output supply1 id_4
);
  assign id_3 = -1;
  reg  id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  initial id_6 <= id_6;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
