
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/software/xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/mnt/software/xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'spouget' on host 'c01' (Linux_x86_64 version 5.15.0-125-generic) on Thu Dec 05 15:07:28 PST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/scratch/spouget/2mm_MEDIUM_eval2/src'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'vitis.tcl'
INFO: [HLS 200-1510] Running: source vitis.tcl
INFO: [HLS 200-1510] Running: open_project kernel_nlp 
INFO: [HLS 200-10] Creating and opening project '/scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp'.
INFO: [HLS 200-1510] Running: set_top kernel_nlp 
INFO: [HLS 200-1510] Running: add_files output.cpp -cflags  -O3 -D XILINX  
INFO: [HLS 200-10] Adding design file 'output.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 220MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.545ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_trmm 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 238.848 MB.
INFO: [HLS 200-10] Analyzing design file 'output.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (output.cpp:598:36)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (output.cpp:599:36)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:617:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:618:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:619:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:620:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:621:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:622:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (output.cpp:623:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:107:54)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:108:46)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:198:46)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:199:53)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (output.cpp:202:40)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file output.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5292] unused parameter 'fifo_B_from_off_chip_to_S1' (output.cpp:98:47)
WARNING: [HLS 207-5292] unused parameter 'fifo_A_from_off_chip_to_S1' (output.cpp:99:47)
WARNING: [HLS 207-5292] unused parameter 'fifo_C_from_off_chip_to_S3' (output.cpp:189:47)
WARNING: [HLS 207-5292] unused parameter 'tmp_2' (output.cpp:195:31)
WARNING: [HLS 207-5292] unused parameter 'alpha' (output.cpp:263:24)
WARNING: [HLS 207-5292] unused parameter 'beta' (output.cpp:263:37)
WARNING: [HLS 207-5292] unused parameter 'A' (output.cpp:263:49)
WARNING: [HLS 207-5292] unused parameter 'B' (output.cpp:263:67)
WARNING: [HLS 207-5292] unused parameter 'beta' (output.cpp:279:37)
WARNING: [HLS 207-5292] unused parameter 'alpha' (output.cpp:303:24)
WARNING: [HLS 207-5292] unused parameter 'C' (output.cpp:303:49)
WARNING: [HLS 207-5292] unused parameter 'tmp' (output.cpp:303:67)
WARNING: [HLS 207-5292] unused parameter 'alpha' (output.cpp:319:24)
WARNING: [HLS 207-5292] unused parameter 'beta' (output.cpp:319:37)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.8 seconds. CPU system time: 0.77 seconds. Elapsed time: 5.59 seconds; current allocated memory: 243.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 18,574 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 209,842 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73,955 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72,782 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69,434 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 544,982 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 114,599 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 114,649 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 118,305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 121,400 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 116,978 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 116,215 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 116,215 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 116,215 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 116,172 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 117,964 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/spouget/2mm_MEDIUM_eval2/src/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_327_2' is marked as complete unroll implied by the pipeline pragma (output.cpp:327:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_329_3' is marked as complete unroll implied by the pipeline pragma (output.cpp:329:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_331_4' is marked as complete unroll implied by the pipeline pragma (output.cpp:331:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_287_2' is marked as complete unroll implied by the pipeline pragma (output.cpp:287:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_289_3' is marked as complete unroll implied by the pipeline pragma (output.cpp:289:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_291_4' is marked as complete unroll implied by the pipeline pragma (output.cpp:291:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_327_2' (output.cpp:327:20) in function 'task3_intra' completely with a factor of 32 (output.cpp:320:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_329_3' (output.cpp:329:20) in function 'task3_intra' completely with a factor of 10 (output.cpp:320:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_4' (output.cpp:331:20) in function 'task3_intra' completely with a factor of 6 (output.cpp:320:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_308_1' (output.cpp:308:21) in function 'task2_intra' completely with a factor of 32 (output.cpp:304:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_310_2' (output.cpp:310:20) in function 'task2_intra' completely with a factor of 10 (output.cpp:304:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_287_2' (output.cpp:287:20) in function 'task1_intra' completely with a factor of 10 (output.cpp:280:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_289_3' (output.cpp:289:20) in function 'task1_intra' completely with a factor of 32 (output.cpp:280:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_291_4' (output.cpp:291:20) in function 'task1_intra' completely with a factor of 5 (output.cpp:280:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_1' (output.cpp:268:21) in function 'task0_intra' completely with a factor of 10 (output.cpp:264:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_270_2' (output.cpp:270:20) in function 'task0_intra' completely with a factor of 32 (output.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_B_FT0(float (*) [192], hls::stream<hls::vector<float, 16ul>, 0>&)' (output.cpp:344:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_A_FT0(float (*) [210], hls::stream<hls::vector<float, 16ul>, 0>&, int)' (output.cpp:371:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'write_tmp_FT0(float (*) [32], hls::stream<hls::vector<float, 16ul>, 0>&, int, int)' (output.cpp:532:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_C_FT1(float (*) [32], hls::stream<hls::vector<float, 16ul>, 0>&, int)' (output.cpp:417:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_D_FT1(float (*) [32], hls::stream<hls::vector<float, 16ul>, 0>&, int, int)' (output.cpp:448:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'read_tmp_FT1(float (*) [192], hls::stream<hls::vector<float, 16ul>, 0>&, int, int)' (output.cpp:479:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'write_D_FT1(float (*) [32], hls::stream<hls::vector<float, 16ul>, 0>&, int, int)' (output.cpp:563:0)
INFO: [HLS 214-248] Applying array_partition to 'tmp_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (output.cpp:118:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (output.cpp:122:8)
INFO: [HLS 214-248] Applying array_partition to 'A_0': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. (output.cpp:69:8)
INFO: [HLS 214-248] Applying array_partition to 'A_1': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. (output.cpp:73:8)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (output.cpp:77:8)
INFO: [HLS 214-248] Applying array_partition to 'D_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (output.cpp:213:8)
INFO: [HLS 214-248] Applying array_partition to 'D_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (output.cpp:217:8)
INFO: [HLS 214-248] Applying array_partition to 'D_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (output.cpp:221:8)
INFO: [HLS 214-248] Applying array_partition to 'C_0': Cyclic partitioning with factor 6 on dimension 1. Complete partitioning on dimension 2. (output.cpp:155:8)
INFO: [HLS 214-248] Applying array_partition to 'C_1': Cyclic partitioning with factor 6 on dimension 1. Complete partitioning on dimension 2. (output.cpp:159:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_0': Cyclic partitioning with factor 10 on dimension 1. Cyclic partitioning with factor 6 on dimension 2. (output.cpp:163:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_1': Cyclic partitioning with factor 10 on dimension 1. Cyclic partitioning with factor 6 on dimension 2. (output.cpp:166:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp_2': Cyclic partitioning with factor 10 on dimension 1. Cyclic partitioning with factor 6 on dimension 2. (output.cpp:169:8)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_tmp_from_task1_to_task3' with compact=bit mode in 512-bits (output.cpp:628:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_C_from_off_chip_to_S3' with compact=bit mode in 512-bits (output.cpp:630:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_B_from_off_chip_to_S1' with compact=bit mode in 512-bits (output.cpp:632:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_A_from_off_chip_to_S1' with compact=bit mode in 512-bits (output.cpp:634:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_D_from_off_chip_to_S2' with compact=bit mode in 512-bits (output.cpp:636:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_tmp_to_off_chip' with compact=bit mode in 512-bits (output.cpp:638:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_D_to_off_chip' with compact=bit mode in 512-bits (output.cpp:640:23)
INFO: [HLS 214-241] Aggregating maxi variable 'vtmp_for_task1' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vA_for_task1' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB_for_task1' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vD_for_task2' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vC_for_task3' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_488_3> at output.cpp:488:25 
INFO: [HLS 214-115] Multiple burst reads of length 2688 and bit width 512 in loop 'VITIS_LOOP_12_1'(output.cpp:12:19) has been inferred on bundle 'kernel_vC_for_task3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 2520 and bit width 512 in loop 'VITIS_LOOP_21_1'(output.cpp:21:19) has been inferred on bundle 'kernel_vB_for_task1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:21:19)
INFO: [HLS 214-115] Multiple burst reads of length 2520 and bit width 512 in loop 'VITIS_LOOP_30_1'(output.cpp:30:19) has been inferred on bundle 'kernel_vA_for_task1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:30:19)
INFO: [HLS 214-115] Multiple burst reads of length 2520 and bit width 512 in loop 'VITIS_LOOP_39_1'(output.cpp:39:19) has been inferred on bundle 'kernel_vD_for_task2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:39:19)
INFO: [HLS 214-115] Multiple burst writes of length 2160 and bit width 512 in loop 'VITIS_LOOP_48_1'(output.cpp:48:19) has been inferred on bundle 'kernel_vtmp_for_task1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:48:19)
INFO: [HLS 214-115] Multiple burst writes of length 2520 and bit width 512 in loop 'VITIS_LOOP_57_1'(output.cpp:57:19) has been inferred on bundle 'kernel_vD_for_task2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (output.cpp:57:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 33.9 seconds. CPU system time: 1.43 seconds. Elapsed time: 35.77 seconds; current allocated memory: 254.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.59 seconds; current allocated memory: 287.965 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 8.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.66 seconds; current allocated memory: 327.367 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_FT0_level1' (output.cpp:105:2), detected/extracted 6 process function(s): 
	 'entry_proc11'
	 'task0_intra'
	 'task1_intra'
	 'compute_FT0_level1_Block_entry14_proc'
	 'write_tmp_FT0.2'
	 'write_tmp_FT0.4'.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_FT1_level1' (output.cpp:198:49), detected/extracted 8 process function(s): 
	 'entry_proc'
	 'compute_FT1_level1_Block_entry4_proc'
	 'read_D_FT1'
	 'read_tmp_FT1'
	 'task2_intra'
	 'task3_intra'
	 'compute_FT1_level1_Block_entry49_proc'
	 'write_D_FT1.5'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_nlp' (output.cpp:594:1), detected/extracted 9 process function(s): 
	 'entry_proc12'
	 'load_vC_for_task3'
	 'load_vB_for_task1'
	 'load_vA_for_task1'
	 'load_vD_for_task2'
	 'FT0_level0'
	 'FT1_level0'
	 'store_vtmp_for_task1'
	 'store_vD_for_task2'.
INFO: [XFORM 203-11] Balancing expressions in function 'task3_intra' (output.cpp:325:33)...1920 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'task1_intra' (output.cpp:285:37)...1600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 54.86 seconds. CPU system time: 0.08 seconds. Elapsed time: 54.95 seconds; current allocated memory: 396.785 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_484_1'(output.cpp:484:21) and 'VITIS_LOOP_486_2'(output.cpp:486:23) in function 'read_tmp_FT1.1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_486_2'(output.cpp:486:23) and 'VITIS_LOOP_488_3'(output.cpp:488:25) in function 'read_tmp_FT1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_484_1'(output.cpp:484:21) and 'VITIS_LOOP_486_2'(output.cpp:486:23) in function 'read_tmp_FT1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_422_1'(output.cpp:422:21) and 'VITIS_LOOP_423_2'(output.cpp:423:23) in function 'read_C_FT1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_346_1'(output.cpp:346:20) and 'VITIS_LOOP_347_2'(output.cpp:347:23) in function 'read_B_FT0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_537_1' (output.cpp:537:21) in function 'write_tmp_FT0.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_537_1' (output.cpp:537:21) in function 'write_tmp_FT0.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_537_1' (output.cpp:537:21) in function 'write_tmp_FT0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_568_1' (output.cpp:568:21) in function 'write_D_FT1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_568_1' (output.cpp:568:21) in function 'write_D_FT1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_2' (output.cpp:486:23) in function 'read_tmp_FT1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_484_1' (output.cpp:484:21) in function 'read_tmp_FT1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_2' (output.cpp:486:23) in function 'read_tmp_FT1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_484_1' (output.cpp:484:21) in function 'read_tmp_FT1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_453_1' (output.cpp:453:21) in function 'read_D_FT1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_453_1' (output.cpp:453:21) in function 'read_D_FT1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_422_1' (output.cpp:422:21) in function 'read_C_FT1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_346_1' (output.cpp:346:20) in function 'read_B_FT0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_376_1' (output.cpp:376:21) in function 'read_A_FT0'.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process read_D_FT1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process read_tmp_FT1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process task3_intra has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 68.21 seconds. CPU system time: 0.36 seconds. Elapsed time: 68.57 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
WARNING: [SYN 201-103] Legalizing function name 'write_tmp_FT0.2_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2' to 'write_tmp_FT0_2_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_tmp_FT0.2' to 'write_tmp_FT0_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_tmp_FT0.4_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2' to 'write_tmp_FT0_4_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_tmp_FT0.4' to 'write_tmp_FT0_4'.
WARNING: [SYN 201-103] Legalizing function name 'read_D_FT1.3_Pipeline_VITIS_LOOP_453_1_VITIS_LOOP_454_2' to 'read_D_FT1_3_Pipeline_VITIS_LOOP_453_1_VITIS_LOOP_454_2'.
WARNING: [SYN 201-103] Legalizing function name 'read_D_FT1.3' to 'read_D_FT1_3'.
WARNING: [SYN 201-103] Legalizing function name 'read_tmp_FT1.1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3' to 'read_tmp_FT1_1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3'.
WARNING: [SYN 201-103] Legalizing function name 'read_tmp_FT1.1' to 'read_tmp_FT1_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_D_FT1.5_Pipeline_VITIS_LOOP_568_1_VITIS_LOOP_569_2' to 'write_D_FT1_5_Pipeline_VITIS_LOOP_568_1_VITIS_LOOP_569_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_D_FT1.5' to 'write_D_FT1_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.8 seconds. CPU system time: 0.14 seconds. Elapsed time: 10.95 seconds; current allocated memory: 1.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vC_for_task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vB_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vA_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.083 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vD_for_task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_B_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_346_1_VITIS_LOOP_347_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_346_1_VITIS_LOOP_347_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A_FT0_Pipeline_VITIS_LOOP_376_1_VITIS_LOOP_377_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_1_VITIS_LOOP_377_2'.
WARNING: [HLS 200-885] The II Violation in module 'read_A_FT0_Pipeline_VITIS_LOOP_376_1_VITIS_LOOP_377_2' (loop 'VITIS_LOOP_376_1_VITIS_LOOP_377_2'): Unable to schedule 'store' operation 0 bit ('A_8_3_addr_5_write_ln391', output.cpp:391) of variable 'bitcast_ln379_5', output.cpp:379 on array 'A_8_3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A_8_3'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'VITIS_LOOP_376_1_VITIS_LOOP_377_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.79 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_285_1'.
WARNING: [HLS 200-880] The II Violation in module 'task1_intra' (loop 'VITIS_LOOP_285_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add29_4472475_write_ln296', output.cpp:296) of variable 'add29_s', output.cpp:296 on local variable 'add29_4472475' and 'load' operation 32 bit ('add29_4472475_load', output.cpp:296) on local variable 'add29_4472475'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 30, loop 'VITIS_LOOP_285_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 19.7 seconds; current allocated memory: 1.183 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.55 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT0_level1_Block_entry14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_tmp_FT0_2_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_537_1_VITIS_LOOP_538_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_537_1_VITIS_LOOP_538_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_tmp_FT0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_tmp_FT0_4_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_537_1_VITIS_LOOP_538_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_537_1_VITIS_LOOP_538_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.210 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_tmp_FT0_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT0_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_tmp_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_537_1_VITIS_LOOP_538_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_537_1_VITIS_LOOP_538_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FT0_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FT0_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_C_FT1_Pipeline_VITIS_LOOP_422_1_VITIS_LOOP_423_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_422_1_VITIS_LOOP_423_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_422_1_VITIS_LOOP_423_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_C_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_D_FT1_3_Pipeline_VITIS_LOOP_453_1_VITIS_LOOP_454_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_453_1_VITIS_LOOP_454_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_453_1_VITIS_LOOP_454_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_D_FT1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_tmp_FT1_1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3'.
WARNING: [HLS 200-885] The II Violation in module 'read_tmp_FT1_1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3' (loop 'VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3'): Unable to schedule 'store' operation 0 bit ('tmp_8_4_addr_6_write_ln506', output.cpp:506) of variable 'bitcast_ln492_6', output.cpp:492 on array 'tmp_8_4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'tmp_8_4'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3'
WARNING: [HLS 200-871] Estimated clock period (3.615 ns) exceeds the target (target clock period: 4.545 ns, clock uncertainty: 1.227 ns, effective delay budget: 3.318 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'read_tmp_FT1_1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [70]  (0.387 ns)
	'load' operation 6 bit ('indvar_flatten_load', output.cpp:486) on local variable 'indvar_flatten' [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln486', output.cpp:486) [87]  (0.706 ns)
	'or' operation 1 bit ('or_ln484', output.cpp:484) [92]  (0.122 ns)
	'select' operation 6 bit ('select_ln486', output.cpp:486) [95]  (0.293 ns)
	'add' operation 8 bit ('add_ln491', output.cpp:491) [100]  (0.705 ns)
	'urem' operation 3 bit ('urem_ln492', output.cpp:492) [165]  (1.402 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_tmp_FT1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT1_level1_Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_D_FT1_Pipeline_VITIS_LOOP_453_1_VITIS_LOOP_454_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_453_1_VITIS_LOOP_454_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_453_1_VITIS_LOOP_454_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_D_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_tmp_FT1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3'.
WARNING: [HLS 200-885] The II Violation in module 'read_tmp_FT1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3' (loop 'VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3'): Unable to schedule 'store' operation 0 bit ('tmp_0_8_4_addr_6_write_ln506', output.cpp:506->output.cpp:199) of variable 'bitcast_ln492_6', output.cpp:492->output.cpp:199 on array 'tmp_0_8_4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'tmp_0_8_4'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 14, loop 'VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3'
WARNING: [HLS 200-871] Estimated clock period (3.615 ns) exceeds the target (target clock period: 4.545 ns, clock uncertainty: 1.227 ns, effective delay budget: 3.318 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'read_tmp_FT1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [75]  (0.387 ns)
	'load' operation 6 bit ('indvar_flatten_load', output.cpp:486->output.cpp:199) on local variable 'indvar_flatten' [80]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln486', output.cpp:486->output.cpp:199) [92]  (0.706 ns)
	'or' operation 1 bit ('or_ln484', output.cpp:484->output.cpp:199) [97]  (0.122 ns)
	'select' operation 6 bit ('select_ln486', output.cpp:486->output.cpp:199) [100]  (0.293 ns)
	'add' operation 8 bit ('add_ln491', output.cpp:491->output.cpp:199) [115]  (0.705 ns)
	'urem' operation 3 bit ('urem_ln492', output.cpp:492->output.cpp:199) [182]  (1.402 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.317 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_tmp_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.317 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task2_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.317 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3_intra_Pipeline_VITIS_LOOP_325_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_1'.
WARNING: [HLS 200-880] The II Violation in module 'task3_intra_Pipeline_VITIS_LOOP_325_1' (loop 'VITIS_LOOP_325_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add28_512711274_write_ln336', output.cpp:336) of variable 'add28_s', output.cpp:336 on local variable 'add28_512711274' and 'load' operation 32 bit ('add28_512711274_load', output.cpp:336) on local variable 'add28_512711274'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 30, loop 'VITIS_LOOP_325_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 21.67 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.27 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT1_level1_Block_entry49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_D_FT1_5_Pipeline_VITIS_LOOP_568_1_VITIS_LOOP_569_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_568_1_VITIS_LOOP_569_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_568_1_VITIS_LOOP_569_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.415 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_D_FT1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.419 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_FT1_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_D_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_568_1_VITIS_LOOP_569_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_568_1_VITIS_LOOP_569_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FT1_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.22 seconds; current allocated memory: 1.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.16 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FT1_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_vtmp_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_vD_for_task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'VITIS_LOOP_57_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_FT1_level0_U0 (from entry_proc12_U0 to FT1_level0_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_store_vtmp_for_task1_U0 (from entry_proc12_U0 to store_vtmp_for_task1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_store_vD_for_task2_U0 (from load_vD_for_task2_U0 to store_vD_for_task2_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.489 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vC_for_task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vC_for_task3' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vC_for_task3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vB_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vB_for_task1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vB_for_task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vA_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vA_for_task1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vA_for_task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_vD_for_task2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_vD_for_task2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_vD_for_task2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_vD_for_task2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_vD_for_task2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_vD_for_task2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_vD_for_task2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_vD_for_task2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_vD_for_task2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_vD_for_task2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_vD_for_task2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1/m_axi_kernel_vD_for_task2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vD_for_task2_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vD_for_task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vD_for_task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_B_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_B_FT0' pipeline 'VITIS_LOOP_346_1_VITIS_LOOP_347_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_B_FT0' is 6401 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_B_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A_FT0_Pipeline_VITIS_LOOP_376_1_VITIS_LOOP_377_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_A_FT0_Pipeline_VITIS_LOOP_376_1_VITIS_LOOP_377_2' pipeline 'VITIS_LOOP_376_1_VITIS_LOOP_377_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A_FT0_Pipeline_VITIS_LOOP_376_1_VITIS_LOOP_377_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'entry_proc11' is 21123 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1_intra' pipeline 'VITIS_LOOP_285_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_285_1' in module 'task1_intra', because the estimated Stream Port Number is 48, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1553.html
INFO: [RTGEN 206-104] Estimated max fanout for 'task1_intra' is 102441 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 107 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 427 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 550 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1_intra'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.12 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.32 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT0_level1_Block_entry14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT0_level1_Block_entry14_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.37 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.7 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_tmp_FT0_2_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_tmp_FT0_2_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2' pipeline 'VITIS_LOOP_537_1_VITIS_LOOP_538_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_537_1_VITIS_LOOP_538_2' in module 'write_tmp_FT0_2_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2', because the estimated Stream Port Number is 56, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1553.html
INFO: [RTGEN 206-104] Estimated max fanout for 'write_tmp_FT0_2_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2' is 5632 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_tmp_FT0_2_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_tmp_FT0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'write_tmp_FT0_2' is 10561 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_tmp_FT0_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_tmp_FT0_4_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_tmp_FT0_4_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2' pipeline 'VITIS_LOOP_537_1_VITIS_LOOP_538_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_537_1_VITIS_LOOP_538_2' in module 'write_tmp_FT0_4_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2', because the estimated Stream Port Number is 56, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1553.html
INFO: [RTGEN 206-104] Estimated max fanout for 'write_tmp_FT0_4_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2' is 5632 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_tmp_FT0_4_Pipeline_VITIS_LOOP_537_1_VITIS_LOOP_538_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_tmp_FT0_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'write_tmp_FT0_4' is 10561 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_tmp_FT0_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT0_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process task1_intra is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT0_level1'.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_0_val3_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_0_val3_c12_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_1_val5_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_1_val5_c13_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_2_val7_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_2_val7_c14_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_3_val9_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_3_val9_c15_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_4_val11_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_4_val11_c16_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_5_val13_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_5_val13_c17_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_6_val15_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_6_val15_c18_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_7_val17_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_7_val17_c19_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_8_val19_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_8_val19_c20_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_9_val21_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_9_val21_c21_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_10_val23_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_10_val23_c22_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_11_val25_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_11_val25_c23_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_12_val27_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_12_val27_c24_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_13_val29_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_13_val29_c25_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_14_val31_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_14_val31_c26_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_15_val33_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_15_val33_c27_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_16_val35_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_16_val35_c28_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_17_val37_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_17_val37_c29_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_18_val39_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_18_val39_c30_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_19_val41_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_19_val41_c31_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_20_val43_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_20_val43_c32_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_21_val45_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_21_val45_c33_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_22_val47_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_22_val47_c34_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_23_val49_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_23_val49_c35_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_24_val51_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_24_val51_c36_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_25_val53_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_25_val53_c37_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_26_val55_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_26_val55_c38_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_27_val57_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_27_val57_c39_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_28_val59_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_28_val59_c40_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_29_val61_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_29_val61_c41_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_30_val63_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_30_val63_c42_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_31_val65_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_0_31_val65_c43_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_0_val67_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_0_val67_c44_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_1_val69_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_1_val69_c45_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_2_val71_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_2_val71_c46_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_3_val73_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_3_val73_c47_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_4_val75_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_4_val75_c48_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_5_val77_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_5_val77_c49_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_6_val79_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_6_val79_c50_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_7_val81_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_7_val81_c51_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_8_val83_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_8_val83_c52_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_9_val85_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_9_val85_c53_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_10_val87_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_10_val87_c54_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_11_val89_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_11_val89_c55_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_12_val91_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_12_val91_c56_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_13_val93_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_13_val93_c57_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_14_val95_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_14_val95_c58_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_15_val97_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_15_val97_c59_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_16_val99_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_16_val99_c60_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_17_val101_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_17_val101_c61_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_18_val103_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_18_val103_c62_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_19_val105_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_19_val105_c63_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_20_val107_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_20_val107_c64_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_21_val109_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_21_val109_c65_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_22_val111_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_22_val111_c66_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_23_val113_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_23_val113_c67_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_24_val115_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_24_val115_c68_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_25_val117_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_25_val117_c69_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_26_val119_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_26_val119_c70_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_27_val121_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_27_val121_c71_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_28_val123_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_28_val123_c72_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_29_val125_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_29_val125_c73_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_30_val127_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_30_val127_c74_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_31_val129_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_1_31_val129_c75_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_0_val131_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_0_val131_c76_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_1_val133_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_1_val133_c77_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_2_val135_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_2_val135_c78_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_3_val137_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_3_val137_c79_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_4_val139_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_4_val139_c80_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_5_val141_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_5_val141_c81_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_6_val143_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_6_val143_c82_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_7_val145_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_7_val145_c83_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_8_val147_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_8_val147_c84_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_9_val149_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_9_val149_c85_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_10_val151_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_10_val151_c86_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_11_val153_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_11_val153_c87_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_12_val155_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_12_val155_c88_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_13_val157_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_13_val157_c89_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_14_val159_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_14_val159_c90_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_15_val161_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_15_val161_c91_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_16_val163_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_16_val163_c92_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_17_val165_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_17_val165_c93_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_18_val167_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_18_val167_c94_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_19_val169_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_19_val169_c95_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_20_val171_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_20_val171_c96_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_21_val173_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_21_val173_c97_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_22_val175_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_22_val175_c98_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_23_val177_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_23_val177_c99_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_24_val179_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_24_val179_c100_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_25_val181_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_25_val181_c101_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_26_val183_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_26_val183_c102_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_27_val185_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_27_val185_c103_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_28_val187_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_28_val187_c104_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_29_val189_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_29_val189_c105_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_30_val191_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_30_val191_c106_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_31_val193_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_2_31_val193_c107_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_0_val195_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_0_val195_c108_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_1_val197_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_1_val197_c109_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_2_val199_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_2_val199_c110_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_3_val201_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_3_val201_c111_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_4_val203_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_4_val203_c112_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_5_val205_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_5_val205_c113_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_6_val207_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_6_val207_c114_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_7_val209_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_7_val209_c115_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_8_val211_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_8_val211_c116_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_9_val213_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_9_val213_c117_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_10_val215_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_10_val215_c118_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_11_val217_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_11_val217_c119_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_12_val219_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_12_val219_c120_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_13_val221_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_13_val221_c121_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_14_val223_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_14_val223_c122_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_15_val225_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_15_val225_c123_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_16_val227_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_16_val227_c124_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_17_val229_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_17_val229_c125_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_18_val231_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_18_val231_c126_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_19_val233_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_19_val233_c127_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_20_val235_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_20_val235_c128_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_21_val237_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_21_val237_c129_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_22_val239_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_22_val239_c130_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_23_val241_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_23_val241_c131_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_24_val243_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_24_val243_c132_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_25_val245_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_25_val245_c133_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_26_val247_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_26_val247_c134_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_27_val249_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_27_val249_c135_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_28_val251_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_28_val251_c136_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_29_val253_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_29_val253_c137_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_30_val255_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_30_val255_c138_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_31_val257_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_3_31_val257_c139_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_0_val259_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_0_val259_c140_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_1_val261_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_1_val261_c141_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_2_val263_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_2_val263_c142_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_3_val265_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_3_val265_c143_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_4_val267_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_4_val267_c144_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_5_val269_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_5_val269_c145_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_6_val271_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_6_val271_c146_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_7_val273_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_7_val273_c147_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_8_val275_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_8_val275_c148_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_9_val277_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_9_val277_c149_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_10_val279_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_10_val279_c150_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_11_val281_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_11_val281_c151_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_12_val283_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_12_val283_c152_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_13_val285_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_13_val285_c153_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_14_val287_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_14_val287_c154_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_15_val289_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_15_val289_c155_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_16_val291_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_16_val291_c156_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_17_val293_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_17_val293_c157_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_18_val295_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_18_val295_c158_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_19_val297_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_19_val297_c159_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_20_val299_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_20_val299_c160_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_21_val301_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_21_val301_c161_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_22_val303_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_22_val303_c162_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_23_val305_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_23_val305_c163_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_24_val307_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_24_val307_c164_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_25_val309_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_25_val309_c165_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_26_val311_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_26_val311_c166_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_27_val313_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_27_val313_c167_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_28_val315_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_28_val315_c168_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_29_val317_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_29_val317_c169_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_30_val319_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_30_val319_c170_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_31_val321_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_4_31_val321_c171_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_0_val323_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_0_val323_c172_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_1_val325_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_1_val325_c173_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_2_val327_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_2_val327_c174_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_3_val329_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_3_val329_c175_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_4_val331_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_4_val331_c176_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_5_val333_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_5_val333_c177_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_6_val335_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_6_val335_c178_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_7_val337_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_7_val337_c179_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_8_val339_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_8_val339_c180_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_9_val341_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_9_val341_c181_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_10_val343_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_10_val343_c182_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_11_val345_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_11_val345_c183_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_12_val347_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_12_val347_c184_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_13_val349_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_13_val349_c185_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_14_val351_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_14_val351_c186_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_15_val353_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_15_val353_c187_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_16_val355_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_16_val355_c188_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_17_val357_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_17_val357_c189_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_18_val359_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_18_val359_c190_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_19_val361_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_19_val361_c191_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_20_val363_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_20_val363_c192_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_21_val365_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_21_val365_c193_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_22_val367_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_22_val367_c194_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_23_val369_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_23_val369_c195_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_24_val371_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_24_val371_c196_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_25_val373_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_25_val373_c197_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_26_val375_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_26_val375_c198_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_27_val377_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_27_val377_c199_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_28_val379_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_28_val379_c200_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_29_val381_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_29_val381_c201_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_30_val383_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_30_val383_c202_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_31_val385_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_5_31_val385_c203_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_0_val387_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_0_val387_c204_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_1_val389_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_1_val389_c205_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_2_val391_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_2_val391_c206_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_3_val393_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_3_val393_c207_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_4_val395_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_4_val395_c208_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_5_val397_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_5_val397_c209_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_6_val399_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_6_val399_c210_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_7_val401_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_7_val401_c211_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_8_val403_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_8_val403_c212_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_9_val405_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_9_val405_c213_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_10_val407_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_10_val407_c214_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_11_val409_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_11_val409_c215_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_12_val411_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_12_val411_c216_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_13_val413_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_13_val413_c217_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_14_val415_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_14_val415_c218_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_15_val417_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_15_val417_c219_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_16_val419_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_16_val419_c220_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_17_val421_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_17_val421_c221_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_18_val423_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_18_val423_c222_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_19_val425_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_19_val425_c223_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_20_val427_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_20_val427_c224_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_21_val429_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_21_val429_c225_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_22_val431_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_22_val431_c226_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_23_val433_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_23_val433_c227_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_24_val435_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_24_val435_c228_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_25_val437_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_25_val437_c229_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_26_val439_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_26_val439_c230_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_27_val441_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_27_val441_c231_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_28_val443_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_28_val443_c232_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_29_val445_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_29_val445_c233_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_30_val447_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_30_val447_c234_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_31_val449_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_6_31_val449_c235_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_0_val451_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_0_val451_c236_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_1_val453_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_1_val453_c237_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_2_val455_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_2_val455_c238_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_3_val457_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_3_val457_c239_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_4_val459_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_4_val459_c240_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_5_val461_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_5_val461_c241_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_6_val463_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_6_val463_c242_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_7_val465_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_7_val465_c243_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_8_val467_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_8_val467_c244_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_9_val469_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_9_val469_c245_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_10_val471_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_10_val471_c246_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_11_val473_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_11_val473_c247_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_12_val475_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_12_val475_c248_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_13_val477_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_13_val477_c249_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_14_val479_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_14_val479_c250_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_15_val481_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_15_val481_c251_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_16_val483_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_16_val483_c252_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_17_val485_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_17_val485_c253_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_18_val487_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_18_val487_c254_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_19_val489_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_19_val489_c255_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_20_val491_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_20_val491_c256_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_21_val493_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_21_val493_c257_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_22_val495_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_22_val495_c258_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_23_val497_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_23_val497_c259_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_24_val499_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_24_val499_c260_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_25_val501_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_25_val501_c261_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_26_val503_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_26_val503_c262_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_27_val505_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_27_val505_c263_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_28_val507_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_28_val507_c264_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_29_val509_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_29_val509_c265_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_30_val511_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_30_val511_c266_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_31_val513_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_7_31_val513_c267_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_0_val515_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_0_val515_c268_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_1_val517_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_1_val517_c269_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_2_val519_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_2_val519_c270_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_3_val521_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_3_val521_c271_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_4_val523_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_4_val523_c272_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_5_val525_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_5_val525_c273_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_6_val527_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_6_val527_c274_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_7_val529_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_7_val529_c275_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_8_val531_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_8_val531_c276_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_9_val533_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_9_val533_c277_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_10_val535_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_10_val535_c278_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_11_val537_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_11_val537_c279_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_12_val539_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_12_val539_c280_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_13_val541_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_13_val541_c281_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_14_val543_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_14_val543_c282_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_15_val545_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_15_val545_c283_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_16_val547_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_16_val547_c284_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_17_val549_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_17_val549_c285_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_18_val551_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_18_val551_c286_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_19_val553_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_19_val553_c287_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_20_val555_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_20_val555_c288_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_21_val557_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_21_val557_c289_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_22_val559_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_22_val559_c290_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_23_val561_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_23_val561_c291_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_24_val563_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_24_val563_c292_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_25_val565_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_25_val565_c293_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_26_val567_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_26_val567_c294_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_27_val569_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_27_val569_c295_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_28_val571_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_28_val571_c296_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_29_val573_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_29_val573_c297_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_30_val575_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_30_val575_c298_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_31_val577_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_8_31_val577_c299_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_0_val579_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_0_val579_c300_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_1_val581_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_1_val581_c301_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_2_val583_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_2_val583_c302_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_3_val585_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_3_val585_c303_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_4_val587_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_4_val587_c304_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_5_val589_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_5_val589_c305_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_6_val591_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_6_val591_c306_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_7_val593_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_7_val593_c307_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_8_val595_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_8_val595_c308_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_9_val597_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_9_val597_c309_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_10_val599_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_10_val599_c310_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_11_val601_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_11_val601_c311_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_12_val603_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_12_val603_c312_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_13_val605_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_13_val605_c313_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_14_val607_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_14_val607_c314_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_15_val609_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_15_val609_c315_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_16_val611_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_16_val611_c316_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_17_val613_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_17_val613_c317_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_18_val615_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_18_val615_c318_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_19_val617_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_19_val617_c319_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_20_val619_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_20_val619_c320_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_21_val621_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_21_val621_c321_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_22_val623_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_22_val623_c322_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_23_val625_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_23_val625_c323_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_24_val627_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_24_val627_c324_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_25_val629_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_25_val629_c325_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_26_val631_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_26_val631_c326_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_27_val633_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_27_val633_c327_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_28_val635_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_28_val635_c328_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_29_val637_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_29_val637_c329_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_30_val639_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_30_val639_c330_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_31_val641_c_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_9_31_val641_c331_U(kernel_nlp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln107_loc_c_channel_U(kernel_nlp_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln107_loc_c332_channel_U(kernel_nlp_fifo_w4_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.01 seconds. CPU system time: 0.65 seconds. Elapsed time: 5.74 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_tmp_FT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_tmp_FT0' pipeline 'VITIS_LOOP_537_1_VITIS_LOOP_538_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_537_1_VITIS_LOOP_538_2' in module 'write_tmp_FT0', because the estimated Stream Port Number is 56, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1553.html
INFO: [RTGEN 206-104] Estimated max fanout for 'write_tmp_FT0' is 5632 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_tmp_FT0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FT0_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'FT0_level1' is 10244 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'FT0_level1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FT0_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FT0_level0'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_FT0_level0_A_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_FT0_level0_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_C_FT1_Pipeline_VITIS_LOOP_422_1_VITIS_LOOP_423_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_C_FT1_Pipeline_VITIS_LOOP_422_1_VITIS_LOOP_423_2' pipeline 'VITIS_LOOP_422_1_VITIS_LOOP_423_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_C_FT1_Pipeline_VITIS_LOOP_422_1_VITIS_LOOP_423_2' is 7105 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_C_FT1_Pipeline_VITIS_LOOP_422_1_VITIS_LOOP_423_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.21 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_C_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'read_C_FT1' is 7489 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (icmp_ln419_reg_808 == 1'd0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_C_FT1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_D_FT1_3_Pipeline_VITIS_LOOP_453_1_VITIS_LOOP_454_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_D_FT1_3_Pipeline_VITIS_LOOP_453_1_VITIS_LOOP_454_2' pipeline 'VITIS_LOOP_453_1_VITIS_LOOP_454_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_453_1_VITIS_LOOP_454_2' in module 'read_D_FT1_3_Pipeline_VITIS_LOOP_453_1_VITIS_LOOP_454_2'. Estimated max control fanout for pipeline is 10240.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_D_FT1_3_Pipeline_VITIS_LOOP_453_1_VITIS_LOOP_454_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_D_FT1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_D_FT1_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_tmp_FT1_1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_tmp_FT1_1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3' pipeline 'VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_tmp_FT1_1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_tmp_FT1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'read_tmp_FT1_1' is 5281 from HDL expression: ((icmp_ln481_reg_280 == 1'd1) & (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_tmp_FT1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'entry_proc' is 10571 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT1_level1_Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT1_level1_Block_entry4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_D_FT1_Pipeline_VITIS_LOOP_453_1_VITIS_LOOP_454_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_D_FT1_Pipeline_VITIS_LOOP_453_1_VITIS_LOOP_454_2' pipeline 'VITIS_LOOP_453_1_VITIS_LOOP_454_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_453_1_VITIS_LOOP_454_2' in module 'read_D_FT1_Pipeline_VITIS_LOOP_453_1_VITIS_LOOP_454_2'. Estimated max control fanout for pipeline is 10240.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_D_FT1_Pipeline_VITIS_LOOP_453_1_VITIS_LOOP_454_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_D_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_D_FT1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_tmp_FT1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_tmp_FT1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3' pipeline 'VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_tmp_FT1_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_486_2_VITIS_LOOP_488_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_tmp_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'read_tmp_FT1' is 5281 from HDL expression: ((or_ln481_reg_340 == 1'd0) & (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_tmp_FT1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task2_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task2_intra' is 20483 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 320 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task2_intra'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.86 seconds. CPU system time: 0.2 seconds. Elapsed time: 4.07 seconds; current allocated memory: 2.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3_intra_Pipeline_VITIS_LOOP_325_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3_intra_Pipeline_VITIS_LOOP_325_1' pipeline 'VITIS_LOOP_325_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task3_intra_Pipeline_VITIS_LOOP_325_1' is 40960 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 107 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 534 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 640 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3_intra_Pipeline_VITIS_LOOP_325_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.04 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3_intra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task3_intra' is 20803 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3_intra'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.29 seconds. CPU system time: 0.25 seconds. Elapsed time: 5.63 seconds; current allocated memory: 2.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT1_level1_Block_entry49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT1_level1_Block_entry49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_D_FT1_5_Pipeline_VITIS_LOOP_568_1_VITIS_LOOP_569_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_D_FT1_5_Pipeline_VITIS_LOOP_568_1_VITIS_LOOP_569_2' pipeline 'VITIS_LOOP_568_1_VITIS_LOOP_569_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_568_1_VITIS_LOOP_569_2' in module 'write_D_FT1_5_Pipeline_VITIS_LOOP_568_1_VITIS_LOOP_569_2', because the estimated Stream Port Number is 56, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1553.html
INFO: [RTGEN 206-104] Estimated max fanout for 'write_D_FT1_5_Pipeline_VITIS_LOOP_568_1_VITIS_LOOP_569_2' is 5632 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_D_FT1_5_Pipeline_VITIS_LOOP_568_1_VITIS_LOOP_569_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_D_FT1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'write_D_FT1_5' is 10561 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_D_FT1_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_FT1_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_FT1_level1'.
INFO: [RTMG 210-285] Implementing FIFO 'j0_c_U(kernel_nlp_fifo_w3_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'j0_c1_U(kernel_nlp_fifo_w3_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_0_val1_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_1_val2_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_2_val3_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_3_val4_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_4_val5_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_5_val6_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_6_val7_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_7_val8_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_8_val9_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_9_val10_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_10_val11_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_11_val12_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_12_val13_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_13_val14_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_14_val15_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_15_val16_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_16_val17_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_17_val18_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_18_val19_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_19_val20_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_20_val21_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_21_val22_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_22_val23_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_23_val24_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_24_val25_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_25_val26_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_26_val27_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_27_val28_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_28_val29_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_29_val30_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_30_val31_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_0_31_val32_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_0_val33_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_1_val34_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_2_val35_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_3_val36_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_4_val37_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_5_val38_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_6_val39_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_7_val40_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_8_val41_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_9_val42_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_10_val43_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_11_val44_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_12_val45_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_13_val46_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_14_val47_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_15_val48_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_16_val49_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_17_val50_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_18_val51_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_19_val52_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_20_val53_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_21_val54_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_22_val55_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_23_val56_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_24_val57_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_25_val58_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_26_val59_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_27_val60_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_28_val61_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_29_val62_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_30_val63_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_1_31_val64_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_0_val65_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_1_val66_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_2_val67_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_3_val68_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_4_val69_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_5_val70_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_6_val71_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_7_val72_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_8_val73_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_9_val74_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_10_val75_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_11_val76_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_12_val77_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_13_val78_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_14_val79_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_15_val80_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_16_val81_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_17_val82_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_18_val83_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_19_val84_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_20_val85_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_21_val86_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_22_val87_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_23_val88_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_24_val89_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_25_val90_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_26_val91_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_27_val92_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_28_val93_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_29_val94_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_30_val95_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_2_31_val96_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_0_val97_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_1_val98_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_2_val99_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_3_val100_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_4_val101_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_5_val102_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_6_val103_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_7_val104_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_8_val105_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_9_val106_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_10_val107_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_11_val108_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_12_val109_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_13_val110_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_14_val111_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_15_val112_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_16_val113_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_17_val114_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_18_val115_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_19_val116_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_20_val117_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_21_val118_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_22_val119_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_23_val120_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_24_val121_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_25_val122_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_26_val123_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_27_val124_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_28_val125_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_29_val126_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_30_val127_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_3_31_val128_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_0_val129_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_1_val130_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_2_val131_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_3_val132_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_4_val133_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_5_val134_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_6_val135_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_7_val136_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_8_val137_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_9_val138_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_10_val139_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_11_val140_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_12_val141_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_13_val142_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_14_val143_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_15_val144_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_16_val145_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_17_val146_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_18_val147_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_19_val148_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_20_val149_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_21_val150_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_22_val151_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_23_val152_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_24_val153_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_25_val154_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_26_val155_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_27_val156_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_28_val157_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_29_val158_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_30_val159_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_4_31_val160_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_0_val161_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_1_val162_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_2_val163_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_3_val164_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_4_val165_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_5_val166_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_6_val167_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_7_val168_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_8_val169_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_9_val170_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_10_val171_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_11_val172_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_12_val173_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_13_val174_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_14_val175_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_15_val176_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_16_val177_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_17_val178_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_18_val179_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_19_val180_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_20_val181_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_21_val182_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_22_val183_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_23_val184_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_24_val185_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_25_val186_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_26_val187_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_27_val188_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_28_val189_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_29_val190_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_30_val191_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_5_31_val192_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_0_val193_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_1_val194_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_2_val195_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_3_val196_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_4_val197_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_5_val198_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_6_val199_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_7_val200_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_8_val201_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_9_val202_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_10_val203_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_11_val204_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_12_val205_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_13_val206_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_14_val207_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_15_val208_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_16_val209_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_17_val210_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_18_val211_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_19_val212_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_20_val213_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_21_val214_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_22_val215_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_23_val216_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_24_val217_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_25_val218_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_26_val219_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_27_val220_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_28_val221_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_29_val222_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_30_val223_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_6_31_val224_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_0_val225_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_1_val226_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_2_val227_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_3_val228_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_4_val229_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_5_val230_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_6_val231_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_7_val232_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_8_val233_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_9_val234_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_10_val235_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_11_val236_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_12_val237_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_13_val238_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_14_val239_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_15_val240_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_16_val241_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_17_val242_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_18_val243_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_19_val244_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_20_val245_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_21_val246_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_22_val247_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_23_val248_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_24_val249_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_25_val250_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_26_val251_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_27_val252_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_28_val253_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_29_val254_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_30_val255_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_7_31_val256_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_0_val257_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_1_val258_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_2_val259_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_3_val260_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_4_val261_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_5_val262_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_6_val263_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_7_val264_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_8_val265_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_9_val266_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_10_val267_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_11_val268_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_12_val269_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_13_val270_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_14_val271_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_15_val272_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_16_val273_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_17_val274_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_18_val275_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_19_val276_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_20_val277_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_21_val278_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_22_val279_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_23_val280_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_24_val281_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_25_val282_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_26_val283_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_27_val284_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_28_val285_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_29_val286_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_30_val287_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_8_31_val288_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_0_val289_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_1_val290_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_2_val291_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_3_val292_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_4_val293_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_5_val294_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_6_val295_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_7_val296_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_8_val297_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_9_val298_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_10_val299_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_11_val300_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_12_val301_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_13_val302_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_14_val303_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_15_val304_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_16_val305_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_17_val306_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_18_val307_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_19_val308_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_20_val309_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_21_val310_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_22_val311_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_23_val312_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_24_val313_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_25_val314_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_26_val315_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_27_val316_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_28_val317_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_29_val318_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_30_val319_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_2_9_31_val320_c_U(kernel_nlp_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i0_cast2_loc_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln198_loc_c_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln198_loc_c2_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_12_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_13_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_14_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_15_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_16_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_17_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_18_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_19_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_20_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_21_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_22_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_23_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_24_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_25_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_26_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_27_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_28_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_29_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_30_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_0_31_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_12_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_13_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_14_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_15_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_16_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_17_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_18_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_19_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_20_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_21_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_22_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_23_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_24_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_25_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_26_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_27_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_28_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_29_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_30_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_1_31_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_12_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_13_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_14_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_15_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_16_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_17_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_18_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_19_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_20_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_21_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_22_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_23_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_24_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_25_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_26_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_27_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_28_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_29_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_30_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_2_31_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_12_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_13_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_14_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_15_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_16_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_17_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_18_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_19_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_20_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_21_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_22_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_23_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_24_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_25_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_26_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_27_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_28_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_29_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_30_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_3_31_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_12_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_13_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_14_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_15_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_16_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_17_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_18_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_19_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_20_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_21_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_22_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_23_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_24_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_25_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_26_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_27_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_28_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_29_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_30_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_4_31_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_12_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_13_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_14_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_15_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_16_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_17_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_18_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_19_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_20_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_21_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_22_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_23_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_24_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_25_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_26_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_27_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_28_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_29_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_30_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_5_31_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_12_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_13_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_14_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_15_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_16_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_17_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_18_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_19_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_20_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_21_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_22_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_23_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_24_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_25_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_26_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_27_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_28_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_29_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_30_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_6_31_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_12_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_13_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_14_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_15_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_16_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_17_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_18_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_19_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_20_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_21_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_22_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_23_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_24_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_25_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_26_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_27_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_28_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_29_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_30_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_7_31_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_12_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_13_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_14_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_15_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_16_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_17_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_18_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_19_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_20_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_21_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_22_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_23_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_24_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_25_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_26_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_27_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_28_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_29_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_30_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_8_31_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_0_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_1_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_2_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_3_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_4_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_5_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_6_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_7_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_8_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_9_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_10_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_11_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_12_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_13_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_14_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_15_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_16_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_17_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_18_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_19_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_20_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_21_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_22_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_23_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_24_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_25_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_26_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_27_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_28_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_29_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_30_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'D_1_9_31_in_out_tmp_channel_U(kernel_nlp_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln202_loc_channel_U(kernel_nlp_fifo_w6_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.92 seconds. CPU system time: 0.83 seconds. Elapsed time: 8.87 seconds; current allocated memory: 2.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_D_FT1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_D_FT1' pipeline 'VITIS_LOOP_568_1_VITIS_LOOP_569_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_568_1_VITIS_LOOP_569_2' in module 'write_D_FT1', because the estimated Stream Port Number is 56, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1553.html
INFO: [RTGEN 206-104] Estimated max fanout for 'write_D_FT1' is 5632 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_D_FT1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.9 seconds; current allocated memory: 2.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FT1_level1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'FT1_level1' is 28345 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Finished creating RTL model for 'FT1_level1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.23 seconds; current allocated memory: 2.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FT1_level0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'FT1_level0' is 7296, found 3 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state4), (trunc_ln173_reg_3150 == 1'd0), (trunc_ln173_reg_3150 == 1'd1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'FT1_level0'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_FT1_level0_C_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_FT1_level0_tmp_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.62 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.89 seconds; current allocated memory: 3.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_vtmp_for_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_vtmp_for_task1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_vtmp_for_task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.75 seconds; current allocated memory: 3.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_vD_for_task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_vD_for_task2' pipeline 'VITIS_LOOP_57_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_vD_for_task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vtmp_for_task1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vA_for_task1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vB_for_task1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vD_for_task2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_vC_for_task3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vtmp_for_task1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA_for_task1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB_for_task1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vD_for_task2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vC_for_task3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vtmp_for_task1', 'vA_for_task1', 'vB_for_task1', 'vD_for_task2', 'vC_for_task3' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process load_vC_for_task3 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process load_vB_for_task1 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process load_vA_for_task1 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-285] Implementing FIFO 'alpha_c_U(kernel_nlp_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_c_U(kernel_nlp_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vtmp_for_task1_c_U(kernel_nlp_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_from_off_chip_to_S3_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_from_off_chip_to_S1_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_from_off_chip_to_S1_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_from_off_chip_to_S2_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'vD_for_task2_c_U(kernel_nlp_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_tmp_from_task1_to_task3_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_tmp_to_off_chip_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_to_off_chip_U(kernel_nlp_fifo_w512_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FT0_level0_U0_U(kernel_nlp_start_for_FT0_level0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FT1_level0_U0_U(kernel_nlp_start_for_FT1_level0_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_vtmp_for_task1_U0_U(kernel_nlp_start_for_store_vtmp_for_task1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_vD_for_task2_U0_U(kernel_nlp_start_for_store_vD_for_task2_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.117 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.2 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.73 seconds; current allocated memory: 3.147 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 21.66 seconds. CPU system time: 0.13 seconds. Elapsed time: 21.8 seconds; current allocated memory: 3.318 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 276.59 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 356.53 seconds. CPU system time: 8.55 seconds. Elapsed time: 367.67 seconds; current allocated memory: 3.085 GB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 359.19 seconds. Total CPU system time: 9.02 seconds. Total elapsed time: 370.64 seconds; peak allocated memory: 3.318 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Dec  5 15:13:38 2024...
