
AVRASM ver. 2.2.6  C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm Sat May 25 21:47:44 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(12): warning: Register r2 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(13): warning: Register r1 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(14): warning: Register r14 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(15): warning: Register r15 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(119): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(119): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
                                 
                                 .include "definitions.asm"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #define _M128DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega128
                                 #pragma AVRPART ADMIN PART_NAME ATmega128
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x97
                                 .equ	SIGNATURE_002	= 0x02
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                                 .equ	PING	= 0x63	; MEMORY MAPPED
                                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	XDIV	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	EICRB	= 0x3a
                                 .equ	EIMSK	= 0x39
                                 .equ	EIFR	= 0x38
                                 .equ	TIMSK	= 0x37
                                 .equ	TIFR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OCR0	= 0x31
                                 .equ	ASSR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	OCDR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	SFIOR	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR0	= 0x0c
                                 .equ	UCSR0A	= 0x0b
                                 .equ	UCSR0B	= 0x0a
                                 .equ	UBRR0L	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	PORTE	= 0x03
                                 .equ	DDRE	= 0x02
                                 .equ	PINE	= 0x01
                                 .equ	PINF	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	UCSZ2	= UCSZ02	; For compatibility
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0	= 6	; USART Mode Select
                                 
                                 ; UBRR0H - USART Baud Rate Register Hight Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL1	= 6	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register Hight Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	SM2	= 2	; Sleep Mode Select
                                 .equ	SM0	= 3	; Sleep Mode Select
                                 .equ	SM1	= 4	; Sleep Mode Select
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SRW10	= 6	; External SRAM Wait State Select
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW11	= 1	; Wait state select bit upper page
                                 .equ	SRW00	= 2	; Wait state select bit lower page
                                 .equ	SRW01	= 3	; Wait state select bit lower page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value
                                 .equ	CAL1	= 1	; Oscillator Calibration Value
                                 .equ	CAL2	= 2	; Oscillator Calibration Value
                                 .equ	CAL3	= 3	; Oscillator Calibration Value
                                 .equ	CAL4	= 4	; Oscillator Calibration Value
                                 .equ	CAL5	= 5	; Oscillator Calibration Value
                                 .equ	CAL6	= 6	; Oscillator Calibration Value
                                 .equ	CAL7	= 7	; Oscillator Calibration Value
                                 
                                 ; XDIV - XTAL Divide Control Register
                                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** MISC *************************
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                                 .equ	PSR1	= PSR321	; For compatibility
                                 .equ	PSR2	= PSR321	; For compatibility
                                 .equ	PSR3	= PSR321	; For compatibility
                                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 .equ	PUD	= 2	; Pull Up Disable
                                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	GICR	= EIMSK	; For compatibility
                                 .equ	GIMSK	= EIMSK	; For compatibility
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 0
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; ASSR - Asynchronus Status Register
                                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TCCR2 - Timer/Counter Control Register
                                 .equ	CS20	= 0	; Clock Select
                                 .equ	CS21	= 1	; Clock Select
                                 .equ	CS22	= 2	; Clock Select
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Match Output Mode
                                 .equ	COM21	= 5	; Compare Match Output Mode
                                 .equ	WGM20	= 6	; Wafeform Generation Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter Register
                                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                                 
                                 ; OCR2 - Output Compare Register
                                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                                 
                                 ; TIMSK - 
                                 .equ	TOIE2	= 6	; 
                                 .equ	OCIE2	= 7	; 
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                                 .equ	ICF3	= 5	; Input Capture Flag 1
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	PSR1	= PSR321	; For compatibility
                                 ;.equ	PSR2	= PSR321	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM30	= WGM30	; For compatibility
                                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM31	= WGM31	; For compatibility
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Clock Select 3 bit 0
                                 .equ	CS31	= 1	; Clock Select 3 bit 1
                                 .equ	CS32	= 2	; Clock Select3 bit 2
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	CTC30	= WGM32	; For compatibility
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	CTC31	= WGM33	; For compatibility
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                                 
                                 ; TCNT3L - Timer/Counter3 Low Byte
                                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADFR	= 5	; ADC  Free Running Select
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	WDTON	= 0	; Watchdog timer always on
                                 .equ	M103C	= 1	; ATmega103 compatibility mode
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0xffff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 4096
                                 .equ	RAMEND	= 0x10ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 131072
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0xf000
                                 .equ	NRWW_STOP_ADDR	= 0xffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0xefff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0xfe00
                                 .equ	SECONDBOOTSTART	= 0xfc00
                                 .equ	THIRDBOOTSTART	= 0xf800
                                 .equ	FOURTHBOOTSTART	= 0xf000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                                 
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 
                                 ; purpose library, definition of addresses and constants
                                 ; 20171114 A.S.
                                 
                                 ; === definitions  ===
                                 .list
                                 .include "macros.asm"
                                 
                                 ; purpose library, general-purpose macros
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 ; modified to include newer macros used for project
                                 
                                 ; ==============
                                 ;	display macros
                                 ; ==============
                                 .macro DISPLAY1 
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 .macro DISPLAY2
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 ; ==============
                                 ; 	trivia macros
                                 ; ==============
                                 
                                 ; --- display question and answers as long as answer buttons not pressed
                                 
                                 .macro QUESTION ; question: str0, str1 answer: str2, str3, str4, str5
                                 question_start:
                                 display1:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display1
                                 display2:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@2)
                                 	ldi	zh, high(2*@2)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@3)
                                 	ldi	zh, high(2*@3)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display2
                                 display3:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@4)
                                 	ldi	zh, high(2*@4)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@5)
                                 	ldi	zh, high(2*@5)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display3
                                 	jmp question_start
                                 question_end:
                                 .endmacro
                                 
                                 ; --- set T in SREG if answer correct
                                 .macro COMPARE
                                 	clt
                                 	ldi zl, low(2*@0)
                                 	ldi zh, high(2*@0)
                                 	lpm
                                 	cp @1, r0
                                 	brne PC+2
                                 	set
                                 .endmacro
                                 
                                 ; --- print score on LCD as well as fail or pass message
                                 .macro PRINT_SCORE
                                 	call LCD_clear
                                 	brts PC+2
                                 	jmp incorrect
                                 correct:
                                 	DISPLAY1 strcorrect
                                 	CORRECT_SONG
                                 	jmp score
                                 incorrect:
                                 	DISPLAY1 strfalse
                                 	INCORRECT_SONG
                                 score:
                                 	CLR4 a3, a2, a1, a0
                                 	mov a0, @0
                                 	PRINTF LCD
                                 .db "Score:",FDEC,a,0
                                 .endmacro
                                 
                                 
                                 ; ==============
                                 ; 	pointers
                                 ; ==============
                                 
                                 ; --- loading an immediate into a pointer XYZ,SP ---
                                 .macro 	LDIX	; sram
                                 	ldi	xl, low(@0)
                                 	ldi	xh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIY	; sram	
                                 	ldi	yl, low(@0)
                                 	ldi	yh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIZ	; sram
                                 	ldi	zl, low(@0)
                                 	ldi	zh,high(@0)
                                 	
                                 	.endmacro
                                 .macro	LDZD	; sram, reg	; sram+reg -> Z
                                 	mov	zl,@1
                                 	clr	zh
                                 	subi	zl, low(-@0)
                                 	sbci	zh,high(-@0)
                                 	.endmacro
                                 .macro	LDSP	; sram
                                 	ldi	r16, low(@0)
                                 	out	spl,r16
                                 	ldi	r16,high(@0)
                                 	out	sph,r16
                                 	.endmacro
                                 
                                 ; --- load/store SRAM addr into pointer XYZ ---	
                                 .macro 	LDSX	; sram
                                 	lds	xl,@0
                                 	lds	xh,@0+1
                                 	.endmacro
                                 .macro 	LDSY	; sram
                                 	lds	yl,@0
                                 	lds	yh,@0+1
                                 	.endmacro
                                 .macro 	LDSZ	; sram
                                 	lds	zl,@0
                                 	lds	zh,@0+1
                                 	.endmacro
                                 .macro 	STSX	; sram
                                 	sts	@0,  xl
                                 	sts	@0+1,xh
                                 	.endmacro	
                                 .macro 	STSY	; sram
                                 	sts	@0,  yl
                                 	sts	@0+1,yh
                                 	.endmacro
                                 .macro 	STSZ	; sram
                                 	sts	@0,  zl
                                 	sts	@0+1,zh
                                 	.endmacro	
                                 
                                 ; --- push/pop pointer XYZ ---
                                 .macro	PUSHX			; push X
                                 	push	xl
                                 	push	xh
                                 	.endmacro
                                 .macro	POPX			; pop X
                                 	pop	xh
                                 	pop	xl
                                 	.endmacro
                                 	
                                 .macro	PUSHY			; push Y
                                 	push	yl
                                 	push	yh
                                 	.endmacro
                                 .macro	POPY			; pop Y
                                 	pop	yh
                                 	pop	yl
                                 	.endmacro
                                 
                                 .macro	PUSHZ			; push Z
                                 	push	zl
                                 	push	zh
                                 	.endmacro
                                 .macro	POPZ			; pop Z
                                 	pop	zh
                                 	pop	zl
                                 	.endmacro
                                 
                                 ; --- multiply/divide Z ---	
                                 .macro	MUL2Z			; multiply Z by 2
                                 	lsl	zl
                                 	rol	zh
                                 	.endmacro
                                 .macro	DIV2Z			; divide Z by 2
                                 	lsr	zh
                                 	ror	zl
                                 	.endmacro
                                 
                                 ; --- add register to pointer XYZ ---	
                                 .macro	ADDX	;reg		; x <- y+reg
                                 	add	xl,@0
                                 	brcc	PC+2
                                 	subi	xh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDY	;reg		; y <- y+reg
                                 	add	yl,@0
                                 	brcc	PC+2
                                 	subi	yh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDZ	;reg		; z <- z+reg
                                 	add	zl,@0
                                 	brcc	PC+2
                                 	subi	zh,-1		; add carry
                                 	.endmacro
                                 
                                 ; ===================
                                 ; 	miscellaneous
                                 ; ===================
                                 
                                 ; --- output/store (regular I/O space) immediate value ---
                                 .macro	OUTI	; port,k	output immediate value to port
                                 	ldi	w,@1
                                 	out	@0,w
                                 	.endmacro
                                 
                                 ; --- output/store (extended I/O space) immediate value ---
                                 .macro OUTEI	; port,k    output immediate value to port
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 ; --- add immediate value ---
                                 .macro	ADDI
                                 	subi	@0,-@1
                                 	.endmacro
                                 .macro	ADCI
                                 	sbci	@0,-@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with range limitation ---
                                 .macro	INC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	brlo	PC+3
                                 	ldi	@0,@1	
                                 	rjmp	PC+2
                                 	inc	@0
                                 	.endmacro
                                 
                                 .macro	DEC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@0
                                 	rjmp	PC+2
                                 	ldi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with cyclic range ---
                                 .macro	INC_CYC	; reg,low,high
                                 	cpi	@0,@2
                                 	brsh	_low	; reg>=high then reg=low
                                 	cpi	@0,@1
                                 	brlo	_low	; reg< low  then reg=low
                                 	inc	@0
                                 	rjmp	_done
                                 _low:	ldi	@0,@1
                                 _done:	
                                     .endmacro
                                 	
                                 .macro	DEC_CYC	; reg,low,high
                                 	cpi	@0,@1
                                 	breq	_high	; reg=low then reg=high
                                 	brlo	_high	; reg<low then reg=high
                                 	dec	@0	
                                 	cpi	@0,@2
                                 	brsh	_high	; reg>=high then high
                                 	rjmp	_done
                                 _high:	ldi	@0,@2
                                 _done:	
                                 	.endmacro
                                 
                                 .macro	INCDEC	;port,b1,b2,reg,low,high
                                 	sbic	@0,@1
                                 	rjmp	PC+6
                                 
                                 	cpi	@3,@5
                                 	brlo	PC+3
                                 	ldi	@3,@4	
                                 	rjmp	PC+2
                                 	inc	@3
                                 
                                 	sbic	@0,@2
                                 	rjmp	PC+7
                                 	
                                 	cpi	@3,@4
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@3
                                 	rjmp	PC+2
                                 	ldi	@3,@5
                                 	.endmacro		
                                 
                                 ; --- wait loops ---
                                 ; wait 10...196608 cycles
                                 .macro	WAIT_C	; k
                                 	ldi	w,  low((@0-7)/3)
                                 	mov	u,w			; u=LSB
                                 	ldi	w,high((@0-7)/3)+1	; w=MSB
                                 	dec	u
                                 	brne	PC-1
                                 	dec	u
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait micro-seconds (us)
                                 ; us = x*3*1000'000/clock)	==> x=us*clock/3000'000
                                 .macro	WAIT_US ; k
                                 	ldi	w, low((clock/1000*@0/3000)-1)
                                 	mov	u,w
                                 	ldi	w,high((clock/1000*@0/3000)-1)+1 ; set up: 3 cyles
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait mili-seconds (ms)
                                 .macro	WAIT_MS ; k
                                 	ldi	w, low(@0)
                                 	mov	u,w		; u = LSB	
                                 	ldi	w,high(@0)+1	; w = MSB
                                 wait_ms:
                                 	push	w		; wait 1000 usec
                                 	push	u
                                 	ldi	w, low((clock/3000)-5)	
                                 	mov	u,w
                                 	ldi	w,high((clock/3000)-5)+1
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	pop	u
                                 	pop	w
                                 	
                                 	dec	u
                                 	brne	wait_ms
                                 	dec	w
                                 	brne	wait_ms
                                 	.endmacro
                                 
                                 ; --- conditional jumps/calls ---
                                 .macro	JC0			; jump if carry=0
                                 	brcs	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JC1			; jump if carry=1
                                 	brcc	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 .macro	JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	breq	@2
                                 	.endmacro
                                 .macro	_JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rjmp	@2
                                 	.endmacro	
                                 .macro	JNK	; reg,k,addr	; jump if not(reg=k)
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro 
                                 
                                 .macro	CK	; reg,k,addr	; call if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CNK	; reg,k,addr	; call if not(reg=k)
                                 	cpi	@0,@1
                                 	breq	PC+2
                                 	rcall	@2
                                 	.endmacro 
                                 
                                 .macro	JSK	; sram,k,addr	; jump if sram=k
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	breq	@2
                                 	.endmacro 
                                 .macro	JSNK	; sram,k,addr	; jump if not(sram=k)
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- loops ---
                                 .macro	DJNZ	; reg,addr	; decr and jump if not zero
                                 	dec	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	DJNK	; reg,k,addr	; decr and jump if not k
                                 	dec	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	IJNZ	; reg,addr	; inc and jump if not zero
                                 	inc	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	breq	PC+2	
                                 	rjmp	@2
                                 	.endmacro
                                 
                                 .macro	DSJNK	; sram,k,addr	; dec sram and jump if not k
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- table lookup ---
                                 .macro	LOOKUP	;reg, index,tbl
                                 	push	ZL
                                 	push	ZH
                                 	mov	zl,@1		; move index into z
                                 	clr	zh
                                 	subi	zl, low(-2*@2)	; add base address of table
                                 	sbci	zh,high(-2*@2)	
                                 	lpm			; load program memory (into r0)
                                 	mov	@0,r0
                                 	pop	ZH
                                 	pop	ZL
                                 	.endmacro
                                 
                                 .macro	LOOKUP2	;r1,r0, index,tbl
                                 	mov	zl,@2		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	subi	zl, low(-2*@3)	; add base address of table
                                 	sbci	zh,high(-2*@3)
                                 	lpm			; get LSB byte
                                 	mov	w,r0		; temporary store LSB in w
                                 	adiw	zl,1		; increment Z
                                 	lpm			; get MSB byte
                                 	mov	@0,r0		; mov MSB to res1
                                 	mov	@1,w		; mov LSB to res0
                                 	.endmacro
                                 
                                 .macro	LOOKUP4	;r3,r2,r1,r0, index,tbl
                                 	mov	zl,@4		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh	
                                 	subi	zl, low(-2*@5)	; add base address of table
                                 	sbci	zh,high(-2*@5)
                                 	lpm
                                 	mov	@1,r0		; load high word LSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0		; load high word MSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@3,r0		; load low word LSB		
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0		; load low word MSB
                                 	.endmacro
                                 
                                 .macro	LOOKDOWN ;reg,index,tbl
                                 	ldi	ZL, low(2*@2)	; load table address
                                 	ldi	ZH,high(2*@2)
                                 	clr	@1
                                 loop:	lpm
                                 	cp	r0,@0
                                 	breq	found
                                 	inc	@1 
                                 	adiw	ZL,1
                                 	tst	r0
                                 	breq	notfound
                                 	rjmp	loop
                                 notfound:
                                 	ldi	@1,-1
                                 found:	
                                 	.endmacro
                                 
                                 ; --- branch table ---
                                 .macro	C_TBL	; reg,tbl
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl
                                 	icall
                                 	.endmacro
                                 .macro	J_TBL	; reg,tbl	
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl	
                                 	ijmp
                                 	.endmacro
                                 
                                 .macro	BRANCH	; reg		; branching using the stack
                                 	ldi	w, low(tbl)
                                 	add	w,@0
                                 	push	w
                                 	ldi	w,high(tbl)
                                 	brcc	PC+2
                                 	inc	w
                                 	push	w
                                 	ret
                                 tbl:
                                 	.endmacro	
                                 
                                 ; --- multiply/division ---
                                 .macro	DIV2	; reg
                                 	lsr	@0
                                 	.endmacro
                                 .macro	DIV4	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro	
                                 .macro	DIV8	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro
                                 	
                                 .macro	MUL2	; reg
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL4	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL8	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 
                                 ; ====================================
                                 ; 	extending existing instructios
                                 ; ====================================
                                 
                                 ; --- immediate ops with r0..r15 ---
                                 .macro	_ADDI
                                 	ldi	w,@1
                                 	add	@0,w
                                 	.endmacro
                                 .macro	_ADCI
                                 	ldi	w,@1
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	_SUBI
                                 	ldi	w,@1
                                 	sub	@0,w
                                 	.endmacro
                                 .macro	_SBCI
                                 	ldi	w,@1
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	_ANDI
                                 	ldi	w,@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_ORI
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_EORI
                                 	ldi	w,@1
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	_SBR
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_CBR
                                 	ldi	w,~@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_CPI
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	.endmacro
                                 .macro	_LDI
                                 	ldi	w,@1
                                 	mov	@0,w
                                 	.endmacro
                                 
                                 ; --- bit access for port p32..p63 ---
                                 .macro	_SBI
                                 	in	w,@0
                                 	ori	w,1<<@1
                                 	out	@0,w
                                 	.endmacro
                                 .macro	_CBI
                                 	in	w,@0
                                 	andi	w,~(1<<@1)
                                 	out	@0,w
                                 	.endmacro
                                 	
                                 ; --- extending branch distance to +/-2k ---
                                 .macro	_BREQ
                                 	brne	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRNE
                                 	breq	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCS
                                 	brcc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCC
                                 	brcs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRSH
                                 	brlo	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLO
                                 	brsh	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRMI
                                 	brpl	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRPL
                                 	brmi	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRGE
                                 	brlt	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLT
                                 	brge	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHS
                                 	brhc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHC
                                 	brhs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTS
                                 	brtc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTC
                                 	brts	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVS
                                 	brvc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVC
                                 	brvs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRIE
                                 	brid	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRID
                                 	brie	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 ; ====================
                                 ; 	bit operations
                                 ; ====================
                                 
                                 ; --- moving bits ---
                                 .macro	MOVB	; reg1,b1, reg2,b2	; reg1,bit1 <- reg2,bit2
                                 	bst	@2,@3
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	OUTB	; port1,b1, reg2,b2	; port1,bit1 <- reg2,bit2
                                 	sbrs	@2,@3
                                 	cbi	@0,@1
                                 	sbrc	@2,@3
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INB	; reg1,b1, port2,b2	; reg1,bit1 <- port2,bit2
                                 	sbis	@2,@3
                                 	cbr	@0,1<<@1
                                 	sbic	@2,@3
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 
                                 .macro	Z2C				; zero to carry
                                 	sec
                                 	breq	PC+2	; (Z=1)
                                 	clc
                                 	.endmacro
                                 .macro	Z2INVC				; zero to inverse carry
                                 	sec
                                 	brne	PC+2	; (Z=0)
                                 	clc
                                 	.endmacro
                                 
                                 .macro	C2Z				; carry to zero
                                 	sez
                                 	brcs	PC+2	; (C=1)
                                 	clz
                                 	.endmacro
                                 
                                 .macro	B2C	; reg,b			; bit to carry
                                 	sbrc	@0,@1
                                 	sec
                                 	sbrs	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2B	; reg,b			; carry to bit
                                 	brcc	PC+2
                                 	sbr	@0,(1<<@1)
                                 	brcs	PC+2
                                 	cbr	@0,(1<<@1)
                                 	.endmacro
                                 .macro	P2C	; port,b		; port to carry
                                 	sbic	@0,@1
                                 	sec
                                 	sbis	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2P	; port,b		; carry to port
                                 	brcc	PC+2
                                 	sbi	@0,@1
                                 	brcs	PC+2
                                 	cbi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inverting bits ---
                                 .macro	INVB	; reg,bit		; inverse reg,bit
                                 	ldi	w,(1<<@1)
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	INVP	; port,bit		; inverse port,bit	
                                 	sbis	@0,@1
                                 	rjmp	PC+3
                                 	cbi	@0,@1
                                 	rjmp	PC+2
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INVC				; inverse carry	
                                 	brcs	PC+3
                                 	sec
                                 	rjmp	PC+2
                                 	clc
                                 	.endmacro
                                 
                                 ; --- setting a single bit ---
                                 .macro	SETBIT	; reg(0..7)
                                 ; in	reg (0..7)
                                 ; out	reg with bit (0..7) set to 1.
                                 ; 0=00000001
                                 ; 1=00000010
                                 ; ...
                                 ; 7=10000000
                                 	mov	w,@0
                                 	clr	@0
                                 	inc	@0
                                 	andi	w,0b111	
                                 	breq	PC+4
                                 	lsl	@0
                                 	dec	w
                                 	brne	PC-2
                                 	.endmacro
                                 
                                 ; --- logical operations with masks ---
                                 .macro	MOVMSK	; reg1,reg2,mask	; reg1 <- reg2 (mask)
                                 	ldi	w,~@2	
                                 	and	@0,w
                                 	ldi	w,@2
                                 	and	@1,w	
                                 	or	@0,@1
                                 	.endmacro	
                                 .macro	ANDMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	ori	w,~@2
                                 	and	@0,w
                                 	.endmacro	
                                 .macro	ORMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	andi	w,@2
                                 	or	@0,w
                                 	.endmacro
                                 	
                                 ; --- logical operations on bits ---
                                 .macro	ANDB	; r1,b1, r2,b2, r3,b3	; reg1,b1 <- reg2,b2 AND reg3,b3
                                 	set
                                 	sbrs	@4,@5	
                                 	clt
                                 	sbrs	@2,@3	
                                 	clt
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	ORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 OR reg3.b3
                                 	clt
                                 	sbrc	@4,@5	
                                 	set
                                 	sbrc	@2,@3	
                                 	set
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	EORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 XOR reg3.b3
                                 	sbrc	@4,@5
                                 	rjmp	f1
                                 f0:	bst	@2,@3	
                                 	rjmp	PC+4
                                 f1:	set
                                 	sbrc	@0,@1
                                 	clt
                                 	bld	@0,@0	
                                 	.endmacro
                                 	
                                 ; --- operations based on register bits ---
                                 .macro	FB0	; reg,bit		; bit=0
                                 	cbr	@0,1<<@1
                                 	.endmacro
                                 .macro	FB1	; reg,bit		; bit=1
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 .macro	_FB0	; reg,bit		; bit=0
                                 	ldi	w,~(1<<@1)
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_FB1	; reg,bit		; bit=1
                                 	ldi	w,1<<@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	SB0	; reg,bit,addr		; skip if bit=0
                                 	sbrc	@0,@1
                                 	.endmacro
                                 .macro	SB1	; reg,bit,addr		; skip if bit=1
                                 	sbrs	@0,@1
                                 	.endmacro
                                 .macro	JB0	; reg,bit,addr		; jump if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JB1	; reg,bit,addr		; jump if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CB0	; reg,bit,addr		; call if bit=0
                                 	sbrs	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	CB1	; reg,bit,addr		; call if bit=1
                                 	sbrc	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	WB0	; reg,bit		; wait if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WB1	; reg,bit		; wait if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RB0	; reg,bit		; return if bit=0
                                 	sbrs	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RB1	; reg,bit		; return if bit=1
                                 	sbrc	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if bit=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WB0T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrs	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if bit=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WB1T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrc	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 	
                                 ; --- operations based on port bits ---
                                 .macro	P0	; port,bit		; port=0
                                 	cbi	@0,@1
                                 	.endmacro
                                 .macro	P1	; port,bit		; port=1
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	SP0	; port,bit		; skip if port=0
                                 	sbic	@0,@1
                                 	.endmacro
                                 .macro	SP1	; port,bit		; skip if port=1
                                 	sbis	@0,@1
                                 	.endmacro
                                 .macro	JP0	; port,bit,addr		; jump if port=0
                                 	sbis	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JP1	; port,bit,addr		; jump if port=1
                                 	sbic	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CP0	; port,bit,addr		; call if port=0
                                 	sbis	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CP1	; port,bit,addr		; call if port=1
                                 	sbic	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	WP0	; port,bit		; wait if port=0
                                 	sbis	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WP1	; port,bit		; wait if port=1
                                 	sbic	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RP0	; port,bit		; return if port=0
                                 	sbis	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RP1	; port,bit		; return if port=1
                                 	sbic	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if port=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WP0T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbis	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if port=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WP1T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbic	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 
                                 ; ===========================
                                 ; 	multi-byte operations
                                 ; ===========================
                                 
                                 .macro	SWAP4			; swap 2 variables
                                 	mov	w ,@0
                                 	mov	@0,@4
                                 	mov	@4,w
                                 	mov	w ,@1
                                 	mov	@1,@5
                                 	mov	@5,w
                                 	mov	w ,@2
                                 	mov	@2,@6
                                 	mov	@6,w
                                 	mov	w ,@3
                                 	mov	@3,@7
                                 	mov	@7,w
                                 	.endmacro
                                 .macro	SWAP3
                                 	mov	w ,@0
                                 	mov	@0,@3
                                 	mov	@3,w
                                 	mov	w ,@1
                                 	mov	@1,@4
                                 	mov	@4,w
                                 	mov	w ,@2
                                 	mov	@2,@5
                                 	mov	@5,w
                                 	.endmacro
                                 .macro	SWAP2
                                 	mov	w ,@0
                                 	mov	@0,@2
                                 	mov	@2,w
                                 	mov	w ,@1
                                 	mov	@1,@3
                                 	mov	@3,w
                                 	.endmacro
                                 .macro	SWAP1
                                 	mov	w ,@0
                                 	mov	@0,@1
                                 	mov	@1,w
                                 	.endmacro
                                 
                                 .macro	LDX4	;r..r0		; load from (x+)
                                 	ld	@3,x+
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX3	;r..r0
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX2	;r..r0	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 	
                                 .macro	LDY4	;r..r0		; load from (y+)
                                 	ld	@3,y+
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY3	;r..r0
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY2	;r..r0	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 
                                 .macro	LDZ4	;r..r0		; load from (z+)
                                 	ld	@3,z+
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ3	;r..r0
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ2	;r..r0
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 
                                 .macro	STX4	;r..r0		; store to (x+)
                                 	st	x+,@3
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX3	;r..r0
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX2	;r..r0
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 	
                                 .macro	STY4	;r..r0		; store to (y+)
                                 	st	y+,@3
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY3	;r..r0
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY2	;r..r0	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 	
                                 .macro	STZ4	;r..r0		; store to (z+)
                                 	st	z+,@3
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ3	;r..r0
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ2	;r..r0	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 	
                                 .macro	STI4	;addr,k		; store immediate
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	ldi	w,byte4(@1)
                                 	sts	@0+3,w	
                                 	.endmacro	
                                 .macro	STI3	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	.endmacro	
                                 .macro	STI2	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	STI	;addr,k
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	INC4			; increment
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC3
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC2
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 
                                 .macro	DEC4			; decrement
                                 	ldi	w,0xff
                                 	add	@3,w
                                 	adc	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC3
                                 	ldi	w,0xff
                                 	add	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC2
                                 	ldi	w,0xff
                                 	add	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 
                                 .macro	CLR9			; clear (also clears the carry)
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	clr	@8
                                 	.endmacro
                                 .macro	CLR8
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	.endmacro
                                 .macro	CLR7
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	.endmacro
                                 .macro	CLR6
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	.endmacro
                                 .macro	CLR5
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	.endmacro
                                 .macro	CLR4
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	.endmacro
                                 .macro	CLR3
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	.endmacro
                                 .macro	CLR2
                                 	sub	@0,@0
                                 	clr	@1
                                 	.endmacro
                                 
                                 .macro	COM4			; one's complement
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	.endmacro
                                 .macro	COM3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	.endmacro
                                 .macro	COM2
                                 	com	@0
                                 	com	@1
                                 	.endmacro
                                 
                                 .macro	NEG4			; negation (two's complement)
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG2
                                 	com	@0
                                 	com	@1
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 	
                                 .macro	LDI4 	; r..r0, k	; load immediate
                                 	ldi	@3,  low(@4)
                                 	ldi	@2, high(@4)
                                 	ldi	@1,byte3(@4)
                                 	ldi	@0,byte4(@4)
                                 	.endmacro
                                 .macro	LDI3
                                 	ldi	@2,  low(@3)
                                 	ldi	@1, high(@3)
                                 	ldi	@0,byte3(@3)
                                 	.endmacro
                                 .macro	LDI2
                                 	ldi	@1,  low(@2)
                                 	ldi	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LDS4			; load direct from SRAM
                                 	lds	@3,@4
                                 	lds	@2,@4+1
                                 	lds	@1,@4+2
                                 	lds	@0,@4+3
                                 	.endmacro
                                 .macro	LDS3
                                 	lds	@2,@3
                                 	lds	@1,@3+1
                                 	lds	@0,@3+2
                                 	.endmacro
                                 .macro	LDS2
                                 	lds	@1,@2
                                 	lds	@0,@2+1
                                 	.endmacro
                                 
                                 .macro	STS4			; store direct to SRAM
                                 	sts	@0+0,@4
                                 	sts	@0+1,@3
                                 	sts	@0+2,@2
                                 	sts	@0+3,@1
                                 	.endmacro
                                 .macro	STS3
                                 	sts	@0+0,@3
                                 	sts	@0+1,@2
                                 	sts	@0+2,@1
                                 	.endmacro
                                 .macro	STS2
                                 	sts	@0+0,@2
                                 	sts	@0+1,@1
                                 	.endmacro
                                 
                                 .macro	STDZ4	; d, r3,r2,r1,r0
                                 	std	z+@0+0,@4
                                 	std	z+@0+1,@3
                                 	std	z+@0+2,@2
                                 	std	z+@0+3,@1
                                 	.endmacro
                                 .macro	STDZ3	; d, r2,r1,r0
                                 	std	z+@0+0,@3
                                 	std	z+@0+1,@2
                                 	std	z+@0+2,@1
                                 	.endmacro
                                 .macro	STDZ2	; d, r1,r0
                                 	std	z+@0+0,@2
                                 	std	z+@0+1,@1
                                 	.endmacro
                                 	
                                 .macro	LPM4			; load program memory
                                 	lpm
                                 	mov	@3,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM3
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM2
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 
                                 .macro	MOV4			; move between registers
                                 	mov	@3,@7
                                 	mov	@2,@6
                                 	mov	@1,@5
                                 	mov	@0,@4
                                 	.endmacro
                                 .macro	MOV3
                                 	mov	@2,@5
                                 	mov	@1,@4
                                 	mov	@0,@3
                                 	.endmacro
                                 .macro	MOV2
                                 	mov	@1,@3
                                 	mov	@0,@2
                                 	.endmacro
                                 
                                 .macro	ADD4			; add
                                 	add	@3,@7
                                 	adc	@2,@6
                                 	adc	@1,@5
                                 	adc	@0,@4
                                 	.endmacro
                                 .macro	ADD3
                                 	add	@2,@5
                                 	adc	@1,@4
                                 	adc	@0,@3
                                 	.endmacro
                                 .macro	ADD2
                                 	add	@1,@3
                                 	adc	@0,@2
                                 	.endmacro
                                 
                                 .macro	SUB4			; subtract
                                 	sub	@3,@7
                                 	sbc	@2,@6
                                 	sbc	@1,@5
                                 	sbc	@0,@4
                                 	.endmacro
                                 .macro	SUB3
                                 	sub	@2,@5
                                 	sbc	@1,@4
                                 	sbc	@0,@3
                                 	.endmacro
                                 .macro	SUB2
                                 	sub	@1,@3
                                 	sbc	@0,@2
                                 	.endmacro
                                 	
                                 .macro	CP4			; compare
                                 	cp	@3,@7
                                 	cpc	@2,@6
                                 	cpc	@1,@5
                                 	cpc	@0,@4
                                 	.endmacro
                                 .macro	CP3
                                 	cp	@2,@5
                                 	cpc	@1,@4
                                 	cpc	@0,@3
                                 	.endmacro
                                 .macro	CP2
                                 	cp	@1,@3
                                 	cpc	@0,@2
                                 	.endmacro
                                 
                                 .macro	TST4			; test
                                 	clr	w
                                 	cp	@3,w
                                 	cpc	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST3
                                 	clr	w
                                 	cp	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST2
                                 	clr	w
                                 	cp	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 
                                 .macro	ADDI4			; add immediate
                                 	subi	@3,  low(-@4)
                                 	sbci	@2, high(-@4)
                                 	sbci	@1,byte3(-@4)
                                 	sbci	@0,byte4(-@4)
                                 	.endmacro
                                 .macro	ADDI3
                                 	subi	@2,  low(-@3)
                                 	sbci	@1, high(-@3)
                                 	sbci	@0,byte3(-@3)
                                 	.endmacro
                                 .macro	ADDI2
                                 	subi	@1,  low(-@2)
                                 	sbci	@0, high(-@2)
                                 	.endmacro
                                 	
                                 .macro	SUBI4			; subtract immediate
                                 	subi	@3,  low(@4)
                                 	sbci	@2, high(@4)
                                 	sbci	@1,byte3(@4)
                                 	sbci	@0,byte4(@4)
                                 	.endmacro
                                 .macro	SUBI3
                                 	subi	@2,  low(@3)
                                 	sbci	@1, high(@3)
                                 	sbci	@0,byte3(@3)
                                 	.endmacro
                                 .macro	SUBI2
                                 	subi	@1,  low(@2)
                                 	sbci	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LSL5			; logical shift left
                                 	lsl	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL4
                                 	lsl	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL3
                                 	lsl	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL2
                                 	lsl	@1
                                 	rol	@0
                                 	.endmacro
                                 	
                                 .macro	LSR4			; logical shift right
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	LSR3
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	LSR2
                                 	lsr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ASR4			; arithmetic shift right
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ASR3
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ASR2
                                 	asr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ROL8			; rotate left through carry
                                 	rol	@7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 
                                 .macro	ROR8			; rotate right through carry
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	ror	@7
                                 	.endmacro
                                 .macro	ROR7
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	.endmacro
                                 .macro	ROR6
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	.endmacro
                                 .macro	ROR5
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	.endmacro	
                                 .macro	ROR4
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ROR3
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ROR2
                                 	ror	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	PUSH2
                                 	push	@0
                                 	push	@1
                                 	.endmacro	
                                 .macro	POP2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 
                                 .macro	PUSH3
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	.endmacro	
                                 .macro	POP3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 	
                                 .macro	PUSH4
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	push	@3
                                 	.endmacro	
                                 .macro	POP4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 	
                                 .macro	PUSH5
                                 	pop	@0
                                 	pop	@1
                                 	pop	@2
                                 	pop	@3
                                 	pop	@4
                                 	.endmacro	
                                 .macro	POP5
                                 	pop	@4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 
                                 ; --- SRAM operations ---
                                 .macro	INCS4	; sram		; increment SRAM 4-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 	brne	end
                                 	lds	w,@0+3
                                 	inc	w
                                 	sts	@0+3,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS3	; sram		; increment SRAM 3-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS2	; sram		; increment SRAM 2-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS	; sram		; increment SRAM 1-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	DECS4	; sram		; decrement SRAM 4-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	lds	u,@0+3
                                 	sbc	u,w
                                 	sts	@0+3,u
                                 	.endmacro
                                 .macro	DECS3	; sram		; decrement SRAM 3-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	.endmacro
                                 .macro	DECS2	; sram		; decrement SRAM 2-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	.endmacro
                                 .macro	DECS	; sram		; decrement
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	MOVS4	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	lds	w,@3+1
                                 	sts	@0+3,w	
                                 	.endmacro
                                 .macro	MOVS3	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	.endmacro
                                 .macro	MOVS2	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	MOVS	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	SEXT	; reg1,reg0	; sign extend
                                 	clr	@0
                                 	sbrc	@1,7
                                 	dec	@0
                                 	.endmacro
                                 
                                 ; =======================================
                                 ;	Jump/Call with constant arguments
                                 ; =======================================
                                 	
                                 ; --- calls with arguments a,b,XYZ ---
                                 .macro	CX	; subroutine,x
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CXY	; subroutine,x,y
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXZ	; subroutine,x,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	zl, low(@2)
                                 	ldi	zh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXYZ	; subroutine,x,y,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)
                                 	ldi	zl, low(@3)
                                 	ldi	zh,high(@3)		
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CW	; subroutine,w
                                 	ldi	w, @1
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CA	; subroutine,a
                                 	ldi	a0, @1
                                 	call	@0
                                 	.endmacro
                                 .macro	CAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rcall	@0
                                 	.endmacro
                                 
                                 ; --- jump with arguments w,a,b ---
                                 .macro	JW	; subroutine,w
                                 	ldi	w, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JA	; subroutine,a
                                 	ldi	a0, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rjmp	@0
                                 	.endmacro
                                 .list
                                 
                                 
                                 .include "m128def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 	; === definitions ===
                                 .equ	KPDD = DDRD
                                 .equ	KPDO = PORTD
                                 .equ	KPDI = PIND
                                 
                                 .equ	KPD_DELAY = 30	; msec, debouncing keys of keypad
                                 
                                 .def	wr0 = r2		; detected row in hex
                                 .def	wr1 = r1		; detected column in hex
                                 .def	mask = r14		; row mask indicating which row has been detected in bin
                                 .def	wr2 = r15		; semaphore: must enter LCD display routine, unary: 0 or other
                                 
                                 	; === interrupt vector table ===
                                 .org 0
000000 940c 06bc                 	jmp reset
000002 940c 0022                 	jmp	isr_ext_int0	; external interrupt INT0
000004 940c 0027                 	jmp	isr_ext_int1	; external interrupt INT1
000006 940c 002c                 	jmp isr_ext_int2
000008 940c 0031                 	jmp isr_ext_int3
                                 
                                 .org OVF0addr
000020 940c 0110                 	jmp overflow0
                                 
                                 	; === interrupt service routines ===
                                 
                                 isr_ext_int0:
000022 e001
000023 2e10                      	_LDI	wr1, 0x01		; detect row 1
000024 e001
000025 2ee0                      	_LDI	mask, 0b00000001
000026 c00f                      	rjmp	column_detect
                                 
                                 isr_ext_int1:
000027 e002
000028 2e10                      	_LDI	wr1, 0x02		; detect row 2
000029 e002
00002a 2ee0                      	_LDI	mask, 0b00000010
00002b c00a                      	rjmp	column_detect
                                 
                                 isr_ext_int2:		
00002c e004
00002d 2e10                      	_LDI	wr1, 0x04		; detect row 3 (LSB 0100)
00002e e004
00002f 2ee0                      	_LDI	mask, 0b00000100
000030 c005                      	rjmp	column_detect
                                 
                                 isr_ext_int3:
000031 e008
000032 2e10                      	_LDI	wr1, 0x08		; detect row 4 (LSB 1000)
000033 e008
000034 2ee0                      	_LDI	mask, 0b00001000
000035 c000                      	rjmp	column_detect
                                 
                                 
                                 column_detect:
000036 ef0f
000037 bb02                          OUTI    KPDO,0xff       ; bit4-7 driven high
                                 col7: ; X2: 369#
000038 e10e
000039 2e30
00003a e001
00003b 930f
00003c 923f
00003d e300
00003e 2e30
00003f e006
000040 943a
000041 f7f1
000042 943a
000043 950a
000044 f7d9
000045 903f
000046 910f
000047 943a
000048 f791
000049 950a
00004a f781                      	WAIT_MS KPD_DELAY
00004b e70f
00004c bb02                      	OUTI KPDO,0x7f ; check column 7
00004d e10e
00004e 2e30
00004f e001
000050 930f
000051 923f
000052 e300
000053 2e30
000054 e006
000055 943a
000056 f7f1
000057 943a
000058 950a
000059 f7d9
00005a 903f
00005b 910f
00005c 943a
00005d f791
00005e 950a
00005f f781                      	WAIT_MS KPD_DELAY
000060 b300                      	in w,KPDI
000061 210e                      	and w,mask
000062 2300                      	tst w
000063 f419                      	brne col6
000064 e400
000065 2e20                      	_LDI wr0,0x40 ; (MSB 0100)
000066 c08c                      	rjmp isr_return
                                 
                                 col6: ; X1: ABCD
000067 e10e
000068 2e30
000069 e001
00006a 930f
00006b 923f
00006c e300
00006d 2e30
00006e e006
00006f 943a
000070 f7f1
000071 943a
000072 950a
000073 f7d9
000074 903f
000075 910f
000076 943a
000077 f791
000078 950a
000079 f781                      	WAIT_MS KPD_DELAY
00007a eb0f
00007b bb02                      	OUTI KPDO,0xbf ; check column 6
00007c e10e
00007d 2e30
00007e e001
00007f 930f
000080 923f
000081 e300
000082 2e30
000083 e006
000084 943a
000085 f7f1
000086 943a
000087 950a
000088 f7d9
000089 903f
00008a 910f
00008b 943a
00008c f791
00008d 950a
00008e f781                      	WAIT_MS KPD_DELAY
00008f b300                      	in w,KPDI
000090 210e                      	and w,mask
000091 2300                      	tst w
000092 f419                      	brne col5
000093 e800
000094 2e20                      	_LDI wr0,0x80 ; (MSB 1000)
000095 c05d                      	rjmp isr_return
                                 
                                 col5: ; X3: 2580
000096 e10e
000097 2e30
000098 e001
000099 930f
00009a 923f
00009b e300
00009c 2e30
00009d e006
00009e 943a
00009f f7f1
0000a0 943a
0000a1 950a
0000a2 f7d9
0000a3 903f
0000a4 910f
0000a5 943a
0000a6 f791
0000a7 950a
0000a8 f781                      	WAIT_MS KPD_DELAY
0000a9 ed0f
0000aa bb02                      	OUTI KPDO,0xdf ; check column 5
0000ab e10e
0000ac 2e30
0000ad e001
0000ae 930f
0000af 923f
0000b0 e300
0000b1 2e30
0000b2 e006
0000b3 943a
0000b4 f7f1
0000b5 943a
0000b6 950a
0000b7 f7d9
0000b8 903f
0000b9 910f
0000ba 943a
0000bb f791
0000bc 950a
0000bd f781                      	WAIT_MS KPD_DELAY
0000be b300                      	in w,KPDI
0000bf 210e                      	and w,mask
0000c0 2300                      	tst w
0000c1 f419                      	brne col4
0000c2 e200
0000c3 2e20                      	_LDI wr0,0x20
0000c4 c02e                      	rjmp isr_return
                                 
                                 col4: ; X4: 147*
0000c5 e10e
0000c6 2e30
0000c7 e001
0000c8 930f
0000c9 923f
0000ca e300
0000cb 2e30
0000cc e006
0000cd 943a
0000ce f7f1
0000cf 943a
0000d0 950a
0000d1 f7d9
0000d2 903f
0000d3 910f
0000d4 943a
0000d5 f791
0000d6 950a
0000d7 f781                      	WAIT_MS KPD_DELAY
0000d8 ee0f
0000d9 bb02                      	OUTI KPDO,0xef ; check column 4
0000da e10e
0000db 2e30
0000dc e001
0000dd 930f
0000de 923f
0000df e300
0000e0 2e30
0000e1 e006
0000e2 943a
0000e3 f7f1
0000e4 943a
0000e5 950a
0000e6 f7d9
0000e7 903f
0000e8 910f
0000e9 943a
0000ea f791
0000eb 950a
0000ec f781                      	WAIT_MS KPD_DELAY
0000ed b300                      	in w,KPDI
0000ee 210e                      	and w,mask
0000ef 2300                      	tst w
0000f0 f411                      	brne isr_return
0000f1 e100
0000f2 2e20                      	_LDI wr0,0x10
                                  
                                 isr_return:
0000f3 e01a                      	ldi _w,10 ; sound feedback of key pressed acknowledge
                                 beep01:    
0000f4 ef0f
0000f5 2ef0                          _LDI    wr2,0xff
0000f6 e525                      	ldi a0, re2
0000f7 e16e                      	ldi b0, 30 ; 2.5ms*30=75ms
0000f8 940e 05e5                 	call sound
0000fa ec08
0000fb 2e30
0000fc e001
0000fd 930f
0000fe 923f
0000ff e300
000100 2e30
000101 e006
000102 943a
000103 f7f1
000104 943a
000105 950a
000106 f7d9
000107 903f
000108 910f
000109 943a
00010a f791
00010b 950a
00010c f781                      	WAIT_MS 200
00010d e00f
00010e bb02                      	OUTI	KPDO,0x0f
00010f 9518                          reti
                                 
                                 overflow0:
000110 e000
000111 bf03                      	OUTI TCCR0, 0
000112 9518                      	reti
                                 
                                 .include "kpd4x4bis.asm"
                                 
                                 ; === initialization and configuration ===
                                 
                                 reset_kpd:	
000113 ef00
000114 bb01                      	OUTI	KPDD,0xf0		; bit0-3 pull-up and bits4-7 driven low
000115 e00f
000116 bb02                      	OUTI	KPDO,0x0f		;>(needs the two lines)
000117 ef0f
000118 bb07                      	OUTI	DDRB,0xff		; turn on LEDs
000119 e00f
00011a bf09                      	OUTI	EIMSK,0x0f		; enable INT0-INT3
00011b e000
00011c bf0a                      	OUTI	EICRB,0b0		;>at low level
                                 	
                                 
00011d 2422                      	clr		wr0
00011e 2411                      	clr		wr1
00011f 24ff                      	clr		wr2
                                 
000120 2733                      	clr		a1				
000121 2744                      	clr		a2
000122 2755                      	clr		a3
000123 2777                      	clr		b1
000124 2788                      	clr		b2
000125 2799                      	clr		b3
                                 
000126 9478                      	sei
000127 940c 0129                 	jmp	main_kpd				; not useful in this case, kept for modularity
                                 
                                 	; === main program ===
                                 main_kpd:
                                 
000129 20ff                      	tst		wr2				; check flag/semaphore
00012a f3f1                      	breq	main_kpd			; branch to main as long as no key pressed
00012b 24ff                      	clr		wr2				; clear wr2 to avoid detecting key pressed once back at beginning of main
                                 
00012c 2722                      	clr		a0
00012d 0d21                      	add		a0, wr1			; col
00012e 0d22                      	add		a0, wr0			; row
00012f 2766                      	clr b0 ; used to compute offset to LUT
                                 	; offset due to low nibble (row)
000130 2e82                      	mov c0, a0
                                 
000131 fd21                      	sbrc a0, 1
000132 5f6c                      	subi b0, -4
000133 fd22                      	sbrc a0, 2
000134 5f68                      	subi b0, -8
000135 fd23                      	sbrc a0, 3
000136 5f64                      	subi b0, -12
                                 	; offset due to high nibble (col)
000137 fd25                      	sbrc a0, 5
000138 5f6f                      	subi b0, -1
000139 fd26                      	sbrc a0, 6
00013a 5f6e                      	subi b0, -2
00013b fd27                      	sbrc a0, 7
00013c 5f6d                      	subi b0, -3
                                 
00013d 2fe6                      	mov zl, b0
00013e 27ff                      	clr zh
00013f 5ee2                      	subi zl, low(-2*KeySet01)
000140 4ffc                      	sbci zh, high(-2*KeySet01)
000141 95c8                      	lpm
000142 2d60                      	mov b0, r0
000143 9508                      	ret
                                 .include "lcd.asm"
                                 
                                 ; purpose  LCD HD44780U library
                                 ; ATmega 128 and Atmel Studio 7.0 compliant
                                 
                                 ; === definitions ===
                                 .equ	LCD_IR	= 0x8000	; address LCD instruction reg
                                 .equ	LCD_DR	= 0xc000	; address LCD data register
                                 
                                 ; === subroutines ===
                                 LCD_wr_ir:
                                 ; in	w (byte to write to LCD IR)
000144 9030 8000                 	lds	u, LCD_IR		; read IR to check busy flag  (bit7)
000146 fc37
000147 cffc                      	JB1	u,7,LCD_wr_ir	; Jump if Bit=1 (still busy)
000148 d003                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000149 9300 8000                 	sts	LCD_IR, w		; store w in IR
00014b 9508                      	ret
                                 	
                                 lcd_4us:
00014c d000                      	rcall	lcd_2us		; recursive call		
                                 lcd_2us:
00014d 0000                      	nop					; rcall(3) + nop(1) + ret(4) = 8 cycles (2us)
00014e 9508                      	ret
                                 
                                 LCD:
                                 LCD_putc:
00014f 302d
000150 f179                      	JK	a0,CR,LCD_cr	; Jump if a0=CR
000151 302a
000152 f1b9                      	JK	a0,LF,LCD_lf	; Jump if a0=LF
                                 LCD_wr_dr:
                                 ; in	a0 (byte to write to LCD DR)
000153 9100 8000                 	lds	w, LCD_IR		; read IR to check busy flag  (bit7)
000155 fd07
000156 cffc                      	JB1	w,7,LCD_wr_dr	; Jump if Bit=1 (still busy)
000157 dff4                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000158 9320 c000                 	sts	LCD_DR, a0		; store a0 in DR
00015a 9508                      	ret	
                                 	
00015b e001
00015c cfe7                      LCD_clear:		JW	LCD_wr_ir, 0b00000001		; clear display
00015d e002
00015e cfe5                      LCD_home:		JW	LCD_wr_ir, 0b00000010		; return home
00015f e100
000160 cfe3                      LCD_cursor_left:	JW	LCD_wr_ir, 0b00010000	; move cursor to left
000161 e104
000162 cfe1                      LCD_cursor_right:	JW	LCD_wr_ir, 0b00010100	; move cursor to right
000163 e108
000164 cfdf                      LCD_display_left:	JW	LCD_wr_ir, 0b00011000	; shifts display to left
000165 e10c
000166 cfdd                      LCD_display_right:	JW	LCD_wr_ir, 0b00011100	; shifts display to right
000167 e00d
000168 cfdb                      LCD_blink_on:		JW	LCD_wr_ir, 0b00001101	; Display=1,Cursor=0,Blink=1
000169 e00c
00016a cfd9                      LCD_blink_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
00016b e00e
00016c cfd7                      LCD_cursor_on:		JW	LCD_wr_ir, 0b00001110	; Display=1,Cursor=1,Blink=0
00016d e00c
00016e cfd5                      LCD_cursor_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
00016f e00f
000170 cfd3                      LCD_cursorblink: 	JW	LCD_wr_ir, 0b00001111	; Display=1,Cursor=1,Blink=1	
                                 LCD_init:
000171 b705                      	in	w,MCUCR					; enable access to ext. SRAM
000172 6c00                      	sbr	w,(1<<SRE)+(1<<SRW10)
000173 bf05                      	out	MCUCR,w
000174 e001
000175 dfce                      	CW	LCD_wr_ir, 0b00000001	; clear display
000176 e006
000177 dfcc                      	CW	LCD_wr_ir, 0b00000110	; entry mode set (Inc=1, Shift=0)
000178 e00c
000179 dfca                      	CW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0	
00017a e308
00017b dfc8                      	CW	LCD_wr_ir, 0b00111000	; 8bits=1, 2lines=1, 5x8dots=0
00017c 9508                      	ret
                                 
                                 LCD_pos:
                                 ; in	a0 = position (0x00..0x0f first line, 0x40..0x4f second line)
00017d 2f02                      	mov	w,a0
00017e 6800                      	ori	w,0b10000000
00017f cfc4                      	rjmp	LCD_wr_ir
                                 
                                 LCD_cr:
                                 ; moving the cursor to the beginning of the line (carriage return)
000180 9100 8000                 	lds	w, LCD_IR			; read IR to check busy flag  (bit7)
000182 fd07
000183 cffc                      	JB1	w,7,LCD_cr			; Jump if Bit=1 (still busy)
000184 7400                      	andi	w,0b01000000	; keep bit6 (begin of line 1/2)
000185 6800                      	ori	w,0b10000000		; write address command
000186 dfc5                      	rcall	lcd_4us			; delay to increment DRAM addr counter
000187 9300 8000                 	sts	LCD_IR,w			; store in IR
000189 9508                      	ret
                                 
                                 LCD_lf:
                                 ; moving the cursor to the beginning of the line 2 (line feed)
00018a 932f                      	push	a0				; safeguard a0
00018b e420                      	ldi	a0,$40				; load position $40 (begin of line 2)
00018c dff0                      	rcall	LCD_pos			; set cursor position
00018d 912f                      	pop	a0					; restore a0
                                 .include "string.asm"
00018e 9508                      
                                 ; AssemblerApplication1.asm
                                 ;
                                 ; Created: 30/04/2024 10:34:37
                                 ; Author : renuka
                                 ; File containing all strings to 
                                 ; print on LCD screen
                                 
                                 
                                 .cseg
                                 ;.org 
                                 ; Keypad LUT
                                 KeySet01:
00018f 3231
000190 4133
000191 3534
000192 4236
000193 3837
000194 4339
000195 302a
000196 4423
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(14): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000197 0000                      .db "123A456B789C*0#D", 0 
                                 
                                 ; Menu of game
                                 str0:
000198 4557
000199 434c
00019a 4d4f
00019b 2045
00019c 4f54
00019d 0020                      .db "WELCOME TO ", 0
                                 str1:
00019e 434d
00019f 2055
0001a0 4150
0001a1 5452
0001a2 0059                      .db "MCU PARTY", 0
                                 str2:
0001a3 2e41
0001a4 5020
0001a5 414c
0001a6 2059
0001a7 4147
0001a8 454d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(22): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001a9 0000                      .db "A. PLAY GAME", 0
                                 str3:
0001aa 2e42
0001ab 4f20
0001ac 4550
0001ad 204e
0001ae 4153
0001af 4546
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(24): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001b0 0000                      .db "B. OPEN SAFE", 0
                                 
                                 ; general
                                 strwelcome:
0001b1 6557
0001b2 636c
0001b3 6d6f
0001b4 2065
0001b5 6f74
0001b6 7420
0001b7 6568
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(28): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001b8 0000                      .db "Welcome to the",0
                                 
                                 strivia:
0001b9 7274
0001ba 7669
0001bb 6169
0001bc 6720
0001bd 6d61
0001be 2065
0001bf 293a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(31): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001c0 0000                      .db "trivia game :)",0
                                 
                                 strlava:
0001c1 6f62
0001c2 7261
0001c3 2064
0001c4 7369
0001c5 6c20
0001c6 7661
0001c7 2061
0001c8 293a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(34): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001c9 0000                      .db "board is lava :)",0
                                 
                                 strdance:
0001ca 656b
0001cb 7079
0001cc 6461
0001cd 6420
0001ce 6e61
0001cf 6563
0001d0 3a20
0001d1 0029                      .db "keypad dance :)",0
                                 
                                 strcorrect:
0001d2 6f43
0001d3 7272
0001d4 6365
0001d5 2174
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(40): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001d6 0000                      .db "Correct!",0
                                 
                                 strfalse:
0001d7 6146
0001d8 736c
0001d9 2165
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(43): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001da 0000                      .db "False!",0
                                 
                                 strivia2:
0001db 6e41
0001dc 7773
0001dd 7265
0001de 3520
0001df 312f
0001e0 2030
0001e1 6f63
0001e2 002d                      .db "Answer 5/10 co-",0
                                 
                                 strivia3:
0001e3 7272
0001e4 6365
0001e5 6c74
0001e6 2079
0001e7 6f74
0001e8 7720
0001e9 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(49): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001ea 0000                      .db "rrectly to win",0
                                 
                                 strlava2:
0001eb 6957
0001ec 206e
0001ed 2f32
0001ee 2033
0001ef 6f74
0001f0 7720
0001f1 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(52): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001f2 0000                      .db "Win 2/3 to win",0
                                 
                                 strclue1a:
0001f3 7331
0001f4 2074
0001f5 6c63
0001f6 6575
0001f7 003a                      .db "1st clue:",0
                                 
                                 strclue1b:
0001f8 4e53
0001f9 574f
0001fa 5720
0001fb 4948
0001fc 4554
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(58): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001fd 0000                      .db "SNOW WHITE",0
                                 
                                 clue1answer:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(61): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001fe 0014                      .db $14 ;7
                                 
                                 strclue2a:
0001ff 6e32
000200 2064
000201 6c63
000202 6575
000203 003a                      .db "2nd clue:",0
                                 
                                 strclue2b:
000204 754d
000205 6b73
000206 7465
000207 6565
000208 7372
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(67): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000209 0000                      .db "Musketeers",0
                                 
                                 clue2answer:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(70): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00020a 0041                      .db $41 ;3
                                 
                                 strclue3:
00020b 7233
00020c 2064
00020d 6c63
00020e 6575
00020f 203a
000210 3228
000211 6964
000212 2967
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(73): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000213 0000                      .db "3rd clue: (2dig)",0
                                 
                                 strclue3b:
000214 614b
000215 6e74
000216 7369
000217 2073
000218 7645
000219 7265
00021a 6564
00021b 6e65
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(76): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00021c 0000                      .db "Katniss Everdeen",0
                                 
                                 clue3answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(79): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00021d 0011                      .db $11 ;1
                                 
                                 clue3answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(82): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00021e 0021                      .db $21 ;2
                                 
                                 strwin1:
00021f 4f43
000220 474e
000221 4152
000222 5554
000223 414c
000224 4954
000225 4e4f
000226 0053                      .db "CONGRATULATIONS",0
                                 
                                 strwin2:
000227 4f59
000228 2055
000229 4957
00022a 004e                      .db "YOU WIN",0
                                 
                                 strlose1:
00022b 4f59
00022c 2055
00022d 4f4c
00022e 4553
00022f 002c                      .db "YOU LOSE,",0
                                 
                                 strlose2:
000230 5254
000231 2059
000232 4741
000233 4941
000234 004e                      .db "TRY AGAIN",0
                                 
                                 ; Choose games
                                 strgame1:
000235 2e41
000236 5420
000237 4952
000238 4956
000239 2041
00023a 5551
00023b 5a49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(98): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00023c 0000                      .db "A. TRIVIA QUIZ", 0
                                 strgame2:
00023d 2e42
00023e 4c20
00023f 5641
000240 2041
000241 4f42
000242 5241
000243 0044                      .db "B. LAVA BOARD", 0
                                 strgame3:
000244 2e43
000245 4b20
000246 5945
000247 4150
000248 2044
000249 4144
00024a 434e
00024b 0045                      .db "C. KEYPAD DANCE",0
                                 
                                 ; Open safe
                                 str6:
00024c 4e45
00024d 4554
00024e 2052
00024f 4150
000250 5353
000251 4f43
000252 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(106): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000253 0000                      .db "ENTER PASSCODE", 0
                                 
                                 strpasscorr:
000254 4f43
000255 5252
000256 4345
000257 2054
000258 4150
000259 5353
00025a 4f43
00025b 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(109): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00025c 0000                      .db "CORRECT PASSCODE",0
                                 
                                 strpassincorr:
00025d 4e49
00025e 4f43
00025f 5252
000260 4345
000261 0054                      .db "INCORRECT", 0
                                 
                                 strpassincorrbis:
000262 4150
000263 5353
000264 4f43
000265 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(115): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000266 0000                      .db "PASSCODE",0
                                 
                                 str8:
000267 4f43
000268 474e
000269 4152
00026a 5554
00026b 414c
00026c 4954
00026d 4e4f
00026e 2c53
00026f 0020                      .db "CONGRATULATIONS, ", 0
                                 str9:
000270 4f59
000271 2055
000272 4957
000273 204e
000274 4854
000275 5349
000276 4720
000277 4d41
000278 2045
000279 0021                      .db "YOU WIN THIS GAME !", 0
                                 str10:
00027a 4854
00027b 4e41
00027c 534b
00027d 4620
00027e 524f
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(122): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00027f 0000                      .db "THANKS FOR", 0
                                 str11:
000280 4c50
000281 5941
000282 4e49
000283 2147
000284 3a20
000285 0044                      .db "PLAYING! :D", 0
                                 
                                 ; Quiz trivia
                                 ; Question 1
                                 striviaQ1:
000286 6857
000287 206f
000288 7277
000289 746f
00028a 2065
00028b 6874
00028c 0065                      .db "Who wrote the", 0
                                 striviaQ12:
00028d 6f73
00028e 676e
00028f 2720
000290 6874
000291 6972
000292 6c6c
000293 7265
000294 3f27
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(131): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000295 0000                      .db "song 'thriller'?", 0
                                 strivia1A:
000296 2e41
000297 5020
000298 414c
000299 4259
00029a 494f
00029b 4320
00029c 5241
00029d 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(133): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00029e 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia1B:
00029f 2e42
0002a0 5420
0002a1 4152
0002a2 5943
0002a3 4320
0002a4 4148
0002a5 4d50
0002a6 4e41
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(135): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002a7 0000                      .db "B. TRACY CHAPMAN", 0
                                 strivia1C:
0002a8 2e43
0002a9 4120
0002aa 202e
0002ab 4353
0002ac 4d48
0002ad 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(137): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002ae 0000                      .db "C. A. SCHMID", 0
                                 strivia1D:
0002af 2e44
0002b0 4d20
0002b1 202e
0002b2 414a
0002b3 4b43
0002b4 4f53
0002b5 004e                      .db "D. M. JACKSON", 0
                                 answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(141): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002b6 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 2
                                 striviaQ2:
0002b7 6857
0002b8 206f
0002b9 6c70
0002ba 7961
0002bb 0073                      .db "Who plays", 0
                                 striviaQ22:
0002bc 6548
0002bd 6d72
0002be 6f69
0002bf 656e
0002c0 003f                      .db "Hermione?", 0
                                 strivia2A:
0002c1 2e41
0002c2 4520
0002c3 4d4d
0002c4 2041
0002c5 4157
0002c6 5354
0002c7 4e4f
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(149): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002c8 0000                      .db "A. EMMA WATSON", 0
                                 strivia2B:
0002c9 2e42
0002ca 4520
0002cb 4d4d
0002cc 2041
0002cd 5453
0002ce 4e4f
0002cf 0045                      .db "B. EMMA STONE", 0
                                 strivia2C:
0002d0 2e43
0002d1 5020
0002d2 414c
0002d3 4259
0002d4 494f
0002d5 4320
0002d6 5241
0002d7 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(153): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002d8 0000                      .db "C. PLAYBOI CARTI", 0
                                 strivia2D:
0002d9 2e44
0002da 5a20
0002db 454f
0002dc 5320
0002dd 4c41
0002de 4144
0002df 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(155): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002e0 0000                      .db "D. ZOE SALDANA", 0
                                 answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(157): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002e1 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 3
                                 striviaQ3:
0002e2 6857
0002e3 6369
0002e4 2068
0002e5 6162
0002e6 646e
0002e7 7720
0002e8 6f72
0002e9 6574
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(161): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002ea 0000                      .db "Which band wrote", 0
                                 striviaQ32:
0002eb 6827
0002ec 7965
0002ed 7920
0002ee 756f
0002ef 2027
0002f0 003f                      .db "'hey you' ?", 0
                                 strivia3A:
0002f1 2e41
0002f2 5020
0002f3 414c
0002f4 4259
0002f5 494f
0002f6 4320
0002f7 5241
0002f8 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(165): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002f9 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia3B:
0002fa 2e42
0002fb 4c20
0002fc 4445
0002fd 5a20
0002fe 5045
0002ff 4c50
000300 4e49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(167): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000301 0000                      .db "B. LED ZEPPLIN", 0
                                 strivia3C:
000302 2e43
000303 4a20
000304 554f
000305 4e52
000306 5945
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(169): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000307 0000                      .db "C. JOURNEY", 0
                                 strivia3D:
000308 2e44
000309 5020
00030a 4e49
00030b 204b
00030c 4c46
00030d 594f
00030e 0044                      .db "D. PINK FLOYD", 0
                                 answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(173): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00030f 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 4
                                 striviaQ4:
000310 6857
000311 206f
000312 7277
000313 746f
000314 2065
000315 4127
000316 7269
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(177): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000317 0000                      .db "Who wrote 'Air", 0
                                 striviaQ42:
000318 6e6f
000319 4720
00031a 7320
00031b 7274
00031c 6e69
00031d 2767
00031e 003f                      .db "on G string'?", 0
                                 strivia4A:
00031f 2e41
000320 5020
000321 414c
000322 4259
000323 494f
000324 4320
000325 5241
000326 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(181): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000327 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia4B:
000328 2e42
000329 4220
00032a 4545
00032b 4854
00032c 564f
00032d 4e45
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(183): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00032e 0000                      .db "B. BEETHOVEN", 0
                                 strivia4C:
00032f 2e43
000330 5320
000331 4843
000332 4255
000333 5245
000334 0054                      .db "C. SCHUBERT", 0
                                 strivia4D:
000335 2e44
000336 4a20
000337 532e
000338 202e
000339 4142
00033a 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(187): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00033b 0000                      .db "D. J.S. BACH", 0
                                 answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(189): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00033c 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 5
                                 striviaQ5:
00033d 6857
00033e 206f
00033f 6574
000340 6361
000341 6568
000342 0073                      .db "Who teaches", 0
                                 striviaQ52:
000343 434d
000344 2055
000345 6562
000346 7473
000347 003f                      .db "MCU best?", 0
                                 strivia5A:
000348 2e41
000349 5020
00034a 414c
00034b 4259
00034c 494f
00034d 4320
00034e 5241
00034f 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(197): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000350 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia5B:
000351 2e42
000352 4120
000353 202e
000354 4353
000355 4d48
000356 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(199): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000357 0000                      .db "B. A. SCHMID", 0
                                 strivia5C:
000358 2e43
000359 4d20
00035a 202e
00035b 4c41
00035c 0049                      .db "C. M. ALI", 0
                                 strivia5D:
00035d 2e44
00035e 4320
00035f 2052
000360 0037                      .db "D. CR 7", 0
                                 answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(205): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000361 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 6
                                 striviaQ6:
000362 6857
000363 206f
000364 6f77
000365 206e
000366 6874
000367 2065
000368 3032
000369 3232
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(209): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00036a 0000                      .db "Who won the 2022", 0
                                 striviaQ62:
00036b 4946
00036c 4146
00036d 5720
00036e 726f
00036f 646c
000370 4320
000371 7075
000372 003f                      .db "FIFA World Cup?", 0
                                 strivia6A:
000373 2e41
000374 5020
000375 414c
000376 4259
000377 494f
000378 4320
000379 5241
00037a 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(213): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00037b 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia6B:
00037c 2e42
00037d 5320
00037e 4957
00037f 5a54
000380 5245
000381 414c
000382 444e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(215): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000383 0000                      .db "B. SWITZERLAND", 0
                                 strivia6C:
000384 2e43
000385 4120
000386 4752
000387 4e45
000388 4954
000389 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(217): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00038a 0000                      .db "C. ARGENTINA", 0
                                 strivia6D:
00038b 2e44
00038c 4620
00038d 4152
00038e 434e
00038f 0045                      .db "D. FRANCE", 0
                                 answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(221): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000390 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 7
                                 striviaQ7:
000391 6857
000392 6369
000393 2068
000394 6964
000395 6873
000396 6920
000397 0073                      .db "Which dish is", 0
                                 striviaQ72:
000398 6f6e
000399 2074
00039a 7773
00039b 7369
00039c 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(227): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00039d 0000                      .db "not swiss?", 0
                                 strivia7A:
00039e 2e41
00039f 5020
0003a0 414c
0003a1 4259
0003a2 494f
0003a3 4320
0003a4 5241
0003a5 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(229): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003a6 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia7B:
0003a7 2e42
0003a8 5220
0003a9 4341
0003aa 454c
0003ab 5454
0003ac 0045                      .db "B. RACLETTE", 0
                                 strivia7C:
0003ad 2e43
0003ae 4620
0003af 4e4f
0003b0 5544
0003b1 0045                      .db "C. FONDUE", 0
                                 strivia7D:
0003b2 2e44
0003b3 5220
0003b4 454f
0003b5 5453
0003b6 0049                      .db "D. ROESTI", 0
                                 answer7:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(237): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003b7 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 8
                                 striviaQ8:
0003b8 6857
0003b9 7461
0003ba 7327
0003bb 7420
0003bc 6568
0003bd 6320
0003be 7061
0003bf 2d69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(241): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003c0 0000                      .db "What's the capi-", 0
                                 striviaQ82:
0003c1 6174
0003c2 206c
0003c3 666f
0003c4 4c20
0003c5 6f61
0003c6 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(243): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003c7 0000                      .db "tal of Laos?", 0
                                 strivia8A:
0003c8 2e41
0003c9 4c20
0003ca 4f41
0003cb 0053                      .db "A. LAOS", 0
                                 strivia8B:
0003cc 2e42
0003cd 5620
0003ce 4549
0003cf 544e
0003d0 4149
0003d1 454e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(247): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003d2 0000                      .db "B. VIENTIANE", 0
                                 strivia8C:
0003d3 2e43
0003d4 5620
0003d5 4e45
0003d6 4349
0003d7 0045                      .db "C. VENICE", 0
                                 strivia8D:
0003d8 2e44
0003d9 5020
0003da 414c
0003db 4259
0003dc 494f
0003dd 4320
0003de 5241
0003df 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(251): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003e0 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer8:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(253): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003e1 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 9
                                 striviaQ9:
0003e2 6857
0003e3 7461
0003e4 7327
0003e5 7420
0003e6 6568
0003e7 6220
0003e8 7365
0003e9 0074                      .db "What's the best", 0
                                 striviaQ92:
0003ea 6573
0003eb 7463
0003ec 6f69
0003ed 206e
0003ee 7461
0003ef 4520
0003f0 4650
0003f1 3f4c
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(259): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003f2 0000                      .db "section at EPFL?", 0
                                 strivia9A:
0003f3 2e41
0003f4 4c20
0003f5 4649
0003f6 2045
0003f7 4353
0003f8 4549
0003f9 434e
0003fa 5345
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(261): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003fb 0000                      .db "A. LIFE SCIENCES", 0
                                 strivia9B:
0003fc 2e42
0003fd 4d20
0003fe 4349
0003ff 4f52
000400 4554
000401 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(263): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000402 0000                      .db "B. MICROTECH", 0
                                 strivia9C:
000403 2e43
000404 4520
000405 454c
000406 0043                      .db "C. ELEC", 0
                                 strivia9D:
000407 2e44
000408 5020
000409 414c
00040a 4259
00040b 494f
00040c 4320
00040d 5241
00040e 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(267): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00040f 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer9:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(269): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000410 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 10
                                 striviaQ10:
000411 6857
000412 206f
000413 7277
000414 746f
000415 2065
000416 6874
000417 0065                      .db "Who wrote the", 0
                                 striviaQ102:
000418 6f73
000419 676e
00041a 2720
00041b 6b73
00041c 2779
00041d 003f                      .db "song 'sky'?", 0
                                 strivia10A:
00041e 2e41
00041f 4b20
000420 4e41
000421 4559
000422 5720
000423 5345
000424 0054                      .db "A. KANYE WEST", 0
                                 strivia10B:
000425 2e42
000426 5020
000427 414c
000428 4259
000429 494f
00042a 4320
00042b 5241
00042c 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(279): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00042d 0000                      .db "B. PLAYBOI CARTI", 0
                                 strivia10C:
00042e 2e43
00042f 4120
000430 202e
000431 4353
000432 4d48
000433 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(281): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000434 0000                      .db "C. A. SCHMID", 0
                                 strivia10D:
000435 2e44
000436 5420
000437 5941
000438 4f4c
000439 2052
00043a 5753
00043b 4649
00043c 0054                      .db "D. TAYLOR SWIFT", 0
                                 answer10:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(285): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00043d 0082                      .db 0x82 ; 0xfb
                                 
                                 ; THE BOARD IS LAVA
                                 strlava3:
00043e 6441
00043f 2064
000440 2e30
000441 4335
000442 6920
000443 206e
000444 7338
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(289): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000445 0000                      .db "Add 0.5C in 8s",0
                                 
                                 strlava4:
000446 6441
000447 2064
000448 2e30
000449 2d35
00044a 4331
00044b 6920
00044c 206e
00044d 7338
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(292): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00044e 0000                      .db "Add 0.5-1C in 8s",0
                                 
                                 strlava5:
00044f 6441
000450 2064
000451 4331
000452 6920
000453 206e
000454 7338
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(295): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000455 0000                      .db "Add 1C in 8s",0
                                 
                                 strlavawin1:
000456 4f59
000457 2055
000458 4957
000459 214e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(298): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00045a 0000                      .db "YOU WIN!",0
                                 
                                 strlavawin2:
00045b 4f43
00045c 474e
00045d 4152
00045e 5554
00045f 414c
000460 4954
000461 4e4f
000462 2153
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(301): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000463 0000                      .db "CONGRATULATIONS!",0
                                 
                                 strlavalost:
000464 7449
000465 7327
000466 6620
000467 6572
000468 7a65
000469 6e69
00046a 2167
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(304): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00046b 0000                      .db "It's freezing!",0
                                 
                                 strlavahot:
00046c 2032
00046d 6f68
00046e 2074
00046f 6f74
000470 6820
000471 6e61
000472 6c64
000473 2165
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(307): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000474 0000                      .db "2 hot to handle!",0
                                 
                                 ; DANCE
                                 strdance2:
000475 6f43
000476 656d
000477 6420
000478 6e61
000479 6563
00047a 202c
00047b 6f6e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(311): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00047c 0000                      .db "Come dance, no",0
                                 
                                 strdance3:
00047d 7265
00047e 6f72
00047f 7372
000480 6120
000481 6c6c
000482 776f
000483 6465
000484 0021                      .db "errors allowed!",0
                                 
                                 strdance4:
000485 3d3d
000486 523d
000487 7065
000488 6165
000489 2074
00048a 6874
00048b 3d65
00048c 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(317): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00048d 0000                      .db "===Repeat the===",0
                                 
                                 strdance5:
00048e 3d3d
00048f 3d3d
000490 6573
000491 7571
000492 6e65
000493 6563
000494 3d3d
000495 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(320): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000496 0000                      .db "====sequence====",0
                                 
                                 strdance_game1:
000497 3d3d
000498 3d3d
000499 3d3d
00049a 3735
00049b 3d42
00049c 3d3d
00049d 3d3d
00049e 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(323): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00049f 0000                      .db "======57B=======",0
                                 
                                 game1answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(326): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004a0 0022                      .db $22 ;5
                                 game1answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(328): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004a1 0014                      .db $14 ;7
                                 game1answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(330): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004a2 0082                      .db $82 ;B
                                 
                                 strdance_game2:
0004a3 3d3d
0004a4 3d3d
0004a5 303d
0004a6 3941
0004a7 3343
0004a8 3d44
0004a9 3d3d
0004aa 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(333): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ab 0000                      .db "=====0A9C3D=====",0
                                 
                                 game2answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(336): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ac 0028                      .db $28 ;0
                                 game2answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(338): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ad 0081                      .db $81 ;A
                                 game2answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(340): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ae 0044                      .db $44 ;9
                                 game2answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(342): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004af 0084                      .db $84 ;C
                                 game2answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(344): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004b0 0041                      .db $41 ;3
                                 game2answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(346): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004b1 0088                      .db $88 ;D
                                 
                                 strdance_game3:
0004b2 3d3d
0004b3 393d
0004b4 3932
0004b5 4230
0004b6 4144
0004b7 3023
0004b8 3d34
0004b9 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(349): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ba 0000                      .db "===9290BDA#04===",0
                                 
                                 game3answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(352): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004bb 0044                      .db $44 ;9
                                 game3answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(354): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004bc 0021                      .db $21 ;2
                                 game3answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(356): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004bd 0044                      .db $44 ;9
                                 game3answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(358): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004be 0028                      .db $28 ;0
                                 game3answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(360): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004bf 0082                      .db $82 ;B
                                 game3answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(362): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004c0 0088                      .db $88 ;D
                                 game3answer7:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(364): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004c1 0081                      .db $81 ;A
                                 game3answer8:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(366): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004c2 0048                      .db $48 ;#
                                 game3answer9:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(368): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004c3 0028                      .db $28 ;0
                                 game3answer10:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(370): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004c4 0012                      .db $12 ;4
                                 
                                 strdance_:
0004c5 3d3d
0004c6 3d3d
0004c7 3d3d
0004c8 3d3d
0004c9 3d3d
0004ca 3d3d
0004cb 3d3d                      .include "subroutines.asm"
0004cc 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm(1): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm' included form here
0004cd 0000                      
                                  * subroutines.asm
                                  *
                                  *  Created: 30/04/2024 11:21:07
                                  *   Author: renuka
                                  */ 
                                 
                                 ; code from: tp05 puts02.asm
                                  LCD_putstring:
0004ce 95c8                      	lpm
0004cf 2000                      	tst		r0
0004d0 f021                      	breq	done
0004d1 2d20                      	mov		a0, r0
0004d2 dc7c                      	rcall	LCD_putc
0004d3 9631                      	adiw	zl, 1
0004d4 cff9                      	rjmp	LCD_putstring
0004d5 9508                      done:ret
                                 
                                 ; ===================================== celebration music ===========================================
                                 sound_celebrate:
                                 .include "printf.asm"
                                 
                                 ; purpose library, formatted output generation
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 
                                 ; === description ===
                                 ; 
                                 ; The program "printf" interprets and prints formatted strings.
                                 ; The special formatting characters regognized are:
                                 ;
                                 ; FDEC	decimal number
                                 ; FHEX	hexadecimal number
                                 ; FBIN	binary number
                                 ; FFRAC	fixed fraction number
                                 ; FCHAR	single ASCII character
                                 ; FSTR	zero-terminated ASCII string
                                 	
                                 ; The special formatting characters are distinguished from normal 
                                 ; ASCII characters by having bit7 set to 1.
                                 
                                 ; Signification of bit fields:
                                 ;
                                 ; b 	bytes		1..4 b bytes		2
                                 ; s 	sign		0(unsigned), 1(signed)	1
                                 ; i		integer digits	
                                 ; e 	base		2,,36			5
                                 ; dp 	dec. point	0..32			5
                                 ; $if	i=integer digits,  0=all digits,  1..15 digits 
                                 ;		f=fraction digits, 0=no fraction, 1..15 digits
                                 ;
                                 ; Formatting characters must be followed by an SRAM address (0..ff)
                                 ; FBIN,	sram
                                 ; FHEX,	sram
                                 ; FDEC,	sram
                                 ; FCHAR,sram
                                 ; FSTR,	sram
                                 ;
                                 ; The address 'sram' is a 1-byte constant. It addresses
                                 ; 	 0..1f	registers r0..r31, 
                                 ; 	20..3f	i/o ports, (need to be addressed with an offset of $20)
                                 ;	60..ff	SRAM registers (warning: extended i/o in AVR128)
                                 
                                 ; The FFRAC formatting character must be followed by 
                                 ;	ONE sram address and 
                                 ;	TWO more formatting characters
                                 ; FFRAC,sram,dp,$if
                                 
                                 ; dp	decimal point position, 0=right, 32=left
                                 ; $if	format i.f, i=integer digits, f=fraction digits
                                 
                                 ; The special formatting characters use the following coding
                                 ;
                                 ; FDEC	11bb'iiis	i=0 all digits, i=1-7 digits
                                 ; FBIN	101i'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FHEX	1001'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 ; FREP	1000'0110
                                 ; FFUNC	1000'0111
                                 ;	1000'0010
                                 ;	1000'0011
                                 ; FESC	1000'0000
                                 
                                 ; examples
                                 ; formatting string			printing
                                 ; "a=",FDEC,a,0				1-byte variable a, unsigned decimal
                                 ; "a=",FDEC2,a,0			2-byte variable a (a1,a0), unsigend
                                 ; "a=",FDEC|FSIGN,a,0		1-byte variable 1, signed decimal
                                 ; "n=",FBIN,PIND+$20,0		i/o port, binary, notice offset of $20
                                 ; "f=",FFRAC4|FSIGN,a,16,$88,0	4-byte signed fixed-point fraction
                                 ;				dec.point at 16, 8 int.digits, 8 frac.digits	
                                 ; "f=",FFRAC2,a,16,$18,0		2-byte unsigned fixed-point fraction
                                 ;				dec.point at 16, 1 int.digits, 8 frac.digits	
                                 ; "a=",FDEC|FDIG5|FSIGN,a,0	1-byte variable, 5-digit, decimal, signed
                                 ; "a=",FDEC|FDIG5,a,0		1-byte variable, 5-digit, decimal, unsigned
                                 
                                 ; === registers modified ===
                                 ; e0,e1	used to transmit address of putc routine
                                 ; zh,zl	used as pointer to prog-memory
                                 
                                 ; === constants ==============================================
                                 
                                 .equ	FDEC	= 0b11000000	; 1-byte variable
                                 .equ	FDEC2	= 0b11010000	; 2-byte variable
                                 .equ	FDEC3	= 0b11100000	; 3-byte variable
                                 .equ	FDEC4	= 0b11110000	; 4-byte variable
                                 
                                 .equ	FBIN	= 0b10100000
                                 .equ	FHEX	= 0b10010100	; 1-byte variable
                                 .equ	FHEX2	= 0b10011000	; 2-byte variable
                                 .equ	FHEX3	= 0b10011100	; 3-byte variable
                                 .equ	FHEX4	= 0b10010000	; 4-byte variable
                                 
                                 .equ	FFRAC	= 0b10001000	; 1-byte variable
                                 .equ	FFRAC2	= 0b10001010	; 2-byte variable
                                 .equ	FFRAC3	= 0b10001100	; 3-byte variable
                                 .equ	FFRAC4	= 0b10001110	; 4-byte variable
                                 
                                 .equ	FCHAR	= 0b10000100
                                 .equ	FSTR	= 0b10000101
                                 
                                 .equ	FSIGN	= 0b00000001
                                 
                                 .equ	FDIG1	= 1<<1
                                 .equ	FDIG2	= 2<<1
                                 .equ	FDIG3	= 3<<1	
                                 .equ	FDIG4	= 4<<1
                                 .equ	FDIG5	= 5<<1
                                 .equ	FDIG6	= 6<<1
                                 .equ	FDIG7	= 7<<1
                                 
                                 ; ===macro ====================================================
                                 
                                 .macro	PRINTF			; putc function (UART, LCD...)
                                 	ldi	w, low(@0)		; address of "putc" in e1:d0
                                 	mov	e0,w
                                 	ldi	w,high(@0)
                                 	mov	e1,w
                                 	call	_printf
                                 	.endmacro
                                 
                                 ; mod	y,z
                                 
                                 
                                 ; === routines ================================================
                                 
                                 _printf:
0004d6 91ff
0004d7 91ef                      	POPZ			; z points to begin of "string"
0004d8 0fee
0004d9 1fff                      	MUL2Z			; multiply Z by two, (word ptr -> byte ptr)
0004da 93af
0004db 93bf                      	PUSHX
                                 		
                                 _printf_read:
0004dc 95c8                      	lpm				; places prog_mem(Z) into r0 (=c)
0004dd 9631                      	adiw	zl,1	; increment pointer Z
0004de 2000                      	tst	r0			; test for ZERO (=end of string)
0004df f021                      	breq	_printf_end	; char=0 indicates end of ascii string
0004e0 f04a                      	brmi	_printf_formatted ; bit7=1 indicates formatting character
0004e1 2d00                      	mov	w,r0
0004e2 d013                      	rcall	_putw	; display the character
0004e3 cff8                      	rjmp	_printf_read	; read next character in the string
                                 	
                                 _printf_end:
0004e4 9631                      	adiw	zl,1	; point to the next character
0004e5 95f6
0004e6 95e7                      	DIV2Z			; divide by 2 (byte ptr -> word ptr)
0004e7 91bf
0004e8 91af                      	POPX
0004e9 9409                      	ijmp			; return to instruction after "string"
                                 
                                 _printf_formatted:
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 
0004ea fa00                      	bst	r0,0		; store sign in T
0004eb 2d00                      	mov	w,r0		; store formatting character in w
                                 
0004ec 95c8                      	lpm	
0004ed 2da0                      	mov	xl,r0		; load x-pointer with SRAM address
0004ee 27bb                      	clr	xh			; clear high-byte
0004ef 9631                       	adiw	zl,1	; increment pointer Z
                                 
                                 ;	JB1	w,6,_putdec
                                 ;	JB1	w,5,_putbin
                                 ;	JB1	w,4,_puthex
                                 ;	JB1	w,3,_putfrac
0004f0 3804
0004f1 f079                      	JK	w,FCHAR,_putchar
0004f2 3805
0004f3 f081                      	JK	w,FSTR ,_putstr
0004f4 c015                      	rjmp	_putnum
                                 	
0004f5 cfe6                      	rjmp	_printf_read	
                                 
                                 ; === putc (put character) ===============================
                                 ; in	w	character to put
                                 ;	e1,e0	address of output routine (UART, LCD putc)
                                 _putw:
0004f6 932f
0004f7 93ff
0004f8 93ef                      	PUSH3	a0,zh,zl
0004f9 2de4
0004fa 2df5
0004fb 2f20                      	MOV3	a0,zh,zl, w,e1,e0
0004fc 9509                      	icall			; indirect call to "putc"
0004fd 91ef
0004fe 91ff
0004ff 912f                      	POP3	a0,zh,zl
000500 9508                      	ret
                                 
                                 ; === putchar (put character) ============================
                                 ; in	x	pointer to character to put
                                 _putchar:
000501 910c                      	ld	w,x
000502 dff3                      	rcall	_putw
000503 cfd8                      	rjmp	_printf_read
                                 	
                                 ; === putstr (put string) ================================
                                 ; in	x	pointer to ascii string
                                 ;	b3,b2	address of output routine (UART, LCD putc)
                                 _putstr:
000504 910d                      	ld	w,x+
000505 2300                      	tst	w
000506 f409                      	brne	PC+2
000507 cfd4                      	rjmp	_printf_read
000508 dfed                      	rcall	_putw
000509 cffa                      	rjmp	_putstr
                                 
                                 ; === putnum (dec/bin/hex/frac) ===========================
                                 ; in	x	pointer to SRAM variable to print
                                 ; 	r0	formatting character
                                 	
                                 _putnum:
00050a 935f
00050b 934f
00050c 933f
00050d 932f                      	PUSH4	a3,a2,a1,a0	; safeguard a
00050e 939f
00050f 938f
000510 937f
000511 936f                      	PUSH4	b3,b2,b1,b0	; safeguard b	
000512 912d
000513 913d
000514 914d
000515 915d                      	LDX4	a3,a2,a1,a0	; load operand to print into a
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FRACT	1000'1bbs
                                 
000516 fd06
000517 c006                      	JB1	w,6,_putdec
000518 fd05
000519 c00f                      	JB1	w,5,_putbin
00051a fd04
00051b c010                      	JB1	w,4,_puthex
00051c fd03
00051d c019                      	JB1	w,3,_putfrac
                                 
                                 ; FDEC	11bb'iiis
                                 _putdec:
00051e e06a                      	ldi	b0,10		; b0 = base (10)
                                 
00051f 2f70                      	mov	b1,w
000520 9576                      	lsr	b1
000521 7077                      	andi	b1,0b111	
000522 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
000523 e080                      	ldi	b2,0		; b2 = dec. point position = 0 (right)
                                 	
000524 2f90                      	mov	b3,w
000525 9592                      	swap	b3
000526 7093                      	andi	b3,0b11
000527 9593                      	inc	b3			; b3 = number of bytes (1..4)
000528 c01a                      	rjmp	_getnum	; get number of digits (iii)
                                 
                                 ; FBIN	101i'iiis	addr
                                 _putbin:	
000529 e062                      	ldi	b0,2		; b0 = base (2)
00052a e094                      	ldi	b3,4		; b3 = number of bytes (4)	
00052b c003                      	rjmp	_getdig	; get number of digits (iii)
                                 
                                 ; FHEX	1001'iiis	addr
                                 _puthex:	
00052c e160                      	ldi	b0,16		; b0 = base (16)
00052d e094                      	ldi	b3,4		; b3 = number of bytes (4)
00052e c000                      	rjmp	_getdig
                                 
                                 _getdig:
00052f 2f70                      	mov	b1,w
000530 9576                      	lsr	b1
000531 7077                      	andi	b1,0b111
000532 f409                      	brne	PC+2
000533 e078                      	ldi	b1,8		; if b1=0 then 8-digits
000534 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
000535 e080                      	ldi	b2, 0		; b2 = dec. point position = 0 (right)
000536 c00c                      	rjmp	_getnum
                                 
                                 ; FFRAC	1000'1bbs	addr	 00dd'dddd, 	iiii'ffff
                                 	
                                 _putfrac:
000537 e06a                      	ldi	b0,10		; base=10	
000538 95c8                      	lpm
000539 2d80                      	mov	b2,r0		; load dec.point position
00053a 9631                      	adiw	zl,1	; increment char pointer
00053b 95c8                      	lpm
00053c 2d70                      	mov	b1,r0		; load ii.ff format
00053d 9631                      	adiw	zl,1	; increment char pointer
                                 	
00053e 2f90                      	mov	b3,w
00053f 9595                      	asr	b3
000540 7093                      	andi	b3,0b11
000541 9593                      	inc	b3			; b3 = number of bytes (1..4)
                                 
000542 c000                      	rjmp	_getnum
                                 
                                 _getnum:
                                 ; in 	a	4-byte variable
                                 ; 	b3	number of bytes (1..4)
                                 ;	T	sign, 0=unsigned, 1=signed
                                 
000543 3094
000544 f081                      	JK	b3,4,_printf_4b
000545 3093
000546 f051                      	JK	b3,3,_printf_3b
000547 3092
000548 f021                      	JK	b3,2,_printf_2b	
                                 	
                                 _printf_1b:			; sign extension
000549 2733                      	clr	a1
00054a f416                      	brtc	PC+3	; T=1 sign extension
00054b fd27                      	sbrc	a0,7
00054c ef3f                      	ldi	a1,0xff
                                 _printf_2b:
00054d 2744                      	clr	a2
00054e f416                      	brtc	PC+3	; T=1 sign extension	
00054f fd37                      	sbrc	a1,7
000550 ef4f                      	ldi	a2,0xff
                                 _printf_3b:	
000551 2755                      	clr	a3
000552 f416                      	brtc	PC+3	; T=1 sign extension
000553 fd47                      	sbrc	a2,7
000554 ef5f                      	ldi	a3,0xff
                                 _printf_4b:
                                 
000555 d009                      	rcall	_ftoa		; float to ascii
000556 916f
000557 917f
000558 918f
000559 919f                      	POP4	b3,b2,b1,b0	; restore b
00055a 912f
00055b 913f
00055c 914f
00055d 915f                      	POP4	a3,a2,a1,a0	; restore a
                                 	
00055e cf7d                      	rjmp	_printf_read
                                 
                                 ; ===============================================
                                 ; func	ftoa
                                 ; converts a fixed-point fractional number to an ascii string
                                 ; author (c) Raphael Holzer
                                 ;
                                 ; in	a3-a0	variable to print
                                 ;	b0	base, 2 to 36, but usually decimal (10)
                                 ;	b1	number of digits to print ii.ff
                                 ; 	b2	position of the decimal point (0=right, 32=left)
                                 ;	T	sign (T=0 unsiged, T=1 signed)
                                 
                                 _ftoa:
00055f 92cf                      	push	d0
000560 92bf
000561 92af
000562 929f
000563 928f                      	PUSH4	c3,c2,c1,c0	; c = fraction part, a = integer part
000564 18bb
000565 24aa
000566 2499
000567 2488                      	CLR4	c3,c2,c1,c0	; clear fraction part
                                 
000568 f486                      	brtc	_ftoa_plus	; if T=0 then unsigned
000569 94e8                      	clt
00056a 2355                      	tst	a3				; if MSb(a)=1 then a=-a
00056b f46a                      	brpl	_ftoa_plus
00056c 9468                      	set					; T=1 (minus)
00056d 2377                      	tst	b1
00056e f009                      	breq	PC+2		; if b1=0 the print ALL digits
00056f 5170                      	subi	b1,0x10		; decrease int digits
000570 9550
000571 9540
000572 9530
000573 9520
000574 ef0f
000575 1b20
000576 0b30
000577 0b40
000578 0b50                      	NEG4	a3,a2,a1,a0	; negate a
                                 _ftoa_plus:	
000579 2388                      	tst	b2				; b0=0 (only integer part)
00057a f051                      	breq	_ftoa_int	
                                 _ftoa_shift:	
00057b 9555
00057c 9547
00057d 9537
00057e 9527                      	ASR4	a3,a2,a1,a0	; a = integer part	
00057f 94b7
000580 94a7
000581 9497
000582 9487                      	ROR4	c3,c2,c1,c0	; c = fraction part
000583 958a
000584 f7b1                      	DJNZ	b2,_ftoa_shift
                                 _ftoa_int:
000585 937f                      	push	b1			; ii.ff (ii=int digits)
000586 9572                      	swap	b1
000587 707f                      	andi	b1,0x0f
                                 	
000588 e20e                      	ldi	w,'.'			; push decimal point
000589 930f                      	push	w
                                 _ftoa_int1:
00058a d045                      	rcall	_div41		; int=int/10
00058b 2d0c                      	mov	w,d0			; d=reminder
00058c d030                      	rcall	_hex2asc
00058d 930f                      	push	w			; push rem(int/10)
00058e 2700
00058f 1720
000590 0730
000591 0740
000592 0750                      	TST4	a3,a2,a1,a0	; (int/10)=?
000593 f029                      	breq	_ftoa_space	; (int/10)=0 then finished
000594 2377                      	tst	b1
000595 f3a1                      	breq	_ftoa_int1	; if b1=0 then print ALL int-digits
000596 957a
000597 f791                      	DJNZ	b1,_ftoa_int1
000598 c007                      	rjmp	_ftoa_sign
                                 _ftoa_space:
000599 2377                      	tst	b1				; if b1=0 then print ALL int-digits
00059a f029                      	breq	_ftoa_sign
00059b 957a                      	dec	b1
00059c f019                      	breq	_ftoa_sign
00059d e200                      	ldi	w,' '			; write spaces
00059e df57                      	rcall	_putw	
00059f cff9                      	rjmp	_ftoa_space
                                 _ftoa_sign:
0005a0 f416                      	brtc	PC+3		; if T=1 then write 'minus'
0005a1 e20d                      	ldi	w,'-'
0005a2 df53                      	rcall	_putw
                                 _ftoa_int3:
0005a3 910f                      	pop	w
0005a4 320e                      	cpi	w,'.'
0005a5 f011                      	breq	PC+3
0005a6 df4f                      	rcall	_putw
0005a7 cffb                      	rjmp	_ftoa_int3
                                 
0005a8 917f                      	pop	b1				; ii.ff (ff=frac digits)
0005a9 707f                      	andi	b1,0x0f
0005aa 2377                      	tst	b1
0005ab f059                      	breq	_ftoa_end
                                 _ftoa_point:	
0005ac df49                      	rcall	_putw		; write decimal point
0005ad 2d28
0005ae 2d39
0005af 2d4a
0005b0 2d5b                      	MOV4	a3,a2,a1,a0, c3,c2,c1,c0		
                                 _ftoa_frac:
0005b1 d011                      	rcall	_mul41		; d.frac=10*frac
0005b2 2d0c                      	mov	w,d0
0005b3 d009                      	rcall	_hex2asc
0005b4 df41                      	rcall	_putw
0005b5 957a
0005b6 f7d1                      	DJNZ	b1,_ftoa_frac
                                 _ftoa_end:
0005b7 908f
0005b8 909f
0005b9 90af
0005ba 90bf                      	POP4	c3,c2,c1,c0
0005bb 90cf                      	pop	d0
0005bc 9508                      	ret
                                 
                                 ; === hexadecimal to ascii ===
                                 ; in	w
                                 _hex2asc:
0005bd 300a                      	cpi	w,10
0005be f410                      	brsh	PC+3
0005bf 5d00                      	addi	w,'0'
0005c0 9508                      	ret
0005c1 5a09                      	addi	w,('a'-10)
0005c2 9508                      	ret
                                 
                                 ; === multiply 4byte*1byte ===
                                 ; funct mul41
                                 ; multiplies a3-a0 (4-byte) by b0 (1-byte)
                                 ; author (c) Raphael Holzer, EPFL
                                 ; 
                                 ; in	a3..a0	multiplicand (argument to multiply)
                                 ;	b0	multiplier
                                 ; out	a3..a0	result
                                 ; 	d0	result MSB (byte 4)
                                 ;
0005c3 24cc                      _mul41:	clr	d0			; clear byte4 of result
0005c4 e200                      	ldi	w,32			; load bit counter
0005c5 9488                      __m41:	clc				; clear carry
0005c6 fd20                      	sbrc	a0,0		; skip addition if LSB=0
0005c7 0ec6                      	add	d0,b0			; add b to MSB of a
0005c8 94c7
0005c9 9557
0005ca 9547
0005cb 9537
0005cc 9527                      	ROR5	d0,a3,a2,a1,a0	; shift-right c, LSB (of b) into carry
0005cd 950a
0005ce f7b1                      	DJNZ	w,__m41		; Decrement and Jump if bit-count Not Zero
0005cf 9508                      	ret
                                 
                                 ; === divide 4byte/1byte ===
                                 ; func div41
                                 ; in	a0..a3 	divident (argument to divide)
                                 ;	b0 	divider
                                 ; out	a0..a3 	result 
                                 ;	d0	reminder
                                 ;
0005d0 24cc                      _div41:	clr	d0			; d will contain the remainder
0005d1 e200                      	ldi	w,32			; load bit counter
0005d2 1f22
0005d3 1f33
0005d4 1f44
0005d5 1f55
0005d6 1ccc                      __d41:	ROL5	d0,a3,a2,a1,a0	; shift carry into result c
0005d7 1ac6                      	sub	d0, b0			; subtract b from remainder
0005d8 f408                      	brcc	PC+2	
0005d9 0ec6                      	add	d0, b0			; restore if remainder became negative
0005da 950a
0005db f7b1                      	DJNZ	w,__d41		; Decrement and Jump if bit-count Not Zero
0005dc 1f22
0005dd 1f33
0005de 1f44
0005df 1f55                      	ROL4	a3,a2,a1,a0	; last shift (carry into result c)
0005e0 9550
0005e1 9540
0005e2 9530
0005e3 9520                      	COM4	a3,a2,a1,a0	; complement result
0005e4 9508                      	ret
                                 .include "songs.asm"
                                 
                                 
                                 .macro CELEBRATE_song
                                 ; 1e tonalit
                                 	ldi a0, do2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, so
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, do2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, mi2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, mi3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 ; 2e tonalit
                                 	ldi a0, dom2
                                 	ldi b0, 80 
                                 	call sound
                                 
                                 	ldi a0, som
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, dom2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, som3
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, dom3
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 	ldi a0, dom3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 ; 3e tonalit
                                 	ldi a0, rem2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, lam
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, rem2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, rem3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 200
                                 	call sound
                                 .endmacro
                                 
                                 .macro LOSE_SONG
                                 	ldi a0, si2
                                 	ldi b0, 80
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 90
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 
                                 	ldi a0, mi3
                                 	ldi b0, 70
                                 	call sound
                                 
                                 	ldi a0, re3
                                 	ldi b0, 70
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 140
                                 	call sound
                                 	WAIT_MS 700
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, mi2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 150
                                 	call sound
                                 .endmacro
                                 
                                 .macro MENU_SONG
                                     ; 1e part
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 90
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, do2
                                     ldi b0, 70
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                     ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 300 
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150 
                                 	;2e part
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, mi
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, si
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, la2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                     
                                 	ldi a0, fam2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                 
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, rem2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 .endmacro
                                 
                                 .macro CORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, dom3
                                 	ldi b0, 5
                                 	call sound
                                 	ldi a0, la2
                                 	call sound
                                 	ldi a0, dom3
                                 	call sound
                                 	ldi a0, la2
                                 	call sound
                                 .endmacro
                                 
                                 .macro INCORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, do
                                 	ldi b0, 30
                                 	call sound
                                 	ldi a0, do
                                 	call sound
                                 .include "sound.asm"
                                 
                                 ; purpose library, sound generation
                                 
                                 sound:
                                 ; in	a0	period of oscillation (in 10us)
                                 ; 	b0	duration of sound (in 2.5ms)
                                 
0005e5 2f76                      	mov	b1,b0		; duration high byte = b
0005e6 2766                      	clr	b0		; duration  low byte = 0
0005e7 2733                      	clr	a1		; period high byte = a
0005e8 2322                      	tst	a0
0005e9 f071                      	breq	sound_off	; if a0=0 then no sound	
                                 sound1:
0005ea 2f02                      	mov	w,a0		
0005eb d012                      	rcall	wait9us		; 9us
0005ec 0000                      	nop			; 0.25us
0005ed 950a                      	dec	w		; 0.25us
0005ee f7e1                      	brne	PC-3		; 0.50us	total = 10us
0005ef 9b1a
0005f0 c002
0005f1 981a
0005f2 c001
0005f3 9a1a                      	INVP	PORTE,SPEAKER	; invert piezo output
0005f4 1b62                      	sub	b0,a0		; decrement duration low  byte
0005f5 0b73                      	sbc	b1,a1		; decrement duration high byte
0005f6 f798                      	brcc	sound1		; continue if duration>0
0005f7 9508                      	ret
                                 
                                 sound_off:
0005f8 e021                      	ldi	a0,1
0005f9 d004                      	rcall	wait9us
0005fa 1b62                      	sub	b0,a0		; decrement duration low  byte
0005fb 0b73                      	sbc	b1,a1		; decrement duration high byte
0005fc f7e0                      	brcc	PC-3		; continue if duration>0
0005fd 9508                      	ret
                                 
                                 ; === wait routines ===
                                 
0005fe c000                      wait9us:rjmp	PC+1		; waiting 2 cycles
0005ff c000                      	rjmp	PC+1		; waiting 2 cylces
000600 d000                      wait8us:rcall	wait4us		; recursive call with "falling through"
000601 d000                      wait4us:rcall	wait2us	
000602 0000                      wait2us:nop
000603 9508                      	ret		; rcall(4), nop(1), ret(3) = 8cycl. (=2us)
                                 
                                 ; === calculation of the musical scale ===
                                  
                                 ; period (10us)	= 100'000/freq(Hz)
                                 .equ	do	= 100000/517	; (517 Hz)
                                 .equ	dom	= do*944/1000	; do major
                                 .equ	re	= do*891/1000
                                 .equ	rem	= do*841/1000	; re major
                                 .equ	mi	= do*794/1000
                                 .equ	fa	= do*749/1000
                                 .equ	fam	= do*707/1000	; fa major
                                 .equ	so	= do*667/1000
                                 .equ	som	= do*630/1000	; so major
                                 .equ	la	= do*595/1000
                                 .equ	lam	= do*561/1000	; la major
                                 .equ	si	= do*530/1000
                                 
                                 .equ	do2	= do/2
                                 .equ	dom2	= dom/2
                                 .equ	re2	= re/2
                                 .equ	rem2	= rem/2
                                 .equ	mi2	= mi/2
                                 .equ	fa2	= fa/2
                                 .equ	fam2	= fam/2
                                 .equ	so2	= so/2
                                 .equ	som2	= som/2
                                 .equ	la2	= la/2
                                 .equ	lam2	= lam/2
                                 .equ	si2	= si/2
                                 
                                 .equ	do3	= do/4
                                 .equ	dom3	= dom/4
                                 .equ	re3	= re/4
                                 .equ	rem3	= rem/4
                                 .equ	mi3	= mi/4
                                 .equ	fa3	= fa/4
                                 .equ	fam3	= fam/4
                                 .equ	so3	= so/4
                                 .equ	som3	= som/4
                                 .equ	la3	= la/4
                                 .equ	lam3	= lam/4
                                 .equ	si3	= si/4	
                                 .include "wire1.asm"		; include Dallas 1-wire(R) routines
                                 
                                 ; purpose Dallas 1-wire(R) interface library
                                 
                                 ; === definitions ===
                                 .equ	DQ_port	= PORTB
                                 .equ	DQ_pin	= DQ
                                 
                                 .equ	DS18B20		= 0x28
                                 
                                 .equ	readROM		= 0x33
                                 .equ	matchROM	= 0x55
                                 .equ	skipROM		= 0xcc
                                 .equ	searchROM	= 0xf0
                                 .equ	alarmSearch	= 0xec
                                 
                                 .equ	writeScratchpad	= 0x4e
                                 .equ	readScratchpad	= 0xbe
                                 .equ	copyScratchpad	= 0x48
                                 .equ	convertT	= 0x44
                                 .equ	recallE2	= 0xb8
                                 .equ	readPowerSupply	= 0xb4
                                 
                                 ; === routines ===
                                 
                                 .macro	WIRE1	; t0,t1,t2
                                 	sbi	DQ_port-1,DQ_pin	; pull DQ low (DDR=1 output)
                                 	ldi	w,(@0+1)/2	
                                 	rcall	wire1_wait		; wait low time (t0)
                                 	cbi	DQ_port-1,DQ_pin	; release DQ (DDR=0 input)
                                 	ldi	w,(@1+1)/2	
                                 	rcall	wire1_wait		; wait high time (t1)
                                 	in	w,DQ_port-2			; sample line (PINx=PORTx-2)
                                 	bst	w,DQ_pin			; store result in T
                                 	ldi	w,(@2+1)/2	
                                 	rcall	wire1_wait		; wait separation time (t2)
                                 	ret
                                 	.endmacro	
                                 
                                 wire1_wait:
000604 950a                      	dec	w					; loop time 2usec
000605 0000                      	nop
000606 0000                      	nop
000607 0000                      	nop
000608 0000                      	nop
000609 0000                      	nop
00060a f7c9                      	brne	wire1_wait
00060b 9508                      	ret
                                 
                                 wire1_init:
00060c 98c5                      	cbi	DQ_port,  DQ_pin	; PORT=0 low (for pull-down)
00060d 98bd                      	cbi	DQ_port-1,DQ_pin	; DDR=0 (input hi Z)
00060e 9508                      	ret
                                 	
00060f 9abd
000610 ef00
000611 dff2
000612 98bd
000613 e203
000614 dfef
000615 b306
000616 fb05
000617 ec0d
000618 dfeb
000619 9508                      wire1_reset:	WIRE1	480,70,410
00061a 9abd
00061b e10c
00061c dfe7
00061d 98bd
00061e e002
00061f dfe4
000620 b306
000621 fb05
000622 e001
000623 dfe0
000624 9508                      wire1_write0:	WIRE1	56,4,1
000625 9abd
000626 e001
000627 dfdc
000628 98bd
000629 e10e
00062a dfd9
00062b b306
00062c fb05
00062d e001
00062e dfd5
00062f 9508                      wire1_write1:	WIRE1	1,59,1
000630 9abd
000631 e001
000632 dfd1
000633 98bd
000634 e007
000635 dfce
000636 b306
000637 fb05
000638 e107
000639 dfca
00063a 9508                      wire1_read1:	WIRE1	1,14,45
                                 	
                                 wire1_write:
00063b 933f                      	push	a1
00063c e038                      	ldi	a1,8
00063d 9527                      	ror	a0
                                 
00063e f410                      	brcc	PC+3				; if C=1 then wire1, else wire0
00063f dfe5                      	rcall	wire1_write1
000640 c001                      	rjmp	PC+2
000641 dfd8                      	rcall	wire1_write0
                                 
000642 953a
000643 f7c9                      	DJNZ	a1,wire1_write+2	; dec and jump if not zero
000644 913f                      	pop	a1	
000645 9508                      	ret
                                 
                                 wire1_read:
000646 933f                      	push	a1
000647 e038                      	ldi	a1,8
000648 9527                      	ror	a0
000649 dfe6                      	rcall	wire1_read1			; returns result in T
00064a f927                      	bld	a0,7					; move T to MSb
00064b 953a
00064c f7d9                      	DJNZ	a1,wire1_read+2		; dec and jump if not zero
00064d 913f                      	pop	a1	
00064e 9508                      	ret
                                 	
                                 wire1_crc:
00064f e109                      	ldi	w,0b00011001
000650 e048                      	ldi	a2,8
000651 9527                      crc1:	ror	a0
000652 f408                      	brcc	PC+2
000653 2730                      	eor	a1,w
000654 fb30                      	bst	a1,0
000655 9537                      	ror	a1
000656 f937                      	bld	a1,7
000657 954a
000658 f7c1                      	DJNZ	a2,crc1
                                 .include "wire1_temp2.asm"
000659 9508                      
                                 ; purpose Dallas 1-wire(R) temperature sensor interfacing: temperature
                                 ; module: M5, input port: PORTB
                                 
                                 ; === initialization (reset) ===
                                 reset_wire:		
00065a dfb1                      	rcall	wire1_init		; initialize 1-wire(R) interface
00065b e000
00065c bf02                      	OUTI TCNT0, 0x00
00065d e001
00065e bf07                      	OUTI TIMSK, (1<<TOIE0)  ; timer0 overflow interrupt enable
00065f e008
000660 bf00                      	OUTI ASSR, (1<<AS0)
000661 e007
000662 bf03                      	OUTI TCCR0, 7
                                 	
000663 9478                      	sei
000664 e001
000665 2eb0                      	_LDI c3, 1
000666 c000                      	rjmp	main_wire
                                 
                                 ; === main program ===
                                 main_wire:
000667 dfa7                      	rcall	wire1_reset			; send a reset pulse
000668 ec2c
000669 940e 063b                 	CA	wire1_write, skipROM	; skip ROM identification
00066b e424
00066c 940e 063b                 	CA	wire1_write, convertT	; initiate temp conversion
00066e ee0e
00066f 2e30
000670 e003
000671 930f
000672 923f
000673 e300
000674 2e30
000675 e006
000676 943a
000677 f7f1
000678 943a
000679 950a
00067a f7d9
00067b 903f
00067c 910f
00067d 943a
00067e f791
00067f 950a
000680 f781                      	WAIT_MS	750					; wait 750 msec
                                 	
000681 dadb                      	rcall	lcd_home			; place cursor to home position
000682 df8c                      	rcall	wire1_reset			; send a reset pulse
000683 ec2c
000684 940e 063b                 	CA	wire1_write, skipROM
000686 eb2e
000687 940e 063b                 	CA	wire1_write, readScratchpad	
000689 dfbc                      	rcall	wire1_read			; read temperature LSB
00068a 2e82                      	mov	c0,a0
00068b dfba                      	rcall	wire1_read			; read temperature MSB
00068c 2f72                      	mov	b1,a0
00068d 2d68                      	mov	b0,c0
                                 	
00068e 940e 015b                 	call LCD_clear
000690 e420
000691 940e 017d                 	CA lcd_pos, $40
000693 e40f
000694 2e40
000695 e001
000696 2e50
000697 940e 04d6                 	PRINTF	LCD
000699 6574
00069a 706d
00069b 3d31
00069c 168b
00069d 4204
00069e 2043
00069f 000d                      .db	"temp1=",FFRAC2+FSIGN,b,4,$42,"C ",CR,0
0006a0 e000
0006a1 16b0                      	_CPI c3, 0
0006a2 f021                      	breq out_test
0006a3 2ec6                      	mov d0, b0
0006a4 2ed7                      	mov d1, b1
0006a5 e000
0006a6 2eb0                      	_LDI c3,0
                                 out_test:
0006a7 e020
0006a8 940e 017d                 	CA lcd_pos, $0
0006aa e40f
0006ab 2e40
0006ac e001
0006ad 2e50
0006ae 940e 04d6                 	PRINTF	LCD
0006b0 6574
0006b1 706d
0006b2 3d30
0006b3 0c8b
0006b4 4204
0006b5 2043
0006b6 000d                      .db	"temp0=",FFRAC2+FSIGN,d,4,$42,"C ",CR,0
0006b7 b683                      	in c0, TCCR0 
0006b8 fc80                      	sbrc c0, 0
0006b9 940c 0667                 	jmp main_wire
0006bb 9508                      	ret
                                 
                                 
                                 reset:
0006bc ef0f
0006bd bf0d
0006be e100
0006bf bf0e                      	LDSP	RAMEND	
0006c0 dab0                      	rcall LCD_init
0006c1 ef0f                      	ldi r16, 0xff
0006c2 bb07                      	out DDRB, r16
0006c3 e000                      	ldi r16, 0x00
0006c4 bb01                      	out DDRD, r16
0006c5 9a12                      	sbi		DDRE,SPEAKER	; enable sound
0006c6 940c 06c8                 	jmp main
                                 
                                 main:
0006c8 940e 015b                 	call	LCD_clear
0006ca 940e 0171
0006cc e3e0
0006cd e0f3
0006ce 940e 04ce
0006d0 e3ec
0006d1 e0f3
0006d2 e420
0006d3 940e 017d
0006d5 940e 04ce                 	DISPLAY2 str0, str1
0006d7 e42c
0006d8 e46b
0006d9 940e 05e5
0006db e30c
0006dc 2e30
0006dd e001
0006de 930f
0006df 923f
0006e0 e300
0006e1 2e30
0006e2 e006
0006e3 943a
0006e4 f7f1
0006e5 943a
0006e6 950a
0006e7 f7d9
0006e8 903f
0006e9 910f
0006ea 943a
0006eb f791
0006ec 950a
0006ed f781
0006ee e42c
0006ef e46b
0006f0 940e 05e5
0006f2 e50a
0006f3 2e30
0006f4 e001
0006f5 930f
0006f6 923f
0006f7 e300
0006f8 2e30
0006f9 e006
0006fa 943a
0006fb f7f1
0006fc 943a
0006fd 950a
0006fe f7d9
0006ff 903f
000700 910f
000701 943a
000702 f791
000703 950a
000704 f781
000705 e42c
000706 e46b
000707 940e 05e5
000709 e30c
00070a 2e30
00070b e001
00070c 930f
00070d 923f
00070e e300
00070f 2e30
000710 e006
000711 943a
000712 f7f1
000713 943a
000714 950a
000715 f7d9
000716 903f
000717 910f
000718 943a
000719 f791
00071a 950a
00071b f781
00071c e620
00071d e466
00071e 940e 05e5
000720 e30c
000721 2e30
000722 e001
000723 930f
000724 923f
000725 e300
000726 2e30
000727 e006
000728 943a
000729 f7f1
00072a 943a
00072b 950a
00072c f7d9
00072d 903f
00072e 910f
00072f 943a
000730 f791
000731 950a
000732 f781
000733 e42c
000734 e46b
000735 940e 05e5
000737 e30c
000738 2e30
000739 e001
00073a 930f
00073b 923f
00073c e300
00073d 2e30
00073e e006
00073f 943a
000740 f7f1
000741 943a
000742 950a
000743 f7d9
000744 903f
000745 910f
000746 943a
000747 f791
000748 950a
000749 f781
00074a e420
00074b e46b
00074c 940e 05e5
00074e e20c
00074f 2e30
000750 e002
000751 930f
000752 923f
000753 e300
000754 2e30
000755 e006
000756 943a
000757 f7f1
000758 943a
000759 950a
00075a f7d9
00075b 903f
00075c 910f
00075d 943a
00075e f791
00075f 950a
000760 f781
000761 e820
000762 e46b
000763 940e 05e5
000765 e906
000766 2e30
000767 e001
000768 930f
000769 923f
00076a e300
00076b 2e30
00076c e006
00076d 943a
00076e f7f1
00076f 943a
000770 950a
000771 f7d9
000772 903f
000773 910f
000774 943a
000775 f791
000776 950a
000777 f781
000778 e620
000779 e46b
00077a 940e 05e5
00077c e604
00077d 2e30
00077e e001
00077f 930f
000780 923f
000781 e300
000782 2e30
000783 e006
000784 943a
000785 f7f1
000786 943a
000787 950a
000788 f7d9
000789 903f
00078a 910f
00078b 943a
00078c f791
00078d 950a
00078e f781
00078f e820
000790 e46b
000791 940e 05e5
000793 e604
000794 2e30
000795 e001
000796 930f
000797 923f
000798 e300
000799 2e30
00079a e006
00079b 943a
00079c f7f1
00079d 943a
00079e 950a
00079f f7d9
0007a0 903f
0007a1 910f
0007a2 943a
0007a3 f791
0007a4 950a
0007a5 f781
0007a6 e929
0007a7 e46b
0007a8 940e 05e5
0007aa e604
0007ab 2e30
0007ac e001
0007ad 930f
0007ae 923f
0007af e300
0007b0 2e30
0007b1 e006
0007b2 943a
0007b3 f7f1
0007b4 943a
0007b5 950a
0007b6 f7d9
0007b7 903f
0007b8 910f
0007b9 943a
0007ba f791
0007bb 950a
0007bc f781
0007bd e722
0007be e46b
0007bf 940e 05e5
0007c1 e30c
0007c2 2e30
0007c3 e001
0007c4 930f
0007c5 923f
0007c6 e300
0007c7 2e30
0007c8 e006
0007c9 943a
0007ca f7f1
0007cb 943a
0007cc 950a
0007cd f7d9
0007ce 903f
0007cf 910f
0007d0 943a
0007d1 f791
0007d2 950a
0007d3 f781
0007d4 e626
0007d5 e46b
0007d6 940e 05e5
0007d8 e30c
0007d9 2e30
0007da e001
0007db 930f
0007dc 923f
0007dd e300
0007de 2e30
0007df e006
0007e0 943a
0007e1 f7f1
0007e2 943a
0007e3 950a
0007e4 f7d9
0007e5 903f
0007e6 910f
0007e7 943a
0007e8 f791
0007e9 950a
0007ea f781
0007eb e722
0007ec e46b
0007ed 940e 05e5
0007ef e30c
0007f0 2e30
0007f1 e001
0007f2 930f
0007f3 923f
0007f4 e300
0007f5 2e30
0007f6 e006
0007f7 943a
0007f8 f7f1
0007f9 943a
0007fa 950a
0007fb f7d9
0007fc 903f
0007fd 910f
0007fe 943a
0007ff f791
000800 950a
000801 f781
000802 e820
000803 e46b
000804 940e 05e5
000806 e302
000807 2e30
000808 e001
000809 930f
00080a 923f
00080b e300
00080c 2e30
00080d e006
00080e 943a
00080f f7f1
000810 943a
000811 950a
000812 f7d9
000813 903f
000814 910f
000815 943a
000816 f791
000817 950a
000818 f781
000819 e620
00081a e46b
00081b 940e 05e5
00081d e302
00081e 2e30
00081f e001
000820 930f
000821 923f
000822 e300
000823 2e30
000824 e006
000825 943a
000826 f7f1
000827 943a
000828 950a
000829 f7d9
00082a 903f
00082b 910f
00082c 943a
00082d f791
00082e 950a
00082f f781
000830 e42c
000831 e46b
000832 940e 05e5
000834 e302
000835 2e30
000836 e001
000837 930f
000838 923f
000839 e300
00083a 2e30
00083b e006
00083c 943a
00083d f7f1
00083e 943a
00083f 950a
000840 f7d9
000841 903f
000842 910f
000843 943a
000844 f791
000845 950a
000846 f781
000847 e420
000848 e46b
000849 940e 05e5
00084b e302
00084c 2e30
00084d e001
00084e 930f
00084f 923f
000850 e300
000851 2e30
000852 e006
000853 943a
000854 f7f1
000855 943a
000856 950a
000857 f7d9
000858 903f
000859 910f
00085a 943a
00085b f791
00085c 950a
00085d f781
00085e e329
00085f e46b
000860 940e 05e5
000862 e500
000863 2e30
000864 e001
000865 930f
000866 923f
000867 e300
000868 2e30
000869 e006
00086a 943a
00086b f7f1
00086c 943a
00086d 950a
00086e f7d9
00086f 903f
000870 910f
000871 943a
000872 f791
000873 950a
000874 f781
000875 e428
000876 e46b
000877 940e 05e5
000879 e302
00087a 2e30
00087b e001
00087c 930f
00087d 923f
00087e e300
00087f 2e30
000880 e006
000881 943a
000882 f7f1
000883 943a
000884 950a
000885 f7d9
000886 903f
000887 910f
000888 943a
000889 f791
00088a 950a
00088b f781
00088c e420
00088d e46b
00088e 940e 05e5
000890 e30c
000891 2e30
000892 e001
000893 930f
000894 923f
000895 e300
000896 2e30
000897 e006
000898 943a
000899 f7f1
00089a 943a
00089b 950a
00089c f7d9
00089d 903f
00089e 910f
00089f 943a
0008a0 f791
0008a1 950a
0008a2 f781
0008a3 e42c
0008a4 e46b
0008a5 940e 05e5
0008a7 e604
0008a8 2e30
0008a9 e001
0008aa 930f
0008ab 923f
0008ac e300
0008ad 2e30
0008ae e006
0008af 943a
0008b0 f7f1
0008b1 943a
0008b2 950a
0008b3 f7d9
0008b4 903f
0008b5 910f
0008b6 943a
0008b7 f791
0008b8 950a
0008b9 f781
0008ba e525
0008bb e46b
0008bc 940e 05e5
0008be e604
0008bf 2e30
0008c0 e001
0008c1 930f
0008c2 923f
0008c3 e300
0008c4 2e30
0008c5 e006
0008c6 943a
0008c7 f7f1
0008c8 943a
0008c9 950a
0008ca f7d9
0008cb 903f
0008cc 910f
0008cd 943a
0008ce f791
0008cf 950a
0008d0 f781
0008d1 e420
0008d2 e46b
0008d3 940e 05e5
0008d5 e104
0008d6 2e30
0008d7 e001
0008d8 930f
0008d9 923f
0008da e300
0008db 2e30
0008dc e006
0008dd 943a
0008de f7f1
0008df 943a
0008e0 950a
0008e1 f7d9
0008e2 903f
0008e3 910f
0008e4 943a
0008e5 f791
0008e6 950a
0008e7 f781
0008e8 e424
0008e9 e46b
0008ea 940e 05e5
0008ec e104
0008ed 2e30
0008ee e001
0008ef 930f
0008f0 923f
0008f1 e300
0008f2 2e30
0008f3 e006
0008f4 943a
0008f5 f7f1
0008f6 943a
0008f7 950a
0008f8 f7d9
0008f9 903f
0008fa 910f
0008fb 943a
0008fc f791
0008fd 950a
0008fe f781
0008ff e428
000900 e46b
000901 940e 05e5
000903 e104
000904 2e30
000905 e001
000906 930f
000907 923f
000908 e300
000909 2e30
00090a e006
00090b 943a
00090c f7f1
00090d 943a
00090e 950a
00090f f7d9
000910 903f
000911 910f
000912 943a
000913 f791
000914 950a
000915 f781
000916 e42c
000917 e46b
000918 940e 05e5
00091a e500
00091b 2e30
00091c e001
00091d 930f
00091e 923f
00091f e300
000920 2e30
000921 e006
000922 943a
000923 f7f1
000924 943a
000925 950a
000926 f7d9
000927 903f
000928 910f
000929 943a
00092a f791
00092b 950a
00092c f781
00092d e722
00092e e46b
00092f 940e 05e5
000931 e30c
000932 2e30
000933 e001
000934 930f
000935 923f
000936 e300
000937 2e30
000938 e006
000939 943a
00093a f7f1
00093b 943a
00093c 950a
00093d f7d9
00093e 903f
00093f 910f
000940 943a
000941 f791
000942 950a
000943 f781
000944 e620
000945 e46b
000946 940e 05e5
000948 e30c
000949 2e30
00094a e001
00094b 930f
00094c 923f
00094d e300
00094e 2e30
00094f e006
000950 943a
000951 f7f1
000952 943a
000953 950a
000954 f7d9
000955 903f
000956 910f
000957 943a
000958 f791
000959 950a
00095a f781
00095b e525
00095c e46b
00095d 940e 05e5
00095f e906
000960 2e30
000961 e001
000962 930f
000963 923f
000964 e300
000965 2e30
000966 e006
000967 943a
000968 f7f1
000969 943a
00096a 950a
00096b f7d9
00096c 903f
00096d 910f
00096e 943a
00096f f791
000970 950a
000971 f781
000972 e521
000973 e46b
000974 940e 05e5
000976 e906
000977 2e30
000978 e001
000979 930f
00097a 923f
00097b e300
00097c 2e30
00097d e006
00097e 943a
00097f f7f1
000980 943a
000981 950a
000982 f7d9
000983 903f
000984 910f
000985 943a
000986 f791
000987 950a
000988 f781
000989 e525
00098a e46b
00098b 940e 05e5
00098d e906
00098e 2e30
00098f e001
000990 930f
000991 923f
000992 e300
000993 2e30
000994 e006
000995 943a
000996 f7f1
000997 943a
000998 950a
000999 f7d9
00099a 903f
00099b 910f
00099c 943a
00099d f791
00099e 950a
00099f f781
0009a0 e620
0009a1 e46b
0009a2 940e 05e5
0009a4 e604
0009a5 2e30
0009a6 e001
0009a7 930f
0009a8 923f
0009a9 e300
0009aa 2e30
0009ab e006
0009ac 943a
0009ad f7f1
0009ae 943a
0009af 950a
0009b0 f7d9
0009b1 903f
0009b2 910f
0009b3 943a
0009b4 f791
0009b5 950a
0009b6 f781
0009b7 e320
0009b8 e46b
0009b9 940e 05e5
0009bb e500
0009bc 2e30
0009bd e001
0009be 930f
0009bf 923f
0009c0 e300
0009c1 2e30
0009c2 e006
0009c3 943a
0009c4 f7f1
0009c5 943a
0009c6 950a
0009c7 f7d9
0009c8 903f
0009c9 910f
0009ca 943a
0009cb f791
0009cc 950a
0009cd f781
0009ce e320
0009cf e46b
0009d0 940e 05e5
0009d2 e302
0009d3 2e30
0009d4 e001
0009d5 930f
0009d6 923f
0009d7 e300
0009d8 2e30
0009d9 e006
0009da 943a
0009db f7f1
0009dc 943a
0009dd 950a
0009de f7d9
0009df 903f
0009e0 910f
0009e1 943a
0009e2 f791
0009e3 950a
0009e4 f781
0009e5 e320
0009e6 e46b
0009e7 940e 05e5
0009e9 e302
0009ea 2e30
0009eb e001
0009ec 930f
0009ed 923f
0009ee e300
0009ef 2e30
0009f0 e006
0009f1 943a
0009f2 f7f1
0009f3 943a
0009f4 950a
0009f5 f7d9
0009f6 903f
0009f7 910f
0009f8 943a
0009f9 f791
0009fa 950a
0009fb f781                      	MENU_SONG
                                 
                                 
                                 main_loop:
0009fc d011                      	rcall start
0009fd fd61
0009fe 940e 0a27                 	CB1 b0,1, safe
000a00 fd60
000a01 940e 0af7                 	CB1 b0,0, games
000a03 fd60
000a04 940e 0b2c                 	CB1 b0,0, trivia
000a06 fd61
000a07 940e 145a                 	CB1 b0,1, lava
000a09 fd62
000a0a 940e 1755                 	CB1 b0,2, dance
                                 
000a0c 940c 09fc                 	jmp main_loop
                                 
                                 start:
000a0e 940e 0171
000a10 e4e6
000a11 e0f3
000a12 940e 04ce
000a14 e5e4
000a15 e0f3
000a16 e420
000a17 940e 017d
000a19 940e 04ce                 	DISPLAY2 str2, str3
000a1b 940e 0113                 	call reset_kpd
000a1d 940e 1d00                 	call check_reset
000a1f 2f62                      	mov b0, a0
000a20 3861                      	cpi b0, 0x81
000a21 f011                      	breq PC+3
000a22 3862                      	cpi b0, 0x82
000a23 f409                      	brne PC+2
000a24 9508                      	ret
000a25 940c 09fc                 	jmp main_loop
                                 
                                 safe:
000a27 940e 0171
000a29 e9e8
000a2a e0f4
000a2b 940e 04ce                 	DISPLAY1 str6
000a2d e000
000a2e 2e90                      	_LDI c1, 0
000a2f e420
000a30 940e 017d                 	CA LCD_pos, $40
000a32 e40f
000a33 2e40
000a34 e001
000a35 2e50
000a36 940e 04d6                 	PRINTF LCD
000a38 2020
000a39 2020
000a3a 2020
000a3b 2a2a
000a3c 2a2a
000a3d 2020
000a3e 2020
000a3f 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(165): warning: .cseg .db misalignment - padding zero byte
000a40 0000                      .db	"      ****      ",0
000a41 940e 0113                 	call reset_kpd
000a43 940e 1d00                 	call check_reset
000a45 94e8
000a46 efec
000a47 e0f3
000a48 95c8
000a49 1520
000a4a f409
000a4b 9468                      	COMPARE clue1answer, a0
000a4c f40e                      	brtc PC+2
000a4d 9493                      	inc c1
000a4e e420
000a4f 940e 017d                 	CA LCD_pos, $40
000a51 e40f
000a52 2e40
000a53 e001
000a54 2e50
000a55 940e 04d6                 	PRINTF LCD
000a57 2020
000a58 2020
000a59 2020
000a5a 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(173): warning: .cseg .db misalignment - padding zero byte
000a5b 0000                      .db	"      ",FSTR,b,0
000a5c e427
000a5d 940e 017d                 	CA LCD_pos, $47 
000a5f 940e 0113                 	call reset_kpd
000a61 940e 1d00                 	call check_reset
000a63 94e8
000a64 e1e4
000a65 e0f4
000a66 95c8
000a67 1520
000a68 f409
000a69 9468                      	COMPARE clue2answer, a0
000a6a f40e                      	brtc PC+2
000a6b 9493                      	inc c1
000a6c e40f
000a6d 2e40
000a6e e001
000a6f 2e50
000a70 940e 04d6                 	PRINTF LCD
000a72 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(181): warning: .cseg .db misalignment - padding zero byte
000a73 0000                      .db	FSTR,b,0
000a74 e428
000a75 940e 017d                 	CA LCD_pos, $48
000a77 940e 0113                 	call reset_kpd
000a79 940e 1d00                 	call check_reset
000a7b 94e8
000a7c e3ea
000a7d e0f4
000a7e 95c8
000a7f 1520
000a80 f409
000a81 9468                      	COMPARE clue3answer1, a0
000a82 f40e                      	brtc PC+2
000a83 9493                      	inc c1
000a84 e40f
000a85 2e40
000a86 e001
000a87 2e50
000a88 940e 04d6                 	PRINTF LCD
000a8a 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(189): warning: .cseg .db misalignment - padding zero byte
000a8b 0000                      .db	FSTR,b,0
000a8c e429
000a8d 940e 017d                 	CA LCD_pos, $49
000a8f 940e 0113                 	call reset_kpd
000a91 940e 1d00                 	call check_reset
000a93 94e8
000a94 e3ec
000a95 e0f4
000a96 95c8
000a97 1520
000a98 f409
000a99 9468                      	COMPARE clue3answer2, a0
000a9a f40e                      	brtc PC+2
000a9b 9493                      	inc c1
000a9c e40f
000a9d 2e40
000a9e e001
000a9f 2e50
000aa0 940e 04d6                 	PRINTF LCD
000aa2 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(197): warning: .cseg .db misalignment - padding zero byte
000aa3 0000                      .db	FSTR,b,0
000aa4 ee08
000aa5 2e30
000aa6 e004
000aa7 930f
000aa8 923f
000aa9 e300
000aaa 2e30
000aab e006
000aac 943a
000aad f7f1
000aae 943a
000aaf 950a
000ab0 f7d9
000ab1 903f
000ab2 910f
000ab3 943a
000ab4 f791
000ab5 950a
000ab6 f781                      	WAIT_MS 1000
000ab7 e004
000ab8 1690                      	_CPI c1, 4
000ab9 f4d9                      	brne incorrectpass
                                 correctpass:
000aba 940e 0171
000abc eae8
000abd e0f4
000abe 940e 04ce                 	DISPLAY1 strpasscorr
000ac0 ed00
000ac1 2e30
000ac2 e008
000ac3 930f
000ac4 923f
000ac5 e300
000ac6 2e30
000ac7 e006
000ac8 943a
000ac9 f7f1
000aca 943a
000acb 950a
000acc f7d9
000acd 903f
000ace 910f
000acf 943a
000ad0 f791
000ad1 950a
000ad2 f781                      	WAIT_MS 2000
000ad3 940c 1cde                 	jmp end
                                 incorrectpass:
000ad5 940e 0171
000ad7 ebea
000ad8 e0f4
000ad9 940e 04ce
000adb ece4
000adc e0f4
000add e420
000ade 940e 017d
000ae0 940e 04ce                 	DISPLAY2 strpassincorr, strpassincorrbis
000ae2 ed00
000ae3 2e30
000ae4 e008
000ae5 930f
000ae6 923f
000ae7 e300
000ae8 2e30
000ae9 e006
000aea 943a
000aeb f7f1
000aec 943a
000aed 950a
000aee f7d9
000aef 903f
000af0 910f
000af1 943a
000af2 f791
000af3 950a
000af4 f781                      	WAIT_MS 2000
000af5 940c 09fc                 	jmp main_loop
                                 
                                 games:
                                 page1:
000af7 940e 0171
000af9 e6ea
000afa e0f4
000afb 940e 04ce
000afd e7ea
000afe e0f4
000aff e420
000b00 940e 017d
000b02 940e 04ce                 	DISPLAY2 strgame1, strgame2
000b04 940e 0113                 	call reset_kpd
000b06 940e 1d00                 	call check_reset
000b08 2f62                      	mov b0, a0
000b09 3861                      	cpi b0, 0x81 ; A
000b0a f409                      	brne PC+2
000b0b 9508                      	ret
000b0c 3862                      	cpi b0, 0x82 ; B
000b0d f409                      	brne PC+2
000b0e 9508                      	ret
000b0f 3864                      	cpi b0, 0x84 ; C
000b10 f409                      	brne PC+2
000b11 9508                      	ret
000b12 3468                      	cpi b0, 0x48 ; check if # key pressed
000b13 f719                      	brne page1
                                 page2:
000b14 940e 0171
000b16 e8e8
000b17 e0f4
000b18 940e 04ce                 	DISPLAY1 strgame3
000b1a 940e 0113                 	call reset_kpd
000b1c 940e 1d00                 	call check_reset
000b1e 2f62                      	mov b0, a0
000b1f 3861                      	cpi b0, 0x81 ; A
000b20 f409                      	brne PC+2
000b21 9508                      	ret
000b22 3862                      	cpi b0, 0x82 ; B
000b23 f409                      	brne PC+2
000b24 9508                      	ret
000b25 3864                      	cpi b0, 0x84 ; C
000b26 f409                      	brne PC+2
000b27 9508                      	ret
000b28 3468                      	cpi b0, 0x48 ; check if # key pressed
000b29 f751                      	brne page2
000b2a 940c 0af7                 	jmp games
                                 
                                 
                                 trivia:
000b2c 940e 0171
000b2e e6e2
000b2f e0f3
000b30 940e 04ce
000b32 e7e2
000b33 e0f3
000b34 e420
000b35 940e 017d
000b37 940e 04ce                 	DISPLAY2 strwelcome, strivia
000b39 ed00
000b3a 2e30
000b3b e008
000b3c 930f
000b3d 923f
000b3e e300
000b3f 2e30
000b40 e006
000b41 943a
000b42 f7f1
000b43 943a
000b44 950a
000b45 f7d9
000b46 903f
000b47 910f
000b48 943a
000b49 f791
000b4a 950a
000b4b f781                      	WAIT_MS 2000
000b4c 940e 0171
000b4e ebe6
000b4f e0f3
000b50 940e 04ce
000b52 ece6
000b53 e0f3
000b54 e420
000b55 940e 017d
000b57 940e 04ce                 	DISPLAY2 strivia2, strivia3
000b59 ed00
000b5a 2e30
000b5b e008
000b5c 930f
000b5d 923f
000b5e e300
000b5f 2e30
000b60 e006
000b61 943a
000b62 f7f1
000b63 943a
000b64 950a
000b65 f7d9
000b66 903f
000b67 910f
000b68 943a
000b69 f791
000b6a 950a
000b6b f781                      	WAIT_MS 2000
000b6c e000
000b6d 2e90                      	_LDI c1, 0x00
000b6e 940e 0171
000b70 e0ec
000b71 e0f5
000b72 940e 04ce
000b74 e1ea
000b75 e0f5
000b76 e420
000b77 940e 017d
000b79 940e 04ce
000b7b 940e 0113
000b7d 940e 1d00
000b7f 2f62
000b80 7820
000b81 f009
000b82 940c 0bb8
000b84 3468
000b85 f741
000b86 940e 0171
000b88 e2ec
000b89 e0f5
000b8a 940e 04ce
000b8c e3ee
000b8d e0f5
000b8e e420
000b8f 940e 017d
000b91 940e 04ce
000b93 940e 0113
000b95 940e 1d00
000b97 2f62
000b98 7820
000b99 f009
000b9a 940c 0bb8
000b9c 3468
000b9d f741
000b9e 940e 0171
000ba0 e5e0
000ba1 e0f5
000ba2 940e 04ce
000ba4 e5ee
000ba5 e0f5
000ba6 e420
000ba7 940e 017d
000ba9 940e 04ce
000bab 940e 0113
000bad 940e 1d00
000baf 2f62
000bb0 7820
000bb1 f009
000bb2 940c 0bb8
000bb4 3468
000bb5 f741
000bb6 940c 0b6e                 	QUESTION striviaQ1, striviaQ12, strivia1A, strivia1B, strivia1C, strivia1D
000bb8 94e8
000bb9 e6ec
000bba e0f5
000bbb 95c8
000bbc 1560
000bbd f409
000bbe 9468                      	COMPARE answer1, b0
000bbf f40e                      	brtc PC+2
000bc0 9493                      	inc c1
000bc1 940e 015b
000bc3 f00e
000bc4 940c 0bee
000bc6 940e 0171
000bc8 eae4
000bc9 e0f3
000bca 940e 04ce
000bcc ef04
000bcd 2e30
000bce e002
000bcf 930f
000bd0 923f
000bd1 e300
000bd2 2e30
000bd3 e006
000bd4 943a
000bd5 f7f1
000bd6 943a
000bd7 950a
000bd8 f7d9
000bd9 903f
000bda 910f
000bdb 943a
000bdc f791
000bdd 950a
000bde f781
000bdf e22d
000be0 e065
000be1 940e 05e5
000be3 e329
000be4 940e 05e5
000be6 e22d
000be7 940e 05e5
000be9 e329
000bea 940e 05e5
000bec 940c 0c0e
000bee 940e 0171
000bf0 eaee
000bf1 e0f3
000bf2 940e 04ce
000bf4 ef04
000bf5 2e30
000bf6 e002
000bf7 930f
000bf8 923f
000bf9 e300
000bfa 2e30
000bfb e006
000bfc 943a
000bfd f7f1
000bfe 943a
000bff 950a
000c00 f7d9
000c01 903f
000c02 910f
000c03 943a
000c04 f791
000c05 950a
000c06 f781
000c07 ec21
000c08 e16e
000c09 940e 05e5
000c0b ec21
000c0c 940e 05e5
000c0e 1b55
000c0f 2744
000c10 2733
000c11 2722
000c12 2d29
000c13 e40f
000c14 2e40
000c15 e001
000c16 2e50
000c17 940e 04d6
000c19 6353
000c1a 726f
000c1b 3a65
000c1c 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(256): macro 'PRINT_SCORE' called here
000c1d 0000                      	PRINT_SCORE c1
000c1e ed00
000c1f 2e30
000c20 e008
000c21 930f
000c22 923f
000c23 e300
000c24 2e30
000c25 e006
000c26 943a
000c27 f7f1
000c28 943a
000c29 950a
000c2a f7d9
000c2b 903f
000c2c 910f
000c2d 943a
000c2e f791
000c2f 950a
000c30 f781                      	WAIT_MS 2000
000c31 940e 0171
000c33 e6ee
000c34 e0f5
000c35 940e 04ce
000c37 e7e8
000c38 e0f5
000c39 e420
000c3a 940e 017d
000c3c 940e 04ce
000c3e 940e 0113
000c40 940e 1d00
000c42 2f62
000c43 7820
000c44 f009
000c45 940c 0c7b
000c47 3468
000c48 f741
000c49 940e 0171
000c4b e8e2
000c4c e0f5
000c4d 940e 04ce
000c4f e9e2
000c50 e0f5
000c51 e420
000c52 940e 017d
000c54 940e 04ce
000c56 940e 0113
000c58 940e 1d00
000c5a 2f62
000c5b 7820
000c5c f009
000c5d 940c 0c7b
000c5f 3468
000c60 f741
000c61 940e 0171
000c63 eae0
000c64 e0f5
000c65 940e 04ce
000c67 ebe2
000c68 e0f5
000c69 e420
000c6a 940e 017d
000c6c 940e 04ce
000c6e 940e 0113
000c70 940e 1d00
000c72 2f62
000c73 7820
000c74 f009
000c75 940c 0c7b
000c77 3468
000c78 f741
000c79 940c 0c31                 	QUESTION striviaQ2, striviaQ22, strivia2A, strivia2B, strivia2C, strivia2D
000c7b 94e8
000c7c ece2
000c7d e0f5
000c7e 95c8
000c7f 1560
000c80 f409
000c81 9468                      	COMPARE answer2, b0
000c82 f40e                      	brtc PC+2
000c83 9493                      	inc c1
000c84 940e 015b
000c86 f00e
000c87 940c 0cb1
000c89 940e 0171
000c8b eae4
000c8c e0f3
000c8d 940e 04ce
000c8f ef04
000c90 2e30
000c91 e002
000c92 930f
000c93 923f
000c94 e300
000c95 2e30
000c96 e006
000c97 943a
000c98 f7f1
000c99 943a
000c9a 950a
000c9b f7d9
000c9c 903f
000c9d 910f
000c9e 943a
000c9f f791
000ca0 950a
000ca1 f781
000ca2 e22d
000ca3 e065
000ca4 940e 05e5
000ca6 e329
000ca7 940e 05e5
000ca9 e22d
000caa 940e 05e5
000cac e329
000cad 940e 05e5
000caf 940c 0cd1
000cb1 940e 0171
000cb3 eaee
000cb4 e0f3
000cb5 940e 04ce
000cb7 ef04
000cb8 2e30
000cb9 e002
000cba 930f
000cbb 923f
000cbc e300
000cbd 2e30
000cbe e006
000cbf 943a
000cc0 f7f1
000cc1 943a
000cc2 950a
000cc3 f7d9
000cc4 903f
000cc5 910f
000cc6 943a
000cc7 f791
000cc8 950a
000cc9 f781
000cca ec21
000ccb e16e
000ccc 940e 05e5
000cce ec21
000ccf 940e 05e5
000cd1 1b55
000cd2 2744
000cd3 2733
000cd4 2722
000cd5 2d29
000cd6 e40f
000cd7 2e40
000cd8 e001
000cd9 2e50
000cda 940e 04d6
000cdc 6353
000cdd 726f
000cde 3a65
000cdf 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(262): macro 'PRINT_SCORE' called here
000ce0 0000                      	PRINT_SCORE c1
000ce1 ed00
000ce2 2e30
000ce3 e008
000ce4 930f
000ce5 923f
000ce6 e300
000ce7 2e30
000ce8 e006
000ce9 943a
000cea f7f1
000ceb 943a
000cec 950a
000ced f7d9
000cee 903f
000cef 910f
000cf0 943a
000cf1 f791
000cf2 950a
000cf3 f781                      	WAIT_MS 2000
000cf4 940e 0171
000cf6 ece4
000cf7 e0f5
000cf8 940e 04ce
000cfa ede6
000cfb e0f5
000cfc e420
000cfd 940e 017d
000cff 940e 04ce
000d01 940e 0113
000d03 940e 1d00
000d05 2f62
000d06 7820
000d07 f009
000d08 940c 0d3e
000d0a 3468
000d0b f741
000d0c 940e 0171
000d0e eee2
000d0f e0f5
000d10 940e 04ce
000d12 efe4
000d13 e0f5
000d14 e420
000d15 940e 017d
000d17 940e 04ce
000d19 940e 0113
000d1b 940e 1d00
000d1d 2f62
000d1e 7820
000d1f f009
000d20 940c 0d3e
000d22 3468
000d23 f741
000d24 940e 0171
000d26 e0e4
000d27 e0f6
000d28 940e 04ce
000d2a e1e0
000d2b e0f6
000d2c e420
000d2d 940e 017d
000d2f 940e 04ce
000d31 940e 0113
000d33 940e 1d00
000d35 2f62
000d36 7820
000d37 f009
000d38 940c 0d3e
000d3a 3468
000d3b f741
000d3c 940c 0cf4                 	QUESTION striviaQ3, striviaQ32, strivia3A, strivia3B, strivia3C, strivia3D
000d3e 94e8
000d3f e1ee
000d40 e0f6
000d41 95c8
000d42 1560
000d43 f409
000d44 9468                      	COMPARE answer3, b0
000d45 f40e                      	brtc PC+2
000d46 9493                      	inc c1
000d47 940e 015b
000d49 f00e
000d4a 940c 0d74
000d4c 940e 0171
000d4e eae4
000d4f e0f3
000d50 940e 04ce
000d52 ef04
000d53 2e30
000d54 e002
000d55 930f
000d56 923f
000d57 e300
000d58 2e30
000d59 e006
000d5a 943a
000d5b f7f1
000d5c 943a
000d5d 950a
000d5e f7d9
000d5f 903f
000d60 910f
000d61 943a
000d62 f791
000d63 950a
000d64 f781
000d65 e22d
000d66 e065
000d67 940e 05e5
000d69 e329
000d6a 940e 05e5
000d6c e22d
000d6d 940e 05e5
000d6f e329
000d70 940e 05e5
000d72 940c 0d94
000d74 940e 0171
000d76 eaee
000d77 e0f3
000d78 940e 04ce
000d7a ef04
000d7b 2e30
000d7c e002
000d7d 930f
000d7e 923f
000d7f e300
000d80 2e30
000d81 e006
000d82 943a
000d83 f7f1
000d84 943a
000d85 950a
000d86 f7d9
000d87 903f
000d88 910f
000d89 943a
000d8a f791
000d8b 950a
000d8c f781
000d8d ec21
000d8e e16e
000d8f 940e 05e5
000d91 ec21
000d92 940e 05e5
000d94 1b55
000d95 2744
000d96 2733
000d97 2722
000d98 2d29
000d99 e40f
000d9a 2e40
000d9b e001
000d9c 2e50
000d9d 940e 04d6
000d9f 6353
000da0 726f
000da1 3a65
000da2 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(268): macro 'PRINT_SCORE' called here
000da3 0000                      	PRINT_SCORE c1
000da4 ed00
000da5 2e30
000da6 e008
000da7 930f
000da8 923f
000da9 e300
000daa 2e30
000dab e006
000dac 943a
000dad f7f1
000dae 943a
000daf 950a
000db0 f7d9
000db1 903f
000db2 910f
000db3 943a
000db4 f791
000db5 950a
000db6 f781                      	WAIT_MS 2000
000db7 940e 0171
000db9 e2e0
000dba e0f6
000dbb 940e 04ce
000dbd e3e0
000dbe e0f6
000dbf e420
000dc0 940e 017d
000dc2 940e 04ce
000dc4 940e 0113
000dc6 940e 1d00
000dc8 2f62
000dc9 7820
000dca f009
000dcb 940c 0e01
000dcd 3468
000dce f741
000dcf 940e 0171
000dd1 e3ee
000dd2 e0f6
000dd3 940e 04ce
000dd5 e5e0
000dd6 e0f6
000dd7 e420
000dd8 940e 017d
000dda 940e 04ce
000ddc 940e 0113
000dde 940e 1d00
000de0 2f62
000de1 7820
000de2 f009
000de3 940c 0e01
000de5 3468
000de6 f741
000de7 940e 0171
000de9 e5ee
000dea e0f6
000deb 940e 04ce
000ded e6ea
000dee e0f6
000def e420
000df0 940e 017d
000df2 940e 04ce
000df4 940e 0113
000df6 940e 1d00
000df8 2f62
000df9 7820
000dfa f009
000dfb 940c 0e01
000dfd 3468
000dfe f741
000dff 940c 0db7                 	QUESTION striviaQ4, striviaQ42, strivia4A, strivia4B, strivia4C, strivia4D
000e01 94e8
000e02 e7e8
000e03 e0f6
000e04 95c8
000e05 1560
000e06 f409
000e07 9468                      	COMPARE answer4, b0
000e08 f40e                      	brtc PC+2
000e09 9493                      	inc c1
000e0a 940e 015b
000e0c f00e
000e0d 940c 0e37
000e0f 940e 0171
000e11 eae4
000e12 e0f3
000e13 940e 04ce
000e15 ef04
000e16 2e30
000e17 e002
000e18 930f
000e19 923f
000e1a e300
000e1b 2e30
000e1c e006
000e1d 943a
000e1e f7f1
000e1f 943a
000e20 950a
000e21 f7d9
000e22 903f
000e23 910f
000e24 943a
000e25 f791
000e26 950a
000e27 f781
000e28 e22d
000e29 e065
000e2a 940e 05e5
000e2c e329
000e2d 940e 05e5
000e2f e22d
000e30 940e 05e5
000e32 e329
000e33 940e 05e5
000e35 940c 0e57
000e37 940e 0171
000e39 eaee
000e3a e0f3
000e3b 940e 04ce
000e3d ef04
000e3e 2e30
000e3f e002
000e40 930f
000e41 923f
000e42 e300
000e43 2e30
000e44 e006
000e45 943a
000e46 f7f1
000e47 943a
000e48 950a
000e49 f7d9
000e4a 903f
000e4b 910f
000e4c 943a
000e4d f791
000e4e 950a
000e4f f781
000e50 ec21
000e51 e16e
000e52 940e 05e5
000e54 ec21
000e55 940e 05e5
000e57 1b55
000e58 2744
000e59 2733
000e5a 2722
000e5b 2d29
000e5c e40f
000e5d 2e40
000e5e e001
000e5f 2e50
000e60 940e 04d6
000e62 6353
000e63 726f
000e64 3a65
000e65 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(274): macro 'PRINT_SCORE' called here
000e66 0000                      	PRINT_SCORE c1
000e67 ed00
000e68 2e30
000e69 e008
000e6a 930f
000e6b 923f
000e6c e300
000e6d 2e30
000e6e e006
000e6f 943a
000e70 f7f1
000e71 943a
000e72 950a
000e73 f7d9
000e74 903f
000e75 910f
000e76 943a
000e77 f791
000e78 950a
000e79 f781                      	WAIT_MS 2000
000e7a 940e 0171
000e7c e7ea
000e7d e0f6
000e7e 940e 04ce
000e80 e8e6
000e81 e0f6
000e82 e420
000e83 940e 017d
000e85 940e 04ce
000e87 940e 0113
000e89 940e 1d00
000e8b 2f62
000e8c 7820
000e8d f009
000e8e 940c 0ec4
000e90 3468
000e91 f741
000e92 940e 0171
000e94 e9e0
000e95 e0f6
000e96 940e 04ce
000e98 eae2
000e99 e0f6
000e9a e420
000e9b 940e 017d
000e9d 940e 04ce
000e9f 940e 0113
000ea1 940e 1d00
000ea3 2f62
000ea4 7820
000ea5 f009
000ea6 940c 0ec4
000ea8 3468
000ea9 f741
000eaa 940e 0171
000eac ebe0
000ead e0f6
000eae 940e 04ce
000eb0 ebea
000eb1 e0f6
000eb2 e420
000eb3 940e 017d
000eb5 940e 04ce
000eb7 940e 0113
000eb9 940e 1d00
000ebb 2f62
000ebc 7820
000ebd f009
000ebe 940c 0ec4
000ec0 3468
000ec1 f741
000ec2 940c 0e7a                 	QUESTION striviaQ5, striviaQ52, strivia5A, strivia5B, strivia5C, strivia5D
000ec4 94e8
000ec5 ece2
000ec6 e0f6
000ec7 95c8
000ec8 1560
000ec9 f409
000eca 9468                      	COMPARE answer5, b0
000ecb f40e                      	brtc PC+2
000ecc 9493                      	inc c1
000ecd 940e 015b
000ecf f00e
000ed0 940c 0efa
000ed2 940e 0171
000ed4 eae4
000ed5 e0f3
000ed6 940e 04ce
000ed8 ef04
000ed9 2e30
000eda e002
000edb 930f
000edc 923f
000edd e300
000ede 2e30
000edf e006
000ee0 943a
000ee1 f7f1
000ee2 943a
000ee3 950a
000ee4 f7d9
000ee5 903f
000ee6 910f
000ee7 943a
000ee8 f791
000ee9 950a
000eea f781
000eeb e22d
000eec e065
000eed 940e 05e5
000eef e329
000ef0 940e 05e5
000ef2 e22d
000ef3 940e 05e5
000ef5 e329
000ef6 940e 05e5
000ef8 940c 0f1a
000efa 940e 0171
000efc eaee
000efd e0f3
000efe 940e 04ce
000f00 ef04
000f01 2e30
000f02 e002
000f03 930f
000f04 923f
000f05 e300
000f06 2e30
000f07 e006
000f08 943a
000f09 f7f1
000f0a 943a
000f0b 950a
000f0c f7d9
000f0d 903f
000f0e 910f
000f0f 943a
000f10 f791
000f11 950a
000f12 f781
000f13 ec21
000f14 e16e
000f15 940e 05e5
000f17 ec21
000f18 940e 05e5
000f1a 1b55
000f1b 2744
000f1c 2733
000f1d 2722
000f1e 2d29
000f1f e40f
000f20 2e40
000f21 e001
000f22 2e50
000f23 940e 04d6
000f25 6353
000f26 726f
000f27 3a65
000f28 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(280): macro 'PRINT_SCORE' called here
000f29 0000                      	PRINT_SCORE c1
000f2a ed00
000f2b 2e30
000f2c e008
000f2d 930f
000f2e 923f
000f2f e300
000f30 2e30
000f31 e006
000f32 943a
000f33 f7f1
000f34 943a
000f35 950a
000f36 f7d9
000f37 903f
000f38 910f
000f39 943a
000f3a f791
000f3b 950a
000f3c f781                      	WAIT_MS 2000
000f3d 940e 0171
000f3f ece4
000f40 e0f6
000f41 940e 04ce
000f43 ede6
000f44 e0f6
000f45 e420
000f46 940e 017d
000f48 940e 04ce
000f4a 940e 0113
000f4c 940e 1d00
000f4e 2f62
000f4f 7820
000f50 f009
000f51 940c 0f87
000f53 3468
000f54 f741
000f55 940e 0171
000f57 eee6
000f58 e0f6
000f59 940e 04ce
000f5b efe8
000f5c e0f6
000f5d e420
000f5e 940e 017d
000f60 940e 04ce
000f62 940e 0113
000f64 940e 1d00
000f66 2f62
000f67 7820
000f68 f009
000f69 940c 0f87
000f6b 3468
000f6c f741
000f6d 940e 0171
000f6f e0e8
000f70 e0f7
000f71 940e 04ce
000f73 e1e6
000f74 e0f7
000f75 e420
000f76 940e 017d
000f78 940e 04ce
000f7a 940e 0113
000f7c 940e 1d00
000f7e 2f62
000f7f 7820
000f80 f009
000f81 940c 0f87
000f83 3468
000f84 f741
000f85 940c 0f3d                 	QUESTION striviaQ6, striviaQ62, strivia6A, strivia6B, strivia6C, strivia6D
000f87 94e8
000f88 e2e0
000f89 e0f7
000f8a 95c8
000f8b 1560
000f8c f409
000f8d 9468                      	COMPARE answer6, b0
000f8e f40e                      	brtc PC+2
000f8f 9493                      	inc c1
000f90 940e 015b
000f92 f00e
000f93 940c 0fbd
000f95 940e 0171
000f97 eae4
000f98 e0f3
000f99 940e 04ce
000f9b ef04
000f9c 2e30
000f9d e002
000f9e 930f
000f9f 923f
000fa0 e300
000fa1 2e30
000fa2 e006
000fa3 943a
000fa4 f7f1
000fa5 943a
000fa6 950a
000fa7 f7d9
000fa8 903f
000fa9 910f
000faa 943a
000fab f791
000fac 950a
000fad f781
000fae e22d
000faf e065
000fb0 940e 05e5
000fb2 e329
000fb3 940e 05e5
000fb5 e22d
000fb6 940e 05e5
000fb8 e329
000fb9 940e 05e5
000fbb 940c 0fdd
000fbd 940e 0171
000fbf eaee
000fc0 e0f3
000fc1 940e 04ce
000fc3 ef04
000fc4 2e30
000fc5 e002
000fc6 930f
000fc7 923f
000fc8 e300
000fc9 2e30
000fca e006
000fcb 943a
000fcc f7f1
000fcd 943a
000fce 950a
000fcf f7d9
000fd0 903f
000fd1 910f
000fd2 943a
000fd3 f791
000fd4 950a
000fd5 f781
000fd6 ec21
000fd7 e16e
000fd8 940e 05e5
000fda ec21
000fdb 940e 05e5
000fdd 1b55
000fde 2744
000fdf 2733
000fe0 2722
000fe1 2d29
000fe2 e40f
000fe3 2e40
000fe4 e001
000fe5 2e50
000fe6 940e 04d6
000fe8 6353
000fe9 726f
000fea 3a65
000feb 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(286): macro 'PRINT_SCORE' called here
000fec 0000                      	PRINT_SCORE c1
000fed ed00
000fee 2e30
000fef e008
000ff0 930f
000ff1 923f
000ff2 e300
000ff3 2e30
000ff4 e006
000ff5 943a
000ff6 f7f1
000ff7 943a
000ff8 950a
000ff9 f7d9
000ffa 903f
000ffb 910f
000ffc 943a
000ffd f791
000ffe 950a
000fff f781                      	WAIT_MS 2000
001000 940e 0171
001002 e2e2
001003 e0f7
001004 940e 04ce
001006 e3e0
001007 e0f7
001008 e420
001009 940e 017d
00100b 940e 04ce
00100d 940e 0113
00100f 940e 1d00
001011 2f62
001012 7820
001013 f009
001014 940c 104a
001016 3468
001017 f741
001018 940e 0171
00101a e3ec
00101b e0f7
00101c 940e 04ce
00101e e4ee
00101f e0f7
001020 e420
001021 940e 017d
001023 940e 04ce
001025 940e 0113
001027 940e 1d00
001029 2f62
00102a 7820
00102b f009
00102c 940c 104a
00102e 3468
00102f f741
001030 940e 0171
001032 e5ea
001033 e0f7
001034 940e 04ce
001036 e6e4
001037 e0f7
001038 e420
001039 940e 017d
00103b 940e 04ce
00103d 940e 0113
00103f 940e 1d00
001041 2f62
001042 7820
001043 f009
001044 940c 104a
001046 3468
001047 f741
001048 940c 1000                 	QUESTION striviaQ7, striviaQ72, strivia7A, strivia7B, strivia7C, strivia7D
00104a 94e8
00104b e6ee
00104c e0f7
00104d 95c8
00104e 1560
00104f f409
001050 9468                      	COMPARE answer7, b0
001051 f40e                      	brtc PC+2
001052 9493                      	inc c1
001053 940e 015b
001055 f00e
001056 940c 1080
001058 940e 0171
00105a eae4
00105b e0f3
00105c 940e 04ce
00105e ef04
00105f 2e30
001060 e002
001061 930f
001062 923f
001063 e300
001064 2e30
001065 e006
001066 943a
001067 f7f1
001068 943a
001069 950a
00106a f7d9
00106b 903f
00106c 910f
00106d 943a
00106e f791
00106f 950a
001070 f781
001071 e22d
001072 e065
001073 940e 05e5
001075 e329
001076 940e 05e5
001078 e22d
001079 940e 05e5
00107b e329
00107c 940e 05e5
00107e 940c 10a0
001080 940e 0171
001082 eaee
001083 e0f3
001084 940e 04ce
001086 ef04
001087 2e30
001088 e002
001089 930f
00108a 923f
00108b e300
00108c 2e30
00108d e006
00108e 943a
00108f f7f1
001090 943a
001091 950a
001092 f7d9
001093 903f
001094 910f
001095 943a
001096 f791
001097 950a
001098 f781
001099 ec21
00109a e16e
00109b 940e 05e5
00109d ec21
00109e 940e 05e5
0010a0 1b55
0010a1 2744
0010a2 2733
0010a3 2722
0010a4 2d29
0010a5 e40f
0010a6 2e40
0010a7 e001
0010a8 2e50
0010a9 940e 04d6
0010ab 6353
0010ac 726f
0010ad 3a65
0010ae 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(292): macro 'PRINT_SCORE' called here
0010af 0000                      	PRINT_SCORE c1
0010b0 ed00
0010b1 2e30
0010b2 e008
0010b3 930f
0010b4 923f
0010b5 e300
0010b6 2e30
0010b7 e006
0010b8 943a
0010b9 f7f1
0010ba 943a
0010bb 950a
0010bc f7d9
0010bd 903f
0010be 910f
0010bf 943a
0010c0 f791
0010c1 950a
0010c2 f781                      	WAIT_MS 2000
0010c3 940e 0171
0010c5 e7e0
0010c6 e0f7
0010c7 940e 04ce
0010c9 e8e2
0010ca e0f7
0010cb e420
0010cc 940e 017d
0010ce 940e 04ce
0010d0 940e 0113
0010d2 940e 1d00
0010d4 2f62
0010d5 7820
0010d6 f009
0010d7 940c 110d
0010d9 3468
0010da f741
0010db 940e 0171
0010dd e9e0
0010de e0f7
0010df 940e 04ce
0010e1 e9e8
0010e2 e0f7
0010e3 e420
0010e4 940e 017d
0010e6 940e 04ce
0010e8 940e 0113
0010ea 940e 1d00
0010ec 2f62
0010ed 7820
0010ee f009
0010ef 940c 110d
0010f1 3468
0010f2 f741
0010f3 940e 0171
0010f5 eae6
0010f6 e0f7
0010f7 940e 04ce
0010f9 ebe0
0010fa e0f7
0010fb e420
0010fc 940e 017d
0010fe 940e 04ce
001100 940e 0113
001102 940e 1d00
001104 2f62
001105 7820
001106 f009
001107 940c 110d
001109 3468
00110a f741
00110b 940c 10c3                 	QUESTION striviaQ8, striviaQ82, strivia8A, strivia8B, strivia8C, strivia8D
00110d 94e8
00110e ece2
00110f e0f7
001110 95c8
001111 1560
001112 f409
001113 9468                      	COMPARE answer8, b0
001114 f40e                      	brtc PC+2
001115 9493                      	inc c1
001116 940e 015b
001118 f00e
001119 940c 1143
00111b 940e 0171
00111d eae4
00111e e0f3
00111f 940e 04ce
001121 ef04
001122 2e30
001123 e002
001124 930f
001125 923f
001126 e300
001127 2e30
001128 e006
001129 943a
00112a f7f1
00112b 943a
00112c 950a
00112d f7d9
00112e 903f
00112f 910f
001130 943a
001131 f791
001132 950a
001133 f781
001134 e22d
001135 e065
001136 940e 05e5
001138 e329
001139 940e 05e5
00113b e22d
00113c 940e 05e5
00113e e329
00113f 940e 05e5
001141 940c 1163
001143 940e 0171
001145 eaee
001146 e0f3
001147 940e 04ce
001149 ef04
00114a 2e30
00114b e002
00114c 930f
00114d 923f
00114e e300
00114f 2e30
001150 e006
001151 943a
001152 f7f1
001153 943a
001154 950a
001155 f7d9
001156 903f
001157 910f
001158 943a
001159 f791
00115a 950a
00115b f781
00115c ec21
00115d e16e
00115e 940e 05e5
001160 ec21
001161 940e 05e5
001163 1b55
001164 2744
001165 2733
001166 2722
001167 2d29
001168 e40f
001169 2e40
00116a e001
00116b 2e50
00116c 940e 04d6
00116e 6353
00116f 726f
001170 3a65
001171 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(298): macro 'PRINT_SCORE' called here
001172 0000                      	PRINT_SCORE c1
001173 ed00
001174 2e30
001175 e008
001176 930f
001177 923f
001178 e300
001179 2e30
00117a e006
00117b 943a
00117c f7f1
00117d 943a
00117e 950a
00117f f7d9
001180 903f
001181 910f
001182 943a
001183 f791
001184 950a
001185 f781                      	WAIT_MS 2000
001186 940e 0171
001188 ece4
001189 e0f7
00118a 940e 04ce
00118c ede4
00118d e0f7
00118e e420
00118f 940e 017d
001191 940e 04ce
001193 940e 0113
001195 940e 1d00
001197 2f62
001198 7820
001199 f009
00119a 940c 11d0
00119c 3468
00119d f741
00119e 940e 0171
0011a0 eee6
0011a1 e0f7
0011a2 940e 04ce
0011a4 efe8
0011a5 e0f7
0011a6 e420
0011a7 940e 017d
0011a9 940e 04ce
0011ab 940e 0113
0011ad 940e 1d00
0011af 2f62
0011b0 7820
0011b1 f009
0011b2 940c 11d0
0011b4 3468
0011b5 f741
0011b6 940e 0171
0011b8 e0e6
0011b9 e0f8
0011ba 940e 04ce
0011bc e0ee
0011bd e0f8
0011be e420
0011bf 940e 017d
0011c1 940e 04ce
0011c3 940e 0113
0011c5 940e 1d00
0011c7 2f62
0011c8 7820
0011c9 f009
0011ca 940c 11d0
0011cc 3468
0011cd f741
0011ce 940c 1186                 	QUESTION striviaQ9, striviaQ92, strivia9A, strivia9B, strivia9C, strivia9D
0011d0 94e8
0011d1 e2e0
0011d2 e0f8
0011d3 95c8
0011d4 1560
0011d5 f409
0011d6 9468                      	COMPARE answer9, b0
0011d7 f40e                      	brtc PC+2
0011d8 9493                      	inc c1
0011d9 940e 015b
0011db f00e
0011dc 940c 1206
0011de 940e 0171
0011e0 eae4
0011e1 e0f3
0011e2 940e 04ce
0011e4 ef04
0011e5 2e30
0011e6 e002
0011e7 930f
0011e8 923f
0011e9 e300
0011ea 2e30
0011eb e006
0011ec 943a
0011ed f7f1
0011ee 943a
0011ef 950a
0011f0 f7d9
0011f1 903f
0011f2 910f
0011f3 943a
0011f4 f791
0011f5 950a
0011f6 f781
0011f7 e22d
0011f8 e065
0011f9 940e 05e5
0011fb e329
0011fc 940e 05e5
0011fe e22d
0011ff 940e 05e5
001201 e329
001202 940e 05e5
001204 940c 1226
001206 940e 0171
001208 eaee
001209 e0f3
00120a 940e 04ce
00120c ef04
00120d 2e30
00120e e002
00120f 930f
001210 923f
001211 e300
001212 2e30
001213 e006
001214 943a
001215 f7f1
001216 943a
001217 950a
001218 f7d9
001219 903f
00121a 910f
00121b 943a
00121c f791
00121d 950a
00121e f781
00121f ec21
001220 e16e
001221 940e 05e5
001223 ec21
001224 940e 05e5
001226 1b55
001227 2744
001228 2733
001229 2722
00122a 2d29
00122b e40f
00122c 2e40
00122d e001
00122e 2e50
00122f 940e 04d6
001231 6353
001232 726f
001233 3a65
001234 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(304): macro 'PRINT_SCORE' called here
001235 0000                      	PRINT_SCORE c1
001236 ed00
001237 2e30
001238 e008
001239 930f
00123a 923f
00123b e300
00123c 2e30
00123d e006
00123e 943a
00123f f7f1
001240 943a
001241 950a
001242 f7d9
001243 903f
001244 910f
001245 943a
001246 f791
001247 950a
001248 f781                      	WAIT_MS 2000
001249 940e 0171
00124b e2e2
00124c e0f8
00124d 940e 04ce
00124f e3e0
001250 e0f8
001251 e420
001252 940e 017d
001254 940e 04ce
001256 940e 0113
001258 940e 1d00
00125a 2f62
00125b 7820
00125c f009
00125d 940c 1293
00125f 3468
001260 f741
001261 940e 0171
001263 e3ec
001264 e0f8
001265 940e 04ce
001267 e4ea
001268 e0f8
001269 e420
00126a 940e 017d
00126c 940e 04ce
00126e 940e 0113
001270 940e 1d00
001272 2f62
001273 7820
001274 f009
001275 940c 1293
001277 3468
001278 f741
001279 940e 0171
00127b e5ec
00127c e0f8
00127d 940e 04ce
00127f e6ea
001280 e0f8
001281 e420
001282 940e 017d
001284 940e 04ce
001286 940e 0113
001288 940e 1d00
00128a 2f62
00128b 7820
00128c f009
00128d 940c 1293
00128f 3468
001290 f741
001291 940c 1249                 	QUESTION striviaQ10, striviaQ102, strivia10A, strivia10B, strivia10C, strivia10D
001293 94e8
001294 e7ea
001295 e0f8
001296 95c8
001297 1560
001298 f409
001299 9468                      	COMPARE answer10, b0
00129a f40e                      	brtc PC+2
00129b 9493                      	inc c1
00129c 940e 015b
00129e f00e
00129f 940c 12c9
0012a1 940e 0171
0012a3 eae4
0012a4 e0f3
0012a5 940e 04ce
0012a7 ef04
0012a8 2e30
0012a9 e002
0012aa 930f
0012ab 923f
0012ac e300
0012ad 2e30
0012ae e006
0012af 943a
0012b0 f7f1
0012b1 943a
0012b2 950a
0012b3 f7d9
0012b4 903f
0012b5 910f
0012b6 943a
0012b7 f791
0012b8 950a
0012b9 f781
0012ba e22d
0012bb e065
0012bc 940e 05e5
0012be e329
0012bf 940e 05e5
0012c1 e22d
0012c2 940e 05e5
0012c4 e329
0012c5 940e 05e5
0012c7 940c 12e9
0012c9 940e 0171
0012cb eaee
0012cc e0f3
0012cd 940e 04ce
0012cf ef04
0012d0 2e30
0012d1 e002
0012d2 930f
0012d3 923f
0012d4 e300
0012d5 2e30
0012d6 e006
0012d7 943a
0012d8 f7f1
0012d9 943a
0012da 950a
0012db f7d9
0012dc 903f
0012dd 910f
0012de 943a
0012df f791
0012e0 950a
0012e1 f781
0012e2 ec21
0012e3 e16e
0012e4 940e 05e5
0012e6 ec21
0012e7 940e 05e5
0012e9 1b55
0012ea 2744
0012eb 2733
0012ec 2722
0012ed 2d29
0012ee e40f
0012ef 2e40
0012f0 e001
0012f1 2e50
0012f2 940e 04d6
0012f4 6353
0012f5 726f
0012f6 3a65
0012f7 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(310): macro 'PRINT_SCORE' called here
0012f8 0000                      	PRINT_SCORE c1
0012f9 ed00
0012fa 2e30
0012fb e008
0012fc 930f
0012fd 923f
0012fe e300
0012ff 2e30
001300 e006
001301 943a
001302 f7f1
001303 943a
001304 950a
001305 f7d9
001306 903f
001307 910f
001308 943a
001309 f791
00130a 950a
00130b f781                      	WAIT_MS 2000
00130c e005                      	ldi w, 0x05
00130d 1690                      	cp c1, w
00130e f410                      	brsh trivia_won
00130f 940c 139c                 	jmp trivia_lost
                                 trivia_won:
001311 940e 0171
001313 e3ee
001314 e0f4
001315 940e 04ce
001317 e4ee
001318 e0f4
001319 e420
00131a 940e 017d
00131c 940e 04ce                     DISPLAY2 strwin1, strwin2
00131e e620
00131f e560
001320 940e 05e5
001322 e820
001323 e36c
001324 940e 05e5
001326 e620
001327 e560
001328 940e 05e5
00132a e42c
00132b e36c
00132c 940e 05e5
00132e e420
00132f e36c
001330 940e 05e5
001332 e320
001333 e36c
001334 940e 05e5
001336 e226
001337 ea6a
001338 940e 05e5
00133a e320
00133b ea6a
00133c 940e 05e5
00133e e52b
00133f e560
001340 940e 05e5
001342 e729
001343 e36c
001344 940e 05e5
001346 e52b
001347 e560
001348 940e 05e5
00134a e428
00134b e36c
00134c 940e 05e5
00134e e12e
00134f e36c
001350 940e 05e5
001352 e22d
001353 e36c
001354 940e 05e5
001356 e224
001357 ea6a
001358 940e 05e5
00135a e22d
00135b ea6a
00135c 940e 05e5
00135e e521
00135f e560
001360 940e 05e5
001362 e62c
001363 e36c
001364 940e 05e5
001366 e521
001367 e560
001368 940e 05e5
00136a e420
00136b e36c
00136c 940e 05e5
00136e e326
00136f e36c
001370 940e 05e5
001372 e228
001373 ea6a
001374 940e 05e5
001376 e224
001377 ec68
001378 940e 05e5                 	CELEBRATE_song
00137a 940e 0171
00137c eee6
00137d e0f3
00137e 940e 04ce
001380 efe0
001381 e0f3
001382 e420
001383 940e 017d
001385 940e 04ce                 	DISPLAY2 strclue1a, strclue1b
001387 ea00
001388 2e30
001389 e100
00138a 930f
00138b 923f
00138c e300
00138d 2e30
00138e e006
00138f 943a
001390 f7f1
001391 943a
001392 950a
001393 f7d9
001394 903f
001395 910f
001396 943a
001397 f791
001398 950a
001399 f781                      	WAIT_MS 4000
00139a 940c 09fc                 	jmp main_loop
                                 trivia_lost:
00139c 940e 0171
00139e e5e6
00139f e0f4
0013a0 940e 04ce
0013a2 e6e0
0013a3 e0f4
0013a4 e420
0013a5 940e 017d
0013a7 940e 04ce                 	DISPLAY2 strlose1, strlose2
0013a9 e323
0013aa e560
0013ab 940e 05e5
0013ad e30c
0013ae 2e30
0013af e001
0013b0 930f
0013b1 923f
0013b2 e300
0013b3 2e30
0013b4 e006
0013b5 943a
0013b6 f7f1
0013b7 943a
0013b8 950a
0013b9 f7d9
0013ba 903f
0013bb 910f
0013bc 943a
0013bd f791
0013be 950a
0013bf f781
0013c0 e224
0013c1 e56a
0013c2 940e 05e5
0013c4 e30c
0013c5 2e30
0013c6 e001
0013c7 930f
0013c8 923f
0013c9 e300
0013ca 2e30
0013cb e006
0013cc 943a
0013cd f7f1
0013ce 943a
0013cf 950a
0013d0 f7d9
0013d1 903f
0013d2 910f
0013d3 943a
0013d4 f791
0013d5 950a
0013d6 f781
0013d7 e224
0013d8 e466
0013d9 940e 05e5
0013db e30c
0013dc 2e30
0013dd e001
0013de 930f
0013df 923f
0013e0 e300
0013e1 2e30
0013e2 e006
0013e3 943a
0013e4 f7f1
0013e5 943a
0013e6 950a
0013e7 f7d9
0013e8 903f
0013e9 910f
0013ea 943a
0013eb f791
0013ec 950a
0013ed f781
0013ee e224
0013ef e466
0013f0 940e 05e5
0013f2 e30c
0013f3 2e30
0013f4 e001
0013f5 930f
0013f6 923f
0013f7 e300
0013f8 2e30
0013f9 e006
0013fa 943a
0013fb f7f1
0013fc 943a
0013fd 950a
0013fe f7d9
0013ff 903f
001400 910f
001401 943a
001402 f791
001403 950a
001404 f781
001405 e224
001406 e466
001407 940e 05e5
001409 e226
00140a e466
00140b 940e 05e5
00140d e22a
00140e e466
00140f 940e 05e5
001411 e320
001412 e86c
001413 940e 05e5
001415 eb0c
001416 2e30
001417 e003
001418 930f
001419 923f
00141a e300
00141b 2e30
00141c e006
00141d 943a
00141e f7f1
00141f 943a
001420 950a
001421 f7d9
001422 903f
001423 910f
001424 943a
001425 f791
001426 950a
001427 f781
001428 e320
001429 e664
00142a 940e 05e5
00142c e420
00142d e664
00142e 940e 05e5
001430 e42c
001431 e664
001432 940e 05e5
001434 e326
001435 e664
001436 940e 05e5
001438 e320
001439 e664
00143a 940e 05e5
00143c e326
00143d e664
00143e 940e 05e5
001440 e32c
001441 e664
001442 940e 05e5
001444 e326
001445 e664
001446 940e 05e5
001448 e32c
001449 e664
00144a 940e 05e5
00144c e420
00144d e560
00144e 940e 05e5
001450 e428
001451 e36c
001452 940e 05e5
001454 e420
001455 e966
001456 940e 05e5                 	LOSE_SONG
001458 940c 09fc                 	jmp main_loop
                                 
                                 lava:
00145a 940e 0171
00145c e6e2
00145d e0f3
00145e 940e 04ce
001460 e8e2
001461 e0f3
001462 e420
001463 940e 017d
001465 940e 04ce                 	DISPLAY2 strwelcome, strlava
001467 ed00
001468 2e30
001469 e008
00146a 930f
00146b 923f
00146c e300
00146d 2e30
00146e e006
00146f 943a
001470 f7f1
001471 943a
001472 950a
001473 f7d9
001474 903f
001475 910f
001476 943a
001477 f791
001478 950a
001479 f781                      	WAIT_MS 2000
00147a 940e 0171
00147c ede6
00147d e0f3
00147e 940e 04ce                 	DISPLAY1 strlava2
001480 ed00
001481 2e30
001482 e008
001483 930f
001484 923f
001485 e300
001486 2e30
001487 e006
001488 943a
001489 f7f1
00148a 943a
00148b 950a
00148c f7d9
00148d 903f
00148e 910f
00148f 943a
001490 f791
001491 950a
001492 f781                      	WAIT_MS 2000
                                 	; start counter of game wins
001493 e000
001494 2e90                      	_LDI c1, 0x00
001495 940e 0171
001497 e7ec
001498 e0f8
001499 940e 04ce                 	DISPLAY1 strlava3
00149b ed00
00149c 2e30
00149d e008
00149e 930f
00149f 923f
0014a0 e300
0014a1 2e30
0014a2 e006
0014a3 943a
0014a4 f7f1
0014a5 943a
0014a6 950a
0014a7 f7d9
0014a8 903f
0014a9 910f
0014aa 943a
0014ab f791
0014ac 950a
0014ad f781                      	WAIT_MS 2000
                                  ; add at least 0.5C
0014ae 940e 065a                 	call reset_wire
0014b0 196c                      	sub b0, d0 ;compare final value with intial one
0014b1 097d                      	sbc b1, d1
0014b2 e028                      	ldi a0, 0x08 ; 0x0008 = +0.5 degree. Goal to reach
0014b3 e030                      	ldi a1, 0x00
0014b4 1762                      	cp b0, a0
0014b5 0773                      	cpc b1, a1
0014b6 f14a                      	brmi lost1
                                 win1:
0014b7 940e 0171
0014b9 eaec
0014ba e0f8
0014bb 940e 04ce                 	DISPLAY1 strlavawin1
0014bd ef04
0014be 2e30
0014bf e002
0014c0 930f
0014c1 923f
0014c2 e300
0014c3 2e30
0014c4 e006
0014c5 943a
0014c6 f7f1
0014c7 943a
0014c8 950a
0014c9 f7d9
0014ca 903f
0014cb 910f
0014cc 943a
0014cd f791
0014ce 950a
0014cf f781
0014d0 e22d
0014d1 e065
0014d2 940e 05e5
0014d4 e329
0014d5 940e 05e5
0014d7 e22d
0014d8 940e 05e5
0014da e329
0014db 940e 05e5                 	CORRECT_SONG
0014dd 9493                      	inc c1
0014de 940c 1502                 	jmp task2
                                 lost1:
0014e0 940e 0171
0014e2 ece8
0014e3 e0f8
0014e4 940e 04ce                 	DISPLAY1 strlavalost
0014e6 ef04
0014e7 2e30
0014e8 e002
0014e9 930f
0014ea 923f
0014eb e300
0014ec 2e30
0014ed e006
0014ee 943a
0014ef f7f1
0014f0 943a
0014f1 950a
0014f2 f7d9
0014f3 903f
0014f4 910f
0014f5 943a
0014f6 f791
0014f7 950a
0014f8 f781
0014f9 ec21
0014fa e16e
0014fb 940e 05e5
0014fd ec21
0014fe 940e 05e5                 	INCORRECT_SONG
001500 940c 1502                 	jmp task2
                                 task2:
001502 940e 0171
001504 e8ec
001505 e0f8
001506 940e 04ce                 	DISPLAY1 strlava4
001508 ed00
001509 2e30
00150a e008
00150b 930f
00150c 923f
00150d e300
00150e 2e30
00150f e006
001510 943a
001511 f7f1
001512 943a
001513 950a
001514 f7d9
001515 903f
001516 910f
001517 943a
001518 f791
001519 950a
00151a f781                      	WAIT_MS 2000
                                  ; add at least 1C
00151b 940e 065a                 	call reset_wire
00151d 196c                      	sub b0, d0 ;compare final value with intial one
00151e 097d                      	sbc b1, d1
00151f e028                      	ldi a0, 0x08 ; 0x0008 = +0.5 degree. Goal to reach
001520 e030                      	ldi a1, 0x00
001521 1762                      	cp b0, a0
001522 0773                      	cpc b1, a1
001523 f192                      	brmi lost2a
001524 e120                      	ldi a0, 0x10 ; 0x0008 = +0.5 degree. Goal to reach
001525 e030                      	ldi a1, 0x00
001526 1b62                      	sub b0, a0
001527 0b73                      	sbc b1, a1
001528 f00a                      	brmi PC+2
001529 940c 1578                 	jmp lost2b
                                 win2:
00152b 940e 015b                 	call LCD_clear
00152d 940e 0171
00152f eaec
001530 e0f8
001531 940e 04ce                 	DISPLAY1 strlavawin1
001533 ef04
001534 2e30
001535 e002
001536 930f
001537 923f
001538 e300
001539 2e30
00153a e006
00153b 943a
00153c f7f1
00153d 943a
00153e 950a
00153f f7d9
001540 903f
001541 910f
001542 943a
001543 f791
001544 950a
001545 f781
001546 e22d
001547 e065
001548 940e 05e5
00154a e329
00154b 940e 05e5
00154d e22d
00154e 940e 05e5
001550 e329
001551 940e 05e5                 	CORRECT_SONG
001553 9493                      	inc c1
001554 940c 159a                 	jmp task3
                                 lost2a:
001556 940e 0171
001558 ece8
001559 e0f8
00155a 940e 04ce                 	DISPLAY1 strlavalost
00155c ef04
00155d 2e30
00155e e002
00155f 930f
001560 923f
001561 e300
001562 2e30
001563 e006
001564 943a
001565 f7f1
001566 943a
001567 950a
001568 f7d9
001569 903f
00156a 910f
00156b 943a
00156c f791
00156d 950a
00156e f781
00156f ec21
001570 e16e
001571 940e 05e5
001573 ec21
001574 940e 05e5                 	INCORRECT_SONG
001576 940c 159a                 	jmp task3
                                 lost2b:
001578 940e 0171
00157a ede8
00157b e0f8
00157c 940e 04ce                 	DISPLAY1 strlavahot
00157e ef04
00157f 2e30
001580 e002
001581 930f
001582 923f
001583 e300
001584 2e30
001585 e006
001586 943a
001587 f7f1
001588 943a
001589 950a
00158a f7d9
00158b 903f
00158c 910f
00158d 943a
00158e f791
00158f 950a
001590 f781
001591 ec21
001592 e16e
001593 940e 05e5
001595 ec21
001596 940e 05e5                 	INCORRECT_SONG
001598 940c 159a                 	jmp task3
                                 task3:
00159a 940e 0171
00159c e9ee
00159d e0f8
00159e 940e 04ce                 	DISPLAY1 strlava5
0015a0 ed00
0015a1 2e30
0015a2 e008
0015a3 930f
0015a4 923f
0015a5 e300
0015a6 2e30
0015a7 e006
0015a8 943a
0015a9 f7f1
0015aa 943a
0015ab 950a
0015ac f7d9
0015ad 903f
0015ae 910f
0015af 943a
0015b0 f791
0015b1 950a
0015b2 f781                      	WAIT_MS 2000
                                  ; add at least 1C
0015b3 940e 065a                 	call reset_wire
0015b5 196c                      	sub b0, d0 ;compare final value with intial one
0015b6 097d                      	sbc b1, d1
0015b7 e120                      	ldi a0, 0x10 ; 0x0010 = +1 degree. Goal to reach
0015b8 e030                      	ldi a1, 0x00
0015b9 1762                      	cp b0, a0
0015ba 0773                      	cpc b1, a1
0015bb f14a                      	brmi lost3
                                 win3:
0015bc 940e 0171
0015be eaec
0015bf e0f8
0015c0 940e 04ce                 	DISPLAY1 strlavawin1
0015c2 ef04
0015c3 2e30
0015c4 e002
0015c5 930f
0015c6 923f
0015c7 e300
0015c8 2e30
0015c9 e006
0015ca 943a
0015cb f7f1
0015cc 943a
0015cd 950a
0015ce f7d9
0015cf 903f
0015d0 910f
0015d1 943a
0015d2 f791
0015d3 950a
0015d4 f781
0015d5 e22d
0015d6 e065
0015d7 940e 05e5
0015d9 e329
0015da 940e 05e5
0015dc e22d
0015dd 940e 05e5
0015df e329
0015e0 940e 05e5                 	CORRECT_SONG
0015e2 9493                      	inc c1
0015e3 940c 1607                 	jmp end_game
                                 lost3:
0015e5 940e 0171
0015e7 ece8
0015e8 e0f8
0015e9 940e 04ce                 	DISPLAY1 strlavalost
0015eb ef04
0015ec 2e30
0015ed e002
0015ee 930f
0015ef 923f
0015f0 e300
0015f1 2e30
0015f2 e006
0015f3 943a
0015f4 f7f1
0015f5 943a
0015f6 950a
0015f7 f7d9
0015f8 903f
0015f9 910f
0015fa 943a
0015fb f791
0015fc 950a
0015fd f781
0015fe ec21
0015ff e16e
001600 940e 05e5
001602 ec21
001603 940e 05e5                 	INCORRECT_SONG
001605 940c 1607                 	jmp end_game
                                 end_game:
001607 e002                      	ldi w, 0x02
001608 1690                      	cp c1, w
001609 f410                      	brsh lava_won
00160a 940c 1697                 	jmp lava_lost
                                 lava_won:
00160c 940e 0171
00160e eaec
00160f e0f8
001610 940e 04ce
001612 ebe6
001613 e0f8
001614 e420
001615 940e 017d
001617 940e 04ce                     DISPLAY2 strlavawin1, strlavawin2
001619 e620
00161a e560
00161b 940e 05e5
00161d e820
00161e e36c
00161f 940e 05e5
001621 e620
001622 e560
001623 940e 05e5
001625 e42c
001626 e36c
001627 940e 05e5
001629 e420
00162a e36c
00162b 940e 05e5
00162d e320
00162e e36c
00162f 940e 05e5
001631 e226
001632 ea6a
001633 940e 05e5
001635 e320
001636 ea6a
001637 940e 05e5
001639 e52b
00163a e560
00163b 940e 05e5
00163d e729
00163e e36c
00163f 940e 05e5
001641 e52b
001642 e560
001643 940e 05e5
001645 e428
001646 e36c
001647 940e 05e5
001649 e12e
00164a e36c
00164b 940e 05e5
00164d e22d
00164e e36c
00164f 940e 05e5
001651 e224
001652 ea6a
001653 940e 05e5
001655 e22d
001656 ea6a
001657 940e 05e5
001659 e521
00165a e560
00165b 940e 05e5
00165d e62c
00165e e36c
00165f 940e 05e5
001661 e521
001662 e560
001663 940e 05e5
001665 e420
001666 e36c
001667 940e 05e5
001669 e326
00166a e36c
00166b 940e 05e5
00166d e228
00166e ea6a
00166f 940e 05e5
001671 e224
001672 ec68
001673 940e 05e5                 	CELEBRATE_song
001675 940e 0171
001677 efee
001678 e0f3
001679 940e 04ce
00167b e0e8
00167c e0f4
00167d e420
00167e 940e 017d
001680 940e 04ce                 	DISPLAY2 strclue2a, strclue2b
001682 ea00
001683 2e30
001684 e100
001685 930f
001686 923f
001687 e300
001688 2e30
001689 e006
00168a 943a
00168b f7f1
00168c 943a
00168d 950a
00168e f7d9
00168f 903f
001690 910f
001691 943a
001692 f791
001693 950a
001694 f781                      	WAIT_MS 4000
001695 940c 09fc                 	jmp main_loop
                                 lava_lost:
001697 940e 0171
001699 e5e6
00169a e0f4
00169b 940e 04ce
00169d e6e0
00169e e0f4
00169f e420
0016a0 940e 017d
0016a2 940e 04ce                 	DISPLAY2 strlose1, strlose2
0016a4 e323
0016a5 e560
0016a6 940e 05e5
0016a8 e30c
0016a9 2e30
0016aa e001
0016ab 930f
0016ac 923f
0016ad e300
0016ae 2e30
0016af e006
0016b0 943a
0016b1 f7f1
0016b2 943a
0016b3 950a
0016b4 f7d9
0016b5 903f
0016b6 910f
0016b7 943a
0016b8 f791
0016b9 950a
0016ba f781
0016bb e224
0016bc e56a
0016bd 940e 05e5
0016bf e30c
0016c0 2e30
0016c1 e001
0016c2 930f
0016c3 923f
0016c4 e300
0016c5 2e30
0016c6 e006
0016c7 943a
0016c8 f7f1
0016c9 943a
0016ca 950a
0016cb f7d9
0016cc 903f
0016cd 910f
0016ce 943a
0016cf f791
0016d0 950a
0016d1 f781
0016d2 e224
0016d3 e466
0016d4 940e 05e5
0016d6 e30c
0016d7 2e30
0016d8 e001
0016d9 930f
0016da 923f
0016db e300
0016dc 2e30
0016dd e006
0016de 943a
0016df f7f1
0016e0 943a
0016e1 950a
0016e2 f7d9
0016e3 903f
0016e4 910f
0016e5 943a
0016e6 f791
0016e7 950a
0016e8 f781
0016e9 e224
0016ea e466
0016eb 940e 05e5
0016ed e30c
0016ee 2e30
0016ef e001
0016f0 930f
0016f1 923f
0016f2 e300
0016f3 2e30
0016f4 e006
0016f5 943a
0016f6 f7f1
0016f7 943a
0016f8 950a
0016f9 f7d9
0016fa 903f
0016fb 910f
0016fc 943a
0016fd f791
0016fe 950a
0016ff f781
001700 e224
001701 e466
001702 940e 05e5
001704 e226
001705 e466
001706 940e 05e5
001708 e22a
001709 e466
00170a 940e 05e5
00170c e320
00170d e86c
00170e 940e 05e5
001710 eb0c
001711 2e30
001712 e003
001713 930f
001714 923f
001715 e300
001716 2e30
001717 e006
001718 943a
001719 f7f1
00171a 943a
00171b 950a
00171c f7d9
00171d 903f
00171e 910f
00171f 943a
001720 f791
001721 950a
001722 f781
001723 e320
001724 e664
001725 940e 05e5
001727 e420
001728 e664
001729 940e 05e5
00172b e42c
00172c e664
00172d 940e 05e5
00172f e326
001730 e664
001731 940e 05e5
001733 e320
001734 e664
001735 940e 05e5
001737 e326
001738 e664
001739 940e 05e5
00173b e32c
00173c e664
00173d 940e 05e5
00173f e326
001740 e664
001741 940e 05e5
001743 e32c
001744 e664
001745 940e 05e5
001747 e420
001748 e560
001749 940e 05e5
00174b e428
00174c e36c
00174d 940e 05e5
00174f e420
001750 e966
001751 940e 05e5                 	LOSE_SONG
001753 940c 09fc                 	jmp main_loop
                                 
                                 
                                 dance:
                                 sequence1:
001755 940e 0171
001757 e6e2
001758 e0f3
001759 940e 04ce
00175b e9e4
00175c e0f3
00175d e420
00175e 940e 017d
001760 940e 04ce                 	DISPLAY2 strwelcome, strdance
001762 ed00
001763 2e30
001764 e008
001765 930f
001766 923f
001767 e300
001768 2e30
001769 e006
00176a 943a
00176b f7f1
00176c 943a
00176d 950a
00176e f7d9
00176f 903f
001770 910f
001771 943a
001772 f791
001773 950a
001774 f781                      	WAIT_MS 2000
001775 940e 0171
001777 eeea
001778 e0f8
001779 940e 04ce
00177b efea
00177c e0f8
00177d e420
00177e 940e 017d
001780 940e 04ce                 	DISPLAY2 strdance2, strdance3
001782 ed00
001783 2e30
001784 e008
001785 930f
001786 923f
001787 e300
001788 2e30
001789 e006
00178a 943a
00178b f7f1
00178c 943a
00178d 950a
00178e f7d9
00178f 903f
001790 910f
001791 943a
001792 f791
001793 950a
001794 f781                      	WAIT_MS 2000
001795 940e 0171
001797 e0ea
001798 e0f9
001799 940e 04ce
00179b e1ec
00179c e0f9
00179d e420
00179e 940e 017d
0017a0 940e 04ce                 	DISPLAY2 strdance4, strdance5
0017a2 ed00
0017a3 2e30
0017a4 e008
0017a5 930f
0017a6 923f
0017a7 e300
0017a8 2e30
0017a9 e006
0017aa 943a
0017ab f7f1
0017ac 943a
0017ad 950a
0017ae f7d9
0017af 903f
0017b0 910f
0017b1 943a
0017b2 f791
0017b3 950a
0017b4 f781                      	WAIT_MS 2000
0017b5 940e 0171
0017b7 e2ee
0017b8 e0f9
0017b9 940e 04ce
0017bb e8ea
0017bc e0f9
0017bd e420
0017be 940e 017d
0017c0 940e 04ce                 	DISPLAY2 strdance_game1, strdance_
0017c2 ed00
0017c3 2e30
0017c4 e008
0017c5 930f
0017c6 923f
0017c7 e300
0017c8 2e30
0017c9 e006
0017ca 943a
0017cb f7f1
0017cc 943a
0017cd 950a
0017ce f7d9
0017cf 903f
0017d0 910f
0017d1 943a
0017d2 f791
0017d3 950a
0017d4 f781                      	WAIT_MS 2000
0017d5 940e 015b                 	call LCD_clear
0017d7 e40f
0017d8 2e40
0017d9 e001
0017da 2e50
0017db 940e 04d6                 	PRINTF LCD
0017dd 2a2a
0017de 2a2a
0017df 2a2a
0017e0 2a2a
0017e1 2a2a
0017e2 2a2a
0017e3 2a2a
0017e4 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(436): warning: .cseg .db misalignment - padding zero byte
0017e5 0000                      .db	"****************",0
0017e6 e420
0017e7 940e 017d                 	CA LCD_pos, $40
0017e9 e40f
0017ea 2e40
0017eb e001
0017ec 2e50
0017ed 940e 04d6                 	PRINTF LCD
0017ef 2a2a
0017f0 2a2a
0017f1 2a2a
0017f2 2a2a
0017f3 2a2a
0017f4 2a2a
0017f5 2a2a
0017f6 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(439): warning: .cseg .db misalignment - padding zero byte
0017f7 0000                      .db	"****************",0
0017f8 e000
0017f9 2e90                      	_LDI c1, 0 ; counter for each game
0017fa e000
0017fb 2ea0                      	_LDI c2, 0 ; overall counter
0017fc 940e 0113                 	call reset_kpd
0017fe 940e 1d00                 	call check_reset
001800 94e8
001801 e4e0
001802 e0f9
001803 95c8
001804 1520
001805 f409
001806 9468                      	COMPARE game1answer1, a0
001807 f40e                      	brtc PC+2
001808 9493                      	inc c1
001809 e420
00180a 940e 017d                 	CA LCD_pos, $40
00180c e40f
00180d 2e40
00180e e001
00180f 2e50
001810 940e 04d6                 	PRINTF LCD
001812 2a2a
001813 2a2a
001814 2a2a
001815 1685
001816 2a2a
001817 2a2a
001818 2a2a
001819 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(449): warning: .cseg .db misalignment - padding zero byte
00181a 0000                      .db	"******",FSTR,b,"********",0
00181b e427
00181c 940e 017d                 	CA LCD_pos, $47 
00181e 940e 0113                 	call reset_kpd
001820 940e 1d00                 	call check_reset
001822 94e8
001823 e4e2
001824 e0f9
001825 95c8
001826 1520
001827 f409
001828 9468                      	COMPARE game1answer2, a0
001829 f40e                      	brtc PC+2
00182a 9493                      	inc c1
00182b e40f
00182c 2e40
00182d e001
00182e 2e50
00182f 940e 04d6                 	PRINTF LCD
001831 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(457): warning: .cseg .db misalignment - padding zero byte
001832 0000                      .db	FSTR,b,0
001833 e428
001834 940e 017d                 	CA LCD_pos, $48 
001836 940e 0113                 	call reset_kpd
001838 940e 1d00                 	call check_reset
00183a 94e8
00183b e4e4
00183c e0f9
00183d 95c8
00183e 1520
00183f f409
001840 9468                      	COMPARE game1answer3, a0
001841 f40e                      	brtc PC+2
001842 9493                      	inc c1
001843 e40f
001844 2e40
001845 e001
001846 2e50
001847 940e 04d6                 	PRINTF LCD
001849 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(465): warning: .cseg .db misalignment - padding zero byte
00184a 0000                      .db	FSTR,b,0
00184b ed00
00184c 2e30
00184d e008
00184e 930f
00184f 923f
001850 e300
001851 2e30
001852 e006
001853 943a
001854 f7f1
001855 943a
001856 950a
001857 f7d9
001858 903f
001859 910f
00185a 943a
00185b f791
00185c 950a
00185d f781                      	WAIT_MS 2000
00185e e003
00185f 1690                      	_CPI c1, 3
001860 f411                      	brne lose_1
001861 940c 187e                 	jmp win_1
                                 lose_1:
001863 940e 0171
001865 eaee
001866 e0f3
001867 940e 04ce                 	DISPLAY1 strfalse
001869 ed00
00186a 2e30
00186b e008
00186c 930f
00186d 923f
00186e e300
00186f 2e30
001870 e006
001871 943a
001872 f7f1
001873 943a
001874 950a
001875 f7d9
001876 903f
001877 910f
001878 943a
001879 f791
00187a 950a
00187b f781                      	WAIT_MS 2000
00187c 940c 189a                 	jmp sequence2
                                 win_1:
00187e 940e 0171
001880 eae4
001881 e0f3
001882 940e 04ce                 	DISPLAY1 strcorrect
001884 ed00
001885 2e30
001886 e008
001887 930f
001888 923f
001889 e300
00188a 2e30
00188b e006
00188c 943a
00188d f7f1
00188e 943a
00188f 950a
001890 f7d9
001891 903f
001892 910f
001893 943a
001894 f791
001895 950a
001896 f781                      	WAIT_MS 2000
001897 94a3                      	inc c2
001898 940c 189a                 	jmp sequence2
                                 sequence2:
00189a e000
00189b 2e90                      	_LDI c1, 0 ; counter for each game
00189c 940e 0171
00189e e0ea
00189f e0f9
0018a0 940e 04ce
0018a2 e1ec
0018a3 e0f9
0018a4 e420
0018a5 940e 017d
0018a7 940e 04ce                 	DISPLAY2 strdance4, strdance5
0018a9 ed00
0018aa 2e30
0018ab e008
0018ac 930f
0018ad 923f
0018ae e300
0018af 2e30
0018b0 e006
0018b1 943a
0018b2 f7f1
0018b3 943a
0018b4 950a
0018b5 f7d9
0018b6 903f
0018b7 910f
0018b8 943a
0018b9 f791
0018ba 950a
0018bb f781                      	WAIT_MS 2000
0018bc 940e 0171
0018be e4e6
0018bf e0f9
0018c0 940e 04ce
0018c2 e8ea
0018c3 e0f9
0018c4 e420
0018c5 940e 017d
0018c7 940e 04ce                 	DISPLAY2 strdance_game2, strdance_
0018c9 ed00
0018ca 2e30
0018cb e008
0018cc 930f
0018cd 923f
0018ce e300
0018cf 2e30
0018d0 e006
0018d1 943a
0018d2 f7f1
0018d3 943a
0018d4 950a
0018d5 f7d9
0018d6 903f
0018d7 910f
0018d8 943a
0018d9 f791
0018da 950a
0018db f781                      	WAIT_MS 2000
0018dc 940e 015b                 	call LCD_clear
0018de e40f
0018df 2e40
0018e0 e001
0018e1 2e50
0018e2 940e 04d6                 	PRINTF LCD
0018e4 2a2a
0018e5 2a2a
0018e6 2a2a
0018e7 2a2a
0018e8 2a2a
0018e9 2a2a
0018ea 2a2a
0018eb 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(487): warning: .cseg .db misalignment - padding zero byte
0018ec 0000                      .db	"****************",0
0018ed e420
0018ee 940e 017d                 	CA LCD_pos, $40
0018f0 e40f
0018f1 2e40
0018f2 e001
0018f3 2e50
0018f4 940e 04d6                 	PRINTF LCD
0018f6 2a2a
0018f7 2a2a
0018f8 2a2a
0018f9 2a2a
0018fa 2a2a
0018fb 2a2a
0018fc 2a2a
0018fd 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(490): warning: .cseg .db misalignment - padding zero byte
0018fe 0000                      .db	"****************",0
0018ff 940e 0113                 	call reset_kpd
001901 940e 1d00                 	call check_reset
001903 94e8
001904 e5e8
001905 e0f9
001906 95c8
001907 1520
001908 f409
001909 9468                      	COMPARE game2answer1, a0
00190a f40e                      	brtc PC+2
00190b 9493                      	inc c1
00190c e420
00190d 940e 017d                 	CA LCD_pos, $40
00190f e40f
001910 2e40
001911 e001
001912 2e50
001913 940e 04d6                 	PRINTF LCD
001915 2a2a
001916 2a2a
001917 852a
001918 2a16
001919 2a2a
00191a 2a2a
00191b 2a2a
00191c 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(498): warning: .cseg .db misalignment - padding zero byte
00191d 0000                      .db	"*****",FSTR,b,"*********",0
00191e e426
00191f 940e 017d                 	CA LCD_pos, $46
001921 940e 0113                 	call reset_kpd
001923 940e 1d00                 	call check_reset
001925 94e8
001926 e5ea
001927 e0f9
001928 95c8
001929 1520
00192a f409
00192b 9468                      	COMPARE game2answer2, a0
00192c f40e                      	brtc PC+2
00192d 9493                      	inc c1
00192e e40f
00192f 2e40
001930 e001
001931 2e50
001932 940e 04d6                 	PRINTF LCD
001934 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(506): warning: .cseg .db misalignment - padding zero byte
001935 0000                      .db	FSTR,b,0
001936 e427
001937 940e 017d                 	CA LCD_pos, $47 
001939 940e 0113                 	call reset_kpd
00193b 940e 1d00                 	call check_reset
00193d 94e8
00193e e5ec
00193f e0f9
001940 95c8
001941 1520
001942 f409
001943 9468                      	COMPARE game2answer3, a0
001944 f40e                      	brtc PC+2
001945 9493                      	inc c1
001946 e40f
001947 2e40
001948 e001
001949 2e50
00194a 940e 04d6                 	PRINTF LCD
00194c 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(514): warning: .cseg .db misalignment - padding zero byte
00194d 0000                      .db	FSTR,b,0
00194e e428
00194f 940e 017d                 	CA LCD_pos, $48 
001951 940e 0113                 	call reset_kpd
001953 940e 1d00                 	call check_reset
001955 94e8
001956 e5ee
001957 e0f9
001958 95c8
001959 1520
00195a f409
00195b 9468                      	COMPARE game2answer4, a0
00195c f40e                      	brtc PC+2
00195d 9493                      	inc c1
00195e e40f
00195f 2e40
001960 e001
001961 2e50
001962 940e 04d6                 	PRINTF LCD
001964 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(522): warning: .cseg .db misalignment - padding zero byte
001965 0000                      .db	FSTR,b,0
001966 e429
001967 940e 017d                 	CA LCD_pos, $49 
001969 940e 0113                 	call reset_kpd
00196b 940e 1d00                 	call check_reset
00196d 94e8
00196e e6e0
00196f e0f9
001970 95c8
001971 1520
001972 f409
001973 9468                      	COMPARE game2answer5, a0
001974 f40e                      	brtc PC+2
001975 9493                      	inc c1
001976 e40f
001977 2e40
001978 e001
001979 2e50
00197a 940e 04d6                 	PRINTF LCD
00197c 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(530): warning: .cseg .db misalignment - padding zero byte
00197d 0000                      .db	FSTR,b,0
00197e e42a
00197f 940e 017d                 CA LCD_pos, $4a 
001981 940e 0113                 	call reset_kpd
001983 940e 1d00                 	call check_reset
001985 94e8
001986 e6e2
001987 e0f9
001988 95c8
001989 1520
00198a f409
00198b 9468                      	COMPARE game2answer6, a0
00198c f40e                      	brtc PC+2
00198d 9493                      	inc c1
00198e e40f
00198f 2e40
001990 e001
001991 2e50
001992 940e 04d6                 	PRINTF LCD
001994 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(538): warning: .cseg .db misalignment - padding zero byte
001995 0000                      .db	FSTR,b,0
001996 ed00
001997 2e30
001998 e008
001999 930f
00199a 923f
00199b e300
00199c 2e30
00199d e006
00199e 943a
00199f f7f1
0019a0 943a
0019a1 950a
0019a2 f7d9
0019a3 903f
0019a4 910f
0019a5 943a
0019a6 f791
0019a7 950a
0019a8 f781                      	WAIT_MS 2000
0019a9 e006
0019aa 1690                      	_CPI c1, 6
0019ab f411                      	brne lose_2
0019ac 940c 19c9                 	jmp win_2
                                 lose_2:
0019ae 940e 0171
0019b0 eaee
0019b1 e0f3
0019b2 940e 04ce                 	DISPLAY1 strfalse
0019b4 ed00
0019b5 2e30
0019b6 e008
0019b7 930f
0019b8 923f
0019b9 e300
0019ba 2e30
0019bb e006
0019bc 943a
0019bd f7f1
0019be 943a
0019bf 950a
0019c0 f7d9
0019c1 903f
0019c2 910f
0019c3 943a
0019c4 f791
0019c5 950a
0019c6 f781                      	WAIT_MS 2000
0019c7 940c 19e5                 	jmp sequence3
                                 win_2:
0019c9 940e 0171
0019cb eae4
0019cc e0f3
0019cd 940e 04ce                 	DISPLAY1 strcorrect
0019cf ed00
0019d0 2e30
0019d1 e008
0019d2 930f
0019d3 923f
0019d4 e300
0019d5 2e30
0019d6 e006
0019d7 943a
0019d8 f7f1
0019d9 943a
0019da 950a
0019db f7d9
0019dc 903f
0019dd 910f
0019de 943a
0019df f791
0019e0 950a
0019e1 f781                      	WAIT_MS 2000
0019e2 94a3                      	inc c2
0019e3 940c 19e5                 	jmp sequence3
                                 sequence3:
0019e5 e000
0019e6 2e90                      	_LDI c1, 0 ; counter for each game
0019e7 940e 0171
0019e9 e0ea
0019ea e0f9
0019eb 940e 04ce
0019ed e1ec
0019ee e0f9
0019ef e420
0019f0 940e 017d
0019f2 940e 04ce                 	DISPLAY2 strdance4, strdance5
0019f4 ed00
0019f5 2e30
0019f6 e008
0019f7 930f
0019f8 923f
0019f9 e300
0019fa 2e30
0019fb e006
0019fc 943a
0019fd f7f1
0019fe 943a
0019ff 950a
001a00 f7d9
001a01 903f
001a02 910f
001a03 943a
001a04 f791
001a05 950a
001a06 f781                      	WAIT_MS 2000
001a07 940e 0171
001a09 e6e4
001a0a e0f9
001a0b 940e 04ce
001a0d e8ea
001a0e e0f9
001a0f e420
001a10 940e 017d
001a12 940e 04ce                 	DISPLAY2 strdance_game3, strdance_
001a14 ed00
001a15 2e30
001a16 e008
001a17 930f
001a18 923f
001a19 e300
001a1a 2e30
001a1b e006
001a1c 943a
001a1d f7f1
001a1e 943a
001a1f 950a
001a20 f7d9
001a21 903f
001a22 910f
001a23 943a
001a24 f791
001a25 950a
001a26 f781                      	WAIT_MS 2000
001a27 940e 015b                 	call LCD_clear
001a29 e40f
001a2a 2e40
001a2b e001
001a2c 2e50
001a2d 940e 04d6                 	PRINTF LCD
001a2f 2a2a
001a30 2a2a
001a31 2a2a
001a32 2a2a
001a33 2a2a
001a34 2a2a
001a35 2a2a
001a36 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(560): warning: .cseg .db misalignment - padding zero byte
001a37 0000                      .db	"****************",0
001a38 e420
001a39 940e 017d                 	CA LCD_pos, $40
001a3b e40f
001a3c 2e40
001a3d e001
001a3e 2e50
001a3f 940e 04d6                 	PRINTF LCD
001a41 2a2a
001a42 2a2a
001a43 2a2a
001a44 2a2a
001a45 2a2a
001a46 2a2a
001a47 2a2a
001a48 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(563): warning: .cseg .db misalignment - padding zero byte
001a49 0000                      .db	"****************",0
001a4a 940e 0113                 	call reset_kpd
001a4c 940e 1d00                 	call check_reset
001a4e 94e8
001a4f e7e6
001a50 e0f9
001a51 95c8
001a52 1520
001a53 f409
001a54 9468                      	COMPARE game3answer1, a0
001a55 f40e                      	brtc PC+2
001a56 9493                      	inc c1
001a57 e420
001a58 940e 017d                 	CA LCD_pos, $40
001a5a e40f
001a5b 2e40
001a5c e001
001a5d 2e50
001a5e 940e 04d6                 	PRINTF LCD
001a60 2a2a
001a61 852a
001a62 2a16
001a63 2a2a
001a64 2a2a
001a65 2a2a
001a66 2a2a
001a67 2a2a
001a68 002a                      .db	"***",FSTR,b,"************",0
001a69 e424
001a6a 940e 017d                 	CA LCD_pos, $44
001a6c 940e 0113                 	call reset_kpd
001a6e 940e 1d00                 	call check_reset
001a70 94e8
001a71 e7e8
001a72 e0f9
001a73 95c8
001a74 1520
001a75 f409
001a76 9468                      	COMPARE game3answer2, a0
001a77 f40e                      	brtc PC+2
001a78 9493                      	inc c1
001a79 e40f
001a7a 2e40
001a7b e001
001a7c 2e50
001a7d 940e 04d6                 	PRINTF LCD
001a7f 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(579): warning: .cseg .db misalignment - padding zero byte
001a80 0000                      .db	FSTR,b,0
001a81 e425
001a82 940e 017d                 	CA LCD_pos, $45 
001a84 940e 0113                 	call reset_kpd
001a86 940e 1d00                 	call check_reset
001a88 94e8
001a89 e7ea
001a8a e0f9
001a8b 95c8
001a8c 1520
001a8d f409
001a8e 9468                      	COMPARE game3answer3, a0
001a8f f40e                      	brtc PC+2
001a90 9493                      	inc c1
001a91 e40f
001a92 2e40
001a93 e001
001a94 2e50
001a95 940e 04d6                 	PRINTF LCD
001a97 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(587): warning: .cseg .db misalignment - padding zero byte
001a98 0000                      .db	FSTR,b,0
001a99 e426
001a9a 940e 017d                 	CA LCD_pos, $46 
001a9c 940e 0113                 	call reset_kpd
001a9e 940e 1d00                 	call check_reset
001aa0 94e8
001aa1 e7ec
001aa2 e0f9
001aa3 95c8
001aa4 1520
001aa5 f409
001aa6 9468                      	COMPARE game3answer4, a0
001aa7 f40e                      	brtc PC+2
001aa8 9493                      	inc c1
001aa9 e40f
001aaa 2e40
001aab e001
001aac 2e50
001aad 940e 04d6                 	PRINTF LCD
001aaf 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(595): warning: .cseg .db misalignment - padding zero byte
001ab0 0000                      .db	FSTR,b,0
001ab1 e427
001ab2 940e 017d                 	CA LCD_pos, $47 
001ab4 940e 0113                 	call reset_kpd
001ab6 940e 1d00                 	call check_reset
001ab8 94e8
001ab9 e7ee
001aba e0f9
001abb 95c8
001abc 1520
001abd f409
001abe 9468                      	COMPARE game3answer5, a0
001abf f40e                      	brtc PC+2
001ac0 9493                      	inc c1
001ac1 e40f
001ac2 2e40
001ac3 e001
001ac4 2e50
001ac5 940e 04d6                 	PRINTF LCD
001ac7 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(603): warning: .cseg .db misalignment - padding zero byte
001ac8 0000                      .db	FSTR,b,0
001ac9 e428
001aca 940e 017d                 	CA LCD_pos, $48
001acc 940e 0113                 	call reset_kpd
001ace 940e 1d00                 	call check_reset
001ad0 94e8
001ad1 e8e0
001ad2 e0f9
001ad3 95c8
001ad4 1520
001ad5 f409
001ad6 9468                      	COMPARE game3answer6, a0
001ad7 f40e                      	brtc PC+2
001ad8 9493                      	inc c1
001ad9 e40f
001ada 2e40
001adb e001
001adc 2e50
001add 940e 04d6                 	PRINTF LCD
001adf 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(611): warning: .cseg .db misalignment - padding zero byte
001ae0 0000                      .db	FSTR,b,0
001ae1 e429
001ae2 940e 017d                 	CA LCD_pos, $49 
001ae4 940e 0113                 	call reset_kpd
001ae6 940e 1d00                 	call check_reset
001ae8 94e8
001ae9 e8e2
001aea e0f9
001aeb 95c8
001aec 1520
001aed f409
001aee 9468                      	COMPARE game3answer7, a0
001aef f40e                      	brtc PC+2
001af0 9493                      	inc c1
001af1 e40f
001af2 2e40
001af3 e001
001af4 2e50
001af5 940e 04d6                 	PRINTF LCD
001af7 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(619): warning: .cseg .db misalignment - padding zero byte
001af8 0000                      .db	FSTR,b,0
001af9 e42a
001afa 940e 017d                 	CA LCD_pos, $4a
001afc 940e 0113                 	call reset_kpd
001afe 940e 1d00                 	call check_reset
001b00 94e8
001b01 e8e4
001b02 e0f9
001b03 95c8
001b04 1520
001b05 f409
001b06 9468                      	COMPARE game3answer8, a0
001b07 f40e                      	brtc PC+2
001b08 9493                      	inc c1
001b09 e40f
001b0a 2e40
001b0b e001
001b0c 2e50
001b0d 940e 04d6                 	PRINTF LCD
001b0f 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(627): warning: .cseg .db misalignment - padding zero byte
001b10 0000                      .db	FSTR,b,0
001b11 e42b
001b12 940e 017d                 	CA LCD_pos, $4b
001b14 940e 0113                 	call reset_kpd
001b16 940e 1d00                 	call check_reset
001b18 94e8
001b19 e8e6
001b1a e0f9
001b1b 95c8
001b1c 1520
001b1d f409
001b1e 9468                      	COMPARE game3answer9, a0
001b1f f40e                      	brtc PC+2
001b20 9493                      	inc c1
001b21 e40f
001b22 2e40
001b23 e001
001b24 2e50
001b25 940e 04d6                 	PRINTF LCD
001b27 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(635): warning: .cseg .db misalignment - padding zero byte
001b28 0000                      .db	FSTR,b,0
001b29 e42c
001b2a 940e 017d                 	CA LCD_pos, $4c
001b2c 940e 0113                 	call reset_kpd
001b2e 940e 1d00                 	call check_reset
001b30 94e8
001b31 e8e8
001b32 e0f9
001b33 95c8
001b34 1520
001b35 f409
001b36 9468                      	COMPARE game3answer10, a0
001b37 f40e                      	brtc PC+2
001b38 9493                      	inc c1
001b39 e40f
001b3a 2e40
001b3b e001
001b3c 2e50
001b3d 940e 04d6                 	PRINTF LCD
001b3f 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(643): warning: .cseg .db misalignment - padding zero byte
001b40 0000                      .db	FSTR,b,0
001b41 ed00
001b42 2e30
001b43 e008
001b44 930f
001b45 923f
001b46 e300
001b47 2e30
001b48 e006
001b49 943a
001b4a f7f1
001b4b 943a
001b4c 950a
001b4d f7d9
001b4e 903f
001b4f 910f
001b50 943a
001b51 f791
001b52 950a
001b53 f781                      	WAIT_MS 2000
001b54 e00a
001b55 1690                      	_CPI c1, 10
001b56 f411                      	brne lose_3
001b57 940c 1b74                 	jmp win_3
                                 lose_3:
001b59 940e 0171
001b5b eaee
001b5c e0f3
001b5d 940e 04ce                 	DISPLAY1 strfalse
001b5f ed00
001b60 2e30
001b61 e008
001b62 930f
001b63 923f
001b64 e300
001b65 2e30
001b66 e006
001b67 943a
001b68 f7f1
001b69 943a
001b6a 950a
001b6b f7d9
001b6c 903f
001b6d 910f
001b6e 943a
001b6f f791
001b70 950a
001b71 f781                      	WAIT_MS 2000
001b72 940c 1b90                 	jmp final_keypad
                                 win_3:
001b74 940e 0171
001b76 eae4
001b77 e0f3
001b78 940e 04ce                 	DISPLAY1 strcorrect
001b7a ed00
001b7b 2e30
001b7c e008
001b7d 930f
001b7e 923f
001b7f e300
001b80 2e30
001b81 e006
001b82 943a
001b83 f7f1
001b84 943a
001b85 950a
001b86 f7d9
001b87 903f
001b88 910f
001b89 943a
001b8a f791
001b8b 950a
001b8c f781                      	WAIT_MS 2000
001b8d 94a3                      	inc c2
001b8e 940c 1b90                 	jmp final_keypad
                                 final_keypad:
001b90 e002
001b91 16a0                      	_CPI c2, 2
001b92 f410                      	brsh keypad_won
001b93 940c 1c20                 	jmp keypad_lost
                                 keypad_won:
001b95 940e 0171
001b97 e3ee
001b98 e0f4
001b99 940e 04ce
001b9b e4ee
001b9c e0f4
001b9d e420
001b9e 940e 017d
001ba0 940e 04ce                     DISPLAY2 strwin1, strwin2
001ba2 e620
001ba3 e560
001ba4 940e 05e5
001ba6 e820
001ba7 e36c
001ba8 940e 05e5
001baa e620
001bab e560
001bac 940e 05e5
001bae e42c
001baf e36c
001bb0 940e 05e5
001bb2 e420
001bb3 e36c
001bb4 940e 05e5
001bb6 e320
001bb7 e36c
001bb8 940e 05e5
001bba e226
001bbb ea6a
001bbc 940e 05e5
001bbe e320
001bbf ea6a
001bc0 940e 05e5
001bc2 e52b
001bc3 e560
001bc4 940e 05e5
001bc6 e729
001bc7 e36c
001bc8 940e 05e5
001bca e52b
001bcb e560
001bcc 940e 05e5
001bce e428
001bcf e36c
001bd0 940e 05e5
001bd2 e12e
001bd3 e36c
001bd4 940e 05e5
001bd6 e22d
001bd7 e36c
001bd8 940e 05e5
001bda e224
001bdb ea6a
001bdc 940e 05e5
001bde e22d
001bdf ea6a
001be0 940e 05e5
001be2 e521
001be3 e560
001be4 940e 05e5
001be6 e62c
001be7 e36c
001be8 940e 05e5
001bea e521
001beb e560
001bec 940e 05e5
001bee e420
001bef e36c
001bf0 940e 05e5
001bf2 e326
001bf3 e36c
001bf4 940e 05e5
001bf6 e228
001bf7 ea6a
001bf8 940e 05e5
001bfa e224
001bfb ec68
001bfc 940e 05e5                 	CELEBRATE_song
001bfe 940e 0171
001c00 e1e6
001c01 e0f4
001c02 940e 04ce
001c04 e2e8
001c05 e0f4
001c06 e420
001c07 940e 017d
001c09 940e 04ce                 	DISPLAY2 strclue3, strclue3b
001c0b ea00
001c0c 2e30
001c0d e100
001c0e 930f
001c0f 923f
001c10 e300
001c11 2e30
001c12 e006
001c13 943a
001c14 f7f1
001c15 943a
001c16 950a
001c17 f7d9
001c18 903f
001c19 910f
001c1a 943a
001c1b f791
001c1c 950a
001c1d f781                      	WAIT_MS 4000
001c1e 940c 09fc                 	jmp main_loop
                                 keypad_lost:
001c20 940e 0171
001c22 e5e6
001c23 e0f4
001c24 940e 04ce
001c26 e6e0
001c27 e0f4
001c28 e420
001c29 940e 017d
001c2b 940e 04ce                 	DISPLAY2 strlose1, strlose2
001c2d e323
001c2e e560
001c2f 940e 05e5
001c31 e30c
001c32 2e30
001c33 e001
001c34 930f
001c35 923f
001c36 e300
001c37 2e30
001c38 e006
001c39 943a
001c3a f7f1
001c3b 943a
001c3c 950a
001c3d f7d9
001c3e 903f
001c3f 910f
001c40 943a
001c41 f791
001c42 950a
001c43 f781
001c44 e224
001c45 e56a
001c46 940e 05e5
001c48 e30c
001c49 2e30
001c4a e001
001c4b 930f
001c4c 923f
001c4d e300
001c4e 2e30
001c4f e006
001c50 943a
001c51 f7f1
001c52 943a
001c53 950a
001c54 f7d9
001c55 903f
001c56 910f
001c57 943a
001c58 f791
001c59 950a
001c5a f781
001c5b e224
001c5c e466
001c5d 940e 05e5
001c5f e30c
001c60 2e30
001c61 e001
001c62 930f
001c63 923f
001c64 e300
001c65 2e30
001c66 e006
001c67 943a
001c68 f7f1
001c69 943a
001c6a 950a
001c6b f7d9
001c6c 903f
001c6d 910f
001c6e 943a
001c6f f791
001c70 950a
001c71 f781
001c72 e224
001c73 e466
001c74 940e 05e5
001c76 e30c
001c77 2e30
001c78 e001
001c79 930f
001c7a 923f
001c7b e300
001c7c 2e30
001c7d e006
001c7e 943a
001c7f f7f1
001c80 943a
001c81 950a
001c82 f7d9
001c83 903f
001c84 910f
001c85 943a
001c86 f791
001c87 950a
001c88 f781
001c89 e224
001c8a e466
001c8b 940e 05e5
001c8d e226
001c8e e466
001c8f 940e 05e5
001c91 e22a
001c92 e466
001c93 940e 05e5
001c95 e320
001c96 e86c
001c97 940e 05e5
001c99 eb0c
001c9a 2e30
001c9b e003
001c9c 930f
001c9d 923f
001c9e e300
001c9f 2e30
001ca0 e006
001ca1 943a
001ca2 f7f1
001ca3 943a
001ca4 950a
001ca5 f7d9
001ca6 903f
001ca7 910f
001ca8 943a
001ca9 f791
001caa 950a
001cab f781
001cac e320
001cad e664
001cae 940e 05e5
001cb0 e420
001cb1 e664
001cb2 940e 05e5
001cb4 e42c
001cb5 e664
001cb6 940e 05e5
001cb8 e326
001cb9 e664
001cba 940e 05e5
001cbc e320
001cbd e664
001cbe 940e 05e5
001cc0 e326
001cc1 e664
001cc2 940e 05e5
001cc4 e32c
001cc5 e664
001cc6 940e 05e5
001cc8 e326
001cc9 e664
001cca 940e 05e5
001ccc e32c
001ccd e664
001cce 940e 05e5
001cd0 e420
001cd1 e560
001cd2 940e 05e5
001cd4 e428
001cd5 e36c
001cd6 940e 05e5
001cd8 e420
001cd9 e966
001cda 940e 05e5                 	LOSE_SONG
001cdc 940c 09fc                 	jmp main_loop
                                 
                                 end:
001cde 940e 0171
001ce0 efe4
001ce1 e0f4
001ce2 940e 04ce
001ce4 e0e0
001ce5 e0f5
001ce6 e420
001ce7 940e 017d
001ce9 940e 04ce                 	DISPLAY2 str10, str11
001ceb ed00
001cec 2e30
001ced e008
001cee 930f
001cef 923f
001cf0 e300
001cf1 2e30
001cf2 e006
001cf3 943a
001cf4 f7f1
001cf5 943a
001cf6 950a
001cf7 f7d9
001cf8 903f
001cf9 910f
001cfa 943a
001cfb f791
001cfc 950a
001cfd f781                      	WAIT_MS 2000
001cfe 940c 06bc                 	jmp reset
                                 
                                 check_reset:
001d00 2e82                      	mov c0, a0
001d01 e108
001d02 1680                      	_CPI c0, 0x18 ; check if * key pressed
001d03 f409                      	brne PC+2
001d04 940c 06bc                 	jmp reset


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega128" register use summary:
x  :   6 y  :   0 z  :   0 r0 :  43 r1 :   6 r2 :   6 r3 : 898 r4 :  43 
r5 :  43 r6 :   0 r7 :   0 r8 :  12 r9 :  63 r10:  10 r11:   9 r12:  15 
r13:   4 r14:   8 r15:   4 r16:1657 r17:   1 r18: 494 r19:  49 r20:  28 
r21:  36 r22: 311 r23:  38 r24:   8 r25:  16 r26:   3 r27:   3 r28:   0 
r29:   0 r30: 197 r31: 191 
Registers used: 29 out of 35 (82.9%)

"ATmega128" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   6 and   :   4 
andi  :  37 asr   :   2 bclr  :   0 bld   :   2 brbc  :   0 brbs  :   0 
brcc  :   5 brcs  :   0 break :   0 breq  :  51 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   5 
brne  : 605 brpl  :   1 brsh  :   4 brtc  :  38 brts  :  10 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   6 call  : 756 cbi   :   7 cbr   :   0 
clc   :   1 clh   :   0 cli   :   0 cln   :   0 clr   :  55 cls   :   0 
clt   :  34 clv   :   0 clz   :   0 com   :   8 cp    :  46 cpc   :   6 
cpi   :  49 cpse  :   0 dec   : 651 elpm  :   0 eor   :   1 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   1 ijmp  :   1 in    :  10 inc   :  41 
jmp   : 102 ld    :   6 ldd   :   0 ldi   :1598 lds   :   3 lpm   : 117 
lsl   :   1 lsr   :   3 mov   : 436 movw  :   0 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   8 or    :   0 ori   :   2 out   :  21 
pop   : 281 push  : 280 rcall :  50 ret   :  35 reti  :   2 rjmp  :  48 
rol   :  10 ror   :  17 sbc   :   9 sbci  :   1 sbi   :   6 sbic  :   0 
sbis  :   1 sbiw  :   0 sbr   :   1 sbrc  :  23 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :  34 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 
sts   :   3 sub   :  19 subi  :  10 swap  :   4 tst   :  15 wdr   :   0 

Instructions used: 62 out of 114 (54.4%)

"ATmega128" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x003a0e  12762   2056  14818  131072  11.3%
[.dseg] 0x000100 0x000100      0      0      0    4096   0.0%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 142 warnings
