
atz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005be4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  08005ca4  08005ca4  00006ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e6c  08005e6c  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005e6c  08005e6c  00006e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e74  08005e74  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e74  08005e74  00006e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005e78  08005e78  00006e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005e7c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000320  20000068  08005ee4  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00002400  20000388  08005ee4  00007388  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f7b8  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b19  00000000  00000000  00016848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf0  00000000  00000000  00019368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009eb  00000000  00000000  0001a058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a39  00000000  00000000  0001aa43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000120f8  00000000  00000000  0003147c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081c60  00000000  00000000  00043574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c51d4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034c0  00000000  00000000  000c5218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000c86d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005c8c 	.word	0x08005c8c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08005c8c 	.word	0x08005c8c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	@ (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	@ (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			@ (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f806 	bl	8000284 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			@ (mov r8, r8)

08000284 <__udivmoddi4>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	4657      	mov	r7, sl
 8000288:	464e      	mov	r6, r9
 800028a:	4645      	mov	r5, r8
 800028c:	46de      	mov	lr, fp
 800028e:	b5e0      	push	{r5, r6, r7, lr}
 8000290:	0004      	movs	r4, r0
 8000292:	000d      	movs	r5, r1
 8000294:	4692      	mov	sl, r2
 8000296:	4699      	mov	r9, r3
 8000298:	b083      	sub	sp, #12
 800029a:	428b      	cmp	r3, r1
 800029c:	d830      	bhi.n	8000300 <__udivmoddi4+0x7c>
 800029e:	d02d      	beq.n	80002fc <__udivmoddi4+0x78>
 80002a0:	4649      	mov	r1, r9
 80002a2:	4650      	mov	r0, sl
 80002a4:	f000 f8ba 	bl	800041c <__clzdi2>
 80002a8:	0029      	movs	r1, r5
 80002aa:	0006      	movs	r6, r0
 80002ac:	0020      	movs	r0, r4
 80002ae:	f000 f8b5 	bl	800041c <__clzdi2>
 80002b2:	1a33      	subs	r3, r6, r0
 80002b4:	4698      	mov	r8, r3
 80002b6:	3b20      	subs	r3, #32
 80002b8:	d434      	bmi.n	8000324 <__udivmoddi4+0xa0>
 80002ba:	469b      	mov	fp, r3
 80002bc:	4653      	mov	r3, sl
 80002be:	465a      	mov	r2, fp
 80002c0:	4093      	lsls	r3, r2
 80002c2:	4642      	mov	r2, r8
 80002c4:	001f      	movs	r7, r3
 80002c6:	4653      	mov	r3, sl
 80002c8:	4093      	lsls	r3, r2
 80002ca:	001e      	movs	r6, r3
 80002cc:	42af      	cmp	r7, r5
 80002ce:	d83b      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80002d0:	42af      	cmp	r7, r5
 80002d2:	d100      	bne.n	80002d6 <__udivmoddi4+0x52>
 80002d4:	e079      	b.n	80003ca <__udivmoddi4+0x146>
 80002d6:	465b      	mov	r3, fp
 80002d8:	1ba4      	subs	r4, r4, r6
 80002da:	41bd      	sbcs	r5, r7
 80002dc:	2b00      	cmp	r3, #0
 80002de:	da00      	bge.n	80002e2 <__udivmoddi4+0x5e>
 80002e0:	e076      	b.n	80003d0 <__udivmoddi4+0x14c>
 80002e2:	2200      	movs	r2, #0
 80002e4:	2300      	movs	r3, #0
 80002e6:	9200      	str	r2, [sp, #0]
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	2301      	movs	r3, #1
 80002ec:	465a      	mov	r2, fp
 80002ee:	4093      	lsls	r3, r2
 80002f0:	9301      	str	r3, [sp, #4]
 80002f2:	2301      	movs	r3, #1
 80002f4:	4642      	mov	r2, r8
 80002f6:	4093      	lsls	r3, r2
 80002f8:	9300      	str	r3, [sp, #0]
 80002fa:	e029      	b.n	8000350 <__udivmoddi4+0xcc>
 80002fc:	4282      	cmp	r2, r0
 80002fe:	d9cf      	bls.n	80002a0 <__udivmoddi4+0x1c>
 8000300:	2200      	movs	r2, #0
 8000302:	2300      	movs	r3, #0
 8000304:	9200      	str	r2, [sp, #0]
 8000306:	9301      	str	r3, [sp, #4]
 8000308:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800030a:	2b00      	cmp	r3, #0
 800030c:	d001      	beq.n	8000312 <__udivmoddi4+0x8e>
 800030e:	601c      	str	r4, [r3, #0]
 8000310:	605d      	str	r5, [r3, #4]
 8000312:	9800      	ldr	r0, [sp, #0]
 8000314:	9901      	ldr	r1, [sp, #4]
 8000316:	b003      	add	sp, #12
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	46bb      	mov	fp, r7
 800031c:	46b2      	mov	sl, r6
 800031e:	46a9      	mov	r9, r5
 8000320:	46a0      	mov	r8, r4
 8000322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000324:	4642      	mov	r2, r8
 8000326:	469b      	mov	fp, r3
 8000328:	2320      	movs	r3, #32
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	4652      	mov	r2, sl
 800032e:	40da      	lsrs	r2, r3
 8000330:	4641      	mov	r1, r8
 8000332:	0013      	movs	r3, r2
 8000334:	464a      	mov	r2, r9
 8000336:	408a      	lsls	r2, r1
 8000338:	0017      	movs	r7, r2
 800033a:	4642      	mov	r2, r8
 800033c:	431f      	orrs	r7, r3
 800033e:	4653      	mov	r3, sl
 8000340:	4093      	lsls	r3, r2
 8000342:	001e      	movs	r6, r3
 8000344:	42af      	cmp	r7, r5
 8000346:	d9c3      	bls.n	80002d0 <__udivmoddi4+0x4c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	4643      	mov	r3, r8
 8000352:	2b00      	cmp	r3, #0
 8000354:	d0d8      	beq.n	8000308 <__udivmoddi4+0x84>
 8000356:	07fb      	lsls	r3, r7, #31
 8000358:	0872      	lsrs	r2, r6, #1
 800035a:	431a      	orrs	r2, r3
 800035c:	4646      	mov	r6, r8
 800035e:	087b      	lsrs	r3, r7, #1
 8000360:	e00e      	b.n	8000380 <__udivmoddi4+0xfc>
 8000362:	42ab      	cmp	r3, r5
 8000364:	d101      	bne.n	800036a <__udivmoddi4+0xe6>
 8000366:	42a2      	cmp	r2, r4
 8000368:	d80c      	bhi.n	8000384 <__udivmoddi4+0x100>
 800036a:	1aa4      	subs	r4, r4, r2
 800036c:	419d      	sbcs	r5, r3
 800036e:	2001      	movs	r0, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2100      	movs	r1, #0
 8000376:	3e01      	subs	r6, #1
 8000378:	1824      	adds	r4, r4, r0
 800037a:	414d      	adcs	r5, r1
 800037c:	2e00      	cmp	r6, #0
 800037e:	d006      	beq.n	800038e <__udivmoddi4+0x10a>
 8000380:	42ab      	cmp	r3, r5
 8000382:	d9ee      	bls.n	8000362 <__udivmoddi4+0xde>
 8000384:	3e01      	subs	r6, #1
 8000386:	1924      	adds	r4, r4, r4
 8000388:	416d      	adcs	r5, r5
 800038a:	2e00      	cmp	r6, #0
 800038c:	d1f8      	bne.n	8000380 <__udivmoddi4+0xfc>
 800038e:	9800      	ldr	r0, [sp, #0]
 8000390:	9901      	ldr	r1, [sp, #4]
 8000392:	465b      	mov	r3, fp
 8000394:	1900      	adds	r0, r0, r4
 8000396:	4169      	adcs	r1, r5
 8000398:	2b00      	cmp	r3, #0
 800039a:	db24      	blt.n	80003e6 <__udivmoddi4+0x162>
 800039c:	002b      	movs	r3, r5
 800039e:	465a      	mov	r2, fp
 80003a0:	4644      	mov	r4, r8
 80003a2:	40d3      	lsrs	r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	40e2      	lsrs	r2, r4
 80003a8:	001c      	movs	r4, r3
 80003aa:	465b      	mov	r3, fp
 80003ac:	0015      	movs	r5, r2
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	db2a      	blt.n	8000408 <__udivmoddi4+0x184>
 80003b2:	0026      	movs	r6, r4
 80003b4:	409e      	lsls	r6, r3
 80003b6:	0033      	movs	r3, r6
 80003b8:	0026      	movs	r6, r4
 80003ba:	4647      	mov	r7, r8
 80003bc:	40be      	lsls	r6, r7
 80003be:	0032      	movs	r2, r6
 80003c0:	1a80      	subs	r0, r0, r2
 80003c2:	4199      	sbcs	r1, r3
 80003c4:	9000      	str	r0, [sp, #0]
 80003c6:	9101      	str	r1, [sp, #4]
 80003c8:	e79e      	b.n	8000308 <__udivmoddi4+0x84>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d8bc      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80003ce:	e782      	b.n	80002d6 <__udivmoddi4+0x52>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	2100      	movs	r1, #0
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	2200      	movs	r2, #0
 80003da:	9100      	str	r1, [sp, #0]
 80003dc:	9201      	str	r2, [sp, #4]
 80003de:	2201      	movs	r2, #1
 80003e0:	40da      	lsrs	r2, r3
 80003e2:	9201      	str	r2, [sp, #4]
 80003e4:	e785      	b.n	80002f2 <__udivmoddi4+0x6e>
 80003e6:	4642      	mov	r2, r8
 80003e8:	2320      	movs	r3, #32
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	4646      	mov	r6, r8
 80003f0:	409a      	lsls	r2, r3
 80003f2:	0023      	movs	r3, r4
 80003f4:	40f3      	lsrs	r3, r6
 80003f6:	4644      	mov	r4, r8
 80003f8:	4313      	orrs	r3, r2
 80003fa:	002a      	movs	r2, r5
 80003fc:	40e2      	lsrs	r2, r4
 80003fe:	001c      	movs	r4, r3
 8000400:	465b      	mov	r3, fp
 8000402:	0015      	movs	r5, r2
 8000404:	2b00      	cmp	r3, #0
 8000406:	dad4      	bge.n	80003b2 <__udivmoddi4+0x12e>
 8000408:	4642      	mov	r2, r8
 800040a:	002f      	movs	r7, r5
 800040c:	2320      	movs	r3, #32
 800040e:	0026      	movs	r6, r4
 8000410:	4097      	lsls	r7, r2
 8000412:	1a9b      	subs	r3, r3, r2
 8000414:	40de      	lsrs	r6, r3
 8000416:	003b      	movs	r3, r7
 8000418:	4333      	orrs	r3, r6
 800041a:	e7cd      	b.n	80003b8 <__udivmoddi4+0x134>

0800041c <__clzdi2>:
 800041c:	b510      	push	{r4, lr}
 800041e:	2900      	cmp	r1, #0
 8000420:	d103      	bne.n	800042a <__clzdi2+0xe>
 8000422:	f000 f807 	bl	8000434 <__clzsi2>
 8000426:	3020      	adds	r0, #32
 8000428:	e002      	b.n	8000430 <__clzdi2+0x14>
 800042a:	0008      	movs	r0, r1
 800042c:	f000 f802 	bl	8000434 <__clzsi2>
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__clzsi2>:
 8000434:	211c      	movs	r1, #28
 8000436:	2301      	movs	r3, #1
 8000438:	041b      	lsls	r3, r3, #16
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0xe>
 800043e:	0c00      	lsrs	r0, r0, #16
 8000440:	3910      	subs	r1, #16
 8000442:	0a1b      	lsrs	r3, r3, #8
 8000444:	4298      	cmp	r0, r3
 8000446:	d301      	bcc.n	800044c <__clzsi2+0x18>
 8000448:	0a00      	lsrs	r0, r0, #8
 800044a:	3908      	subs	r1, #8
 800044c:	091b      	lsrs	r3, r3, #4
 800044e:	4298      	cmp	r0, r3
 8000450:	d301      	bcc.n	8000456 <__clzsi2+0x22>
 8000452:	0900      	lsrs	r0, r0, #4
 8000454:	3904      	subs	r1, #4
 8000456:	a202      	add	r2, pc, #8	@ (adr r2, 8000460 <__clzsi2+0x2c>)
 8000458:	5c10      	ldrb	r0, [r2, r0]
 800045a:	1840      	adds	r0, r0, r1
 800045c:	4770      	bx	lr
 800045e:	46c0      	nop			@ (mov r8, r8)
 8000460:	02020304 	.word	0x02020304
 8000464:	01010101 	.word	0x01010101
	...

08000470 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000476:	4b0c      	ldr	r3, [pc, #48]	@ (80004a8 <MX_DMA_Init+0x38>)
 8000478:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800047a:	4b0b      	ldr	r3, [pc, #44]	@ (80004a8 <MX_DMA_Init+0x38>)
 800047c:	2101      	movs	r1, #1
 800047e:	430a      	orrs	r2, r1
 8000480:	631a      	str	r2, [r3, #48]	@ 0x30
 8000482:	4b09      	ldr	r3, [pc, #36]	@ (80004a8 <MX_DMA_Init+0x38>)
 8000484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000486:	2201      	movs	r2, #1
 8000488:	4013      	ands	r3, r2
 800048a:	607b      	str	r3, [r7, #4]
 800048c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800048e:	2200      	movs	r2, #0
 8000490:	2100      	movs	r1, #0
 8000492:	200a      	movs	r0, #10
 8000494:	f000 fe56 	bl	8001144 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000498:	200a      	movs	r0, #10
 800049a:	f000 fe68 	bl	800116e <HAL_NVIC_EnableIRQ>

}
 800049e:	46c0      	nop			@ (mov r8, r8)
 80004a0:	46bd      	mov	sp, r7
 80004a2:	b002      	add	sp, #8
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)
 80004a8:	40021000 	.word	0x40021000

080004ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004ac:	b590      	push	{r4, r7, lr}
 80004ae:	b08b      	sub	sp, #44	@ 0x2c
 80004b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b2:	2414      	movs	r4, #20
 80004b4:	193b      	adds	r3, r7, r4
 80004b6:	0018      	movs	r0, r3
 80004b8:	2314      	movs	r3, #20
 80004ba:	001a      	movs	r2, r3
 80004bc:	2100      	movs	r1, #0
 80004be:	f004 feaf 	bl	8005220 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004c2:	4b37      	ldr	r3, [pc, #220]	@ (80005a0 <MX_GPIO_Init+0xf4>)
 80004c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004c6:	4b36      	ldr	r3, [pc, #216]	@ (80005a0 <MX_GPIO_Init+0xf4>)
 80004c8:	2104      	movs	r1, #4
 80004ca:	430a      	orrs	r2, r1
 80004cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004ce:	4b34      	ldr	r3, [pc, #208]	@ (80005a0 <MX_GPIO_Init+0xf4>)
 80004d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004d2:	2204      	movs	r2, #4
 80004d4:	4013      	ands	r3, r2
 80004d6:	613b      	str	r3, [r7, #16]
 80004d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004da:	4b31      	ldr	r3, [pc, #196]	@ (80005a0 <MX_GPIO_Init+0xf4>)
 80004dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004de:	4b30      	ldr	r3, [pc, #192]	@ (80005a0 <MX_GPIO_Init+0xf4>)
 80004e0:	2180      	movs	r1, #128	@ 0x80
 80004e2:	430a      	orrs	r2, r1
 80004e4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004e6:	4b2e      	ldr	r3, [pc, #184]	@ (80005a0 <MX_GPIO_Init+0xf4>)
 80004e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004ea:	2280      	movs	r2, #128	@ 0x80
 80004ec:	4013      	ands	r3, r2
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f2:	4b2b      	ldr	r3, [pc, #172]	@ (80005a0 <MX_GPIO_Init+0xf4>)
 80004f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004f6:	4b2a      	ldr	r3, [pc, #168]	@ (80005a0 <MX_GPIO_Init+0xf4>)
 80004f8:	2101      	movs	r1, #1
 80004fa:	430a      	orrs	r2, r1
 80004fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004fe:	4b28      	ldr	r3, [pc, #160]	@ (80005a0 <MX_GPIO_Init+0xf4>)
 8000500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000502:	2201      	movs	r2, #1
 8000504:	4013      	ands	r3, r2
 8000506:	60bb      	str	r3, [r7, #8]
 8000508:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800050a:	4b25      	ldr	r3, [pc, #148]	@ (80005a0 <MX_GPIO_Init+0xf4>)
 800050c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800050e:	4b24      	ldr	r3, [pc, #144]	@ (80005a0 <MX_GPIO_Init+0xf4>)
 8000510:	2102      	movs	r1, #2
 8000512:	430a      	orrs	r2, r1
 8000514:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000516:	4b22      	ldr	r3, [pc, #136]	@ (80005a0 <MX_GPIO_Init+0xf4>)
 8000518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800051a:	2202      	movs	r2, #2
 800051c:	4013      	ands	r3, r2
 800051e:	607b      	str	r3, [r7, #4]
 8000520:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000522:	4b20      	ldr	r3, [pc, #128]	@ (80005a4 <MX_GPIO_Init+0xf8>)
 8000524:	2200      	movs	r2, #0
 8000526:	2120      	movs	r1, #32
 8000528:	0018      	movs	r0, r3
 800052a:	f001 fa07 	bl	800193c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800052e:	193b      	adds	r3, r7, r4
 8000530:	2280      	movs	r2, #128	@ 0x80
 8000532:	0192      	lsls	r2, r2, #6
 8000534:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000536:	193b      	adds	r3, r7, r4
 8000538:	2284      	movs	r2, #132	@ 0x84
 800053a:	0392      	lsls	r2, r2, #14
 800053c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053e:	193b      	adds	r3, r7, r4
 8000540:	2200      	movs	r2, #0
 8000542:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000544:	193b      	adds	r3, r7, r4
 8000546:	4a18      	ldr	r2, [pc, #96]	@ (80005a8 <MX_GPIO_Init+0xfc>)
 8000548:	0019      	movs	r1, r3
 800054a:	0010      	movs	r0, r2
 800054c:	f001 f878 	bl	8001640 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000550:	193b      	adds	r3, r7, r4
 8000552:	2220      	movs	r2, #32
 8000554:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000556:	193b      	adds	r3, r7, r4
 8000558:	2200      	movs	r2, #0
 800055a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055c:	193b      	adds	r3, r7, r4
 800055e:	2200      	movs	r2, #0
 8000560:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000562:	193a      	adds	r2, r7, r4
 8000564:	23a0      	movs	r3, #160	@ 0xa0
 8000566:	05db      	lsls	r3, r3, #23
 8000568:	0011      	movs	r1, r2
 800056a:	0018      	movs	r0, r3
 800056c:	f001 f868 	bl	8001640 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000570:	0021      	movs	r1, r4
 8000572:	187b      	adds	r3, r7, r1
 8000574:	2220      	movs	r2, #32
 8000576:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000578:	187b      	adds	r3, r7, r1
 800057a:	2201      	movs	r2, #1
 800057c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2200      	movs	r2, #0
 8000582:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2200      	movs	r2, #0
 8000588:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800058a:	187b      	adds	r3, r7, r1
 800058c:	4a05      	ldr	r2, [pc, #20]	@ (80005a4 <MX_GPIO_Init+0xf8>)
 800058e:	0019      	movs	r1, r3
 8000590:	0010      	movs	r0, r2
 8000592:	f001 f855 	bl	8001640 <HAL_GPIO_Init>

}
 8000596:	46c0      	nop			@ (mov r8, r8)
 8000598:	46bd      	mov	sp, r7
 800059a:	b00b      	add	sp, #44	@ 0x2c
 800059c:	bd90      	pop	{r4, r7, pc}
 800059e:	46c0      	nop			@ (mov r8, r8)
 80005a0:	40021000 	.word	0x40021000
 80005a4:	50000400 	.word	0x50000400
 80005a8:	50000800 	.word	0x50000800

080005ac <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005b0:	4b1c      	ldr	r3, [pc, #112]	@ (8000624 <MX_I2C1_Init+0x78>)
 80005b2:	4a1d      	ldr	r2, [pc, #116]	@ (8000628 <MX_I2C1_Init+0x7c>)
 80005b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 80005b6:	4b1b      	ldr	r3, [pc, #108]	@ (8000624 <MX_I2C1_Init+0x78>)
 80005b8:	22c1      	movs	r2, #193	@ 0xc1
 80005ba:	00d2      	lsls	r2, r2, #3
 80005bc:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005be:	4b19      	ldr	r3, [pc, #100]	@ (8000624 <MX_I2C1_Init+0x78>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005c4:	4b17      	ldr	r3, [pc, #92]	@ (8000624 <MX_I2C1_Init+0x78>)
 80005c6:	2201      	movs	r2, #1
 80005c8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005ca:	4b16      	ldr	r3, [pc, #88]	@ (8000624 <MX_I2C1_Init+0x78>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005d0:	4b14      	ldr	r3, [pc, #80]	@ (8000624 <MX_I2C1_Init+0x78>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005d6:	4b13      	ldr	r3, [pc, #76]	@ (8000624 <MX_I2C1_Init+0x78>)
 80005d8:	2200      	movs	r2, #0
 80005da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005dc:	4b11      	ldr	r3, [pc, #68]	@ (8000624 <MX_I2C1_Init+0x78>)
 80005de:	2200      	movs	r2, #0
 80005e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005e2:	4b10      	ldr	r3, [pc, #64]	@ (8000624 <MX_I2C1_Init+0x78>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000624 <MX_I2C1_Init+0x78>)
 80005ea:	0018      	movs	r0, r3
 80005ec:	f001 f9c4 	bl	8001978 <HAL_I2C_Init>
 80005f0:	1e03      	subs	r3, r0, #0
 80005f2:	d001      	beq.n	80005f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80005f4:	f000 f9ac 	bl	8000950 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000624 <MX_I2C1_Init+0x78>)
 80005fa:	2100      	movs	r1, #0
 80005fc:	0018      	movs	r0, r3
 80005fe:	f001 fa61 	bl	8001ac4 <HAL_I2CEx_ConfigAnalogFilter>
 8000602:	1e03      	subs	r3, r0, #0
 8000604:	d001      	beq.n	800060a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000606:	f000 f9a3 	bl	8000950 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800060a:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <MX_I2C1_Init+0x78>)
 800060c:	2100      	movs	r1, #0
 800060e:	0018      	movs	r0, r3
 8000610:	f001 faa4 	bl	8001b5c <HAL_I2CEx_ConfigDigitalFilter>
 8000614:	1e03      	subs	r3, r0, #0
 8000616:	d001      	beq.n	800061c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000618:	f000 f99a 	bl	8000950 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800061c:	46c0      	nop			@ (mov r8, r8)
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	46c0      	nop			@ (mov r8, r8)
 8000624:	20000084 	.word	0x20000084
 8000628:	40005400 	.word	0x40005400

0800062c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800062c:	b590      	push	{r4, r7, lr}
 800062e:	b089      	sub	sp, #36	@ 0x24
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000634:	240c      	movs	r4, #12
 8000636:	193b      	adds	r3, r7, r4
 8000638:	0018      	movs	r0, r3
 800063a:	2314      	movs	r3, #20
 800063c:	001a      	movs	r2, r3
 800063e:	2100      	movs	r1, #0
 8000640:	f004 fdee 	bl	8005220 <memset>
  if(i2cHandle->Instance==I2C1)
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a17      	ldr	r2, [pc, #92]	@ (80006a8 <HAL_I2C_MspInit+0x7c>)
 800064a:	4293      	cmp	r3, r2
 800064c:	d128      	bne.n	80006a0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800064e:	4b17      	ldr	r3, [pc, #92]	@ (80006ac <HAL_I2C_MspInit+0x80>)
 8000650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000652:	4b16      	ldr	r3, [pc, #88]	@ (80006ac <HAL_I2C_MspInit+0x80>)
 8000654:	2102      	movs	r1, #2
 8000656:	430a      	orrs	r2, r1
 8000658:	62da      	str	r2, [r3, #44]	@ 0x2c
 800065a:	4b14      	ldr	r3, [pc, #80]	@ (80006ac <HAL_I2C_MspInit+0x80>)
 800065c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800065e:	2202      	movs	r2, #2
 8000660:	4013      	ands	r3, r2
 8000662:	60bb      	str	r3, [r7, #8]
 8000664:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000666:	0021      	movs	r1, r4
 8000668:	187b      	adds	r3, r7, r1
 800066a:	22c0      	movs	r2, #192	@ 0xc0
 800066c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800066e:	187b      	adds	r3, r7, r1
 8000670:	2212      	movs	r2, #18
 8000672:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000674:	187b      	adds	r3, r7, r1
 8000676:	2200      	movs	r2, #0
 8000678:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800067a:	187b      	adds	r3, r7, r1
 800067c:	2203      	movs	r2, #3
 800067e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000680:	187b      	adds	r3, r7, r1
 8000682:	2201      	movs	r2, #1
 8000684:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000686:	187b      	adds	r3, r7, r1
 8000688:	4a09      	ldr	r2, [pc, #36]	@ (80006b0 <HAL_I2C_MspInit+0x84>)
 800068a:	0019      	movs	r1, r3
 800068c:	0010      	movs	r0, r2
 800068e:	f000 ffd7 	bl	8001640 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000692:	4b06      	ldr	r3, [pc, #24]	@ (80006ac <HAL_I2C_MspInit+0x80>)
 8000694:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000696:	4b05      	ldr	r3, [pc, #20]	@ (80006ac <HAL_I2C_MspInit+0x80>)
 8000698:	2180      	movs	r1, #128	@ 0x80
 800069a:	0389      	lsls	r1, r1, #14
 800069c:	430a      	orrs	r2, r1
 800069e:	639a      	str	r2, [r3, #56]	@ 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80006a0:	46c0      	nop			@ (mov r8, r8)
 80006a2:	46bd      	mov	sp, r7
 80006a4:	b009      	add	sp, #36	@ 0x24
 80006a6:	bd90      	pop	{r4, r7, pc}
 80006a8:	40005400 	.word	0x40005400
 80006ac:	40021000 	.word	0x40021000
 80006b0:	50000400 	.word	0x50000400

080006b4 <cbWAKE>:
//	LORAWAN_MODULE_ERROR,
} LoRaWAN_State_t;
volatile LoRaWAN_State_t lorawan_state = LORAWAN_NOT_JOINED;

void cbWAKE(const char* str)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	loraWAKE = 1;
 80006bc:	4b03      	ldr	r3, [pc, #12]	@ (80006cc <cbWAKE+0x18>)
 80006be:	2201      	movs	r2, #1
 80006c0:	601a      	str	r2, [r3, #0]
}
 80006c2:	46c0      	nop			@ (mov r8, r8)
 80006c4:	46bd      	mov	sp, r7
 80006c6:	b002      	add	sp, #8
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	46c0      	nop			@ (mov r8, r8)
 80006cc:	20000114 	.word	0x20000114

080006d0 <cb_NOT_JOINED>:
void cb_NOT_JOINED(const char* str)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
	lorawan_state = LORAWAN_NOT_JOINED;
 80006d8:	4b03      	ldr	r3, [pc, #12]	@ (80006e8 <cb_NOT_JOINED+0x18>)
 80006da:	2200      	movs	r2, #0
 80006dc:	701a      	strb	r2, [r3, #0]
}
 80006de:	46c0      	nop			@ (mov r8, r8)
 80006e0:	46bd      	mov	sp, r7
 80006e2:	b002      	add	sp, #8
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	46c0      	nop			@ (mov r8, r8)
 80006e8:	20000118 	.word	0x20000118

080006ec <cb_JOIN_SUCCESS>:
void cb_JOIN_SUCCESS(const char* str)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
	lorawan_state = LORAWAN_JOINED;
 80006f4:	4b03      	ldr	r3, [pc, #12]	@ (8000704 <cb_JOIN_SUCCESS+0x18>)
 80006f6:	2202      	movs	r2, #2
 80006f8:	701a      	strb	r2, [r3, #0]
}
 80006fa:	46c0      	nop			@ (mov r8, r8)
 80006fc:	46bd      	mov	sp, r7
 80006fe:	b002      	add	sp, #8
 8000700:	bd80      	pop	{r7, pc}
 8000702:	46c0      	nop			@ (mov r8, r8)
 8000704:	20000118 	.word	0x20000118

08000708 <cb_DATA_SENT>:
//void cbError(const char* str)
//{
//	lorawan_state = LORAWAN_MODULE_ERROR;
//}
void cb_DATA_SENT(const char* str)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
	lorawan_state = LORAWAN_DATA_RECEIVED;
 8000710:	4b03      	ldr	r3, [pc, #12]	@ (8000720 <cb_DATA_SENT+0x18>)
 8000712:	2203      	movs	r2, #3
 8000714:	701a      	strb	r2, [r3, #0]
}
 8000716:	46c0      	nop			@ (mov r8, r8)
 8000718:	46bd      	mov	sp, r7
 800071a:	b002      	add	sp, #8
 800071c:	bd80      	pop	{r7, pc}
 800071e:	46c0      	nop			@ (mov r8, r8)
 8000720:	20000118 	.word	0x20000118

08000724 <cb_DATA_RESPONSE>:
void cb_DATA_RESPONSE(const char* str)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
	lorawan_state = LORAWAN_DATA_RESPONSE;
 800072c:	4b03      	ldr	r3, [pc, #12]	@ (800073c <cb_DATA_RESPONSE+0x18>)
 800072e:	2204      	movs	r2, #4
 8000730:	701a      	strb	r2, [r3, #0]
}
 8000732:	46c0      	nop			@ (mov r8, r8)
 8000734:	46bd      	mov	sp, r7
 8000736:	b002      	add	sp, #8
 8000738:	bd80      	pop	{r7, pc}
 800073a:	46c0      	nop			@ (mov r8, r8)
 800073c:	20000118 	.word	0x20000118

08000740 <HAL_UARTEx_RxEventCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
 8000748:	000a      	movs	r2, r1
 800074a:	1cbb      	adds	r3, r7, #2
 800074c:	801a      	strh	r2, [r3, #0]
	if (huart->Instance == LPUART1)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a07      	ldr	r2, [pc, #28]	@ (8000770 <HAL_UARTEx_RxEventCallback+0x30>)
 8000754:	4293      	cmp	r3, r2
 8000756:	d106      	bne.n	8000766 <HAL_UARTEx_RxEventCallback+0x26>
	{
		ATC_IdleLineCallback(&lora, Size);
 8000758:	1cbb      	adds	r3, r7, #2
 800075a:	881a      	ldrh	r2, [r3, #0]
 800075c:	4b05      	ldr	r3, [pc, #20]	@ (8000774 <HAL_UARTEx_RxEventCallback+0x34>)
 800075e:	0011      	movs	r1, r2
 8000760:	0018      	movs	r0, r3
 8000762:	f004 fa62 	bl	8004c2a <ATC_IdleLineCallback>
	}
}
 8000766:	46c0      	nop			@ (mov r8, r8)
 8000768:	46bd      	mov	sp, r7
 800076a:	b002      	add	sp, #8
 800076c:	bd80      	pop	{r7, pc}
 800076e:	46c0      	nop			@ (mov r8, r8)
 8000770:	40004800 	.word	0x40004800
 8000774:	200000d8 	.word	0x200000d8

08000778 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b08a      	sub	sp, #40	@ 0x28
 800077c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800077e:	f000 fba1 	bl	8000ec4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000782:	f000 f877 	bl	8000874 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000786:	f7ff fe91 	bl	80004ac <MX_GPIO_Init>
  MX_DMA_Init();
 800078a:	f7ff fe71 	bl	8000470 <MX_DMA_Init>
  MX_I2C1_Init();
 800078e:	f7ff ff0d 	bl	80005ac <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8000792:	f000 f9d1 	bl	8000b38 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  ATC_Init(&lora, &hlpuart1, 512, "LoRaWAN");
 8000796:	4b2d      	ldr	r3, [pc, #180]	@ (800084c <main+0xd4>)
 8000798:	2280      	movs	r2, #128	@ 0x80
 800079a:	0092      	lsls	r2, r2, #2
 800079c:	492c      	ldr	r1, [pc, #176]	@ (8000850 <main+0xd8>)
 800079e:	482d      	ldr	r0, [pc, #180]	@ (8000854 <main+0xdc>)
 80007a0:	f004 f84a 	bl	8004838 <ATC_Init>
  ATC_SetEvents(&lora, events);
 80007a4:	4a2c      	ldr	r2, [pc, #176]	@ (8000858 <main+0xe0>)
 80007a6:	4b2b      	ldr	r3, [pc, #172]	@ (8000854 <main+0xdc>)
 80007a8:	0011      	movs	r1, r2
 80007aa:	0018      	movs	r0, r3
 80007ac:	f004 f8fb 	bl	80049a6 <ATC_SetEvents>
//  scan_i2c_bus(); // Check what devices exist
//  sensirion_i2c_hal_init();
  lorawan_configure(&lora);
 80007b0:	4b28      	ldr	r3, [pc, #160]	@ (8000854 <main+0xdc>)
 80007b2:	0018      	movs	r0, r3
 80007b4:	f000 fa94 	bl	8000ce0 <lorawan_configure>

  char *verLine = NULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	60bb      	str	r3, [r7, #8]
  int ret = ATC_SendReceive(&lora,
 80007bc:	2308      	movs	r3, #8
 80007be:	18fa      	adds	r2, r7, r3
 80007c0:	4926      	ldr	r1, [pc, #152]	@ (800085c <main+0xe4>)
 80007c2:	4824      	ldr	r0, [pc, #144]	@ (8000854 <main+0xdc>)
 80007c4:	4b26      	ldr	r3, [pc, #152]	@ (8000860 <main+0xe8>)
 80007c6:	9303      	str	r3, [sp, #12]
 80007c8:	4b26      	ldr	r3, [pc, #152]	@ (8000864 <main+0xec>)
 80007ca:	9302      	str	r3, [sp, #8]
 80007cc:	2302      	movs	r3, #2
 80007ce:	9301      	str	r3, [sp, #4]
 80007d0:	23c8      	movs	r3, #200	@ 0xc8
 80007d2:	9300      	str	r3, [sp, #0]
 80007d4:	0013      	movs	r3, r2
 80007d6:	2264      	movs	r2, #100	@ 0x64
 80007d8:	f004 f92d 	bl	8004a36 <ATC_SendReceive>
 80007dc:	0003      	movs	r3, r0
 80007de:	617b      	str	r3, [r7, #20]
      /*Items=*/2,       // we’re passing two patterns
      "\n",              // pattern[0]: the newline before "127..."
      "OK"               // pattern[1]: the final OK
  );

  if (ret == 1 && verLine) {
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	2b01      	cmp	r3, #1
 80007e4:	d118      	bne.n	8000818 <main+0xa0>
 80007e6:	68bb      	ldr	r3, [r7, #8]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d015      	beq.n	8000818 <main+0xa0>
      // ret==1 means we matched pattern[0], i.e. the newline
      // skip that newline:
      char *v = verLine + 1;
 80007ec:	68bb      	ldr	r3, [r7, #8]
 80007ee:	3301      	adds	r3, #1
 80007f0:	613b      	str	r3, [r7, #16]
      // strip trailing CR if present
      char *cr = strchr(v, '\r');
 80007f2:	693b      	ldr	r3, [r7, #16]
 80007f4:	210d      	movs	r1, #13
 80007f6:	0018      	movs	r0, r3
 80007f8:	f004 fd1a 	bl	8005230 <strchr>
 80007fc:	0003      	movs	r3, r0
 80007fe:	60fb      	str	r3, [r7, #12]
      if (cr) *cr = '\0';
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d002      	beq.n	800080c <main+0x94>
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	2200      	movs	r2, #0
 800080a:	701a      	strb	r2, [r3, #0]
      printf("Firmware version: %s\n", v);
 800080c:	693a      	ldr	r2, [r7, #16]
 800080e:	4b16      	ldr	r3, [pc, #88]	@ (8000868 <main+0xf0>)
 8000810:	0011      	movs	r1, r2
 8000812:	0018      	movs	r0, r3
 8000814:	f004 fc08 	bl	8005028 <iprintf>
      // we matched "OK" first (unlikely), you could still parse lora.pReadBuff
  }
  else {
      // handle timeout / error
  }
  __NOP();
 8000818:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE END 2 */
  char *connection_result = NULL;
 800081a:	2300      	movs	r3, #0
 800081c:	607b      	str	r3, [r7, #4]
  ATC_SendReceive(&lora,
 800081e:	1d3a      	adds	r2, r7, #4
 8000820:	4912      	ldr	r1, [pc, #72]	@ (800086c <main+0xf4>)
 8000822:	480c      	ldr	r0, [pc, #48]	@ (8000854 <main+0xdc>)
 8000824:	4b0e      	ldr	r3, [pc, #56]	@ (8000860 <main+0xe8>)
 8000826:	9302      	str	r3, [sp, #8]
 8000828:	2301      	movs	r3, #1
 800082a:	9301      	str	r3, [sp, #4]
 800082c:	23fa      	movs	r3, #250	@ 0xfa
 800082e:	005b      	lsls	r3, r3, #1
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	0013      	movs	r3, r2
 8000834:	2264      	movs	r2, #100	@ 0x64
 8000836:	f004 f8fe 	bl	8004a36 <ATC_SendReceive>
  						  100,
  						  &connection_result,
  						  500,
  						  1,
  						  "OK");
  		  lorawan_state = LORAWAN_JOINING;
 800083a:	4b0d      	ldr	r3, [pc, #52]	@ (8000870 <main+0xf8>)
 800083c:	2201      	movs	r2, #1
 800083e:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ATC_Loop(&lora);
 8000840:	4b04      	ldr	r3, [pc, #16]	@ (8000854 <main+0xdc>)
 8000842:	0018      	movs	r0, r3
 8000844:	f004 f8e7 	bl	8004a16 <ATC_Loop>
 8000848:	e7fa      	b.n	8000840 <main+0xc8>
 800084a:	46c0      	nop			@ (mov r8, r8)
 800084c:	08005cd8 	.word	0x08005cd8
 8000850:	20000120 	.word	0x20000120
 8000854:	200000d8 	.word	0x200000d8
 8000858:	08005da4 	.word	0x08005da4
 800085c:	08005ce0 	.word	0x08005ce0
 8000860:	08005ce8 	.word	0x08005ce8
 8000864:	08005cec 	.word	0x08005cec
 8000868:	08005cf0 	.word	0x08005cf0
 800086c:	08005d08 	.word	0x08005d08
 8000870:	20000118 	.word	0x20000118

08000874 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000874:	b590      	push	{r4, r7, lr}
 8000876:	b09f      	sub	sp, #124	@ 0x7c
 8000878:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800087a:	2440      	movs	r4, #64	@ 0x40
 800087c:	193b      	adds	r3, r7, r4
 800087e:	0018      	movs	r0, r3
 8000880:	2338      	movs	r3, #56	@ 0x38
 8000882:	001a      	movs	r2, r3
 8000884:	2100      	movs	r1, #0
 8000886:	f004 fccb 	bl	8005220 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800088a:	232c      	movs	r3, #44	@ 0x2c
 800088c:	18fb      	adds	r3, r7, r3
 800088e:	0018      	movs	r0, r3
 8000890:	2314      	movs	r3, #20
 8000892:	001a      	movs	r2, r3
 8000894:	2100      	movs	r1, #0
 8000896:	f004 fcc3 	bl	8005220 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800089a:	1d3b      	adds	r3, r7, #4
 800089c:	0018      	movs	r0, r3
 800089e:	2328      	movs	r3, #40	@ 0x28
 80008a0:	001a      	movs	r2, r3
 80008a2:	2100      	movs	r1, #0
 80008a4:	f004 fcbc 	bl	8005220 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008a8:	4b27      	ldr	r3, [pc, #156]	@ (8000948 <SystemClock_Config+0xd4>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a27      	ldr	r2, [pc, #156]	@ (800094c <SystemClock_Config+0xd8>)
 80008ae:	401a      	ands	r2, r3
 80008b0:	4b25      	ldr	r3, [pc, #148]	@ (8000948 <SystemClock_Config+0xd4>)
 80008b2:	2180      	movs	r1, #128	@ 0x80
 80008b4:	0109      	lsls	r1, r1, #4
 80008b6:	430a      	orrs	r2, r1
 80008b8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80008ba:	0021      	movs	r1, r4
 80008bc:	187b      	adds	r3, r7, r1
 80008be:	2210      	movs	r2, #16
 80008c0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2201      	movs	r2, #1
 80008c6:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	2200      	movs	r2, #0
 80008cc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80008ce:	187b      	adds	r3, r7, r1
 80008d0:	22a0      	movs	r2, #160	@ 0xa0
 80008d2:	0212      	lsls	r2, r2, #8
 80008d4:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008d6:	187b      	adds	r3, r7, r1
 80008d8:	2200      	movs	r2, #0
 80008da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	0018      	movs	r0, r3
 80008e0:	f001 f988 	bl	8001bf4 <HAL_RCC_OscConfig>
 80008e4:	1e03      	subs	r3, r0, #0
 80008e6:	d001      	beq.n	80008ec <SystemClock_Config+0x78>
  {
    Error_Handler();
 80008e8:	f000 f832 	bl	8000950 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ec:	212c      	movs	r1, #44	@ 0x2c
 80008ee:	187b      	adds	r3, r7, r1
 80008f0:	220f      	movs	r2, #15
 80008f2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80008f4:	187b      	adds	r3, r7, r1
 80008f6:	2200      	movs	r2, #0
 80008f8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008fa:	187b      	adds	r3, r7, r1
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000900:	187b      	adds	r3, r7, r1
 8000902:	2200      	movs	r2, #0
 8000904:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000906:	187b      	adds	r3, r7, r1
 8000908:	2200      	movs	r2, #0
 800090a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800090c:	187b      	adds	r3, r7, r1
 800090e:	2100      	movs	r1, #0
 8000910:	0018      	movs	r0, r3
 8000912:	f001 fd43 	bl	800239c <HAL_RCC_ClockConfig>
 8000916:	1e03      	subs	r3, r0, #0
 8000918:	d001      	beq.n	800091e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800091a:	f000 f819 	bl	8000950 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
 800091e:	1d3b      	adds	r3, r7, #4
 8000920:	220c      	movs	r2, #12
 8000922:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000924:	1d3b      	adds	r3, r7, #4
 8000926:	2200      	movs	r2, #0
 8000928:	615a      	str	r2, [r3, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800092a:	1d3b      	adds	r3, r7, #4
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000930:	1d3b      	adds	r3, r7, #4
 8000932:	0018      	movs	r0, r3
 8000934:	f001 ff36 	bl	80027a4 <HAL_RCCEx_PeriphCLKConfig>
 8000938:	1e03      	subs	r3, r0, #0
 800093a:	d001      	beq.n	8000940 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 800093c:	f000 f808 	bl	8000950 <Error_Handler>
  }
}
 8000940:	46c0      	nop			@ (mov r8, r8)
 8000942:	46bd      	mov	sp, r7
 8000944:	b01f      	add	sp, #124	@ 0x7c
 8000946:	bd90      	pop	{r4, r7, pc}
 8000948:	40007000 	.word	0x40007000
 800094c:	ffffe7ff 	.word	0xffffe7ff

08000950 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000954:	b672      	cpsid	i
}
 8000956:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000958:	46c0      	nop			@ (mov r8, r8)
 800095a:	e7fd      	b.n	8000958 <Error_Handler+0x8>

0800095c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000960:	4b07      	ldr	r3, [pc, #28]	@ (8000980 <HAL_MspInit+0x24>)
 8000962:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000964:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <HAL_MspInit+0x24>)
 8000966:	2101      	movs	r1, #1
 8000968:	430a      	orrs	r2, r1
 800096a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800096c:	4b04      	ldr	r3, [pc, #16]	@ (8000980 <HAL_MspInit+0x24>)
 800096e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000970:	4b03      	ldr	r3, [pc, #12]	@ (8000980 <HAL_MspInit+0x24>)
 8000972:	2180      	movs	r1, #128	@ 0x80
 8000974:	0549      	lsls	r1, r1, #21
 8000976:	430a      	orrs	r2, r1
 8000978:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800097a:	46c0      	nop			@ (mov r8, r8)
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	40021000 	.word	0x40021000

08000984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000988:	46c0      	nop			@ (mov r8, r8)
 800098a:	e7fd      	b.n	8000988 <NMI_Handler+0x4>

0800098c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000990:	46c0      	nop			@ (mov r8, r8)
 8000992:	e7fd      	b.n	8000990 <HardFault_Handler+0x4>

08000994 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000998:	46c0      	nop			@ (mov r8, r8)
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}

0800099e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800099e:	b580      	push	{r7, lr}
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009a2:	46c0      	nop			@ (mov r8, r8)
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009ac:	f000 fade 	bl	8000f6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009b0:	46c0      	nop			@ (mov r8, r8)
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
	...

080009b8 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 80009bc:	4b05      	ldr	r3, [pc, #20]	@ (80009d4 <DMA1_Channel2_3_IRQHandler+0x1c>)
 80009be:	0018      	movs	r0, r3
 80009c0:	f000 fd57 	bl	8001472 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 80009c4:	4b04      	ldr	r3, [pc, #16]	@ (80009d8 <DMA1_Channel2_3_IRQHandler+0x20>)
 80009c6:	0018      	movs	r0, r3
 80009c8:	f000 fd53 	bl	8001472 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80009cc:	46c0      	nop			@ (mov r8, r8)
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	46c0      	nop			@ (mov r8, r8)
 80009d4:	200001f0 	.word	0x200001f0
 80009d8:	200001a8 	.word	0x200001a8

080009dc <RNG_LPUART1_IRQHandler>:

/**
  * @brief This function handles RNG and LPUART1 Interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void RNG_LPUART1_IRQHandler(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_LPUART1_IRQn 0 */

  /* USER CODE END RNG_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80009e0:	4b03      	ldr	r3, [pc, #12]	@ (80009f0 <RNG_LPUART1_IRQHandler+0x14>)
 80009e2:	0018      	movs	r0, r3
 80009e4:	f002 fa74 	bl	8002ed0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN RNG_LPUART1_IRQn 1 */

  /* USER CODE END RNG_LPUART1_IRQn 1 */
}
 80009e8:	46c0      	nop			@ (mov r8, r8)
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	46c0      	nop			@ (mov r8, r8)
 80009f0:	20000120 	.word	0x20000120

080009f4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b086      	sub	sp, #24
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	60f8      	str	r0, [r7, #12]
 80009fc:	60b9      	str	r1, [r7, #8]
 80009fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a00:	2300      	movs	r3, #0
 8000a02:	617b      	str	r3, [r7, #20]
 8000a04:	e00a      	b.n	8000a1c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a06:	e000      	b.n	8000a0a <_read+0x16>
 8000a08:	bf00      	nop
 8000a0a:	0001      	movs	r1, r0
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	1c5a      	adds	r2, r3, #1
 8000a10:	60ba      	str	r2, [r7, #8]
 8000a12:	b2ca      	uxtb	r2, r1
 8000a14:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	617b      	str	r3, [r7, #20]
 8000a1c:	697a      	ldr	r2, [r7, #20]
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	dbf0      	blt.n	8000a06 <_read+0x12>
  }

  return len;
 8000a24:	687b      	ldr	r3, [r7, #4]
}
 8000a26:	0018      	movs	r0, r3
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	b006      	add	sp, #24
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	b086      	sub	sp, #24
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	60f8      	str	r0, [r7, #12]
 8000a36:	60b9      	str	r1, [r7, #8]
 8000a38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	617b      	str	r3, [r7, #20]
 8000a3e:	e009      	b.n	8000a54 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	1c5a      	adds	r2, r3, #1
 8000a44:	60ba      	str	r2, [r7, #8]
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	0018      	movs	r0, r3
 8000a4a:	e000      	b.n	8000a4e <_write+0x20>
 8000a4c:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a4e:	697b      	ldr	r3, [r7, #20]
 8000a50:	3301      	adds	r3, #1
 8000a52:	617b      	str	r3, [r7, #20]
 8000a54:	697a      	ldr	r2, [r7, #20]
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	dbf1      	blt.n	8000a40 <_write+0x12>
  }
  return len;
 8000a5c:	687b      	ldr	r3, [r7, #4]
}
 8000a5e:	0018      	movs	r0, r3
 8000a60:	46bd      	mov	sp, r7
 8000a62:	b006      	add	sp, #24
 8000a64:	bd80      	pop	{r7, pc}

08000a66 <_close>:

int _close(int file)
{
 8000a66:	b580      	push	{r7, lr}
 8000a68:	b082      	sub	sp, #8
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	425b      	negs	r3, r3
}
 8000a72:	0018      	movs	r0, r3
 8000a74:	46bd      	mov	sp, r7
 8000a76:	b002      	add	sp, #8
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b082      	sub	sp, #8
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	6078      	str	r0, [r7, #4]
 8000a82:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	2280      	movs	r2, #128	@ 0x80
 8000a88:	0192      	lsls	r2, r2, #6
 8000a8a:	605a      	str	r2, [r3, #4]
  return 0;
 8000a8c:	2300      	movs	r3, #0
}
 8000a8e:	0018      	movs	r0, r3
 8000a90:	46bd      	mov	sp, r7
 8000a92:	b002      	add	sp, #8
 8000a94:	bd80      	pop	{r7, pc}

08000a96 <_isatty>:

int _isatty(int file)
{
 8000a96:	b580      	push	{r7, lr}
 8000a98:	b082      	sub	sp, #8
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a9e:	2301      	movs	r3, #1
}
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	b002      	add	sp, #8
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	60f8      	str	r0, [r7, #12]
 8000ab0:	60b9      	str	r1, [r7, #8]
 8000ab2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ab4:	2300      	movs	r3, #0
}
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	b004      	add	sp, #16
 8000abc:	bd80      	pop	{r7, pc}
	...

08000ac0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ac8:	4a14      	ldr	r2, [pc, #80]	@ (8000b1c <_sbrk+0x5c>)
 8000aca:	4b15      	ldr	r3, [pc, #84]	@ (8000b20 <_sbrk+0x60>)
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ad4:	4b13      	ldr	r3, [pc, #76]	@ (8000b24 <_sbrk+0x64>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d102      	bne.n	8000ae2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000adc:	4b11      	ldr	r3, [pc, #68]	@ (8000b24 <_sbrk+0x64>)
 8000ade:	4a12      	ldr	r2, [pc, #72]	@ (8000b28 <_sbrk+0x68>)
 8000ae0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ae2:	4b10      	ldr	r3, [pc, #64]	@ (8000b24 <_sbrk+0x64>)
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	18d3      	adds	r3, r2, r3
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d207      	bcs.n	8000b00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000af0:	f004 fc36 	bl	8005360 <__errno>
 8000af4:	0003      	movs	r3, r0
 8000af6:	220c      	movs	r2, #12
 8000af8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000afa:	2301      	movs	r3, #1
 8000afc:	425b      	negs	r3, r3
 8000afe:	e009      	b.n	8000b14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b00:	4b08      	ldr	r3, [pc, #32]	@ (8000b24 <_sbrk+0x64>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b06:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <_sbrk+0x64>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	18d2      	adds	r2, r2, r3
 8000b0e:	4b05      	ldr	r3, [pc, #20]	@ (8000b24 <_sbrk+0x64>)
 8000b10:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000b12:	68fb      	ldr	r3, [r7, #12]
}
 8000b14:	0018      	movs	r0, r3
 8000b16:	46bd      	mov	sp, r7
 8000b18:	b006      	add	sp, #24
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20005000 	.word	0x20005000
 8000b20:	00000400 	.word	0x00000400
 8000b24:	2000011c 	.word	0x2000011c
 8000b28:	20000388 	.word	0x20000388

08000b2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b30:	46c0      	nop			@ (mov r8, r8)
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
	...

08000b38 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000b3c:	4b13      	ldr	r3, [pc, #76]	@ (8000b8c <MX_LPUART1_UART_Init+0x54>)
 8000b3e:	4a14      	ldr	r2, [pc, #80]	@ (8000b90 <MX_LPUART1_UART_Init+0x58>)
 8000b40:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000b42:	4b12      	ldr	r3, [pc, #72]	@ (8000b8c <MX_LPUART1_UART_Init+0x54>)
 8000b44:	22e1      	movs	r2, #225	@ 0xe1
 8000b46:	0252      	lsls	r2, r2, #9
 8000b48:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4a:	4b10      	ldr	r3, [pc, #64]	@ (8000b8c <MX_LPUART1_UART_Init+0x54>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000b50:	4b0e      	ldr	r3, [pc, #56]	@ (8000b8c <MX_LPUART1_UART_Init+0x54>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000b56:	4b0d      	ldr	r3, [pc, #52]	@ (8000b8c <MX_LPUART1_UART_Init+0x54>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b8c <MX_LPUART1_UART_Init+0x54>)
 8000b5e:	220c      	movs	r2, #12
 8000b60:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b62:	4b0a      	ldr	r3, [pc, #40]	@ (8000b8c <MX_LPUART1_UART_Init+0x54>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b68:	4b08      	ldr	r3, [pc, #32]	@ (8000b8c <MX_LPUART1_UART_Init+0x54>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b6e:	4b07      	ldr	r3, [pc, #28]	@ (8000b8c <MX_LPUART1_UART_Init+0x54>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000b74:	4b05      	ldr	r3, [pc, #20]	@ (8000b8c <MX_LPUART1_UART_Init+0x54>)
 8000b76:	0018      	movs	r0, r3
 8000b78:	f001 ffb2 	bl	8002ae0 <HAL_UART_Init>
 8000b7c:	1e03      	subs	r3, r0, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000b80:	f7ff fee6 	bl	8000950 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000b84:	46c0      	nop			@ (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	46c0      	nop			@ (mov r8, r8)
 8000b8c:	20000120 	.word	0x20000120
 8000b90:	40004800 	.word	0x40004800

08000b94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b94:	b590      	push	{r4, r7, lr}
 8000b96:	b089      	sub	sp, #36	@ 0x24
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	240c      	movs	r4, #12
 8000b9e:	193b      	adds	r3, r7, r4
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	2314      	movs	r3, #20
 8000ba4:	001a      	movs	r2, r3
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	f004 fb3a 	bl	8005220 <memset>
  if(uartHandle->Instance==LPUART1)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a45      	ldr	r2, [pc, #276]	@ (8000cc8 <HAL_UART_MspInit+0x134>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d000      	beq.n	8000bb8 <HAL_UART_MspInit+0x24>
 8000bb6:	e083      	b.n	8000cc0 <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000bb8:	4b44      	ldr	r3, [pc, #272]	@ (8000ccc <HAL_UART_MspInit+0x138>)
 8000bba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000bbc:	4b43      	ldr	r3, [pc, #268]	@ (8000ccc <HAL_UART_MspInit+0x138>)
 8000bbe:	2180      	movs	r1, #128	@ 0x80
 8000bc0:	02c9      	lsls	r1, r1, #11
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	4b41      	ldr	r3, [pc, #260]	@ (8000ccc <HAL_UART_MspInit+0x138>)
 8000bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000bca:	4b40      	ldr	r3, [pc, #256]	@ (8000ccc <HAL_UART_MspInit+0x138>)
 8000bcc:	2101      	movs	r1, #1
 8000bce:	430a      	orrs	r2, r1
 8000bd0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8000ccc <HAL_UART_MspInit+0x138>)
 8000bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	4013      	ands	r3, r2
 8000bda:	60bb      	str	r3, [r7, #8]
 8000bdc:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000bde:	0021      	movs	r1, r4
 8000be0:	187b      	adds	r3, r7, r1
 8000be2:	220c      	movs	r2, #12
 8000be4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be6:	187b      	adds	r3, r7, r1
 8000be8:	2202      	movs	r2, #2
 8000bea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bec:	187b      	adds	r3, r7, r1
 8000bee:	2200      	movs	r2, #0
 8000bf0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf2:	187b      	adds	r3, r7, r1
 8000bf4:	2203      	movs	r2, #3
 8000bf6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8000bf8:	187b      	adds	r3, r7, r1
 8000bfa:	2206      	movs	r2, #6
 8000bfc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bfe:	187a      	adds	r2, r7, r1
 8000c00:	23a0      	movs	r3, #160	@ 0xa0
 8000c02:	05db      	lsls	r3, r3, #23
 8000c04:	0011      	movs	r1, r2
 8000c06:	0018      	movs	r0, r3
 8000c08:	f000 fd1a 	bl	8001640 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel3;
 8000c0c:	4b30      	ldr	r3, [pc, #192]	@ (8000cd0 <HAL_UART_MspInit+0x13c>)
 8000c0e:	4a31      	ldr	r2, [pc, #196]	@ (8000cd4 <HAL_UART_MspInit+0x140>)
 8000c10:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_5;
 8000c12:	4b2f      	ldr	r3, [pc, #188]	@ (8000cd0 <HAL_UART_MspInit+0x13c>)
 8000c14:	2205      	movs	r2, #5
 8000c16:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c18:	4b2d      	ldr	r3, [pc, #180]	@ (8000cd0 <HAL_UART_MspInit+0x13c>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c1e:	4b2c      	ldr	r3, [pc, #176]	@ (8000cd0 <HAL_UART_MspInit+0x13c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c24:	4b2a      	ldr	r3, [pc, #168]	@ (8000cd0 <HAL_UART_MspInit+0x13c>)
 8000c26:	2280      	movs	r2, #128	@ 0x80
 8000c28:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c2a:	4b29      	ldr	r3, [pc, #164]	@ (8000cd0 <HAL_UART_MspInit+0x13c>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c30:	4b27      	ldr	r3, [pc, #156]	@ (8000cd0 <HAL_UART_MspInit+0x13c>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8000c36:	4b26      	ldr	r3, [pc, #152]	@ (8000cd0 <HAL_UART_MspInit+0x13c>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000c3c:	4b24      	ldr	r3, [pc, #144]	@ (8000cd0 <HAL_UART_MspInit+0x13c>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8000c42:	4b23      	ldr	r3, [pc, #140]	@ (8000cd0 <HAL_UART_MspInit+0x13c>)
 8000c44:	0018      	movs	r0, r3
 8000c46:	f000 faaf 	bl	80011a8 <HAL_DMA_Init>
 8000c4a:	1e03      	subs	r3, r0, #0
 8000c4c:	d001      	beq.n	8000c52 <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8000c4e:	f7ff fe7f 	bl	8000950 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4a1e      	ldr	r2, [pc, #120]	@ (8000cd0 <HAL_UART_MspInit+0x13c>)
 8000c56:	675a      	str	r2, [r3, #116]	@ 0x74
 8000c58:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd0 <HAL_UART_MspInit+0x13c>)
 8000c5a:	687a      	ldr	r2, [r7, #4]
 8000c5c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 8000c5e:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd8 <HAL_UART_MspInit+0x144>)
 8000c60:	4a1e      	ldr	r2, [pc, #120]	@ (8000cdc <HAL_UART_MspInit+0x148>)
 8000c62:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_5;
 8000c64:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd8 <HAL_UART_MspInit+0x144>)
 8000c66:	2205      	movs	r2, #5
 8000c68:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c6a:	4b1b      	ldr	r3, [pc, #108]	@ (8000cd8 <HAL_UART_MspInit+0x144>)
 8000c6c:	2210      	movs	r2, #16
 8000c6e:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c70:	4b19      	ldr	r3, [pc, #100]	@ (8000cd8 <HAL_UART_MspInit+0x144>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c76:	4b18      	ldr	r3, [pc, #96]	@ (8000cd8 <HAL_UART_MspInit+0x144>)
 8000c78:	2280      	movs	r2, #128	@ 0x80
 8000c7a:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c7c:	4b16      	ldr	r3, [pc, #88]	@ (8000cd8 <HAL_UART_MspInit+0x144>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c82:	4b15      	ldr	r3, [pc, #84]	@ (8000cd8 <HAL_UART_MspInit+0x144>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8000c88:	4b13      	ldr	r3, [pc, #76]	@ (8000cd8 <HAL_UART_MspInit+0x144>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000c8e:	4b12      	ldr	r3, [pc, #72]	@ (8000cd8 <HAL_UART_MspInit+0x144>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8000c94:	4b10      	ldr	r3, [pc, #64]	@ (8000cd8 <HAL_UART_MspInit+0x144>)
 8000c96:	0018      	movs	r0, r3
 8000c98:	f000 fa86 	bl	80011a8 <HAL_DMA_Init>
 8000c9c:	1e03      	subs	r3, r0, #0
 8000c9e:	d001      	beq.n	8000ca4 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8000ca0:	f7ff fe56 	bl	8000950 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	4a0c      	ldr	r2, [pc, #48]	@ (8000cd8 <HAL_UART_MspInit+0x144>)
 8000ca8:	671a      	str	r2, [r3, #112]	@ 0x70
 8000caa:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd8 <HAL_UART_MspInit+0x144>)
 8000cac:	687a      	ldr	r2, [r7, #4]
 8000cae:	629a      	str	r2, [r3, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(RNG_LPUART1_IRQn, 0, 0);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	201d      	movs	r0, #29
 8000cb6:	f000 fa45 	bl	8001144 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_LPUART1_IRQn);
 8000cba:	201d      	movs	r0, #29
 8000cbc:	f000 fa57 	bl	800116e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000cc0:	46c0      	nop			@ (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b009      	add	sp, #36	@ 0x24
 8000cc6:	bd90      	pop	{r4, r7, pc}
 8000cc8:	40004800 	.word	0x40004800
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	200001a8 	.word	0x200001a8
 8000cd4:	40020030 	.word	0x40020030
 8000cd8:	200001f0 	.word	0x200001f0
 8000cdc:	4002001c 	.word	0x4002001c

08000ce0 <lorawan_configure>:


#include "lorawan_config.h"
#include "atc.h"

bool lorawan_configure(ATC_HandleTypeDef *lora) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b088      	sub	sp, #32
 8000ce4:	af04      	add	r7, sp, #16
 8000ce6:	6078      	str	r0, [r7, #4]
    int resp;

    // 1) Set AppKey (DevEUI||DevEUI)
    resp = ATC_SendReceive(lora,
 8000ce8:	4957      	ldr	r1, [pc, #348]	@ (8000e48 <lorawan_configure+0x168>)
 8000cea:	6878      	ldr	r0, [r7, #4]
 8000cec:	4b57      	ldr	r3, [pc, #348]	@ (8000e4c <lorawan_configure+0x16c>)
 8000cee:	9302      	str	r3, [sp, #8]
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	9301      	str	r3, [sp, #4]
 8000cf4:	23c8      	movs	r3, #200	@ 0xc8
 8000cf6:	9300      	str	r3, [sp, #0]
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	2264      	movs	r2, #100	@ 0x64
 8000cfc:	f003 fe9b 	bl	8004a36 <ATC_SendReceive>
 8000d00:	0003      	movs	r3, r0
 8000d02:	60fb      	str	r3, [r7, #12]
        "AT%S 500=\"0025CA00000055F70025CA00000055F7\"\r\n",
        100, NULL, 200, 1, "OK");
    if (resp < 0) return false;
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	da01      	bge.n	8000d0e <lorawan_configure+0x2e>
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	e098      	b.n	8000e40 <lorawan_configure+0x160>

    // 2) ADR off
    resp = ATC_SendReceive(lora,
 8000d0e:	4950      	ldr	r1, [pc, #320]	@ (8000e50 <lorawan_configure+0x170>)
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	4b4e      	ldr	r3, [pc, #312]	@ (8000e4c <lorawan_configure+0x16c>)
 8000d14:	9302      	str	r3, [sp, #8]
 8000d16:	2301      	movs	r3, #1
 8000d18:	9301      	str	r3, [sp, #4]
 8000d1a:	23c8      	movs	r3, #200	@ 0xc8
 8000d1c:	9300      	str	r3, [sp, #0]
 8000d1e:	2300      	movs	r3, #0
 8000d20:	2264      	movs	r2, #100	@ 0x64
 8000d22:	f003 fe88 	bl	8004a36 <ATC_SendReceive>
 8000d26:	0003      	movs	r3, r0
 8000d28:	60fb      	str	r3, [r7, #12]
        "ATS 600=0\r\n",
        100, NULL, 200, 1, "OK");
    if (resp < 0) return false;
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	da01      	bge.n	8000d34 <lorawan_configure+0x54>
 8000d30:	2300      	movs	r3, #0
 8000d32:	e085      	b.n	8000e40 <lorawan_configure+0x160>

    // 3) OTAA activation
    resp = ATC_SendReceive(lora,
 8000d34:	4947      	ldr	r1, [pc, #284]	@ (8000e54 <lorawan_configure+0x174>)
 8000d36:	6878      	ldr	r0, [r7, #4]
 8000d38:	4b44      	ldr	r3, [pc, #272]	@ (8000e4c <lorawan_configure+0x16c>)
 8000d3a:	9302      	str	r3, [sp, #8]
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	9301      	str	r3, [sp, #4]
 8000d40:	23c8      	movs	r3, #200	@ 0xc8
 8000d42:	9300      	str	r3, [sp, #0]
 8000d44:	2300      	movs	r3, #0
 8000d46:	2264      	movs	r2, #100	@ 0x64
 8000d48:	f003 fe75 	bl	8004a36 <ATC_SendReceive>
 8000d4c:	0003      	movs	r3, r0
 8000d4e:	60fb      	str	r3, [r7, #12]
        "ATS 602=1\r\n",
        100, NULL, 200, 1, "OK");
    if (resp < 0) return false;
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	da01      	bge.n	8000d5a <lorawan_configure+0x7a>
 8000d56:	2300      	movs	r3, #0
 8000d58:	e072      	b.n	8000e40 <lorawan_configure+0x160>

    // 4) Class A
    resp = ATC_SendReceive(lora,
 8000d5a:	493f      	ldr	r1, [pc, #252]	@ (8000e58 <lorawan_configure+0x178>)
 8000d5c:	6878      	ldr	r0, [r7, #4]
 8000d5e:	4b3b      	ldr	r3, [pc, #236]	@ (8000e4c <lorawan_configure+0x16c>)
 8000d60:	9302      	str	r3, [sp, #8]
 8000d62:	2301      	movs	r3, #1
 8000d64:	9301      	str	r3, [sp, #4]
 8000d66:	23c8      	movs	r3, #200	@ 0xc8
 8000d68:	9300      	str	r3, [sp, #0]
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	2264      	movs	r2, #100	@ 0x64
 8000d6e:	f003 fe62 	bl	8004a36 <ATC_SendReceive>
 8000d72:	0003      	movs	r3, r0
 8000d74:	60fb      	str	r3, [r7, #12]
        "ATS 603=0\r\n",
        100, NULL, 200, 1, "OK");
    if (resp < 0) return false;
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	da01      	bge.n	8000d80 <lorawan_configure+0xa0>
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	e05f      	b.n	8000e40 <lorawan_configure+0x160>

    // 5) Region AS923-1 (Japan)
    resp = ATC_SendReceive(lora,
 8000d80:	4936      	ldr	r1, [pc, #216]	@ (8000e5c <lorawan_configure+0x17c>)
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	4b31      	ldr	r3, [pc, #196]	@ (8000e4c <lorawan_configure+0x16c>)
 8000d86:	9302      	str	r3, [sp, #8]
 8000d88:	2301      	movs	r3, #1
 8000d8a:	9301      	str	r3, [sp, #4]
 8000d8c:	23c8      	movs	r3, #200	@ 0xc8
 8000d8e:	9300      	str	r3, [sp, #0]
 8000d90:	2300      	movs	r3, #0
 8000d92:	2264      	movs	r2, #100	@ 0x64
 8000d94:	f003 fe4f 	bl	8004a36 <ATC_SendReceive>
 8000d98:	0003      	movs	r3, r0
 8000d9a:	60fb      	str	r3, [r7, #12]
        "ATS 611=9\r\n",
        100, NULL, 200, 1, "OK");
    if (resp < 0) return false;
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	da01      	bge.n	8000da6 <lorawan_configure+0xc6>
 8000da2:	2300      	movs	r3, #0
 8000da4:	e04c      	b.n	8000e40 <lorawan_configure+0x160>

    // 6) Static DR → DR0
    resp = ATC_SendReceive(lora,
 8000da6:	492e      	ldr	r1, [pc, #184]	@ (8000e60 <lorawan_configure+0x180>)
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	4b28      	ldr	r3, [pc, #160]	@ (8000e4c <lorawan_configure+0x16c>)
 8000dac:	9302      	str	r3, [sp, #8]
 8000dae:	2301      	movs	r3, #1
 8000db0:	9301      	str	r3, [sp, #4]
 8000db2:	23c8      	movs	r3, #200	@ 0xc8
 8000db4:	9300      	str	r3, [sp, #0]
 8000db6:	2300      	movs	r3, #0
 8000db8:	2264      	movs	r2, #100	@ 0x64
 8000dba:	f003 fe3c 	bl	8004a36 <ATC_SendReceive>
 8000dbe:	0003      	movs	r3, r0
 8000dc0:	60fb      	str	r3, [r7, #12]
        "ATS 713=0\r\n",
        100, NULL, 200, 1, "OK");
    if (resp < 0) return false;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	da01      	bge.n	8000dcc <lorawan_configure+0xec>
 8000dc8:	2300      	movs	r3, #0
 8000dca:	e039      	b.n	8000e40 <lorawan_configure+0x160>

    // 7) Static TX Power → 12 dBm
    resp = ATC_SendReceive(lora,
 8000dcc:	4925      	ldr	r1, [pc, #148]	@ (8000e64 <lorawan_configure+0x184>)
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e4c <lorawan_configure+0x16c>)
 8000dd2:	9302      	str	r3, [sp, #8]
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	9301      	str	r3, [sp, #4]
 8000dd8:	23c8      	movs	r3, #200	@ 0xc8
 8000dda:	9300      	str	r3, [sp, #0]
 8000ddc:	2300      	movs	r3, #0
 8000dde:	2264      	movs	r2, #100	@ 0x64
 8000de0:	f003 fe29 	bl	8004a36 <ATC_SendReceive>
 8000de4:	0003      	movs	r3, r0
 8000de6:	60fb      	str	r3, [r7, #12]
        "ATS 714=12\r\n",
        100, NULL, 200, 1, "OK");
    if (resp < 0) return false;
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	da01      	bge.n	8000df2 <lorawan_configure+0x112>
 8000dee:	2300      	movs	r3, #0
 8000df0:	e026      	b.n	8000e40 <lorawan_configure+0x160>

    // 8) Save settings
    resp = ATC_SendReceive(lora,
 8000df2:	491d      	ldr	r1, [pc, #116]	@ (8000e68 <lorawan_configure+0x188>)
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	4b15      	ldr	r3, [pc, #84]	@ (8000e4c <lorawan_configure+0x16c>)
 8000df8:	9302      	str	r3, [sp, #8]
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	9301      	str	r3, [sp, #4]
 8000dfe:	23c8      	movs	r3, #200	@ 0xc8
 8000e00:	9300      	str	r3, [sp, #0]
 8000e02:	2300      	movs	r3, #0
 8000e04:	2264      	movs	r2, #100	@ 0x64
 8000e06:	f003 fe16 	bl	8004a36 <ATC_SendReceive>
 8000e0a:	0003      	movs	r3, r0
 8000e0c:	60fb      	str	r3, [r7, #12]
        "AT&W\r\n",
        100, NULL, 200, 1, "OK");
    if (resp < 0) return false;
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	da01      	bge.n	8000e18 <lorawan_configure+0x138>
 8000e14:	2300      	movs	r3, #0
 8000e16:	e013      	b.n	8000e40 <lorawan_configure+0x160>

    // 9) Apply settings (warm reset)
    resp = ATC_SendReceive(lora,
 8000e18:	4914      	ldr	r1, [pc, #80]	@ (8000e6c <lorawan_configure+0x18c>)
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e4c <lorawan_configure+0x16c>)
 8000e1e:	9302      	str	r3, [sp, #8]
 8000e20:	2301      	movs	r3, #1
 8000e22:	9301      	str	r3, [sp, #4]
 8000e24:	23c8      	movs	r3, #200	@ 0xc8
 8000e26:	9300      	str	r3, [sp, #0]
 8000e28:	2300      	movs	r3, #0
 8000e2a:	2264      	movs	r2, #100	@ 0x64
 8000e2c:	f003 fe03 	bl	8004a36 <ATC_SendReceive>
 8000e30:	0003      	movs	r3, r0
 8000e32:	60fb      	str	r3, [r7, #12]
        "ATZ\r\n",
        100, NULL, 200, 1, "OK");
    if (resp < 0) return false;
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	da01      	bge.n	8000e3e <lorawan_configure+0x15e>
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	e000      	b.n	8000e40 <lorawan_configure+0x160>

    return true;
 8000e3e:	2301      	movs	r3, #1
}
 8000e40:	0018      	movs	r0, r3
 8000e42:	46bd      	mov	sp, r7
 8000e44:	b004      	add	sp, #16
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	08005d14 	.word	0x08005d14
 8000e4c:	08005d44 	.word	0x08005d44
 8000e50:	08005d48 	.word	0x08005d48
 8000e54:	08005d54 	.word	0x08005d54
 8000e58:	08005d60 	.word	0x08005d60
 8000e5c:	08005d6c 	.word	0x08005d6c
 8000e60:	08005d78 	.word	0x08005d78
 8000e64:	08005d84 	.word	0x08005d84
 8000e68:	08005d94 	.word	0x08005d94
 8000e6c:	08005d9c 	.word	0x08005d9c

08000e70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000e70:	480d      	ldr	r0, [pc, #52]	@ (8000ea8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000e72:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e74:	f7ff fe5a 	bl	8000b2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e78:	480c      	ldr	r0, [pc, #48]	@ (8000eac <LoopForever+0x6>)
  ldr r1, =_edata
 8000e7a:	490d      	ldr	r1, [pc, #52]	@ (8000eb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000eb4 <LoopForever+0xe>)
  movs r3, #0
 8000e7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e80:	e002      	b.n	8000e88 <LoopCopyDataInit>

08000e82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e86:	3304      	adds	r3, #4

08000e88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e8c:	d3f9      	bcc.n	8000e82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e90:	4c0a      	ldr	r4, [pc, #40]	@ (8000ebc <LoopForever+0x16>)
  movs r3, #0
 8000e92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e94:	e001      	b.n	8000e9a <LoopFillZerobss>

08000e96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e98:	3204      	adds	r2, #4

08000e9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e9c:	d3fb      	bcc.n	8000e96 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8000e9e:	f004 fa65 	bl	800536c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ea2:	f7ff fc69 	bl	8000778 <main>

08000ea6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ea6:	e7fe      	b.n	8000ea6 <LoopForever>
   ldr   r0, =_estack
 8000ea8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000eb4:	08005e7c 	.word	0x08005e7c
  ldr r2, =_sbss
 8000eb8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ebc:	20000388 	.word	0x20000388

08000ec0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ec0:	e7fe      	b.n	8000ec0 <ADC1_COMP_IRQHandler>
	...

08000ec4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eca:	1dfb      	adds	r3, r7, #7
 8000ecc:	2200      	movs	r2, #0
 8000ece:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <HAL_Init+0x3c>)
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8000f00 <HAL_Init+0x3c>)
 8000ed6:	2140      	movs	r1, #64	@ 0x40
 8000ed8:	430a      	orrs	r2, r1
 8000eda:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000edc:	2000      	movs	r0, #0
 8000ede:	f000 f811 	bl	8000f04 <HAL_InitTick>
 8000ee2:	1e03      	subs	r3, r0, #0
 8000ee4:	d003      	beq.n	8000eee <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000ee6:	1dfb      	adds	r3, r7, #7
 8000ee8:	2201      	movs	r2, #1
 8000eea:	701a      	strb	r2, [r3, #0]
 8000eec:	e001      	b.n	8000ef2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000eee:	f7ff fd35 	bl	800095c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ef2:	1dfb      	adds	r3, r7, #7
 8000ef4:	781b      	ldrb	r3, [r3, #0]
}
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	b002      	add	sp, #8
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	46c0      	nop			@ (mov r8, r8)
 8000f00:	40022000 	.word	0x40022000

08000f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f04:	b590      	push	{r4, r7, lr}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f0c:	4b14      	ldr	r3, [pc, #80]	@ (8000f60 <HAL_InitTick+0x5c>)
 8000f0e:	681c      	ldr	r4, [r3, #0]
 8000f10:	4b14      	ldr	r3, [pc, #80]	@ (8000f64 <HAL_InitTick+0x60>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	0019      	movs	r1, r3
 8000f16:	23fa      	movs	r3, #250	@ 0xfa
 8000f18:	0098      	lsls	r0, r3, #2
 8000f1a:	f7ff f907 	bl	800012c <__udivsi3>
 8000f1e:	0003      	movs	r3, r0
 8000f20:	0019      	movs	r1, r3
 8000f22:	0020      	movs	r0, r4
 8000f24:	f7ff f902 	bl	800012c <__udivsi3>
 8000f28:	0003      	movs	r3, r0
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	f000 f92f 	bl	800118e <HAL_SYSTICK_Config>
 8000f30:	1e03      	subs	r3, r0, #0
 8000f32:	d001      	beq.n	8000f38 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f34:	2301      	movs	r3, #1
 8000f36:	e00f      	b.n	8000f58 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2b03      	cmp	r3, #3
 8000f3c:	d80b      	bhi.n	8000f56 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f3e:	6879      	ldr	r1, [r7, #4]
 8000f40:	2301      	movs	r3, #1
 8000f42:	425b      	negs	r3, r3
 8000f44:	2200      	movs	r2, #0
 8000f46:	0018      	movs	r0, r3
 8000f48:	f000 f8fc 	bl	8001144 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f4c:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <HAL_InitTick+0x64>)
 8000f4e:	687a      	ldr	r2, [r7, #4]
 8000f50:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f52:	2300      	movs	r3, #0
 8000f54:	e000      	b.n	8000f58 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
}
 8000f58:	0018      	movs	r0, r3
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	b003      	add	sp, #12
 8000f5e:	bd90      	pop	{r4, r7, pc}
 8000f60:	20000000 	.word	0x20000000
 8000f64:	20000008 	.word	0x20000008
 8000f68:	20000004 	.word	0x20000004

08000f6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f70:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <HAL_IncTick+0x1c>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	001a      	movs	r2, r3
 8000f76:	4b05      	ldr	r3, [pc, #20]	@ (8000f8c <HAL_IncTick+0x20>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	18d2      	adds	r2, r2, r3
 8000f7c:	4b03      	ldr	r3, [pc, #12]	@ (8000f8c <HAL_IncTick+0x20>)
 8000f7e:	601a      	str	r2, [r3, #0]
}
 8000f80:	46c0      	nop			@ (mov r8, r8)
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	46c0      	nop			@ (mov r8, r8)
 8000f88:	20000008 	.word	0x20000008
 8000f8c:	20000238 	.word	0x20000238

08000f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  return uwTick;
 8000f94:	4b02      	ldr	r3, [pc, #8]	@ (8000fa0 <HAL_GetTick+0x10>)
 8000f96:	681b      	ldr	r3, [r3, #0]
}
 8000f98:	0018      	movs	r0, r3
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	46c0      	nop			@ (mov r8, r8)
 8000fa0:	20000238 	.word	0x20000238

08000fa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fac:	f7ff fff0 	bl	8000f90 <HAL_GetTick>
 8000fb0:	0003      	movs	r3, r0
 8000fb2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	d005      	beq.n	8000fca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe8 <HAL_Delay+0x44>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	001a      	movs	r2, r3
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	189b      	adds	r3, r3, r2
 8000fc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fca:	46c0      	nop			@ (mov r8, r8)
 8000fcc:	f7ff ffe0 	bl	8000f90 <HAL_GetTick>
 8000fd0:	0002      	movs	r2, r0
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	68fa      	ldr	r2, [r7, #12]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d8f7      	bhi.n	8000fcc <HAL_Delay+0x28>
  {
  }
}
 8000fdc:	46c0      	nop			@ (mov r8, r8)
 8000fde:	46c0      	nop			@ (mov r8, r8)
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	b004      	add	sp, #16
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	46c0      	nop			@ (mov r8, r8)
 8000fe8:	20000008 	.word	0x20000008

08000fec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	0002      	movs	r2, r0
 8000ff4:	1dfb      	adds	r3, r7, #7
 8000ff6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ff8:	1dfb      	adds	r3, r7, #7
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ffe:	d809      	bhi.n	8001014 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001000:	1dfb      	adds	r3, r7, #7
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	001a      	movs	r2, r3
 8001006:	231f      	movs	r3, #31
 8001008:	401a      	ands	r2, r3
 800100a:	4b04      	ldr	r3, [pc, #16]	@ (800101c <__NVIC_EnableIRQ+0x30>)
 800100c:	2101      	movs	r1, #1
 800100e:	4091      	lsls	r1, r2
 8001010:	000a      	movs	r2, r1
 8001012:	601a      	str	r2, [r3, #0]
  }
}
 8001014:	46c0      	nop			@ (mov r8, r8)
 8001016:	46bd      	mov	sp, r7
 8001018:	b002      	add	sp, #8
 800101a:	bd80      	pop	{r7, pc}
 800101c:	e000e100 	.word	0xe000e100

08001020 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	0002      	movs	r2, r0
 8001028:	6039      	str	r1, [r7, #0]
 800102a:	1dfb      	adds	r3, r7, #7
 800102c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800102e:	1dfb      	adds	r3, r7, #7
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	2b7f      	cmp	r3, #127	@ 0x7f
 8001034:	d828      	bhi.n	8001088 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001036:	4a2f      	ldr	r2, [pc, #188]	@ (80010f4 <__NVIC_SetPriority+0xd4>)
 8001038:	1dfb      	adds	r3, r7, #7
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	b25b      	sxtb	r3, r3
 800103e:	089b      	lsrs	r3, r3, #2
 8001040:	33c0      	adds	r3, #192	@ 0xc0
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	589b      	ldr	r3, [r3, r2]
 8001046:	1dfa      	adds	r2, r7, #7
 8001048:	7812      	ldrb	r2, [r2, #0]
 800104a:	0011      	movs	r1, r2
 800104c:	2203      	movs	r2, #3
 800104e:	400a      	ands	r2, r1
 8001050:	00d2      	lsls	r2, r2, #3
 8001052:	21ff      	movs	r1, #255	@ 0xff
 8001054:	4091      	lsls	r1, r2
 8001056:	000a      	movs	r2, r1
 8001058:	43d2      	mvns	r2, r2
 800105a:	401a      	ands	r2, r3
 800105c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	019b      	lsls	r3, r3, #6
 8001062:	22ff      	movs	r2, #255	@ 0xff
 8001064:	401a      	ands	r2, r3
 8001066:	1dfb      	adds	r3, r7, #7
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	0018      	movs	r0, r3
 800106c:	2303      	movs	r3, #3
 800106e:	4003      	ands	r3, r0
 8001070:	00db      	lsls	r3, r3, #3
 8001072:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001074:	481f      	ldr	r0, [pc, #124]	@ (80010f4 <__NVIC_SetPriority+0xd4>)
 8001076:	1dfb      	adds	r3, r7, #7
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	b25b      	sxtb	r3, r3
 800107c:	089b      	lsrs	r3, r3, #2
 800107e:	430a      	orrs	r2, r1
 8001080:	33c0      	adds	r3, #192	@ 0xc0
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001086:	e031      	b.n	80010ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001088:	4a1b      	ldr	r2, [pc, #108]	@ (80010f8 <__NVIC_SetPriority+0xd8>)
 800108a:	1dfb      	adds	r3, r7, #7
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	0019      	movs	r1, r3
 8001090:	230f      	movs	r3, #15
 8001092:	400b      	ands	r3, r1
 8001094:	3b08      	subs	r3, #8
 8001096:	089b      	lsrs	r3, r3, #2
 8001098:	3306      	adds	r3, #6
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	18d3      	adds	r3, r2, r3
 800109e:	3304      	adds	r3, #4
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	1dfa      	adds	r2, r7, #7
 80010a4:	7812      	ldrb	r2, [r2, #0]
 80010a6:	0011      	movs	r1, r2
 80010a8:	2203      	movs	r2, #3
 80010aa:	400a      	ands	r2, r1
 80010ac:	00d2      	lsls	r2, r2, #3
 80010ae:	21ff      	movs	r1, #255	@ 0xff
 80010b0:	4091      	lsls	r1, r2
 80010b2:	000a      	movs	r2, r1
 80010b4:	43d2      	mvns	r2, r2
 80010b6:	401a      	ands	r2, r3
 80010b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	019b      	lsls	r3, r3, #6
 80010be:	22ff      	movs	r2, #255	@ 0xff
 80010c0:	401a      	ands	r2, r3
 80010c2:	1dfb      	adds	r3, r7, #7
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	0018      	movs	r0, r3
 80010c8:	2303      	movs	r3, #3
 80010ca:	4003      	ands	r3, r0
 80010cc:	00db      	lsls	r3, r3, #3
 80010ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010d0:	4809      	ldr	r0, [pc, #36]	@ (80010f8 <__NVIC_SetPriority+0xd8>)
 80010d2:	1dfb      	adds	r3, r7, #7
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	001c      	movs	r4, r3
 80010d8:	230f      	movs	r3, #15
 80010da:	4023      	ands	r3, r4
 80010dc:	3b08      	subs	r3, #8
 80010de:	089b      	lsrs	r3, r3, #2
 80010e0:	430a      	orrs	r2, r1
 80010e2:	3306      	adds	r3, #6
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	18c3      	adds	r3, r0, r3
 80010e8:	3304      	adds	r3, #4
 80010ea:	601a      	str	r2, [r3, #0]
}
 80010ec:	46c0      	nop			@ (mov r8, r8)
 80010ee:	46bd      	mov	sp, r7
 80010f0:	b003      	add	sp, #12
 80010f2:	bd90      	pop	{r4, r7, pc}
 80010f4:	e000e100 	.word	0xe000e100
 80010f8:	e000ed00 	.word	0xe000ed00

080010fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	1e5a      	subs	r2, r3, #1
 8001108:	2380      	movs	r3, #128	@ 0x80
 800110a:	045b      	lsls	r3, r3, #17
 800110c:	429a      	cmp	r2, r3
 800110e:	d301      	bcc.n	8001114 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001110:	2301      	movs	r3, #1
 8001112:	e010      	b.n	8001136 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001114:	4b0a      	ldr	r3, [pc, #40]	@ (8001140 <SysTick_Config+0x44>)
 8001116:	687a      	ldr	r2, [r7, #4]
 8001118:	3a01      	subs	r2, #1
 800111a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800111c:	2301      	movs	r3, #1
 800111e:	425b      	negs	r3, r3
 8001120:	2103      	movs	r1, #3
 8001122:	0018      	movs	r0, r3
 8001124:	f7ff ff7c 	bl	8001020 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001128:	4b05      	ldr	r3, [pc, #20]	@ (8001140 <SysTick_Config+0x44>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800112e:	4b04      	ldr	r3, [pc, #16]	@ (8001140 <SysTick_Config+0x44>)
 8001130:	2207      	movs	r2, #7
 8001132:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001134:	2300      	movs	r3, #0
}
 8001136:	0018      	movs	r0, r3
 8001138:	46bd      	mov	sp, r7
 800113a:	b002      	add	sp, #8
 800113c:	bd80      	pop	{r7, pc}
 800113e:	46c0      	nop			@ (mov r8, r8)
 8001140:	e000e010 	.word	0xe000e010

08001144 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	60b9      	str	r1, [r7, #8]
 800114c:	607a      	str	r2, [r7, #4]
 800114e:	210f      	movs	r1, #15
 8001150:	187b      	adds	r3, r7, r1
 8001152:	1c02      	adds	r2, r0, #0
 8001154:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001156:	68ba      	ldr	r2, [r7, #8]
 8001158:	187b      	adds	r3, r7, r1
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b25b      	sxtb	r3, r3
 800115e:	0011      	movs	r1, r2
 8001160:	0018      	movs	r0, r3
 8001162:	f7ff ff5d 	bl	8001020 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8001166:	46c0      	nop			@ (mov r8, r8)
 8001168:	46bd      	mov	sp, r7
 800116a:	b004      	add	sp, #16
 800116c:	bd80      	pop	{r7, pc}

0800116e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800116e:	b580      	push	{r7, lr}
 8001170:	b082      	sub	sp, #8
 8001172:	af00      	add	r7, sp, #0
 8001174:	0002      	movs	r2, r0
 8001176:	1dfb      	adds	r3, r7, #7
 8001178:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800117a:	1dfb      	adds	r3, r7, #7
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	b25b      	sxtb	r3, r3
 8001180:	0018      	movs	r0, r3
 8001182:	f7ff ff33 	bl	8000fec <__NVIC_EnableIRQ>
}
 8001186:	46c0      	nop			@ (mov r8, r8)
 8001188:	46bd      	mov	sp, r7
 800118a:	b002      	add	sp, #8
 800118c:	bd80      	pop	{r7, pc}

0800118e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	b082      	sub	sp, #8
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	0018      	movs	r0, r3
 800119a:	f7ff ffaf 	bl	80010fc <SysTick_Config>
 800119e:	0003      	movs	r3, r0
}
 80011a0:	0018      	movs	r0, r3
 80011a2:	46bd      	mov	sp, r7
 80011a4:	b002      	add	sp, #8
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d101      	bne.n	80011ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e061      	b.n	800127e <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a32      	ldr	r2, [pc, #200]	@ (8001288 <HAL_DMA_Init+0xe0>)
 80011c0:	4694      	mov	ip, r2
 80011c2:	4463      	add	r3, ip
 80011c4:	2114      	movs	r1, #20
 80011c6:	0018      	movs	r0, r3
 80011c8:	f7fe ffb0 	bl	800012c <__udivsi3>
 80011cc:	0003      	movs	r3, r0
 80011ce:	009a      	lsls	r2, r3, #2
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	4a2d      	ldr	r2, [pc, #180]	@ (800128c <HAL_DMA_Init+0xe4>)
 80011d8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2225      	movs	r2, #37	@ 0x25
 80011de:	2102      	movs	r1, #2
 80011e0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	4a28      	ldr	r2, [pc, #160]	@ (8001290 <HAL_DMA_Init+0xe8>)
 80011ee:	4013      	ands	r3, r2
 80011f0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80011fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	691b      	ldr	r3, [r3, #16]
 8001200:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001206:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001212:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6a1b      	ldr	r3, [r3, #32]
 8001218:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800121a:	68fa      	ldr	r2, [r7, #12]
 800121c:	4313      	orrs	r3, r2
 800121e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	68fa      	ldr	r2, [r7, #12]
 8001226:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	689a      	ldr	r2, [r3, #8]
 800122c:	2380      	movs	r3, #128	@ 0x80
 800122e:	01db      	lsls	r3, r3, #7
 8001230:	429a      	cmp	r2, r3
 8001232:	d018      	beq.n	8001266 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001234:	4b17      	ldr	r3, [pc, #92]	@ (8001294 <HAL_DMA_Init+0xec>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123c:	211c      	movs	r1, #28
 800123e:	400b      	ands	r3, r1
 8001240:	210f      	movs	r1, #15
 8001242:	4099      	lsls	r1, r3
 8001244:	000b      	movs	r3, r1
 8001246:	43d9      	mvns	r1, r3
 8001248:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <HAL_DMA_Init+0xec>)
 800124a:	400a      	ands	r2, r1
 800124c:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800124e:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <HAL_DMA_Init+0xec>)
 8001250:	6819      	ldr	r1, [r3, #0]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	685a      	ldr	r2, [r3, #4]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800125a:	201c      	movs	r0, #28
 800125c:	4003      	ands	r3, r0
 800125e:	409a      	lsls	r2, r3
 8001260:	4b0c      	ldr	r3, [pc, #48]	@ (8001294 <HAL_DMA_Init+0xec>)
 8001262:	430a      	orrs	r2, r1
 8001264:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2200      	movs	r2, #0
 800126a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2225      	movs	r2, #37	@ 0x25
 8001270:	2101      	movs	r1, #1
 8001272:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2224      	movs	r2, #36	@ 0x24
 8001278:	2100      	movs	r1, #0
 800127a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800127c:	2300      	movs	r3, #0
}
 800127e:	0018      	movs	r0, r3
 8001280:	46bd      	mov	sp, r7
 8001282:	b004      	add	sp, #16
 8001284:	bd80      	pop	{r7, pc}
 8001286:	46c0      	nop			@ (mov r8, r8)
 8001288:	bffdfff8 	.word	0xbffdfff8
 800128c:	40020000 	.word	0x40020000
 8001290:	ffff800f 	.word	0xffff800f
 8001294:	400200a8 	.word	0x400200a8

08001298 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
 80012a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80012a6:	2317      	movs	r3, #23
 80012a8:	18fb      	adds	r3, r7, r3
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	2224      	movs	r2, #36	@ 0x24
 80012b2:	5c9b      	ldrb	r3, [r3, r2]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d101      	bne.n	80012bc <HAL_DMA_Start_IT+0x24>
 80012b8:	2302      	movs	r3, #2
 80012ba:	e04f      	b.n	800135c <HAL_DMA_Start_IT+0xc4>
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2224      	movs	r2, #36	@ 0x24
 80012c0:	2101      	movs	r1, #1
 80012c2:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	2225      	movs	r2, #37	@ 0x25
 80012c8:	5c9b      	ldrb	r3, [r3, r2]
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d13a      	bne.n	8001346 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2225      	movs	r2, #37	@ 0x25
 80012d4:	2102      	movs	r1, #2
 80012d6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	2200      	movs	r2, #0
 80012dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2101      	movs	r1, #1
 80012ea:	438a      	bics	r2, r1
 80012ec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	68b9      	ldr	r1, [r7, #8]
 80012f4:	68f8      	ldr	r0, [r7, #12]
 80012f6:	f000 f974 	bl	80015e2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d008      	beq.n	8001314 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	210e      	movs	r1, #14
 800130e:	430a      	orrs	r2, r1
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	e00f      	b.n	8001334 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2104      	movs	r1, #4
 8001320:	438a      	bics	r2, r1
 8001322:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	210a      	movs	r1, #10
 8001330:	430a      	orrs	r2, r1
 8001332:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2101      	movs	r1, #1
 8001340:	430a      	orrs	r2, r1
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	e007      	b.n	8001356 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	2224      	movs	r2, #36	@ 0x24
 800134a:	2100      	movs	r1, #0
 800134c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800134e:	2317      	movs	r3, #23
 8001350:	18fb      	adds	r3, r7, r3
 8001352:	2202      	movs	r2, #2
 8001354:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8001356:	2317      	movs	r3, #23
 8001358:	18fb      	adds	r3, r7, r3
 800135a:	781b      	ldrb	r3, [r3, #0]
}
 800135c:	0018      	movs	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	b006      	add	sp, #24
 8001362:	bd80      	pop	{r7, pc}

08001364 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800136c:	230f      	movs	r3, #15
 800136e:	18fb      	adds	r3, r7, r3
 8001370:	2200      	movs	r2, #0
 8001372:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2225      	movs	r2, #37	@ 0x25
 8001378:	5c9b      	ldrb	r3, [r3, r2]
 800137a:	b2db      	uxtb	r3, r3
 800137c:	2b02      	cmp	r3, #2
 800137e:	d008      	beq.n	8001392 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2204      	movs	r2, #4
 8001384:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2224      	movs	r2, #36	@ 0x24
 800138a:	2100      	movs	r1, #0
 800138c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e024      	b.n	80013dc <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	210e      	movs	r1, #14
 800139e:	438a      	bics	r2, r1
 80013a0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2101      	movs	r1, #1
 80013ae:	438a      	bics	r2, r1
 80013b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b6:	221c      	movs	r2, #28
 80013b8:	401a      	ands	r2, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013be:	2101      	movs	r1, #1
 80013c0:	4091      	lsls	r1, r2
 80013c2:	000a      	movs	r2, r1
 80013c4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2225      	movs	r2, #37	@ 0x25
 80013ca:	2101      	movs	r1, #1
 80013cc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2224      	movs	r2, #36	@ 0x24
 80013d2:	2100      	movs	r1, #0
 80013d4:	5499      	strb	r1, [r3, r2]

    return status;
 80013d6:	230f      	movs	r3, #15
 80013d8:	18fb      	adds	r3, r7, r3
 80013da:	781b      	ldrb	r3, [r3, #0]
  }
}
 80013dc:	0018      	movs	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	b004      	add	sp, #16
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013ec:	210f      	movs	r1, #15
 80013ee:	187b      	adds	r3, r7, r1
 80013f0:	2200      	movs	r2, #0
 80013f2:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2225      	movs	r2, #37	@ 0x25
 80013f8:	5c9b      	ldrb	r3, [r3, r2]
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d006      	beq.n	800140e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2204      	movs	r2, #4
 8001404:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001406:	187b      	adds	r3, r7, r1
 8001408:	2201      	movs	r2, #1
 800140a:	701a      	strb	r2, [r3, #0]
 800140c:	e02a      	b.n	8001464 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	210e      	movs	r1, #14
 800141a:	438a      	bics	r2, r1
 800141c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2101      	movs	r1, #1
 800142a:	438a      	bics	r2, r1
 800142c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001432:	221c      	movs	r2, #28
 8001434:	401a      	ands	r2, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143a:	2101      	movs	r1, #1
 800143c:	4091      	lsls	r1, r2
 800143e:	000a      	movs	r2, r1
 8001440:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2225      	movs	r2, #37	@ 0x25
 8001446:	2101      	movs	r1, #1
 8001448:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2224      	movs	r2, #36	@ 0x24
 800144e:	2100      	movs	r1, #0
 8001450:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001456:	2b00      	cmp	r3, #0
 8001458:	d004      	beq.n	8001464 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	0010      	movs	r0, r2
 8001462:	4798      	blx	r3
    }
  }
  return status;
 8001464:	230f      	movs	r3, #15
 8001466:	18fb      	adds	r3, r7, r3
 8001468:	781b      	ldrb	r3, [r3, #0]
}
 800146a:	0018      	movs	r0, r3
 800146c:	46bd      	mov	sp, r7
 800146e:	b004      	add	sp, #16
 8001470:	bd80      	pop	{r7, pc}

08001472 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	b084      	sub	sp, #16
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148e:	221c      	movs	r2, #28
 8001490:	4013      	ands	r3, r2
 8001492:	2204      	movs	r2, #4
 8001494:	409a      	lsls	r2, r3
 8001496:	0013      	movs	r3, r2
 8001498:	68fa      	ldr	r2, [r7, #12]
 800149a:	4013      	ands	r3, r2
 800149c:	d026      	beq.n	80014ec <HAL_DMA_IRQHandler+0x7a>
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	2204      	movs	r2, #4
 80014a2:	4013      	ands	r3, r2
 80014a4:	d022      	beq.n	80014ec <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2220      	movs	r2, #32
 80014ae:	4013      	ands	r3, r2
 80014b0:	d107      	bne.n	80014c2 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2104      	movs	r1, #4
 80014be:	438a      	bics	r2, r1
 80014c0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c6:	221c      	movs	r2, #28
 80014c8:	401a      	ands	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ce:	2104      	movs	r1, #4
 80014d0:	4091      	lsls	r1, r2
 80014d2:	000a      	movs	r2, r1
 80014d4:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d100      	bne.n	80014e0 <HAL_DMA_IRQHandler+0x6e>
 80014de:	e071      	b.n	80015c4 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	0010      	movs	r0, r2
 80014e8:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80014ea:	e06b      	b.n	80015c4 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f0:	221c      	movs	r2, #28
 80014f2:	4013      	ands	r3, r2
 80014f4:	2202      	movs	r2, #2
 80014f6:	409a      	lsls	r2, r3
 80014f8:	0013      	movs	r3, r2
 80014fa:	68fa      	ldr	r2, [r7, #12]
 80014fc:	4013      	ands	r3, r2
 80014fe:	d02d      	beq.n	800155c <HAL_DMA_IRQHandler+0xea>
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	2202      	movs	r2, #2
 8001504:	4013      	ands	r3, r2
 8001506:	d029      	beq.n	800155c <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2220      	movs	r2, #32
 8001510:	4013      	ands	r3, r2
 8001512:	d10b      	bne.n	800152c <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	210a      	movs	r1, #10
 8001520:	438a      	bics	r2, r1
 8001522:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2225      	movs	r2, #37	@ 0x25
 8001528:	2101      	movs	r1, #1
 800152a:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001530:	221c      	movs	r2, #28
 8001532:	401a      	ands	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001538:	2102      	movs	r1, #2
 800153a:	4091      	lsls	r1, r2
 800153c:	000a      	movs	r2, r1
 800153e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2224      	movs	r2, #36	@ 0x24
 8001544:	2100      	movs	r1, #0
 8001546:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800154c:	2b00      	cmp	r3, #0
 800154e:	d039      	beq.n	80015c4 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	0010      	movs	r0, r2
 8001558:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800155a:	e033      	b.n	80015c4 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001560:	221c      	movs	r2, #28
 8001562:	4013      	ands	r3, r2
 8001564:	2208      	movs	r2, #8
 8001566:	409a      	lsls	r2, r3
 8001568:	0013      	movs	r3, r2
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	4013      	ands	r3, r2
 800156e:	d02a      	beq.n	80015c6 <HAL_DMA_IRQHandler+0x154>
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	2208      	movs	r2, #8
 8001574:	4013      	ands	r3, r2
 8001576:	d026      	beq.n	80015c6 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	210e      	movs	r1, #14
 8001584:	438a      	bics	r2, r1
 8001586:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158c:	221c      	movs	r2, #28
 800158e:	401a      	ands	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001594:	2101      	movs	r1, #1
 8001596:	4091      	lsls	r1, r2
 8001598:	000a      	movs	r2, r1
 800159a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2201      	movs	r2, #1
 80015a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2225      	movs	r2, #37	@ 0x25
 80015a6:	2101      	movs	r1, #1
 80015a8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2224      	movs	r2, #36	@ 0x24
 80015ae:	2100      	movs	r1, #0
 80015b0:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d005      	beq.n	80015c6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	0010      	movs	r0, r2
 80015c2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80015c4:	46c0      	nop			@ (mov r8, r8)
 80015c6:	46c0      	nop			@ (mov r8, r8)
}
 80015c8:	46bd      	mov	sp, r7
 80015ca:	b004      	add	sp, #16
 80015cc:	bd80      	pop	{r7, pc}

080015ce <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 80015da:	0018      	movs	r0, r3
 80015dc:	46bd      	mov	sp, r7
 80015de:	b002      	add	sp, #8
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b084      	sub	sp, #16
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	60f8      	str	r0, [r7, #12]
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	607a      	str	r2, [r7, #4]
 80015ee:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f4:	221c      	movs	r2, #28
 80015f6:	401a      	ands	r2, r3
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fc:	2101      	movs	r1, #1
 80015fe:	4091      	lsls	r1, r2
 8001600:	000a      	movs	r2, r1
 8001602:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	683a      	ldr	r2, [r7, #0]
 800160a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	2b10      	cmp	r3, #16
 8001612:	d108      	bne.n	8001626 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	68ba      	ldr	r2, [r7, #8]
 8001622:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001624:	e007      	b.n	8001636 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	68ba      	ldr	r2, [r7, #8]
 800162c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	60da      	str	r2, [r3, #12]
}
 8001636:	46c0      	nop			@ (mov r8, r8)
 8001638:	46bd      	mov	sp, r7
 800163a:	b004      	add	sp, #16
 800163c:	bd80      	pop	{r7, pc}
	...

08001640 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800164a:	2300      	movs	r3, #0
 800164c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001652:	2300      	movs	r3, #0
 8001654:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001656:	e155      	b.n	8001904 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2101      	movs	r1, #1
 800165e:	697a      	ldr	r2, [r7, #20]
 8001660:	4091      	lsls	r1, r2
 8001662:	000a      	movs	r2, r1
 8001664:	4013      	ands	r3, r2
 8001666:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d100      	bne.n	8001670 <HAL_GPIO_Init+0x30>
 800166e:	e146      	b.n	80018fe <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	2203      	movs	r2, #3
 8001676:	4013      	ands	r3, r2
 8001678:	2b01      	cmp	r3, #1
 800167a:	d005      	beq.n	8001688 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	2203      	movs	r2, #3
 8001682:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001684:	2b02      	cmp	r3, #2
 8001686:	d130      	bne.n	80016ea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	2203      	movs	r2, #3
 8001694:	409a      	lsls	r2, r3
 8001696:	0013      	movs	r3, r2
 8001698:	43da      	mvns	r2, r3
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	4013      	ands	r3, r2
 800169e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	68da      	ldr	r2, [r3, #12]
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	005b      	lsls	r3, r3, #1
 80016a8:	409a      	lsls	r2, r3
 80016aa:	0013      	movs	r3, r2
 80016ac:	693a      	ldr	r2, [r7, #16]
 80016ae:	4313      	orrs	r3, r2
 80016b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	693a      	ldr	r2, [r7, #16]
 80016b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016be:	2201      	movs	r2, #1
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	409a      	lsls	r2, r3
 80016c4:	0013      	movs	r3, r2
 80016c6:	43da      	mvns	r2, r3
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	4013      	ands	r3, r2
 80016cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	091b      	lsrs	r3, r3, #4
 80016d4:	2201      	movs	r2, #1
 80016d6:	401a      	ands	r2, r3
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	409a      	lsls	r2, r3
 80016dc:	0013      	movs	r3, r2
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2203      	movs	r2, #3
 80016f0:	4013      	ands	r3, r2
 80016f2:	2b03      	cmp	r3, #3
 80016f4:	d017      	beq.n	8001726 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	68db      	ldr	r3, [r3, #12]
 80016fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	2203      	movs	r2, #3
 8001702:	409a      	lsls	r2, r3
 8001704:	0013      	movs	r3, r2
 8001706:	43da      	mvns	r2, r3
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	4013      	ands	r3, r2
 800170c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	689a      	ldr	r2, [r3, #8]
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	409a      	lsls	r2, r3
 8001718:	0013      	movs	r3, r2
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	4313      	orrs	r3, r2
 800171e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	2203      	movs	r2, #3
 800172c:	4013      	ands	r3, r2
 800172e:	2b02      	cmp	r3, #2
 8001730:	d123      	bne.n	800177a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	08da      	lsrs	r2, r3, #3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	3208      	adds	r2, #8
 800173a:	0092      	lsls	r2, r2, #2
 800173c:	58d3      	ldr	r3, [r2, r3]
 800173e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	2207      	movs	r2, #7
 8001744:	4013      	ands	r3, r2
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	220f      	movs	r2, #15
 800174a:	409a      	lsls	r2, r3
 800174c:	0013      	movs	r3, r2
 800174e:	43da      	mvns	r2, r3
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	4013      	ands	r3, r2
 8001754:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	691a      	ldr	r2, [r3, #16]
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	2107      	movs	r1, #7
 800175e:	400b      	ands	r3, r1
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	409a      	lsls	r2, r3
 8001764:	0013      	movs	r3, r2
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	4313      	orrs	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	08da      	lsrs	r2, r3, #3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	3208      	adds	r2, #8
 8001774:	0092      	lsls	r2, r2, #2
 8001776:	6939      	ldr	r1, [r7, #16]
 8001778:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	2203      	movs	r2, #3
 8001786:	409a      	lsls	r2, r3
 8001788:	0013      	movs	r3, r2
 800178a:	43da      	mvns	r2, r3
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	4013      	ands	r3, r2
 8001790:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	2203      	movs	r2, #3
 8001798:	401a      	ands	r2, r3
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	409a      	lsls	r2, r3
 80017a0:	0013      	movs	r3, r2
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685a      	ldr	r2, [r3, #4]
 80017b2:	23c0      	movs	r3, #192	@ 0xc0
 80017b4:	029b      	lsls	r3, r3, #10
 80017b6:	4013      	ands	r3, r2
 80017b8:	d100      	bne.n	80017bc <HAL_GPIO_Init+0x17c>
 80017ba:	e0a0      	b.n	80018fe <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017bc:	4b57      	ldr	r3, [pc, #348]	@ (800191c <HAL_GPIO_Init+0x2dc>)
 80017be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017c0:	4b56      	ldr	r3, [pc, #344]	@ (800191c <HAL_GPIO_Init+0x2dc>)
 80017c2:	2101      	movs	r1, #1
 80017c4:	430a      	orrs	r2, r1
 80017c6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80017c8:	4a55      	ldr	r2, [pc, #340]	@ (8001920 <HAL_GPIO_Init+0x2e0>)
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	089b      	lsrs	r3, r3, #2
 80017ce:	3302      	adds	r3, #2
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	589b      	ldr	r3, [r3, r2]
 80017d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	2203      	movs	r2, #3
 80017da:	4013      	ands	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	220f      	movs	r2, #15
 80017e0:	409a      	lsls	r2, r3
 80017e2:	0013      	movs	r3, r2
 80017e4:	43da      	mvns	r2, r3
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	4013      	ands	r3, r2
 80017ea:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	23a0      	movs	r3, #160	@ 0xa0
 80017f0:	05db      	lsls	r3, r3, #23
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d01f      	beq.n	8001836 <HAL_GPIO_Init+0x1f6>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a4a      	ldr	r2, [pc, #296]	@ (8001924 <HAL_GPIO_Init+0x2e4>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d019      	beq.n	8001832 <HAL_GPIO_Init+0x1f2>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a49      	ldr	r2, [pc, #292]	@ (8001928 <HAL_GPIO_Init+0x2e8>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d013      	beq.n	800182e <HAL_GPIO_Init+0x1ee>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a48      	ldr	r2, [pc, #288]	@ (800192c <HAL_GPIO_Init+0x2ec>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d00d      	beq.n	800182a <HAL_GPIO_Init+0x1ea>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a47      	ldr	r2, [pc, #284]	@ (8001930 <HAL_GPIO_Init+0x2f0>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d007      	beq.n	8001826 <HAL_GPIO_Init+0x1e6>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a46      	ldr	r2, [pc, #280]	@ (8001934 <HAL_GPIO_Init+0x2f4>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d101      	bne.n	8001822 <HAL_GPIO_Init+0x1e2>
 800181e:	2305      	movs	r3, #5
 8001820:	e00a      	b.n	8001838 <HAL_GPIO_Init+0x1f8>
 8001822:	2306      	movs	r3, #6
 8001824:	e008      	b.n	8001838 <HAL_GPIO_Init+0x1f8>
 8001826:	2304      	movs	r3, #4
 8001828:	e006      	b.n	8001838 <HAL_GPIO_Init+0x1f8>
 800182a:	2303      	movs	r3, #3
 800182c:	e004      	b.n	8001838 <HAL_GPIO_Init+0x1f8>
 800182e:	2302      	movs	r3, #2
 8001830:	e002      	b.n	8001838 <HAL_GPIO_Init+0x1f8>
 8001832:	2301      	movs	r3, #1
 8001834:	e000      	b.n	8001838 <HAL_GPIO_Init+0x1f8>
 8001836:	2300      	movs	r3, #0
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	2103      	movs	r1, #3
 800183c:	400a      	ands	r2, r1
 800183e:	0092      	lsls	r2, r2, #2
 8001840:	4093      	lsls	r3, r2
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	4313      	orrs	r3, r2
 8001846:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001848:	4935      	ldr	r1, [pc, #212]	@ (8001920 <HAL_GPIO_Init+0x2e0>)
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	089b      	lsrs	r3, r3, #2
 800184e:	3302      	adds	r3, #2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001856:	4b38      	ldr	r3, [pc, #224]	@ (8001938 <HAL_GPIO_Init+0x2f8>)
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	43da      	mvns	r2, r3
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	4013      	ands	r3, r2
 8001864:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685a      	ldr	r2, [r3, #4]
 800186a:	2380      	movs	r3, #128	@ 0x80
 800186c:	035b      	lsls	r3, r3, #13
 800186e:	4013      	ands	r3, r2
 8001870:	d003      	beq.n	800187a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4313      	orrs	r3, r2
 8001878:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800187a:	4b2f      	ldr	r3, [pc, #188]	@ (8001938 <HAL_GPIO_Init+0x2f8>)
 800187c:	693a      	ldr	r2, [r7, #16]
 800187e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001880:	4b2d      	ldr	r3, [pc, #180]	@ (8001938 <HAL_GPIO_Init+0x2f8>)
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	43da      	mvns	r2, r3
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	4013      	ands	r3, r2
 800188e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685a      	ldr	r2, [r3, #4]
 8001894:	2380      	movs	r3, #128	@ 0x80
 8001896:	039b      	lsls	r3, r3, #14
 8001898:	4013      	ands	r3, r2
 800189a:	d003      	beq.n	80018a4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800189c:	693a      	ldr	r2, [r7, #16]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80018a4:	4b24      	ldr	r3, [pc, #144]	@ (8001938 <HAL_GPIO_Init+0x2f8>)
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80018aa:	4b23      	ldr	r3, [pc, #140]	@ (8001938 <HAL_GPIO_Init+0x2f8>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	43da      	mvns	r2, r3
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	4013      	ands	r3, r2
 80018b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685a      	ldr	r2, [r3, #4]
 80018be:	2380      	movs	r3, #128	@ 0x80
 80018c0:	029b      	lsls	r3, r3, #10
 80018c2:	4013      	ands	r3, r2
 80018c4:	d003      	beq.n	80018ce <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80018c6:	693a      	ldr	r2, [r7, #16]
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80018ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001938 <HAL_GPIO_Init+0x2f8>)
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018d4:	4b18      	ldr	r3, [pc, #96]	@ (8001938 <HAL_GPIO_Init+0x2f8>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	43da      	mvns	r2, r3
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	4013      	ands	r3, r2
 80018e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	2380      	movs	r3, #128	@ 0x80
 80018ea:	025b      	lsls	r3, r3, #9
 80018ec:	4013      	ands	r3, r2
 80018ee:	d003      	beq.n	80018f8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80018f0:	693a      	ldr	r2, [r7, #16]
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80018f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001938 <HAL_GPIO_Init+0x2f8>)
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	3301      	adds	r3, #1
 8001902:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	40da      	lsrs	r2, r3
 800190c:	1e13      	subs	r3, r2, #0
 800190e:	d000      	beq.n	8001912 <HAL_GPIO_Init+0x2d2>
 8001910:	e6a2      	b.n	8001658 <HAL_GPIO_Init+0x18>
  }
}
 8001912:	46c0      	nop			@ (mov r8, r8)
 8001914:	46c0      	nop			@ (mov r8, r8)
 8001916:	46bd      	mov	sp, r7
 8001918:	b006      	add	sp, #24
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40021000 	.word	0x40021000
 8001920:	40010000 	.word	0x40010000
 8001924:	50000400 	.word	0x50000400
 8001928:	50000800 	.word	0x50000800
 800192c:	50000c00 	.word	0x50000c00
 8001930:	50001000 	.word	0x50001000
 8001934:	50001c00 	.word	0x50001c00
 8001938:	40010400 	.word	0x40010400

0800193c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	0008      	movs	r0, r1
 8001946:	0011      	movs	r1, r2
 8001948:	1cbb      	adds	r3, r7, #2
 800194a:	1c02      	adds	r2, r0, #0
 800194c:	801a      	strh	r2, [r3, #0]
 800194e:	1c7b      	adds	r3, r7, #1
 8001950:	1c0a      	adds	r2, r1, #0
 8001952:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001954:	1c7b      	adds	r3, r7, #1
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d004      	beq.n	8001966 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800195c:	1cbb      	adds	r3, r7, #2
 800195e:	881a      	ldrh	r2, [r3, #0]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001964:	e003      	b.n	800196e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001966:	1cbb      	adds	r3, r7, #2
 8001968:	881a      	ldrh	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800196e:	46c0      	nop			@ (mov r8, r8)
 8001970:	46bd      	mov	sp, r7
 8001972:	b002      	add	sp, #8
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d101      	bne.n	800198a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e08f      	b.n	8001aaa <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2241      	movs	r2, #65	@ 0x41
 800198e:	5c9b      	ldrb	r3, [r3, r2]
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b00      	cmp	r3, #0
 8001994:	d107      	bne.n	80019a6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2240      	movs	r2, #64	@ 0x40
 800199a:	2100      	movs	r1, #0
 800199c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	0018      	movs	r0, r3
 80019a2:	f7fe fe43 	bl	800062c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2241      	movs	r2, #65	@ 0x41
 80019aa:	2124      	movs	r1, #36	@ 0x24
 80019ac:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2101      	movs	r1, #1
 80019ba:	438a      	bics	r2, r1
 80019bc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685a      	ldr	r2, [r3, #4]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	493b      	ldr	r1, [pc, #236]	@ (8001ab4 <HAL_I2C_Init+0x13c>)
 80019c8:	400a      	ands	r2, r1
 80019ca:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	689a      	ldr	r2, [r3, #8]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4938      	ldr	r1, [pc, #224]	@ (8001ab8 <HAL_I2C_Init+0x140>)
 80019d8:	400a      	ands	r2, r1
 80019da:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d108      	bne.n	80019f6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	689a      	ldr	r2, [r3, #8]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2180      	movs	r1, #128	@ 0x80
 80019ee:	0209      	lsls	r1, r1, #8
 80019f0:	430a      	orrs	r2, r1
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	e007      	b.n	8001a06 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	689a      	ldr	r2, [r3, #8]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	2184      	movs	r1, #132	@ 0x84
 8001a00:	0209      	lsls	r1, r1, #8
 8001a02:	430a      	orrs	r2, r1
 8001a04:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d109      	bne.n	8001a22 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	685a      	ldr	r2, [r3, #4]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2180      	movs	r1, #128	@ 0x80
 8001a1a:	0109      	lsls	r1, r1, #4
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	605a      	str	r2, [r3, #4]
 8001a20:	e007      	b.n	8001a32 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	685a      	ldr	r2, [r3, #4]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4923      	ldr	r1, [pc, #140]	@ (8001abc <HAL_I2C_Init+0x144>)
 8001a2e:	400a      	ands	r2, r1
 8001a30:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	685a      	ldr	r2, [r3, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4920      	ldr	r1, [pc, #128]	@ (8001ac0 <HAL_I2C_Init+0x148>)
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	68da      	ldr	r2, [r3, #12]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	491a      	ldr	r1, [pc, #104]	@ (8001ab8 <HAL_I2C_Init+0x140>)
 8001a4e:	400a      	ands	r2, r1
 8001a50:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	691a      	ldr	r2, [r3, #16]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	695b      	ldr	r3, [r3, #20]
 8001a5a:	431a      	orrs	r2, r3
 8001a5c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	699b      	ldr	r3, [r3, #24]
 8001a62:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	69d9      	ldr	r1, [r3, #28]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a1a      	ldr	r2, [r3, #32]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	2101      	movs	r1, #1
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2241      	movs	r2, #65	@ 0x41
 8001a96:	2120      	movs	r1, #32
 8001a98:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2242      	movs	r2, #66	@ 0x42
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	0018      	movs	r0, r3
 8001aac:	46bd      	mov	sp, r7
 8001aae:	b002      	add	sp, #8
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	46c0      	nop			@ (mov r8, r8)
 8001ab4:	f0ffffff 	.word	0xf0ffffff
 8001ab8:	ffff7fff 	.word	0xffff7fff
 8001abc:	fffff7ff 	.word	0xfffff7ff
 8001ac0:	02008000 	.word	0x02008000

08001ac4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2241      	movs	r2, #65	@ 0x41
 8001ad2:	5c9b      	ldrb	r3, [r3, r2]
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	2b20      	cmp	r3, #32
 8001ad8:	d138      	bne.n	8001b4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2240      	movs	r2, #64	@ 0x40
 8001ade:	5c9b      	ldrb	r3, [r3, r2]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d101      	bne.n	8001ae8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	e032      	b.n	8001b4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2240      	movs	r2, #64	@ 0x40
 8001aec:	2101      	movs	r1, #1
 8001aee:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2241      	movs	r2, #65	@ 0x41
 8001af4:	2124      	movs	r1, #36	@ 0x24
 8001af6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2101      	movs	r1, #1
 8001b04:	438a      	bics	r2, r1
 8001b06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4911      	ldr	r1, [pc, #68]	@ (8001b58 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001b14:	400a      	ands	r2, r1
 8001b16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	6819      	ldr	r1, [r3, #0]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	683a      	ldr	r2, [r7, #0]
 8001b24:	430a      	orrs	r2, r1
 8001b26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2101      	movs	r1, #1
 8001b34:	430a      	orrs	r2, r1
 8001b36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2241      	movs	r2, #65	@ 0x41
 8001b3c:	2120      	movs	r1, #32
 8001b3e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2240      	movs	r2, #64	@ 0x40
 8001b44:	2100      	movs	r1, #0
 8001b46:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	e000      	b.n	8001b4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001b4c:	2302      	movs	r3, #2
  }
}
 8001b4e:	0018      	movs	r0, r3
 8001b50:	46bd      	mov	sp, r7
 8001b52:	b002      	add	sp, #8
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	46c0      	nop			@ (mov r8, r8)
 8001b58:	ffffefff 	.word	0xffffefff

08001b5c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2241      	movs	r2, #65	@ 0x41
 8001b6a:	5c9b      	ldrb	r3, [r3, r2]
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	2b20      	cmp	r3, #32
 8001b70:	d139      	bne.n	8001be6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2240      	movs	r2, #64	@ 0x40
 8001b76:	5c9b      	ldrb	r3, [r3, r2]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d101      	bne.n	8001b80 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	e033      	b.n	8001be8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2240      	movs	r2, #64	@ 0x40
 8001b84:	2101      	movs	r1, #1
 8001b86:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2241      	movs	r2, #65	@ 0x41
 8001b8c:	2124      	movs	r1, #36	@ 0x24
 8001b8e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2101      	movs	r1, #1
 8001b9c:	438a      	bics	r2, r1
 8001b9e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	4a11      	ldr	r2, [pc, #68]	@ (8001bf0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001bac:	4013      	ands	r3, r2
 8001bae:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	021b      	lsls	r3, r3, #8
 8001bb4:	68fa      	ldr	r2, [r7, #12]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	68fa      	ldr	r2, [r7, #12]
 8001bc0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2101      	movs	r1, #1
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2241      	movs	r2, #65	@ 0x41
 8001bd6:	2120      	movs	r1, #32
 8001bd8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2240      	movs	r2, #64	@ 0x40
 8001bde:	2100      	movs	r1, #0
 8001be0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001be2:	2300      	movs	r3, #0
 8001be4:	e000      	b.n	8001be8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001be6:	2302      	movs	r3, #2
  }
}
 8001be8:	0018      	movs	r0, r3
 8001bea:	46bd      	mov	sp, r7
 8001bec:	b004      	add	sp, #16
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	fffff0ff 	.word	0xfffff0ff

08001bf4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bf4:	b5b0      	push	{r4, r5, r7, lr}
 8001bf6:	b08a      	sub	sp, #40	@ 0x28
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d102      	bne.n	8001c08 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	f000 fbbf 	bl	8002386 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c08:	4bc9      	ldr	r3, [pc, #804]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	220c      	movs	r2, #12
 8001c0e:	4013      	ands	r3, r2
 8001c10:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c12:	4bc7      	ldr	r3, [pc, #796]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001c14:	68da      	ldr	r2, [r3, #12]
 8001c16:	2380      	movs	r3, #128	@ 0x80
 8001c18:	025b      	lsls	r3, r3, #9
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2201      	movs	r2, #1
 8001c24:	4013      	ands	r3, r2
 8001c26:	d100      	bne.n	8001c2a <HAL_RCC_OscConfig+0x36>
 8001c28:	e07e      	b.n	8001d28 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	2b08      	cmp	r3, #8
 8001c2e:	d007      	beq.n	8001c40 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	2b0c      	cmp	r3, #12
 8001c34:	d112      	bne.n	8001c5c <HAL_RCC_OscConfig+0x68>
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	2380      	movs	r3, #128	@ 0x80
 8001c3a:	025b      	lsls	r3, r3, #9
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d10d      	bne.n	8001c5c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c40:	4bbb      	ldr	r3, [pc, #748]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	2380      	movs	r3, #128	@ 0x80
 8001c46:	029b      	lsls	r3, r3, #10
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d100      	bne.n	8001c4e <HAL_RCC_OscConfig+0x5a>
 8001c4c:	e06b      	b.n	8001d26 <HAL_RCC_OscConfig+0x132>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d167      	bne.n	8001d26 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	f000 fb95 	bl	8002386 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685a      	ldr	r2, [r3, #4]
 8001c60:	2380      	movs	r3, #128	@ 0x80
 8001c62:	025b      	lsls	r3, r3, #9
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d107      	bne.n	8001c78 <HAL_RCC_OscConfig+0x84>
 8001c68:	4bb1      	ldr	r3, [pc, #708]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	4bb0      	ldr	r3, [pc, #704]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001c6e:	2180      	movs	r1, #128	@ 0x80
 8001c70:	0249      	lsls	r1, r1, #9
 8001c72:	430a      	orrs	r2, r1
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	e027      	b.n	8001cc8 <HAL_RCC_OscConfig+0xd4>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	685a      	ldr	r2, [r3, #4]
 8001c7c:	23a0      	movs	r3, #160	@ 0xa0
 8001c7e:	02db      	lsls	r3, r3, #11
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d10e      	bne.n	8001ca2 <HAL_RCC_OscConfig+0xae>
 8001c84:	4baa      	ldr	r3, [pc, #680]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	4ba9      	ldr	r3, [pc, #676]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001c8a:	2180      	movs	r1, #128	@ 0x80
 8001c8c:	02c9      	lsls	r1, r1, #11
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	4ba7      	ldr	r3, [pc, #668]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	4ba6      	ldr	r3, [pc, #664]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001c98:	2180      	movs	r1, #128	@ 0x80
 8001c9a:	0249      	lsls	r1, r1, #9
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	e012      	b.n	8001cc8 <HAL_RCC_OscConfig+0xd4>
 8001ca2:	4ba3      	ldr	r3, [pc, #652]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	4ba2      	ldr	r3, [pc, #648]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001ca8:	49a2      	ldr	r1, [pc, #648]	@ (8001f34 <HAL_RCC_OscConfig+0x340>)
 8001caa:	400a      	ands	r2, r1
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	4ba0      	ldr	r3, [pc, #640]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	2380      	movs	r3, #128	@ 0x80
 8001cb4:	025b      	lsls	r3, r3, #9
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	60fb      	str	r3, [r7, #12]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	4b9c      	ldr	r3, [pc, #624]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b9b      	ldr	r3, [pc, #620]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001cc2:	499d      	ldr	r1, [pc, #628]	@ (8001f38 <HAL_RCC_OscConfig+0x344>)
 8001cc4:	400a      	ands	r2, r1
 8001cc6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d015      	beq.n	8001cfc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd0:	f7ff f95e 	bl	8000f90 <HAL_GetTick>
 8001cd4:	0003      	movs	r3, r0
 8001cd6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001cd8:	e009      	b.n	8001cee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cda:	f7ff f959 	bl	8000f90 <HAL_GetTick>
 8001cde:	0002      	movs	r2, r0
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	2b64      	cmp	r3, #100	@ 0x64
 8001ce6:	d902      	bls.n	8001cee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	f000 fb4c 	bl	8002386 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001cee:	4b90      	ldr	r3, [pc, #576]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	2380      	movs	r3, #128	@ 0x80
 8001cf4:	029b      	lsls	r3, r3, #10
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d0ef      	beq.n	8001cda <HAL_RCC_OscConfig+0xe6>
 8001cfa:	e015      	b.n	8001d28 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cfc:	f7ff f948 	bl	8000f90 <HAL_GetTick>
 8001d00:	0003      	movs	r3, r0
 8001d02:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d04:	e008      	b.n	8001d18 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d06:	f7ff f943 	bl	8000f90 <HAL_GetTick>
 8001d0a:	0002      	movs	r2, r0
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	2b64      	cmp	r3, #100	@ 0x64
 8001d12:	d901      	bls.n	8001d18 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001d14:	2303      	movs	r3, #3
 8001d16:	e336      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d18:	4b85      	ldr	r3, [pc, #532]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	2380      	movs	r3, #128	@ 0x80
 8001d1e:	029b      	lsls	r3, r3, #10
 8001d20:	4013      	ands	r3, r2
 8001d22:	d1f0      	bne.n	8001d06 <HAL_RCC_OscConfig+0x112>
 8001d24:	e000      	b.n	8001d28 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d26:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2202      	movs	r2, #2
 8001d2e:	4013      	ands	r3, r2
 8001d30:	d100      	bne.n	8001d34 <HAL_RCC_OscConfig+0x140>
 8001d32:	e099      	b.n	8001e68 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3c:	2220      	movs	r2, #32
 8001d3e:	4013      	ands	r3, r2
 8001d40:	d009      	beq.n	8001d56 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001d42:	4b7b      	ldr	r3, [pc, #492]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	4b7a      	ldr	r3, [pc, #488]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001d48:	2120      	movs	r1, #32
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d50:	2220      	movs	r2, #32
 8001d52:	4393      	bics	r3, r2
 8001d54:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	2b04      	cmp	r3, #4
 8001d5a:	d005      	beq.n	8001d68 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	2b0c      	cmp	r3, #12
 8001d60:	d13e      	bne.n	8001de0 <HAL_RCC_OscConfig+0x1ec>
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d13b      	bne.n	8001de0 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001d68:	4b71      	ldr	r3, [pc, #452]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2204      	movs	r2, #4
 8001d6e:	4013      	ands	r3, r2
 8001d70:	d004      	beq.n	8001d7c <HAL_RCC_OscConfig+0x188>
 8001d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d101      	bne.n	8001d7c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e304      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d7c:	4b6c      	ldr	r3, [pc, #432]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	4a6e      	ldr	r2, [pc, #440]	@ (8001f3c <HAL_RCC_OscConfig+0x348>)
 8001d82:	4013      	ands	r3, r2
 8001d84:	0019      	movs	r1, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	691b      	ldr	r3, [r3, #16]
 8001d8a:	021a      	lsls	r2, r3, #8
 8001d8c:	4b68      	ldr	r3, [pc, #416]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001d92:	4b67      	ldr	r3, [pc, #412]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2209      	movs	r2, #9
 8001d98:	4393      	bics	r3, r2
 8001d9a:	0019      	movs	r1, r3
 8001d9c:	4b64      	ldr	r3, [pc, #400]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001da0:	430a      	orrs	r2, r1
 8001da2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001da4:	f000 fc42 	bl	800262c <HAL_RCC_GetSysClockFreq>
 8001da8:	0001      	movs	r1, r0
 8001daa:	4b61      	ldr	r3, [pc, #388]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	091b      	lsrs	r3, r3, #4
 8001db0:	220f      	movs	r2, #15
 8001db2:	4013      	ands	r3, r2
 8001db4:	4a62      	ldr	r2, [pc, #392]	@ (8001f40 <HAL_RCC_OscConfig+0x34c>)
 8001db6:	5cd3      	ldrb	r3, [r2, r3]
 8001db8:	000a      	movs	r2, r1
 8001dba:	40da      	lsrs	r2, r3
 8001dbc:	4b61      	ldr	r3, [pc, #388]	@ (8001f44 <HAL_RCC_OscConfig+0x350>)
 8001dbe:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001dc0:	4b61      	ldr	r3, [pc, #388]	@ (8001f48 <HAL_RCC_OscConfig+0x354>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2513      	movs	r5, #19
 8001dc6:	197c      	adds	r4, r7, r5
 8001dc8:	0018      	movs	r0, r3
 8001dca:	f7ff f89b 	bl	8000f04 <HAL_InitTick>
 8001dce:	0003      	movs	r3, r0
 8001dd0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001dd2:	197b      	adds	r3, r7, r5
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d046      	beq.n	8001e68 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8001dda:	197b      	adds	r3, r7, r5
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	e2d2      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d027      	beq.n	8001e36 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001de6:	4b52      	ldr	r3, [pc, #328]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2209      	movs	r2, #9
 8001dec:	4393      	bics	r3, r2
 8001dee:	0019      	movs	r1, r3
 8001df0:	4b4f      	ldr	r3, [pc, #316]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001df4:	430a      	orrs	r2, r1
 8001df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df8:	f7ff f8ca 	bl	8000f90 <HAL_GetTick>
 8001dfc:	0003      	movs	r3, r0
 8001dfe:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e00:	e008      	b.n	8001e14 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e02:	f7ff f8c5 	bl	8000f90 <HAL_GetTick>
 8001e06:	0002      	movs	r2, r0
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e2b8      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e14:	4b46      	ldr	r3, [pc, #280]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2204      	movs	r2, #4
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d0f1      	beq.n	8001e02 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e1e:	4b44      	ldr	r3, [pc, #272]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	4a46      	ldr	r2, [pc, #280]	@ (8001f3c <HAL_RCC_OscConfig+0x348>)
 8001e24:	4013      	ands	r3, r2
 8001e26:	0019      	movs	r1, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	021a      	lsls	r2, r3, #8
 8001e2e:	4b40      	ldr	r3, [pc, #256]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001e30:	430a      	orrs	r2, r1
 8001e32:	605a      	str	r2, [r3, #4]
 8001e34:	e018      	b.n	8001e68 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e36:	4b3e      	ldr	r3, [pc, #248]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	438a      	bics	r2, r1
 8001e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e42:	f7ff f8a5 	bl	8000f90 <HAL_GetTick>
 8001e46:	0003      	movs	r3, r0
 8001e48:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e4a:	e008      	b.n	8001e5e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e4c:	f7ff f8a0 	bl	8000f90 <HAL_GetTick>
 8001e50:	0002      	movs	r2, r0
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d901      	bls.n	8001e5e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e293      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e5e:	4b34      	ldr	r3, [pc, #208]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	2204      	movs	r2, #4
 8001e64:	4013      	ands	r3, r2
 8001e66:	d1f1      	bne.n	8001e4c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2210      	movs	r2, #16
 8001e6e:	4013      	ands	r3, r2
 8001e70:	d100      	bne.n	8001e74 <HAL_RCC_OscConfig+0x280>
 8001e72:	e0a2      	b.n	8001fba <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d140      	bne.n	8001efc <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e7a:	4b2d      	ldr	r3, [pc, #180]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	2380      	movs	r3, #128	@ 0x80
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	4013      	ands	r3, r2
 8001e84:	d005      	beq.n	8001e92 <HAL_RCC_OscConfig+0x29e>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d101      	bne.n	8001e92 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e279      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e92:	4b27      	ldr	r3, [pc, #156]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	4a2d      	ldr	r2, [pc, #180]	@ (8001f4c <HAL_RCC_OscConfig+0x358>)
 8001e98:	4013      	ands	r3, r2
 8001e9a:	0019      	movs	r1, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ea0:	4b23      	ldr	r3, [pc, #140]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ea6:	4b22      	ldr	r3, [pc, #136]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	021b      	lsls	r3, r3, #8
 8001eac:	0a19      	lsrs	r1, r3, #8
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6a1b      	ldr	r3, [r3, #32]
 8001eb2:	061a      	lsls	r2, r3, #24
 8001eb4:	4b1e      	ldr	r3, [pc, #120]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ebe:	0b5b      	lsrs	r3, r3, #13
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	2280      	movs	r2, #128	@ 0x80
 8001ec4:	0212      	lsls	r2, r2, #8
 8001ec6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001ec8:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	091b      	lsrs	r3, r3, #4
 8001ece:	210f      	movs	r1, #15
 8001ed0:	400b      	ands	r3, r1
 8001ed2:	491b      	ldr	r1, [pc, #108]	@ (8001f40 <HAL_RCC_OscConfig+0x34c>)
 8001ed4:	5ccb      	ldrb	r3, [r1, r3]
 8001ed6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f44 <HAL_RCC_OscConfig+0x350>)
 8001eda:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001edc:	4b1a      	ldr	r3, [pc, #104]	@ (8001f48 <HAL_RCC_OscConfig+0x354>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2513      	movs	r5, #19
 8001ee2:	197c      	adds	r4, r7, r5
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	f7ff f80d 	bl	8000f04 <HAL_InitTick>
 8001eea:	0003      	movs	r3, r0
 8001eec:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001eee:	197b      	adds	r3, r7, r5
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d061      	beq.n	8001fba <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8001ef6:	197b      	adds	r3, r7, r5
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	e244      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	69db      	ldr	r3, [r3, #28]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d040      	beq.n	8001f86 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f04:	4b0a      	ldr	r3, [pc, #40]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	4b09      	ldr	r3, [pc, #36]	@ (8001f30 <HAL_RCC_OscConfig+0x33c>)
 8001f0a:	2180      	movs	r1, #128	@ 0x80
 8001f0c:	0049      	lsls	r1, r1, #1
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f12:	f7ff f83d 	bl	8000f90 <HAL_GetTick>
 8001f16:	0003      	movs	r3, r0
 8001f18:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001f1a:	e019      	b.n	8001f50 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f1c:	f7ff f838 	bl	8000f90 <HAL_GetTick>
 8001f20:	0002      	movs	r2, r0
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d912      	bls.n	8001f50 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e22b      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
 8001f2e:	46c0      	nop			@ (mov r8, r8)
 8001f30:	40021000 	.word	0x40021000
 8001f34:	fffeffff 	.word	0xfffeffff
 8001f38:	fffbffff 	.word	0xfffbffff
 8001f3c:	ffffe0ff 	.word	0xffffe0ff
 8001f40:	08005dcc 	.word	0x08005dcc
 8001f44:	20000000 	.word	0x20000000
 8001f48:	20000004 	.word	0x20000004
 8001f4c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001f50:	4bca      	ldr	r3, [pc, #808]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	2380      	movs	r3, #128	@ 0x80
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4013      	ands	r3, r2
 8001f5a:	d0df      	beq.n	8001f1c <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f5c:	4bc7      	ldr	r3, [pc, #796]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	4ac7      	ldr	r2, [pc, #796]	@ (8002280 <HAL_RCC_OscConfig+0x68c>)
 8001f62:	4013      	ands	r3, r2
 8001f64:	0019      	movs	r1, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f6a:	4bc4      	ldr	r3, [pc, #784]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f70:	4bc2      	ldr	r3, [pc, #776]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	021b      	lsls	r3, r3, #8
 8001f76:	0a19      	lsrs	r1, r3, #8
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6a1b      	ldr	r3, [r3, #32]
 8001f7c:	061a      	lsls	r2, r3, #24
 8001f7e:	4bbf      	ldr	r3, [pc, #764]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8001f80:	430a      	orrs	r2, r1
 8001f82:	605a      	str	r2, [r3, #4]
 8001f84:	e019      	b.n	8001fba <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f86:	4bbd      	ldr	r3, [pc, #756]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	4bbc      	ldr	r3, [pc, #752]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8001f8c:	49bd      	ldr	r1, [pc, #756]	@ (8002284 <HAL_RCC_OscConfig+0x690>)
 8001f8e:	400a      	ands	r2, r1
 8001f90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f92:	f7fe fffd 	bl	8000f90 <HAL_GetTick>
 8001f96:	0003      	movs	r3, r0
 8001f98:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001f9a:	e008      	b.n	8001fae <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f9c:	f7fe fff8 	bl	8000f90 <HAL_GetTick>
 8001fa0:	0002      	movs	r2, r0
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e1eb      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001fae:	4bb3      	ldr	r3, [pc, #716]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	2380      	movs	r3, #128	@ 0x80
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	d1f0      	bne.n	8001f9c <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2208      	movs	r2, #8
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d036      	beq.n	8002032 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	695b      	ldr	r3, [r3, #20]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d019      	beq.n	8002000 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fcc:	4bab      	ldr	r3, [pc, #684]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8001fce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001fd0:	4baa      	ldr	r3, [pc, #680]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8001fd2:	2101      	movs	r1, #1
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fd8:	f7fe ffda 	bl	8000f90 <HAL_GetTick>
 8001fdc:	0003      	movs	r3, r0
 8001fde:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001fe0:	e008      	b.n	8001ff4 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fe2:	f7fe ffd5 	bl	8000f90 <HAL_GetTick>
 8001fe6:	0002      	movs	r2, r0
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d901      	bls.n	8001ff4 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e1c8      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001ff4:	4ba1      	ldr	r3, [pc, #644]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8001ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	d0f1      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x3ee>
 8001ffe:	e018      	b.n	8002032 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002000:	4b9e      	ldr	r3, [pc, #632]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002002:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002004:	4b9d      	ldr	r3, [pc, #628]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002006:	2101      	movs	r1, #1
 8002008:	438a      	bics	r2, r1
 800200a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800200c:	f7fe ffc0 	bl	8000f90 <HAL_GetTick>
 8002010:	0003      	movs	r3, r0
 8002012:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002014:	e008      	b.n	8002028 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002016:	f7fe ffbb 	bl	8000f90 <HAL_GetTick>
 800201a:	0002      	movs	r2, r0
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	2b02      	cmp	r3, #2
 8002022:	d901      	bls.n	8002028 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e1ae      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002028:	4b94      	ldr	r3, [pc, #592]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 800202a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800202c:	2202      	movs	r2, #2
 800202e:	4013      	ands	r3, r2
 8002030:	d1f1      	bne.n	8002016 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2204      	movs	r2, #4
 8002038:	4013      	ands	r3, r2
 800203a:	d100      	bne.n	800203e <HAL_RCC_OscConfig+0x44a>
 800203c:	e0ae      	b.n	800219c <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800203e:	2023      	movs	r0, #35	@ 0x23
 8002040:	183b      	adds	r3, r7, r0
 8002042:	2200      	movs	r2, #0
 8002044:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002046:	4b8d      	ldr	r3, [pc, #564]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002048:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800204a:	2380      	movs	r3, #128	@ 0x80
 800204c:	055b      	lsls	r3, r3, #21
 800204e:	4013      	ands	r3, r2
 8002050:	d109      	bne.n	8002066 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002052:	4b8a      	ldr	r3, [pc, #552]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002054:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002056:	4b89      	ldr	r3, [pc, #548]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002058:	2180      	movs	r1, #128	@ 0x80
 800205a:	0549      	lsls	r1, r1, #21
 800205c:	430a      	orrs	r2, r1
 800205e:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002060:	183b      	adds	r3, r7, r0
 8002062:	2201      	movs	r2, #1
 8002064:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002066:	4b88      	ldr	r3, [pc, #544]	@ (8002288 <HAL_RCC_OscConfig+0x694>)
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	2380      	movs	r3, #128	@ 0x80
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	4013      	ands	r3, r2
 8002070:	d11a      	bne.n	80020a8 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002072:	4b85      	ldr	r3, [pc, #532]	@ (8002288 <HAL_RCC_OscConfig+0x694>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	4b84      	ldr	r3, [pc, #528]	@ (8002288 <HAL_RCC_OscConfig+0x694>)
 8002078:	2180      	movs	r1, #128	@ 0x80
 800207a:	0049      	lsls	r1, r1, #1
 800207c:	430a      	orrs	r2, r1
 800207e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002080:	f7fe ff86 	bl	8000f90 <HAL_GetTick>
 8002084:	0003      	movs	r3, r0
 8002086:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002088:	e008      	b.n	800209c <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800208a:	f7fe ff81 	bl	8000f90 <HAL_GetTick>
 800208e:	0002      	movs	r2, r0
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	2b64      	cmp	r3, #100	@ 0x64
 8002096:	d901      	bls.n	800209c <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e174      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800209c:	4b7a      	ldr	r3, [pc, #488]	@ (8002288 <HAL_RCC_OscConfig+0x694>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	2380      	movs	r3, #128	@ 0x80
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	4013      	ands	r3, r2
 80020a6:	d0f0      	beq.n	800208a <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689a      	ldr	r2, [r3, #8]
 80020ac:	2380      	movs	r3, #128	@ 0x80
 80020ae:	005b      	lsls	r3, r3, #1
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d107      	bne.n	80020c4 <HAL_RCC_OscConfig+0x4d0>
 80020b4:	4b71      	ldr	r3, [pc, #452]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80020b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80020b8:	4b70      	ldr	r3, [pc, #448]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80020ba:	2180      	movs	r1, #128	@ 0x80
 80020bc:	0049      	lsls	r1, r1, #1
 80020be:	430a      	orrs	r2, r1
 80020c0:	651a      	str	r2, [r3, #80]	@ 0x50
 80020c2:	e031      	b.n	8002128 <HAL_RCC_OscConfig+0x534>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d10c      	bne.n	80020e6 <HAL_RCC_OscConfig+0x4f2>
 80020cc:	4b6b      	ldr	r3, [pc, #428]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80020ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80020d0:	4b6a      	ldr	r3, [pc, #424]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80020d2:	496c      	ldr	r1, [pc, #432]	@ (8002284 <HAL_RCC_OscConfig+0x690>)
 80020d4:	400a      	ands	r2, r1
 80020d6:	651a      	str	r2, [r3, #80]	@ 0x50
 80020d8:	4b68      	ldr	r3, [pc, #416]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80020da:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80020dc:	4b67      	ldr	r3, [pc, #412]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80020de:	496b      	ldr	r1, [pc, #428]	@ (800228c <HAL_RCC_OscConfig+0x698>)
 80020e0:	400a      	ands	r2, r1
 80020e2:	651a      	str	r2, [r3, #80]	@ 0x50
 80020e4:	e020      	b.n	8002128 <HAL_RCC_OscConfig+0x534>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	23a0      	movs	r3, #160	@ 0xa0
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d10e      	bne.n	8002110 <HAL_RCC_OscConfig+0x51c>
 80020f2:	4b62      	ldr	r3, [pc, #392]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80020f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80020f6:	4b61      	ldr	r3, [pc, #388]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80020f8:	2180      	movs	r1, #128	@ 0x80
 80020fa:	00c9      	lsls	r1, r1, #3
 80020fc:	430a      	orrs	r2, r1
 80020fe:	651a      	str	r2, [r3, #80]	@ 0x50
 8002100:	4b5e      	ldr	r3, [pc, #376]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002102:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002104:	4b5d      	ldr	r3, [pc, #372]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002106:	2180      	movs	r1, #128	@ 0x80
 8002108:	0049      	lsls	r1, r1, #1
 800210a:	430a      	orrs	r2, r1
 800210c:	651a      	str	r2, [r3, #80]	@ 0x50
 800210e:	e00b      	b.n	8002128 <HAL_RCC_OscConfig+0x534>
 8002110:	4b5a      	ldr	r3, [pc, #360]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002112:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002114:	4b59      	ldr	r3, [pc, #356]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002116:	495b      	ldr	r1, [pc, #364]	@ (8002284 <HAL_RCC_OscConfig+0x690>)
 8002118:	400a      	ands	r2, r1
 800211a:	651a      	str	r2, [r3, #80]	@ 0x50
 800211c:	4b57      	ldr	r3, [pc, #348]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 800211e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002120:	4b56      	ldr	r3, [pc, #344]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002122:	495a      	ldr	r1, [pc, #360]	@ (800228c <HAL_RCC_OscConfig+0x698>)
 8002124:	400a      	ands	r2, r1
 8002126:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d015      	beq.n	800215c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002130:	f7fe ff2e 	bl	8000f90 <HAL_GetTick>
 8002134:	0003      	movs	r3, r0
 8002136:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002138:	e009      	b.n	800214e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800213a:	f7fe ff29 	bl	8000f90 <HAL_GetTick>
 800213e:	0002      	movs	r2, r0
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	4a52      	ldr	r2, [pc, #328]	@ (8002290 <HAL_RCC_OscConfig+0x69c>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e11b      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800214e:	4b4b      	ldr	r3, [pc, #300]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002150:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002152:	2380      	movs	r3, #128	@ 0x80
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	4013      	ands	r3, r2
 8002158:	d0ef      	beq.n	800213a <HAL_RCC_OscConfig+0x546>
 800215a:	e014      	b.n	8002186 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800215c:	f7fe ff18 	bl	8000f90 <HAL_GetTick>
 8002160:	0003      	movs	r3, r0
 8002162:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002164:	e009      	b.n	800217a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002166:	f7fe ff13 	bl	8000f90 <HAL_GetTick>
 800216a:	0002      	movs	r2, r0
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	4a47      	ldr	r2, [pc, #284]	@ (8002290 <HAL_RCC_OscConfig+0x69c>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d901      	bls.n	800217a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e105      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800217a:	4b40      	ldr	r3, [pc, #256]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 800217c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800217e:	2380      	movs	r3, #128	@ 0x80
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	4013      	ands	r3, r2
 8002184:	d1ef      	bne.n	8002166 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002186:	2323      	movs	r3, #35	@ 0x23
 8002188:	18fb      	adds	r3, r7, r3
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d105      	bne.n	800219c <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002190:	4b3a      	ldr	r3, [pc, #232]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002192:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002194:	4b39      	ldr	r3, [pc, #228]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002196:	493f      	ldr	r1, [pc, #252]	@ (8002294 <HAL_RCC_OscConfig+0x6a0>)
 8002198:	400a      	ands	r2, r1
 800219a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2220      	movs	r2, #32
 80021a2:	4013      	ands	r3, r2
 80021a4:	d049      	beq.n	800223a <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d026      	beq.n	80021fc <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80021ae:	4b33      	ldr	r3, [pc, #204]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80021b0:	689a      	ldr	r2, [r3, #8]
 80021b2:	4b32      	ldr	r3, [pc, #200]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80021b4:	2101      	movs	r1, #1
 80021b6:	430a      	orrs	r2, r1
 80021b8:	609a      	str	r2, [r3, #8]
 80021ba:	4b30      	ldr	r3, [pc, #192]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80021bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021be:	4b2f      	ldr	r3, [pc, #188]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80021c0:	2101      	movs	r1, #1
 80021c2:	430a      	orrs	r2, r1
 80021c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80021c6:	4b34      	ldr	r3, [pc, #208]	@ (8002298 <HAL_RCC_OscConfig+0x6a4>)
 80021c8:	6a1a      	ldr	r2, [r3, #32]
 80021ca:	4b33      	ldr	r3, [pc, #204]	@ (8002298 <HAL_RCC_OscConfig+0x6a4>)
 80021cc:	2180      	movs	r1, #128	@ 0x80
 80021ce:	0189      	lsls	r1, r1, #6
 80021d0:	430a      	orrs	r2, r1
 80021d2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d4:	f7fe fedc 	bl	8000f90 <HAL_GetTick>
 80021d8:	0003      	movs	r3, r0
 80021da:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80021dc:	e008      	b.n	80021f0 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021de:	f7fe fed7 	bl	8000f90 <HAL_GetTick>
 80021e2:	0002      	movs	r2, r0
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e0ca      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80021f0:	4b22      	ldr	r3, [pc, #136]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	2202      	movs	r2, #2
 80021f6:	4013      	ands	r3, r2
 80021f8:	d0f1      	beq.n	80021de <HAL_RCC_OscConfig+0x5ea>
 80021fa:	e01e      	b.n	800223a <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80021fc:	4b1f      	ldr	r3, [pc, #124]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 80021fe:	689a      	ldr	r2, [r3, #8]
 8002200:	4b1e      	ldr	r3, [pc, #120]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002202:	2101      	movs	r1, #1
 8002204:	438a      	bics	r2, r1
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	4b23      	ldr	r3, [pc, #140]	@ (8002298 <HAL_RCC_OscConfig+0x6a4>)
 800220a:	6a1a      	ldr	r2, [r3, #32]
 800220c:	4b22      	ldr	r3, [pc, #136]	@ (8002298 <HAL_RCC_OscConfig+0x6a4>)
 800220e:	4923      	ldr	r1, [pc, #140]	@ (800229c <HAL_RCC_OscConfig+0x6a8>)
 8002210:	400a      	ands	r2, r1
 8002212:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002214:	f7fe febc 	bl	8000f90 <HAL_GetTick>
 8002218:	0003      	movs	r3, r0
 800221a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800221c:	e008      	b.n	8002230 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800221e:	f7fe feb7 	bl	8000f90 <HAL_GetTick>
 8002222:	0002      	movs	r2, r0
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	2b02      	cmp	r3, #2
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e0aa      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002230:	4b12      	ldr	r3, [pc, #72]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	2202      	movs	r2, #2
 8002236:	4013      	ands	r3, r2
 8002238:	d1f1      	bne.n	800221e <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800223e:	2b00      	cmp	r3, #0
 8002240:	d100      	bne.n	8002244 <HAL_RCC_OscConfig+0x650>
 8002242:	e09f      	b.n	8002384 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	2b0c      	cmp	r3, #12
 8002248:	d100      	bne.n	800224c <HAL_RCC_OscConfig+0x658>
 800224a:	e078      	b.n	800233e <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002250:	2b02      	cmp	r3, #2
 8002252:	d159      	bne.n	8002308 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002254:	4b09      	ldr	r3, [pc, #36]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	4b08      	ldr	r3, [pc, #32]	@ (800227c <HAL_RCC_OscConfig+0x688>)
 800225a:	4911      	ldr	r1, [pc, #68]	@ (80022a0 <HAL_RCC_OscConfig+0x6ac>)
 800225c:	400a      	ands	r2, r1
 800225e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002260:	f7fe fe96 	bl	8000f90 <HAL_GetTick>
 8002264:	0003      	movs	r3, r0
 8002266:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002268:	e01c      	b.n	80022a4 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800226a:	f7fe fe91 	bl	8000f90 <HAL_GetTick>
 800226e:	0002      	movs	r2, r0
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	2b02      	cmp	r3, #2
 8002276:	d915      	bls.n	80022a4 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8002278:	2303      	movs	r3, #3
 800227a:	e084      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
 800227c:	40021000 	.word	0x40021000
 8002280:	ffff1fff 	.word	0xffff1fff
 8002284:	fffffeff 	.word	0xfffffeff
 8002288:	40007000 	.word	0x40007000
 800228c:	fffffbff 	.word	0xfffffbff
 8002290:	00001388 	.word	0x00001388
 8002294:	efffffff 	.word	0xefffffff
 8002298:	40010000 	.word	0x40010000
 800229c:	ffffdfff 	.word	0xffffdfff
 80022a0:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80022a4:	4b3a      	ldr	r3, [pc, #232]	@ (8002390 <HAL_RCC_OscConfig+0x79c>)
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	2380      	movs	r3, #128	@ 0x80
 80022aa:	049b      	lsls	r3, r3, #18
 80022ac:	4013      	ands	r3, r2
 80022ae:	d1dc      	bne.n	800226a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022b0:	4b37      	ldr	r3, [pc, #220]	@ (8002390 <HAL_RCC_OscConfig+0x79c>)
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	4a37      	ldr	r2, [pc, #220]	@ (8002394 <HAL_RCC_OscConfig+0x7a0>)
 80022b6:	4013      	ands	r3, r2
 80022b8:	0019      	movs	r1, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c2:	431a      	orrs	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022c8:	431a      	orrs	r2, r3
 80022ca:	4b31      	ldr	r3, [pc, #196]	@ (8002390 <HAL_RCC_OscConfig+0x79c>)
 80022cc:	430a      	orrs	r2, r1
 80022ce:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022d0:	4b2f      	ldr	r3, [pc, #188]	@ (8002390 <HAL_RCC_OscConfig+0x79c>)
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	4b2e      	ldr	r3, [pc, #184]	@ (8002390 <HAL_RCC_OscConfig+0x79c>)
 80022d6:	2180      	movs	r1, #128	@ 0x80
 80022d8:	0449      	lsls	r1, r1, #17
 80022da:	430a      	orrs	r2, r1
 80022dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022de:	f7fe fe57 	bl	8000f90 <HAL_GetTick>
 80022e2:	0003      	movs	r3, r0
 80022e4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80022e6:	e008      	b.n	80022fa <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022e8:	f7fe fe52 	bl	8000f90 <HAL_GetTick>
 80022ec:	0002      	movs	r2, r0
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e045      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80022fa:	4b25      	ldr	r3, [pc, #148]	@ (8002390 <HAL_RCC_OscConfig+0x79c>)
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	2380      	movs	r3, #128	@ 0x80
 8002300:	049b      	lsls	r3, r3, #18
 8002302:	4013      	ands	r3, r2
 8002304:	d0f0      	beq.n	80022e8 <HAL_RCC_OscConfig+0x6f4>
 8002306:	e03d      	b.n	8002384 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002308:	4b21      	ldr	r3, [pc, #132]	@ (8002390 <HAL_RCC_OscConfig+0x79c>)
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	4b20      	ldr	r3, [pc, #128]	@ (8002390 <HAL_RCC_OscConfig+0x79c>)
 800230e:	4922      	ldr	r1, [pc, #136]	@ (8002398 <HAL_RCC_OscConfig+0x7a4>)
 8002310:	400a      	ands	r2, r1
 8002312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002314:	f7fe fe3c 	bl	8000f90 <HAL_GetTick>
 8002318:	0003      	movs	r3, r0
 800231a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800231c:	e008      	b.n	8002330 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800231e:	f7fe fe37 	bl	8000f90 <HAL_GetTick>
 8002322:	0002      	movs	r2, r0
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b02      	cmp	r3, #2
 800232a:	d901      	bls.n	8002330 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e02a      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002330:	4b17      	ldr	r3, [pc, #92]	@ (8002390 <HAL_RCC_OscConfig+0x79c>)
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	2380      	movs	r3, #128	@ 0x80
 8002336:	049b      	lsls	r3, r3, #18
 8002338:	4013      	ands	r3, r2
 800233a:	d1f0      	bne.n	800231e <HAL_RCC_OscConfig+0x72a>
 800233c:	e022      	b.n	8002384 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002342:	2b01      	cmp	r3, #1
 8002344:	d101      	bne.n	800234a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e01d      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800234a:	4b11      	ldr	r3, [pc, #68]	@ (8002390 <HAL_RCC_OscConfig+0x79c>)
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	2380      	movs	r3, #128	@ 0x80
 8002354:	025b      	lsls	r3, r3, #9
 8002356:	401a      	ands	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800235c:	429a      	cmp	r2, r3
 800235e:	d10f      	bne.n	8002380 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	23f0      	movs	r3, #240	@ 0xf0
 8002364:	039b      	lsls	r3, r3, #14
 8002366:	401a      	ands	r2, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800236c:	429a      	cmp	r2, r3
 800236e:	d107      	bne.n	8002380 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	23c0      	movs	r3, #192	@ 0xc0
 8002374:	041b      	lsls	r3, r3, #16
 8002376:	401a      	ands	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800237c:	429a      	cmp	r2, r3
 800237e:	d001      	beq.n	8002384 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e000      	b.n	8002386 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002384:	2300      	movs	r3, #0
}
 8002386:	0018      	movs	r0, r3
 8002388:	46bd      	mov	sp, r7
 800238a:	b00a      	add	sp, #40	@ 0x28
 800238c:	bdb0      	pop	{r4, r5, r7, pc}
 800238e:	46c0      	nop			@ (mov r8, r8)
 8002390:	40021000 	.word	0x40021000
 8002394:	ff02ffff 	.word	0xff02ffff
 8002398:	feffffff 	.word	0xfeffffff

0800239c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800239c:	b5b0      	push	{r4, r5, r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d101      	bne.n	80023b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e128      	b.n	8002602 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023b0:	4b96      	ldr	r3, [pc, #600]	@ (800260c <HAL_RCC_ClockConfig+0x270>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2201      	movs	r2, #1
 80023b6:	4013      	ands	r3, r2
 80023b8:	683a      	ldr	r2, [r7, #0]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d91e      	bls.n	80023fc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023be:	4b93      	ldr	r3, [pc, #588]	@ (800260c <HAL_RCC_ClockConfig+0x270>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2201      	movs	r2, #1
 80023c4:	4393      	bics	r3, r2
 80023c6:	0019      	movs	r1, r3
 80023c8:	4b90      	ldr	r3, [pc, #576]	@ (800260c <HAL_RCC_ClockConfig+0x270>)
 80023ca:	683a      	ldr	r2, [r7, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80023d0:	f7fe fdde 	bl	8000f90 <HAL_GetTick>
 80023d4:	0003      	movs	r3, r0
 80023d6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d8:	e009      	b.n	80023ee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023da:	f7fe fdd9 	bl	8000f90 <HAL_GetTick>
 80023de:	0002      	movs	r2, r0
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	4a8a      	ldr	r2, [pc, #552]	@ (8002610 <HAL_RCC_ClockConfig+0x274>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d901      	bls.n	80023ee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e109      	b.n	8002602 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ee:	4b87      	ldr	r3, [pc, #540]	@ (800260c <HAL_RCC_ClockConfig+0x270>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2201      	movs	r2, #1
 80023f4:	4013      	ands	r3, r2
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d1ee      	bne.n	80023da <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2202      	movs	r2, #2
 8002402:	4013      	ands	r3, r2
 8002404:	d009      	beq.n	800241a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002406:	4b83      	ldr	r3, [pc, #524]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	22f0      	movs	r2, #240	@ 0xf0
 800240c:	4393      	bics	r3, r2
 800240e:	0019      	movs	r1, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689a      	ldr	r2, [r3, #8]
 8002414:	4b7f      	ldr	r3, [pc, #508]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 8002416:	430a      	orrs	r2, r1
 8002418:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2201      	movs	r2, #1
 8002420:	4013      	ands	r3, r2
 8002422:	d100      	bne.n	8002426 <HAL_RCC_ClockConfig+0x8a>
 8002424:	e089      	b.n	800253a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	2b02      	cmp	r3, #2
 800242c:	d107      	bne.n	800243e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800242e:	4b79      	ldr	r3, [pc, #484]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	2380      	movs	r3, #128	@ 0x80
 8002434:	029b      	lsls	r3, r3, #10
 8002436:	4013      	ands	r3, r2
 8002438:	d120      	bne.n	800247c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e0e1      	b.n	8002602 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	2b03      	cmp	r3, #3
 8002444:	d107      	bne.n	8002456 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002446:	4b73      	ldr	r3, [pc, #460]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	2380      	movs	r3, #128	@ 0x80
 800244c:	049b      	lsls	r3, r3, #18
 800244e:	4013      	ands	r3, r2
 8002450:	d114      	bne.n	800247c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e0d5      	b.n	8002602 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d106      	bne.n	800246c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800245e:	4b6d      	ldr	r3, [pc, #436]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2204      	movs	r2, #4
 8002464:	4013      	ands	r3, r2
 8002466:	d109      	bne.n	800247c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e0ca      	b.n	8002602 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800246c:	4b69      	ldr	r3, [pc, #420]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	2380      	movs	r3, #128	@ 0x80
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	4013      	ands	r3, r2
 8002476:	d101      	bne.n	800247c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e0c2      	b.n	8002602 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800247c:	4b65      	ldr	r3, [pc, #404]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	2203      	movs	r2, #3
 8002482:	4393      	bics	r3, r2
 8002484:	0019      	movs	r1, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685a      	ldr	r2, [r3, #4]
 800248a:	4b62      	ldr	r3, [pc, #392]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 800248c:	430a      	orrs	r2, r1
 800248e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002490:	f7fe fd7e 	bl	8000f90 <HAL_GetTick>
 8002494:	0003      	movs	r3, r0
 8002496:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	2b02      	cmp	r3, #2
 800249e:	d111      	bne.n	80024c4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80024a0:	e009      	b.n	80024b6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a2:	f7fe fd75 	bl	8000f90 <HAL_GetTick>
 80024a6:	0002      	movs	r2, r0
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	4a58      	ldr	r2, [pc, #352]	@ (8002610 <HAL_RCC_ClockConfig+0x274>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d901      	bls.n	80024b6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e0a5      	b.n	8002602 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80024b6:	4b57      	ldr	r3, [pc, #348]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	220c      	movs	r2, #12
 80024bc:	4013      	ands	r3, r2
 80024be:	2b08      	cmp	r3, #8
 80024c0:	d1ef      	bne.n	80024a2 <HAL_RCC_ClockConfig+0x106>
 80024c2:	e03a      	b.n	800253a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	2b03      	cmp	r3, #3
 80024ca:	d111      	bne.n	80024f0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024cc:	e009      	b.n	80024e2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ce:	f7fe fd5f 	bl	8000f90 <HAL_GetTick>
 80024d2:	0002      	movs	r2, r0
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	4a4d      	ldr	r2, [pc, #308]	@ (8002610 <HAL_RCC_ClockConfig+0x274>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e08f      	b.n	8002602 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024e2:	4b4c      	ldr	r3, [pc, #304]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	220c      	movs	r2, #12
 80024e8:	4013      	ands	r3, r2
 80024ea:	2b0c      	cmp	r3, #12
 80024ec:	d1ef      	bne.n	80024ce <HAL_RCC_ClockConfig+0x132>
 80024ee:	e024      	b.n	800253a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d11b      	bne.n	8002530 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80024f8:	e009      	b.n	800250e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024fa:	f7fe fd49 	bl	8000f90 <HAL_GetTick>
 80024fe:	0002      	movs	r2, r0
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	4a42      	ldr	r2, [pc, #264]	@ (8002610 <HAL_RCC_ClockConfig+0x274>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d901      	bls.n	800250e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e079      	b.n	8002602 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800250e:	4b41      	ldr	r3, [pc, #260]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	220c      	movs	r2, #12
 8002514:	4013      	ands	r3, r2
 8002516:	2b04      	cmp	r3, #4
 8002518:	d1ef      	bne.n	80024fa <HAL_RCC_ClockConfig+0x15e>
 800251a:	e00e      	b.n	800253a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800251c:	f7fe fd38 	bl	8000f90 <HAL_GetTick>
 8002520:	0002      	movs	r2, r0
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	4a3a      	ldr	r2, [pc, #232]	@ (8002610 <HAL_RCC_ClockConfig+0x274>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e068      	b.n	8002602 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002530:	4b38      	ldr	r3, [pc, #224]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	220c      	movs	r2, #12
 8002536:	4013      	ands	r3, r2
 8002538:	d1f0      	bne.n	800251c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800253a:	4b34      	ldr	r3, [pc, #208]	@ (800260c <HAL_RCC_ClockConfig+0x270>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2201      	movs	r2, #1
 8002540:	4013      	ands	r3, r2
 8002542:	683a      	ldr	r2, [r7, #0]
 8002544:	429a      	cmp	r2, r3
 8002546:	d21e      	bcs.n	8002586 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002548:	4b30      	ldr	r3, [pc, #192]	@ (800260c <HAL_RCC_ClockConfig+0x270>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2201      	movs	r2, #1
 800254e:	4393      	bics	r3, r2
 8002550:	0019      	movs	r1, r3
 8002552:	4b2e      	ldr	r3, [pc, #184]	@ (800260c <HAL_RCC_ClockConfig+0x270>)
 8002554:	683a      	ldr	r2, [r7, #0]
 8002556:	430a      	orrs	r2, r1
 8002558:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800255a:	f7fe fd19 	bl	8000f90 <HAL_GetTick>
 800255e:	0003      	movs	r3, r0
 8002560:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002562:	e009      	b.n	8002578 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002564:	f7fe fd14 	bl	8000f90 <HAL_GetTick>
 8002568:	0002      	movs	r2, r0
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	4a28      	ldr	r2, [pc, #160]	@ (8002610 <HAL_RCC_ClockConfig+0x274>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d901      	bls.n	8002578 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e044      	b.n	8002602 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002578:	4b24      	ldr	r3, [pc, #144]	@ (800260c <HAL_RCC_ClockConfig+0x270>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2201      	movs	r2, #1
 800257e:	4013      	ands	r3, r2
 8002580:	683a      	ldr	r2, [r7, #0]
 8002582:	429a      	cmp	r2, r3
 8002584:	d1ee      	bne.n	8002564 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2204      	movs	r2, #4
 800258c:	4013      	ands	r3, r2
 800258e:	d009      	beq.n	80025a4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002590:	4b20      	ldr	r3, [pc, #128]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	4a20      	ldr	r2, [pc, #128]	@ (8002618 <HAL_RCC_ClockConfig+0x27c>)
 8002596:	4013      	ands	r3, r2
 8002598:	0019      	movs	r1, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	68da      	ldr	r2, [r3, #12]
 800259e:	4b1d      	ldr	r3, [pc, #116]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 80025a0:	430a      	orrs	r2, r1
 80025a2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2208      	movs	r2, #8
 80025aa:	4013      	ands	r3, r2
 80025ac:	d00a      	beq.n	80025c4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025ae:	4b19      	ldr	r3, [pc, #100]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	4a1a      	ldr	r2, [pc, #104]	@ (800261c <HAL_RCC_ClockConfig+0x280>)
 80025b4:	4013      	ands	r3, r2
 80025b6:	0019      	movs	r1, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	00da      	lsls	r2, r3, #3
 80025be:	4b15      	ldr	r3, [pc, #84]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 80025c0:	430a      	orrs	r2, r1
 80025c2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80025c4:	f000 f832 	bl	800262c <HAL_RCC_GetSysClockFreq>
 80025c8:	0001      	movs	r1, r0
 80025ca:	4b12      	ldr	r3, [pc, #72]	@ (8002614 <HAL_RCC_ClockConfig+0x278>)
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	091b      	lsrs	r3, r3, #4
 80025d0:	220f      	movs	r2, #15
 80025d2:	4013      	ands	r3, r2
 80025d4:	4a12      	ldr	r2, [pc, #72]	@ (8002620 <HAL_RCC_ClockConfig+0x284>)
 80025d6:	5cd3      	ldrb	r3, [r2, r3]
 80025d8:	000a      	movs	r2, r1
 80025da:	40da      	lsrs	r2, r3
 80025dc:	4b11      	ldr	r3, [pc, #68]	@ (8002624 <HAL_RCC_ClockConfig+0x288>)
 80025de:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80025e0:	4b11      	ldr	r3, [pc, #68]	@ (8002628 <HAL_RCC_ClockConfig+0x28c>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	250b      	movs	r5, #11
 80025e6:	197c      	adds	r4, r7, r5
 80025e8:	0018      	movs	r0, r3
 80025ea:	f7fe fc8b 	bl	8000f04 <HAL_InitTick>
 80025ee:	0003      	movs	r3, r0
 80025f0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80025f2:	197b      	adds	r3, r7, r5
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d002      	beq.n	8002600 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80025fa:	197b      	adds	r3, r7, r5
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	e000      	b.n	8002602 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002600:	2300      	movs	r3, #0
}
 8002602:	0018      	movs	r0, r3
 8002604:	46bd      	mov	sp, r7
 8002606:	b004      	add	sp, #16
 8002608:	bdb0      	pop	{r4, r5, r7, pc}
 800260a:	46c0      	nop			@ (mov r8, r8)
 800260c:	40022000 	.word	0x40022000
 8002610:	00001388 	.word	0x00001388
 8002614:	40021000 	.word	0x40021000
 8002618:	fffff8ff 	.word	0xfffff8ff
 800261c:	ffffc7ff 	.word	0xffffc7ff
 8002620:	08005dcc 	.word	0x08005dcc
 8002624:	20000000 	.word	0x20000000
 8002628:	20000004 	.word	0x20000004

0800262c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002632:	4b3c      	ldr	r3, [pc, #240]	@ (8002724 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	220c      	movs	r2, #12
 800263c:	4013      	ands	r3, r2
 800263e:	2b0c      	cmp	r3, #12
 8002640:	d013      	beq.n	800266a <HAL_RCC_GetSysClockFreq+0x3e>
 8002642:	d85c      	bhi.n	80026fe <HAL_RCC_GetSysClockFreq+0xd2>
 8002644:	2b04      	cmp	r3, #4
 8002646:	d002      	beq.n	800264e <HAL_RCC_GetSysClockFreq+0x22>
 8002648:	2b08      	cmp	r3, #8
 800264a:	d00b      	beq.n	8002664 <HAL_RCC_GetSysClockFreq+0x38>
 800264c:	e057      	b.n	80026fe <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800264e:	4b35      	ldr	r3, [pc, #212]	@ (8002724 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2210      	movs	r2, #16
 8002654:	4013      	ands	r3, r2
 8002656:	d002      	beq.n	800265e <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002658:	4b33      	ldr	r3, [pc, #204]	@ (8002728 <HAL_RCC_GetSysClockFreq+0xfc>)
 800265a:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800265c:	e05d      	b.n	800271a <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800265e:	4b33      	ldr	r3, [pc, #204]	@ (800272c <HAL_RCC_GetSysClockFreq+0x100>)
 8002660:	613b      	str	r3, [r7, #16]
      break;
 8002662:	e05a      	b.n	800271a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002664:	4b32      	ldr	r3, [pc, #200]	@ (8002730 <HAL_RCC_GetSysClockFreq+0x104>)
 8002666:	613b      	str	r3, [r7, #16]
      break;
 8002668:	e057      	b.n	800271a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	0c9b      	lsrs	r3, r3, #18
 800266e:	220f      	movs	r2, #15
 8002670:	4013      	ands	r3, r2
 8002672:	4a30      	ldr	r2, [pc, #192]	@ (8002734 <HAL_RCC_GetSysClockFreq+0x108>)
 8002674:	5cd3      	ldrb	r3, [r2, r3]
 8002676:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	0d9b      	lsrs	r3, r3, #22
 800267c:	2203      	movs	r2, #3
 800267e:	4013      	ands	r3, r2
 8002680:	3301      	adds	r3, #1
 8002682:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002684:	4b27      	ldr	r3, [pc, #156]	@ (8002724 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002686:	68da      	ldr	r2, [r3, #12]
 8002688:	2380      	movs	r3, #128	@ 0x80
 800268a:	025b      	lsls	r3, r3, #9
 800268c:	4013      	ands	r3, r2
 800268e:	d00f      	beq.n	80026b0 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8002690:	68b9      	ldr	r1, [r7, #8]
 8002692:	000a      	movs	r2, r1
 8002694:	0152      	lsls	r2, r2, #5
 8002696:	1a52      	subs	r2, r2, r1
 8002698:	0193      	lsls	r3, r2, #6
 800269a:	1a9b      	subs	r3, r3, r2
 800269c:	00db      	lsls	r3, r3, #3
 800269e:	185b      	adds	r3, r3, r1
 80026a0:	025b      	lsls	r3, r3, #9
 80026a2:	6879      	ldr	r1, [r7, #4]
 80026a4:	0018      	movs	r0, r3
 80026a6:	f7fd fd41 	bl	800012c <__udivsi3>
 80026aa:	0003      	movs	r3, r0
 80026ac:	617b      	str	r3, [r7, #20]
 80026ae:	e023      	b.n	80026f8 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80026b0:	4b1c      	ldr	r3, [pc, #112]	@ (8002724 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2210      	movs	r2, #16
 80026b6:	4013      	ands	r3, r2
 80026b8:	d00f      	beq.n	80026da <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80026ba:	68b9      	ldr	r1, [r7, #8]
 80026bc:	000a      	movs	r2, r1
 80026be:	0152      	lsls	r2, r2, #5
 80026c0:	1a52      	subs	r2, r2, r1
 80026c2:	0193      	lsls	r3, r2, #6
 80026c4:	1a9b      	subs	r3, r3, r2
 80026c6:	00db      	lsls	r3, r3, #3
 80026c8:	185b      	adds	r3, r3, r1
 80026ca:	021b      	lsls	r3, r3, #8
 80026cc:	6879      	ldr	r1, [r7, #4]
 80026ce:	0018      	movs	r0, r3
 80026d0:	f7fd fd2c 	bl	800012c <__udivsi3>
 80026d4:	0003      	movs	r3, r0
 80026d6:	617b      	str	r3, [r7, #20]
 80026d8:	e00e      	b.n	80026f8 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80026da:	68b9      	ldr	r1, [r7, #8]
 80026dc:	000a      	movs	r2, r1
 80026de:	0152      	lsls	r2, r2, #5
 80026e0:	1a52      	subs	r2, r2, r1
 80026e2:	0193      	lsls	r3, r2, #6
 80026e4:	1a9b      	subs	r3, r3, r2
 80026e6:	00db      	lsls	r3, r3, #3
 80026e8:	185b      	adds	r3, r3, r1
 80026ea:	029b      	lsls	r3, r3, #10
 80026ec:	6879      	ldr	r1, [r7, #4]
 80026ee:	0018      	movs	r0, r3
 80026f0:	f7fd fd1c 	bl	800012c <__udivsi3>
 80026f4:	0003      	movs	r3, r0
 80026f6:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	613b      	str	r3, [r7, #16]
      break;
 80026fc:	e00d      	b.n	800271a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80026fe:	4b09      	ldr	r3, [pc, #36]	@ (8002724 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	0b5b      	lsrs	r3, r3, #13
 8002704:	2207      	movs	r2, #7
 8002706:	4013      	ands	r3, r2
 8002708:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	3301      	adds	r3, #1
 800270e:	2280      	movs	r2, #128	@ 0x80
 8002710:	0212      	lsls	r2, r2, #8
 8002712:	409a      	lsls	r2, r3
 8002714:	0013      	movs	r3, r2
 8002716:	613b      	str	r3, [r7, #16]
      break;
 8002718:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800271a:	693b      	ldr	r3, [r7, #16]
}
 800271c:	0018      	movs	r0, r3
 800271e:	46bd      	mov	sp, r7
 8002720:	b006      	add	sp, #24
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40021000 	.word	0x40021000
 8002728:	003d0900 	.word	0x003d0900
 800272c:	00f42400 	.word	0x00f42400
 8002730:	007a1200 	.word	0x007a1200
 8002734:	08005de4 	.word	0x08005de4

08002738 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800273c:	4b02      	ldr	r3, [pc, #8]	@ (8002748 <HAL_RCC_GetHCLKFreq+0x10>)
 800273e:	681b      	ldr	r3, [r3, #0]
}
 8002740:	0018      	movs	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	46c0      	nop			@ (mov r8, r8)
 8002748:	20000000 	.word	0x20000000

0800274c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002750:	f7ff fff2 	bl	8002738 <HAL_RCC_GetHCLKFreq>
 8002754:	0001      	movs	r1, r0
 8002756:	4b06      	ldr	r3, [pc, #24]	@ (8002770 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	0a1b      	lsrs	r3, r3, #8
 800275c:	2207      	movs	r2, #7
 800275e:	4013      	ands	r3, r2
 8002760:	4a04      	ldr	r2, [pc, #16]	@ (8002774 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002762:	5cd3      	ldrb	r3, [r2, r3]
 8002764:	40d9      	lsrs	r1, r3
 8002766:	000b      	movs	r3, r1
}
 8002768:	0018      	movs	r0, r3
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	46c0      	nop			@ (mov r8, r8)
 8002770:	40021000 	.word	0x40021000
 8002774:	08005ddc 	.word	0x08005ddc

08002778 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800277c:	f7ff ffdc 	bl	8002738 <HAL_RCC_GetHCLKFreq>
 8002780:	0001      	movs	r1, r0
 8002782:	4b06      	ldr	r3, [pc, #24]	@ (800279c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	0adb      	lsrs	r3, r3, #11
 8002788:	2207      	movs	r2, #7
 800278a:	4013      	ands	r3, r2
 800278c:	4a04      	ldr	r2, [pc, #16]	@ (80027a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800278e:	5cd3      	ldrb	r3, [r2, r3]
 8002790:	40d9      	lsrs	r1, r3
 8002792:	000b      	movs	r3, r1
}
 8002794:	0018      	movs	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	46c0      	nop			@ (mov r8, r8)
 800279c:	40021000 	.word	0x40021000
 80027a0:	08005ddc 	.word	0x08005ddc

080027a4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b086      	sub	sp, #24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80027ac:	2317      	movs	r3, #23
 80027ae:	18fb      	adds	r3, r7, r3
 80027b0:	2200      	movs	r2, #0
 80027b2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2220      	movs	r2, #32
 80027ba:	4013      	ands	r3, r2
 80027bc:	d106      	bne.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	2380      	movs	r3, #128	@ 0x80
 80027c4:	011b      	lsls	r3, r3, #4
 80027c6:	4013      	ands	r3, r2
 80027c8:	d100      	bne.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x28>
 80027ca:	e104      	b.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027cc:	4bb9      	ldr	r3, [pc, #740]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80027ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80027d0:	2380      	movs	r3, #128	@ 0x80
 80027d2:	055b      	lsls	r3, r3, #21
 80027d4:	4013      	ands	r3, r2
 80027d6:	d10a      	bne.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027d8:	4bb6      	ldr	r3, [pc, #728]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80027da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80027dc:	4bb5      	ldr	r3, [pc, #724]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80027de:	2180      	movs	r1, #128	@ 0x80
 80027e0:	0549      	lsls	r1, r1, #21
 80027e2:	430a      	orrs	r2, r1
 80027e4:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80027e6:	2317      	movs	r3, #23
 80027e8:	18fb      	adds	r3, r7, r3
 80027ea:	2201      	movs	r2, #1
 80027ec:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ee:	4bb2      	ldr	r3, [pc, #712]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	2380      	movs	r3, #128	@ 0x80
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	4013      	ands	r3, r2
 80027f8:	d11a      	bne.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027fa:	4baf      	ldr	r3, [pc, #700]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	4bae      	ldr	r3, [pc, #696]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002800:	2180      	movs	r1, #128	@ 0x80
 8002802:	0049      	lsls	r1, r1, #1
 8002804:	430a      	orrs	r2, r1
 8002806:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002808:	f7fe fbc2 	bl	8000f90 <HAL_GetTick>
 800280c:	0003      	movs	r3, r0
 800280e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002810:	e008      	b.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002812:	f7fe fbbd 	bl	8000f90 <HAL_GetTick>
 8002816:	0002      	movs	r2, r0
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	1ad3      	subs	r3, r2, r3
 800281c:	2b64      	cmp	r3, #100	@ 0x64
 800281e:	d901      	bls.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e143      	b.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002824:	4ba4      	ldr	r3, [pc, #656]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	2380      	movs	r3, #128	@ 0x80
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	4013      	ands	r3, r2
 800282e:	d0f0      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002830:	4ba0      	ldr	r3, [pc, #640]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	23c0      	movs	r3, #192	@ 0xc0
 8002836:	039b      	lsls	r3, r3, #14
 8002838:	4013      	ands	r3, r2
 800283a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	23c0      	movs	r3, #192	@ 0xc0
 8002842:	039b      	lsls	r3, r3, #14
 8002844:	4013      	ands	r3, r2
 8002846:	68fa      	ldr	r2, [r7, #12]
 8002848:	429a      	cmp	r2, r3
 800284a:	d107      	bne.n	800285c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689a      	ldr	r2, [r3, #8]
 8002850:	23c0      	movs	r3, #192	@ 0xc0
 8002852:	039b      	lsls	r3, r3, #14
 8002854:	4013      	ands	r3, r2
 8002856:	68fa      	ldr	r2, [r7, #12]
 8002858:	429a      	cmp	r2, r3
 800285a:	d013      	beq.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685a      	ldr	r2, [r3, #4]
 8002860:	23c0      	movs	r3, #192	@ 0xc0
 8002862:	029b      	lsls	r3, r3, #10
 8002864:	401a      	ands	r2, r3
 8002866:	23c0      	movs	r3, #192	@ 0xc0
 8002868:	029b      	lsls	r3, r3, #10
 800286a:	429a      	cmp	r2, r3
 800286c:	d10a      	bne.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800286e:	4b91      	ldr	r3, [pc, #580]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	2380      	movs	r3, #128	@ 0x80
 8002874:	029b      	lsls	r3, r3, #10
 8002876:	401a      	ands	r2, r3
 8002878:	2380      	movs	r3, #128	@ 0x80
 800287a:	029b      	lsls	r3, r3, #10
 800287c:	429a      	cmp	r2, r3
 800287e:	d101      	bne.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e113      	b.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002884:	4b8b      	ldr	r3, [pc, #556]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002886:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002888:	23c0      	movs	r3, #192	@ 0xc0
 800288a:	029b      	lsls	r3, r3, #10
 800288c:	4013      	ands	r3, r2
 800288e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d049      	beq.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685a      	ldr	r2, [r3, #4]
 800289a:	23c0      	movs	r3, #192	@ 0xc0
 800289c:	029b      	lsls	r3, r3, #10
 800289e:	4013      	ands	r3, r2
 80028a0:	68fa      	ldr	r2, [r7, #12]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d004      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2220      	movs	r2, #32
 80028ac:	4013      	ands	r3, r2
 80028ae:	d10d      	bne.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	23c0      	movs	r3, #192	@ 0xc0
 80028b6:	029b      	lsls	r3, r3, #10
 80028b8:	4013      	ands	r3, r2
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d034      	beq.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	2380      	movs	r3, #128	@ 0x80
 80028c6:	011b      	lsls	r3, r3, #4
 80028c8:	4013      	ands	r3, r2
 80028ca:	d02e      	beq.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80028cc:	4b79      	ldr	r3, [pc, #484]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028d0:	4a7a      	ldr	r2, [pc, #488]	@ (8002abc <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80028d2:	4013      	ands	r3, r2
 80028d4:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80028d6:	4b77      	ldr	r3, [pc, #476]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80028da:	4b76      	ldr	r3, [pc, #472]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028dc:	2180      	movs	r1, #128	@ 0x80
 80028de:	0309      	lsls	r1, r1, #12
 80028e0:	430a      	orrs	r2, r1
 80028e2:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80028e4:	4b73      	ldr	r3, [pc, #460]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028e6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80028e8:	4b72      	ldr	r3, [pc, #456]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028ea:	4975      	ldr	r1, [pc, #468]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80028ec:	400a      	ands	r2, r1
 80028ee:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80028f0:	4b70      	ldr	r3, [pc, #448]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028f2:	68fa      	ldr	r2, [r7, #12]
 80028f4:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80028f6:	68fa      	ldr	r2, [r7, #12]
 80028f8:	2380      	movs	r3, #128	@ 0x80
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	4013      	ands	r3, r2
 80028fe:	d014      	beq.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002900:	f7fe fb46 	bl	8000f90 <HAL_GetTick>
 8002904:	0003      	movs	r3, r0
 8002906:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002908:	e009      	b.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800290a:	f7fe fb41 	bl	8000f90 <HAL_GetTick>
 800290e:	0002      	movs	r2, r0
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	4a6b      	ldr	r2, [pc, #428]	@ (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d901      	bls.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e0c6      	b.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800291e:	4b65      	ldr	r3, [pc, #404]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002920:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002922:	2380      	movs	r3, #128	@ 0x80
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	4013      	ands	r3, r2
 8002928:	d0ef      	beq.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	2380      	movs	r3, #128	@ 0x80
 8002930:	011b      	lsls	r3, r3, #4
 8002932:	4013      	ands	r3, r2
 8002934:	d01f      	beq.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	689a      	ldr	r2, [r3, #8]
 800293a:	23c0      	movs	r3, #192	@ 0xc0
 800293c:	029b      	lsls	r3, r3, #10
 800293e:	401a      	ands	r2, r3
 8002940:	23c0      	movs	r3, #192	@ 0xc0
 8002942:	029b      	lsls	r3, r3, #10
 8002944:	429a      	cmp	r2, r3
 8002946:	d10c      	bne.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002948:	4b5a      	ldr	r3, [pc, #360]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a5e      	ldr	r2, [pc, #376]	@ (8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800294e:	4013      	ands	r3, r2
 8002950:	0019      	movs	r1, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	689a      	ldr	r2, [r3, #8]
 8002956:	23c0      	movs	r3, #192	@ 0xc0
 8002958:	039b      	lsls	r3, r3, #14
 800295a:	401a      	ands	r2, r3
 800295c:	4b55      	ldr	r3, [pc, #340]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800295e:	430a      	orrs	r2, r1
 8002960:	601a      	str	r2, [r3, #0]
 8002962:	4b54      	ldr	r3, [pc, #336]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002964:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	689a      	ldr	r2, [r3, #8]
 800296a:	23c0      	movs	r3, #192	@ 0xc0
 800296c:	029b      	lsls	r3, r3, #10
 800296e:	401a      	ands	r2, r3
 8002970:	4b50      	ldr	r3, [pc, #320]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002972:	430a      	orrs	r2, r1
 8002974:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2220      	movs	r2, #32
 800297c:	4013      	ands	r3, r2
 800297e:	d01f      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	685a      	ldr	r2, [r3, #4]
 8002984:	23c0      	movs	r3, #192	@ 0xc0
 8002986:	029b      	lsls	r3, r3, #10
 8002988:	401a      	ands	r2, r3
 800298a:	23c0      	movs	r3, #192	@ 0xc0
 800298c:	029b      	lsls	r3, r3, #10
 800298e:	429a      	cmp	r2, r3
 8002990:	d10c      	bne.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x208>
 8002992:	4b48      	ldr	r3, [pc, #288]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a4c      	ldr	r2, [pc, #304]	@ (8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8002998:	4013      	ands	r3, r2
 800299a:	0019      	movs	r1, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685a      	ldr	r2, [r3, #4]
 80029a0:	23c0      	movs	r3, #192	@ 0xc0
 80029a2:	039b      	lsls	r3, r3, #14
 80029a4:	401a      	ands	r2, r3
 80029a6:	4b43      	ldr	r3, [pc, #268]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029a8:	430a      	orrs	r2, r1
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	4b41      	ldr	r3, [pc, #260]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029ae:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	685a      	ldr	r2, [r3, #4]
 80029b4:	23c0      	movs	r3, #192	@ 0xc0
 80029b6:	029b      	lsls	r3, r3, #10
 80029b8:	401a      	ands	r2, r3
 80029ba:	4b3e      	ldr	r3, [pc, #248]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029bc:	430a      	orrs	r2, r1
 80029be:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80029c0:	2317      	movs	r3, #23
 80029c2:	18fb      	adds	r3, r7, r3
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d105      	bne.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029ca:	4b3a      	ldr	r3, [pc, #232]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80029ce:	4b39      	ldr	r3, [pc, #228]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029d0:	493e      	ldr	r1, [pc, #248]	@ (8002acc <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80029d2:	400a      	ands	r2, r1
 80029d4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2201      	movs	r2, #1
 80029dc:	4013      	ands	r3, r2
 80029de:	d009      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029e0:	4b34      	ldr	r3, [pc, #208]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e4:	2203      	movs	r2, #3
 80029e6:	4393      	bics	r3, r2
 80029e8:	0019      	movs	r1, r3
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68da      	ldr	r2, [r3, #12]
 80029ee:	4b31      	ldr	r3, [pc, #196]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029f0:	430a      	orrs	r2, r1
 80029f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2202      	movs	r2, #2
 80029fa:	4013      	ands	r3, r2
 80029fc:	d009      	beq.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029fe:	4b2d      	ldr	r3, [pc, #180]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a02:	220c      	movs	r2, #12
 8002a04:	4393      	bics	r3, r2
 8002a06:	0019      	movs	r1, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	691a      	ldr	r2, [r3, #16]
 8002a0c:	4b29      	ldr	r3, [pc, #164]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2204      	movs	r2, #4
 8002a18:	4013      	ands	r3, r2
 8002a1a:	d009      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a1c:	4b25      	ldr	r3, [pc, #148]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a20:	4a2b      	ldr	r2, [pc, #172]	@ (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8002a22:	4013      	ands	r3, r2
 8002a24:	0019      	movs	r1, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	695a      	ldr	r2, [r3, #20]
 8002a2a:	4b22      	ldr	r3, [pc, #136]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2208      	movs	r2, #8
 8002a36:	4013      	ands	r3, r2
 8002a38:	d009      	beq.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a3e:	4a25      	ldr	r2, [pc, #148]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a40:	4013      	ands	r3, r2
 8002a42:	0019      	movs	r1, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	699a      	ldr	r2, [r3, #24]
 8002a48:	4b1a      	ldr	r3, [pc, #104]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	2380      	movs	r3, #128	@ 0x80
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	4013      	ands	r3, r2
 8002a58:	d009      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a5a:	4b16      	ldr	r3, [pc, #88]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a5e:	4a17      	ldr	r2, [pc, #92]	@ (8002abc <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002a60:	4013      	ands	r3, r2
 8002a62:	0019      	movs	r1, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	69da      	ldr	r2, [r3, #28]
 8002a68:	4b12      	ldr	r3, [pc, #72]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2240      	movs	r2, #64	@ 0x40
 8002a74:	4013      	ands	r3, r2
 8002a76:	d009      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a78:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a7c:	4a16      	ldr	r2, [pc, #88]	@ (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002a7e:	4013      	ands	r3, r2
 8002a80:	0019      	movs	r1, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a86:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2280      	movs	r2, #128	@ 0x80
 8002a92:	4013      	ands	r3, r2
 8002a94:	d009      	beq.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002a96:	4b07      	ldr	r3, [pc, #28]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a9a:	4a10      	ldr	r2, [pc, #64]	@ (8002adc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	0019      	movs	r1, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a1a      	ldr	r2, [r3, #32]
 8002aa4:	4b03      	ldr	r3, [pc, #12]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002aaa:	2300      	movs	r3, #0
}
 8002aac:	0018      	movs	r0, r3
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	b006      	add	sp, #24
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	40007000 	.word	0x40007000
 8002abc:	fffcffff 	.word	0xfffcffff
 8002ac0:	fff7ffff 	.word	0xfff7ffff
 8002ac4:	00001388 	.word	0x00001388
 8002ac8:	ffcfffff 	.word	0xffcfffff
 8002acc:	efffffff 	.word	0xefffffff
 8002ad0:	fffff3ff 	.word	0xfffff3ff
 8002ad4:	ffffcfff 	.word	0xffffcfff
 8002ad8:	fbffffff 	.word	0xfbffffff
 8002adc:	fff3ffff 	.word	0xfff3ffff

08002ae0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e044      	b.n	8002b7c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d107      	bne.n	8002b0a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2278      	movs	r2, #120	@ 0x78
 8002afe:	2100      	movs	r1, #0
 8002b00:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	0018      	movs	r0, r3
 8002b06:	f7fe f845 	bl	8000b94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2224      	movs	r2, #36	@ 0x24
 8002b0e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	438a      	bics	r2, r1
 8002b1e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d003      	beq.n	8002b30 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	0018      	movs	r0, r3
 8002b2c:	f000 ffb4 	bl	8003a98 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	0018      	movs	r0, r3
 8002b34:	f000 fd12 	bl	800355c <UART_SetConfig>
 8002b38:	0003      	movs	r3, r0
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d101      	bne.n	8002b42 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e01c      	b.n	8002b7c <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	685a      	ldr	r2, [r3, #4]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	490d      	ldr	r1, [pc, #52]	@ (8002b84 <HAL_UART_Init+0xa4>)
 8002b4e:	400a      	ands	r2, r1
 8002b50:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	689a      	ldr	r2, [r3, #8]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	212a      	movs	r1, #42	@ 0x2a
 8002b5e:	438a      	bics	r2, r1
 8002b60:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	0018      	movs	r0, r3
 8002b76:	f001 f843 	bl	8003c00 <UART_CheckIdleState>
 8002b7a:	0003      	movs	r3, r0
}
 8002b7c:	0018      	movs	r0, r3
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	b002      	add	sp, #8
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	ffffb7ff 	.word	0xffffb7ff

08002b88 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b088      	sub	sp, #32
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	1dbb      	adds	r3, r7, #6
 8002b94:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b9a:	2b20      	cmp	r3, #32
 8002b9c:	d000      	beq.n	8002ba0 <HAL_UART_Transmit_DMA+0x18>
 8002b9e:	e077      	b.n	8002c90 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d003      	beq.n	8002bae <HAL_UART_Transmit_DMA+0x26>
 8002ba6:	1dbb      	adds	r3, r7, #6
 8002ba8:	881b      	ldrh	r3, [r3, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e06f      	b.n	8002c92 <HAL_UART_Transmit_DMA+0x10a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	689a      	ldr	r2, [r3, #8]
 8002bb6:	2380      	movs	r3, #128	@ 0x80
 8002bb8:	015b      	lsls	r3, r3, #5
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d109      	bne.n	8002bd2 <HAL_UART_Transmit_DMA+0x4a>
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d105      	bne.n	8002bd2 <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	4013      	ands	r3, r2
 8002bcc:	d001      	beq.n	8002bd2 <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e05f      	b.n	8002c92 <HAL_UART_Transmit_DMA+0x10a>
      }
    }

    huart->pTxBuffPtr  = pData;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	68ba      	ldr	r2, [r7, #8]
 8002bd6:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	1dba      	adds	r2, r7, #6
 8002bdc:	2150      	movs	r1, #80	@ 0x50
 8002bde:	8812      	ldrh	r2, [r2, #0]
 8002be0:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	1dba      	adds	r2, r7, #6
 8002be6:	2152      	movs	r1, #82	@ 0x52
 8002be8:	8812      	ldrh	r2, [r2, #0]
 8002bea:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2284      	movs	r2, #132	@ 0x84
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2221      	movs	r2, #33	@ 0x21
 8002bf8:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d027      	beq.n	8002c52 <HAL_UART_Transmit_DMA+0xca>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c06:	4a25      	ldr	r2, [pc, #148]	@ (8002c9c <HAL_UART_Transmit_DMA+0x114>)
 8002c08:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c0e:	4a24      	ldr	r2, [pc, #144]	@ (8002ca0 <HAL_UART_Transmit_DMA+0x118>)
 8002c10:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c16:	4a23      	ldr	r2, [pc, #140]	@ (8002ca4 <HAL_UART_Transmit_DMA+0x11c>)
 8002c18:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c1e:	2200      	movs	r2, #0
 8002c20:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c2a:	0019      	movs	r1, r3
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	3328      	adds	r3, #40	@ 0x28
 8002c32:	001a      	movs	r2, r3
 8002c34:	1dbb      	adds	r3, r7, #6
 8002c36:	881b      	ldrh	r3, [r3, #0]
 8002c38:	f7fe fb2e 	bl	8001298 <HAL_DMA_Start_IT>
 8002c3c:	1e03      	subs	r3, r0, #0
 8002c3e:	d008      	beq.n	8002c52 <HAL_UART_Transmit_DMA+0xca>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2284      	movs	r2, #132	@ 0x84
 8002c44:	2110      	movs	r1, #16
 8002c46:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2220      	movs	r2, #32
 8002c4c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e01f      	b.n	8002c92 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2240      	movs	r2, #64	@ 0x40
 8002c58:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c5a:	f3ef 8310 	mrs	r3, PRIMASK
 8002c5e:	613b      	str	r3, [r7, #16]
  return(result);
 8002c60:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002c62:	61fb      	str	r3, [r7, #28]
 8002c64:	2301      	movs	r3, #1
 8002c66:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	f383 8810 	msr	PRIMASK, r3
}
 8002c6e:	46c0      	nop			@ (mov r8, r8)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689a      	ldr	r2, [r3, #8]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2180      	movs	r1, #128	@ 0x80
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	609a      	str	r2, [r3, #8]
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	f383 8810 	msr	PRIMASK, r3
}
 8002c8a:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	e000      	b.n	8002c92 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002c90:	2302      	movs	r3, #2
  }
}
 8002c92:	0018      	movs	r0, r3
 8002c94:	46bd      	mov	sp, r7
 8002c96:	b008      	add	sp, #32
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	46c0      	nop			@ (mov r8, r8)
 8002c9c:	08004081 	.word	0x08004081
 8002ca0:	08004119 	.word	0x08004119
 8002ca4:	0800431f 	.word	0x0800431f

08002ca8 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b08a      	sub	sp, #40	@ 0x28
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cb0:	f3ef 8310 	mrs	r3, PRIMASK
 8002cb4:	617b      	str	r3, [r7, #20]
  return(result);
 8002cb6:	697b      	ldr	r3, [r7, #20]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002cb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cba:	2301      	movs	r3, #1
 8002cbc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	f383 8810 	msr	PRIMASK, r3
}
 8002cc4:	46c0      	nop			@ (mov r8, r8)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	21c0      	movs	r1, #192	@ 0xc0
 8002cd2:	438a      	bics	r2, r1
 8002cd4:	601a      	str	r2, [r3, #0]
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	f383 8810 	msr	PRIMASK, r3
}
 8002ce0:	46c0      	nop			@ (mov r8, r8)

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	2280      	movs	r2, #128	@ 0x80
 8002cea:	4013      	ands	r3, r2
 8002cec:	2b80      	cmp	r3, #128	@ 0x80
 8002cee:	d135      	bne.n	8002d5c <HAL_UART_AbortTransmit+0xb4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cf0:	f3ef 8310 	mrs	r3, PRIMASK
 8002cf4:	60bb      	str	r3, [r7, #8]
  return(result);
 8002cf6:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002cf8:	623b      	str	r3, [r7, #32]
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f383 8810 	msr	PRIMASK, r3
}
 8002d04:	46c0      	nop			@ (mov r8, r8)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2180      	movs	r1, #128	@ 0x80
 8002d12:	438a      	bics	r2, r1
 8002d14:	609a      	str	r2, [r3, #8]
 8002d16:	6a3b      	ldr	r3, [r7, #32]
 8002d18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	f383 8810 	msr	PRIMASK, r3
}
 8002d20:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d018      	beq.n	8002d5c <HAL_UART_AbortTransmit+0xb4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d2e:	2200      	movs	r2, #0
 8002d30:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d36:	0018      	movs	r0, r3
 8002d38:	f7fe fb14 	bl	8001364 <HAL_DMA_Abort>
 8002d3c:	1e03      	subs	r3, r0, #0
 8002d3e:	d00d      	beq.n	8002d5c <HAL_UART_AbortTransmit+0xb4>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d44:	0018      	movs	r0, r3
 8002d46:	f7fe fc42 	bl	80015ce <HAL_DMA_GetError>
 8002d4a:	0003      	movs	r3, r0
 8002d4c:	2b20      	cmp	r3, #32
 8002d4e:	d105      	bne.n	8002d5c <HAL_UART_AbortTransmit+0xb4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2284      	movs	r2, #132	@ 0x84
 8002d54:	2110      	movs	r1, #16
 8002d56:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e007      	b.n	8002d6c <HAL_UART_AbortTransmit+0xc4>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2252      	movs	r2, #82	@ 0x52
 8002d60:	2100      	movs	r1, #0
 8002d62:	5299      	strh	r1, [r3, r2]


  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2220      	movs	r2, #32
 8002d68:	67da      	str	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8002d6a:	2300      	movs	r3, #0
}
 8002d6c:	0018      	movs	r0, r3
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b00a      	add	sp, #40	@ 0x28
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b092      	sub	sp, #72	@ 0x48
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d7c:	f3ef 8310 	mrs	r3, PRIMASK
 8002d80:	623b      	str	r3, [r7, #32]
  return(result);
 8002d82:	6a3b      	ldr	r3, [r7, #32]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d84:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d86:	2301      	movs	r3, #1
 8002d88:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8c:	f383 8810 	msr	PRIMASK, r3
}
 8002d90:	46c0      	nop			@ (mov r8, r8)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	494b      	ldr	r1, [pc, #300]	@ (8002ecc <HAL_UART_AbortReceive+0x158>)
 8002d9e:	400a      	ands	r2, r1
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002da4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002da8:	f383 8810 	msr	PRIMASK, r3
}
 8002dac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dae:	f3ef 8310 	mrs	r3, PRIMASK
 8002db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8002db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002db6:	643b      	str	r3, [r7, #64]	@ 0x40
 8002db8:	2301      	movs	r3, #1
 8002dba:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dbe:	f383 8810 	msr	PRIMASK, r3
}
 8002dc2:	46c0      	nop			@ (mov r8, r8)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2101      	movs	r1, #1
 8002dd0:	438a      	bics	r2, r1
 8002dd2:	609a      	str	r2, [r3, #8]
 8002dd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002dd6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dda:	f383 8810 	msr	PRIMASK, r3
}
 8002dde:	46c0      	nop			@ (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d118      	bne.n	8002e1a <HAL_UART_AbortReceive+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002de8:	f3ef 8310 	mrs	r3, PRIMASK
 8002dec:	617b      	str	r3, [r7, #20]
  return(result);
 8002dee:	697b      	ldr	r3, [r7, #20]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8002df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002df2:	2301      	movs	r3, #1
 8002df4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	f383 8810 	msr	PRIMASK, r3
}
 8002dfc:	46c0      	nop			@ (mov r8, r8)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2110      	movs	r1, #16
 8002e0a:	438a      	bics	r2, r1
 8002e0c:	601a      	str	r2, [r3, #0]
 8002e0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e10:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	f383 8810 	msr	PRIMASK, r3
}
 8002e18:	46c0      	nop			@ (mov r8, r8)
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	2240      	movs	r2, #64	@ 0x40
 8002e22:	4013      	ands	r3, r2
 8002e24:	2b40      	cmp	r3, #64	@ 0x40
 8002e26:	d135      	bne.n	8002e94 <HAL_UART_AbortReceive+0x120>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e28:	f3ef 8310 	mrs	r3, PRIMASK
 8002e2c:	60bb      	str	r3, [r7, #8]
  return(result);
 8002e2e:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e30:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e32:	2301      	movs	r3, #1
 8002e34:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f383 8810 	msr	PRIMASK, r3
}
 8002e3c:	46c0      	nop			@ (mov r8, r8)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2140      	movs	r1, #64	@ 0x40
 8002e4a:	438a      	bics	r2, r1
 8002e4c:	609a      	str	r2, [r3, #8]
 8002e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e50:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	f383 8810 	msr	PRIMASK, r3
}
 8002e58:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d018      	beq.n	8002e94 <HAL_UART_AbortReceive+0x120>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e66:	2200      	movs	r2, #0
 8002e68:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e6e:	0018      	movs	r0, r3
 8002e70:	f7fe fa78 	bl	8001364 <HAL_DMA_Abort>
 8002e74:	1e03      	subs	r3, r0, #0
 8002e76:	d00d      	beq.n	8002e94 <HAL_UART_AbortReceive+0x120>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e7c:	0018      	movs	r0, r3
 8002e7e:	f7fe fba6 	bl	80015ce <HAL_DMA_GetError>
 8002e82:	0003      	movs	r3, r0
 8002e84:	2b20      	cmp	r3, #32
 8002e86:	d105      	bne.n	8002e94 <HAL_UART_AbortReceive+0x120>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2284      	movs	r2, #132	@ 0x84
 8002e8c:	2110      	movs	r1, #16
 8002e8e:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e017      	b.n	8002ec4 <HAL_UART_AbortReceive+0x150>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	225a      	movs	r2, #90	@ 0x5a
 8002e98:	2100      	movs	r1, #0
 8002e9a:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	220f      	movs	r2, #15
 8002ea2:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	699a      	ldr	r2, [r3, #24]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2108      	movs	r1, #8
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2280      	movs	r2, #128	@ 0x80
 8002eb8:	2120      	movs	r1, #32
 8002eba:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	661a      	str	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	0018      	movs	r0, r3
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	b012      	add	sp, #72	@ 0x48
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	fffffedf 	.word	0xfffffedf

08002ed0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002ed0:	b590      	push	{r4, r7, lr}
 8002ed2:	b0ab      	sub	sp, #172	@ 0xac
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	22a4      	movs	r2, #164	@ 0xa4
 8002ee0:	18b9      	adds	r1, r7, r2
 8002ee2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	20a0      	movs	r0, #160	@ 0xa0
 8002eec:	1839      	adds	r1, r7, r0
 8002eee:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	219c      	movs	r1, #156	@ 0x9c
 8002ef8:	1879      	adds	r1, r7, r1
 8002efa:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002efc:	0011      	movs	r1, r2
 8002efe:	18bb      	adds	r3, r7, r2
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a99      	ldr	r2, [pc, #612]	@ (8003168 <HAL_UART_IRQHandler+0x298>)
 8002f04:	4013      	ands	r3, r2
 8002f06:	2298      	movs	r2, #152	@ 0x98
 8002f08:	18bc      	adds	r4, r7, r2
 8002f0a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002f0c:	18bb      	adds	r3, r7, r2
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d114      	bne.n	8002f3e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002f14:	187b      	adds	r3, r7, r1
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2220      	movs	r2, #32
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	d00f      	beq.n	8002f3e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002f1e:	183b      	adds	r3, r7, r0
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2220      	movs	r2, #32
 8002f24:	4013      	ands	r3, r2
 8002f26:	d00a      	beq.n	8002f3e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d100      	bne.n	8002f32 <HAL_UART_IRQHandler+0x62>
 8002f30:	e2be      	b.n	80034b0 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	0010      	movs	r0, r2
 8002f3a:	4798      	blx	r3
      }
      return;
 8002f3c:	e2b8      	b.n	80034b0 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002f3e:	2398      	movs	r3, #152	@ 0x98
 8002f40:	18fb      	adds	r3, r7, r3
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d100      	bne.n	8002f4a <HAL_UART_IRQHandler+0x7a>
 8002f48:	e114      	b.n	8003174 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002f4a:	239c      	movs	r3, #156	@ 0x9c
 8002f4c:	18fb      	adds	r3, r7, r3
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2201      	movs	r2, #1
 8002f52:	4013      	ands	r3, r2
 8002f54:	d106      	bne.n	8002f64 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002f56:	23a0      	movs	r3, #160	@ 0xa0
 8002f58:	18fb      	adds	r3, r7, r3
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a83      	ldr	r2, [pc, #524]	@ (800316c <HAL_UART_IRQHandler+0x29c>)
 8002f5e:	4013      	ands	r3, r2
 8002f60:	d100      	bne.n	8002f64 <HAL_UART_IRQHandler+0x94>
 8002f62:	e107      	b.n	8003174 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002f64:	23a4      	movs	r3, #164	@ 0xa4
 8002f66:	18fb      	adds	r3, r7, r3
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	d012      	beq.n	8002f96 <HAL_UART_IRQHandler+0xc6>
 8002f70:	23a0      	movs	r3, #160	@ 0xa0
 8002f72:	18fb      	adds	r3, r7, r3
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	2380      	movs	r3, #128	@ 0x80
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	d00b      	beq.n	8002f96 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	2201      	movs	r2, #1
 8002f84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2284      	movs	r2, #132	@ 0x84
 8002f8a:	589b      	ldr	r3, [r3, r2]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2184      	movs	r1, #132	@ 0x84
 8002f94:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f96:	23a4      	movs	r3, #164	@ 0xa4
 8002f98:	18fb      	adds	r3, r7, r3
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2202      	movs	r2, #2
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	d011      	beq.n	8002fc6 <HAL_UART_IRQHandler+0xf6>
 8002fa2:	239c      	movs	r3, #156	@ 0x9c
 8002fa4:	18fb      	adds	r3, r7, r3
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	4013      	ands	r3, r2
 8002fac:	d00b      	beq.n	8002fc6 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2202      	movs	r2, #2
 8002fb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2284      	movs	r2, #132	@ 0x84
 8002fba:	589b      	ldr	r3, [r3, r2]
 8002fbc:	2204      	movs	r2, #4
 8002fbe:	431a      	orrs	r2, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2184      	movs	r1, #132	@ 0x84
 8002fc4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002fc6:	23a4      	movs	r3, #164	@ 0xa4
 8002fc8:	18fb      	adds	r3, r7, r3
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2204      	movs	r2, #4
 8002fce:	4013      	ands	r3, r2
 8002fd0:	d011      	beq.n	8002ff6 <HAL_UART_IRQHandler+0x126>
 8002fd2:	239c      	movs	r3, #156	@ 0x9c
 8002fd4:	18fb      	adds	r3, r7, r3
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	4013      	ands	r3, r2
 8002fdc:	d00b      	beq.n	8002ff6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2204      	movs	r2, #4
 8002fe4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2284      	movs	r2, #132	@ 0x84
 8002fea:	589b      	ldr	r3, [r3, r2]
 8002fec:	2202      	movs	r2, #2
 8002fee:	431a      	orrs	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2184      	movs	r1, #132	@ 0x84
 8002ff4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002ff6:	23a4      	movs	r3, #164	@ 0xa4
 8002ff8:	18fb      	adds	r3, r7, r3
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2208      	movs	r2, #8
 8002ffe:	4013      	ands	r3, r2
 8003000:	d017      	beq.n	8003032 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003002:	23a0      	movs	r3, #160	@ 0xa0
 8003004:	18fb      	adds	r3, r7, r3
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2220      	movs	r2, #32
 800300a:	4013      	ands	r3, r2
 800300c:	d105      	bne.n	800301a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800300e:	239c      	movs	r3, #156	@ 0x9c
 8003010:	18fb      	adds	r3, r7, r3
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2201      	movs	r2, #1
 8003016:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003018:	d00b      	beq.n	8003032 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	2208      	movs	r2, #8
 8003020:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2284      	movs	r2, #132	@ 0x84
 8003026:	589b      	ldr	r3, [r3, r2]
 8003028:	2208      	movs	r2, #8
 800302a:	431a      	orrs	r2, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2184      	movs	r1, #132	@ 0x84
 8003030:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003032:	23a4      	movs	r3, #164	@ 0xa4
 8003034:	18fb      	adds	r3, r7, r3
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	2380      	movs	r3, #128	@ 0x80
 800303a:	011b      	lsls	r3, r3, #4
 800303c:	4013      	ands	r3, r2
 800303e:	d013      	beq.n	8003068 <HAL_UART_IRQHandler+0x198>
 8003040:	23a0      	movs	r3, #160	@ 0xa0
 8003042:	18fb      	adds	r3, r7, r3
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	2380      	movs	r3, #128	@ 0x80
 8003048:	04db      	lsls	r3, r3, #19
 800304a:	4013      	ands	r3, r2
 800304c:	d00c      	beq.n	8003068 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2280      	movs	r2, #128	@ 0x80
 8003054:	0112      	lsls	r2, r2, #4
 8003056:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2284      	movs	r2, #132	@ 0x84
 800305c:	589b      	ldr	r3, [r3, r2]
 800305e:	2220      	movs	r2, #32
 8003060:	431a      	orrs	r2, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2184      	movs	r1, #132	@ 0x84
 8003066:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2284      	movs	r2, #132	@ 0x84
 800306c:	589b      	ldr	r3, [r3, r2]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d100      	bne.n	8003074 <HAL_UART_IRQHandler+0x1a4>
 8003072:	e21f      	b.n	80034b4 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003074:	23a4      	movs	r3, #164	@ 0xa4
 8003076:	18fb      	adds	r3, r7, r3
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2220      	movs	r2, #32
 800307c:	4013      	ands	r3, r2
 800307e:	d00e      	beq.n	800309e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003080:	23a0      	movs	r3, #160	@ 0xa0
 8003082:	18fb      	adds	r3, r7, r3
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	2220      	movs	r2, #32
 8003088:	4013      	ands	r3, r2
 800308a:	d008      	beq.n	800309e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003090:	2b00      	cmp	r3, #0
 8003092:	d004      	beq.n	800309e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	0010      	movs	r0, r2
 800309c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2284      	movs	r2, #132	@ 0x84
 80030a2:	589b      	ldr	r3, [r3, r2]
 80030a4:	2194      	movs	r1, #148	@ 0x94
 80030a6:	187a      	adds	r2, r7, r1
 80030a8:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	2240      	movs	r2, #64	@ 0x40
 80030b2:	4013      	ands	r3, r2
 80030b4:	2b40      	cmp	r3, #64	@ 0x40
 80030b6:	d004      	beq.n	80030c2 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80030b8:	187b      	adds	r3, r7, r1
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2228      	movs	r2, #40	@ 0x28
 80030be:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80030c0:	d047      	beq.n	8003152 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	0018      	movs	r0, r3
 80030c6:	f000 ff77 	bl	8003fb8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	2240      	movs	r2, #64	@ 0x40
 80030d2:	4013      	ands	r3, r2
 80030d4:	2b40      	cmp	r3, #64	@ 0x40
 80030d6:	d137      	bne.n	8003148 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030d8:	f3ef 8310 	mrs	r3, PRIMASK
 80030dc:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80030de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030e0:	2090      	movs	r0, #144	@ 0x90
 80030e2:	183a      	adds	r2, r7, r0
 80030e4:	6013      	str	r3, [r2, #0]
 80030e6:	2301      	movs	r3, #1
 80030e8:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80030ec:	f383 8810 	msr	PRIMASK, r3
}
 80030f0:	46c0      	nop			@ (mov r8, r8)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2140      	movs	r1, #64	@ 0x40
 80030fe:	438a      	bics	r2, r1
 8003100:	609a      	str	r2, [r3, #8]
 8003102:	183b      	adds	r3, r7, r0
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003108:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800310a:	f383 8810 	msr	PRIMASK, r3
}
 800310e:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003114:	2b00      	cmp	r3, #0
 8003116:	d012      	beq.n	800313e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800311c:	4a14      	ldr	r2, [pc, #80]	@ (8003170 <HAL_UART_IRQHandler+0x2a0>)
 800311e:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003124:	0018      	movs	r0, r3
 8003126:	f7fe f95d 	bl	80013e4 <HAL_DMA_Abort_IT>
 800312a:	1e03      	subs	r3, r0, #0
 800312c:	d01a      	beq.n	8003164 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003132:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003138:	0018      	movs	r0, r3
 800313a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800313c:	e012      	b.n	8003164 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	0018      	movs	r0, r3
 8003142:	f000 f9e5 	bl	8003510 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003146:	e00d      	b.n	8003164 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	0018      	movs	r0, r3
 800314c:	f000 f9e0 	bl	8003510 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003150:	e008      	b.n	8003164 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	0018      	movs	r0, r3
 8003156:	f000 f9db 	bl	8003510 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2284      	movs	r2, #132	@ 0x84
 800315e:	2100      	movs	r1, #0
 8003160:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003162:	e1a7      	b.n	80034b4 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003164:	46c0      	nop			@ (mov r8, r8)
    return;
 8003166:	e1a5      	b.n	80034b4 <HAL_UART_IRQHandler+0x5e4>
 8003168:	0000080f 	.word	0x0000080f
 800316c:	04000120 	.word	0x04000120
 8003170:	080043a3 	.word	0x080043a3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003178:	2b01      	cmp	r3, #1
 800317a:	d000      	beq.n	800317e <HAL_UART_IRQHandler+0x2ae>
 800317c:	e159      	b.n	8003432 <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800317e:	23a4      	movs	r3, #164	@ 0xa4
 8003180:	18fb      	adds	r3, r7, r3
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2210      	movs	r2, #16
 8003186:	4013      	ands	r3, r2
 8003188:	d100      	bne.n	800318c <HAL_UART_IRQHandler+0x2bc>
 800318a:	e152      	b.n	8003432 <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800318c:	23a0      	movs	r3, #160	@ 0xa0
 800318e:	18fb      	adds	r3, r7, r3
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	2210      	movs	r2, #16
 8003194:	4013      	ands	r3, r2
 8003196:	d100      	bne.n	800319a <HAL_UART_IRQHandler+0x2ca>
 8003198:	e14b      	b.n	8003432 <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2210      	movs	r2, #16
 80031a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	2240      	movs	r2, #64	@ 0x40
 80031aa:	4013      	ands	r3, r2
 80031ac:	2b40      	cmp	r3, #64	@ 0x40
 80031ae:	d000      	beq.n	80031b2 <HAL_UART_IRQHandler+0x2e2>
 80031b0:	e0bf      	b.n	8003332 <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	217e      	movs	r1, #126	@ 0x7e
 80031bc:	187b      	adds	r3, r7, r1
 80031be:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80031c0:	187b      	adds	r3, r7, r1
 80031c2:	881b      	ldrh	r3, [r3, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d100      	bne.n	80031ca <HAL_UART_IRQHandler+0x2fa>
 80031c8:	e095      	b.n	80032f6 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2258      	movs	r2, #88	@ 0x58
 80031ce:	5a9b      	ldrh	r3, [r3, r2]
 80031d0:	187a      	adds	r2, r7, r1
 80031d2:	8812      	ldrh	r2, [r2, #0]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d300      	bcc.n	80031da <HAL_UART_IRQHandler+0x30a>
 80031d8:	e08d      	b.n	80032f6 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	187a      	adds	r2, r7, r1
 80031de:	215a      	movs	r1, #90	@ 0x5a
 80031e0:	8812      	ldrh	r2, [r2, #0]
 80031e2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2220      	movs	r2, #32
 80031ee:	4013      	ands	r3, r2
 80031f0:	d16f      	bne.n	80032d2 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031f2:	f3ef 8310 	mrs	r3, PRIMASK
 80031f6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80031f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80031fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80031fc:	2301      	movs	r3, #1
 80031fe:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003202:	f383 8810 	msr	PRIMASK, r3
}
 8003206:	46c0      	nop			@ (mov r8, r8)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	49ad      	ldr	r1, [pc, #692]	@ (80034c8 <HAL_UART_IRQHandler+0x5f8>)
 8003214:	400a      	ands	r2, r1
 8003216:	601a      	str	r2, [r3, #0]
 8003218:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800321a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800321c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800321e:	f383 8810 	msr	PRIMASK, r3
}
 8003222:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003224:	f3ef 8310 	mrs	r3, PRIMASK
 8003228:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800322a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800322c:	677b      	str	r3, [r7, #116]	@ 0x74
 800322e:	2301      	movs	r3, #1
 8003230:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003232:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003234:	f383 8810 	msr	PRIMASK, r3
}
 8003238:	46c0      	nop			@ (mov r8, r8)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	689a      	ldr	r2, [r3, #8]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2101      	movs	r1, #1
 8003246:	438a      	bics	r2, r1
 8003248:	609a      	str	r2, [r3, #8]
 800324a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800324c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800324e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003250:	f383 8810 	msr	PRIMASK, r3
}
 8003254:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003256:	f3ef 8310 	mrs	r3, PRIMASK
 800325a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800325c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800325e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003260:	2301      	movs	r3, #1
 8003262:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003264:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003266:	f383 8810 	msr	PRIMASK, r3
}
 800326a:	46c0      	nop			@ (mov r8, r8)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689a      	ldr	r2, [r3, #8]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2140      	movs	r1, #64	@ 0x40
 8003278:	438a      	bics	r2, r1
 800327a:	609a      	str	r2, [r3, #8]
 800327c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800327e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003280:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003282:	f383 8810 	msr	PRIMASK, r3
}
 8003286:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2280      	movs	r2, #128	@ 0x80
 800328c:	2120      	movs	r1, #32
 800328e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003296:	f3ef 8310 	mrs	r3, PRIMASK
 800329a:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 800329c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800329e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032a0:	2301      	movs	r3, #1
 80032a2:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032a6:	f383 8810 	msr	PRIMASK, r3
}
 80032aa:	46c0      	nop			@ (mov r8, r8)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2110      	movs	r1, #16
 80032b8:	438a      	bics	r2, r1
 80032ba:	601a      	str	r2, [r3, #0]
 80032bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032be:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032c2:	f383 8810 	msr	PRIMASK, r3
}
 80032c6:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032cc:	0018      	movs	r0, r3
 80032ce:	f7fe f849 	bl	8001364 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2202      	movs	r2, #2
 80032d6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2258      	movs	r2, #88	@ 0x58
 80032dc:	5a9a      	ldrh	r2, [r3, r2]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	215a      	movs	r1, #90	@ 0x5a
 80032e2:	5a5b      	ldrh	r3, [r3, r1]
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	0011      	movs	r1, r2
 80032ee:	0018      	movs	r0, r3
 80032f0:	f7fd fa26 	bl	8000740 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80032f4:	e0e0      	b.n	80034b8 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2258      	movs	r2, #88	@ 0x58
 80032fa:	5a9b      	ldrh	r3, [r3, r2]
 80032fc:	227e      	movs	r2, #126	@ 0x7e
 80032fe:	18ba      	adds	r2, r7, r2
 8003300:	8812      	ldrh	r2, [r2, #0]
 8003302:	429a      	cmp	r2, r3
 8003304:	d000      	beq.n	8003308 <HAL_UART_IRQHandler+0x438>
 8003306:	e0d7      	b.n	80034b8 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2220      	movs	r2, #32
 8003312:	4013      	ands	r3, r2
 8003314:	2b20      	cmp	r3, #32
 8003316:	d000      	beq.n	800331a <HAL_UART_IRQHandler+0x44a>
 8003318:	e0ce      	b.n	80034b8 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2202      	movs	r2, #2
 800331e:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2258      	movs	r2, #88	@ 0x58
 8003324:	5a9a      	ldrh	r2, [r3, r2]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	0011      	movs	r1, r2
 800332a:	0018      	movs	r0, r3
 800332c:	f7fd fa08 	bl	8000740 <HAL_UARTEx_RxEventCallback>
      return;
 8003330:	e0c2      	b.n	80034b8 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2258      	movs	r2, #88	@ 0x58
 8003336:	5a99      	ldrh	r1, [r3, r2]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	225a      	movs	r2, #90	@ 0x5a
 800333c:	5a9b      	ldrh	r3, [r3, r2]
 800333e:	b29a      	uxth	r2, r3
 8003340:	208e      	movs	r0, #142	@ 0x8e
 8003342:	183b      	adds	r3, r7, r0
 8003344:	1a8a      	subs	r2, r1, r2
 8003346:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	225a      	movs	r2, #90	@ 0x5a
 800334c:	5a9b      	ldrh	r3, [r3, r2]
 800334e:	b29b      	uxth	r3, r3
 8003350:	2b00      	cmp	r3, #0
 8003352:	d100      	bne.n	8003356 <HAL_UART_IRQHandler+0x486>
 8003354:	e0b2      	b.n	80034bc <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8003356:	183b      	adds	r3, r7, r0
 8003358:	881b      	ldrh	r3, [r3, #0]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d100      	bne.n	8003360 <HAL_UART_IRQHandler+0x490>
 800335e:	e0ad      	b.n	80034bc <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003360:	f3ef 8310 	mrs	r3, PRIMASK
 8003364:	60fb      	str	r3, [r7, #12]
  return(result);
 8003366:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003368:	2488      	movs	r4, #136	@ 0x88
 800336a:	193a      	adds	r2, r7, r4
 800336c:	6013      	str	r3, [r2, #0]
 800336e:	2301      	movs	r3, #1
 8003370:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	f383 8810 	msr	PRIMASK, r3
}
 8003378:	46c0      	nop			@ (mov r8, r8)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4951      	ldr	r1, [pc, #324]	@ (80034cc <HAL_UART_IRQHandler+0x5fc>)
 8003386:	400a      	ands	r2, r1
 8003388:	601a      	str	r2, [r3, #0]
 800338a:	193b      	adds	r3, r7, r4
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	f383 8810 	msr	PRIMASK, r3
}
 8003396:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003398:	f3ef 8310 	mrs	r3, PRIMASK
 800339c:	61bb      	str	r3, [r7, #24]
  return(result);
 800339e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033a0:	2484      	movs	r4, #132	@ 0x84
 80033a2:	193a      	adds	r2, r7, r4
 80033a4:	6013      	str	r3, [r2, #0]
 80033a6:	2301      	movs	r3, #1
 80033a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	f383 8810 	msr	PRIMASK, r3
}
 80033b0:	46c0      	nop			@ (mov r8, r8)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	689a      	ldr	r2, [r3, #8]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2101      	movs	r1, #1
 80033be:	438a      	bics	r2, r1
 80033c0:	609a      	str	r2, [r3, #8]
 80033c2:	193b      	adds	r3, r7, r4
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033c8:	6a3b      	ldr	r3, [r7, #32]
 80033ca:	f383 8810 	msr	PRIMASK, r3
}
 80033ce:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2280      	movs	r2, #128	@ 0x80
 80033d4:	2120      	movs	r1, #32
 80033d6:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033e4:	f3ef 8310 	mrs	r3, PRIMASK
 80033e8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80033ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033ec:	2480      	movs	r4, #128	@ 0x80
 80033ee:	193a      	adds	r2, r7, r4
 80033f0:	6013      	str	r3, [r2, #0]
 80033f2:	2301      	movs	r3, #1
 80033f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033f8:	f383 8810 	msr	PRIMASK, r3
}
 80033fc:	46c0      	nop			@ (mov r8, r8)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2110      	movs	r1, #16
 800340a:	438a      	bics	r2, r1
 800340c:	601a      	str	r2, [r3, #0]
 800340e:	193b      	adds	r3, r7, r4
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003416:	f383 8810 	msr	PRIMASK, r3
}
 800341a:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2202      	movs	r2, #2
 8003420:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003422:	183b      	adds	r3, r7, r0
 8003424:	881a      	ldrh	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	0011      	movs	r1, r2
 800342a:	0018      	movs	r0, r3
 800342c:	f7fd f988 	bl	8000740 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003430:	e044      	b.n	80034bc <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003432:	23a4      	movs	r3, #164	@ 0xa4
 8003434:	18fb      	adds	r3, r7, r3
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	2380      	movs	r3, #128	@ 0x80
 800343a:	035b      	lsls	r3, r3, #13
 800343c:	4013      	ands	r3, r2
 800343e:	d010      	beq.n	8003462 <HAL_UART_IRQHandler+0x592>
 8003440:	239c      	movs	r3, #156	@ 0x9c
 8003442:	18fb      	adds	r3, r7, r3
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	2380      	movs	r3, #128	@ 0x80
 8003448:	03db      	lsls	r3, r3, #15
 800344a:	4013      	ands	r3, r2
 800344c:	d009      	beq.n	8003462 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2280      	movs	r2, #128	@ 0x80
 8003454:	0352      	lsls	r2, r2, #13
 8003456:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	0018      	movs	r0, r3
 800345c:	f000 ffdf 	bl	800441e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003460:	e02f      	b.n	80034c2 <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003462:	23a4      	movs	r3, #164	@ 0xa4
 8003464:	18fb      	adds	r3, r7, r3
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	2280      	movs	r2, #128	@ 0x80
 800346a:	4013      	ands	r3, r2
 800346c:	d00f      	beq.n	800348e <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800346e:	23a0      	movs	r3, #160	@ 0xa0
 8003470:	18fb      	adds	r3, r7, r3
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2280      	movs	r2, #128	@ 0x80
 8003476:	4013      	ands	r3, r2
 8003478:	d009      	beq.n	800348e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800347e:	2b00      	cmp	r3, #0
 8003480:	d01e      	beq.n	80034c0 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	0010      	movs	r0, r2
 800348a:	4798      	blx	r3
    }
    return;
 800348c:	e018      	b.n	80034c0 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800348e:	23a4      	movs	r3, #164	@ 0xa4
 8003490:	18fb      	adds	r3, r7, r3
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2240      	movs	r2, #64	@ 0x40
 8003496:	4013      	ands	r3, r2
 8003498:	d013      	beq.n	80034c2 <HAL_UART_IRQHandler+0x5f2>
 800349a:	23a0      	movs	r3, #160	@ 0xa0
 800349c:	18fb      	adds	r3, r7, r3
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2240      	movs	r2, #64	@ 0x40
 80034a2:	4013      	ands	r3, r2
 80034a4:	d00d      	beq.n	80034c2 <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	0018      	movs	r0, r3
 80034aa:	f000 ff8d 	bl	80043c8 <UART_EndTransmit_IT>
    return;
 80034ae:	e008      	b.n	80034c2 <HAL_UART_IRQHandler+0x5f2>
      return;
 80034b0:	46c0      	nop			@ (mov r8, r8)
 80034b2:	e006      	b.n	80034c2 <HAL_UART_IRQHandler+0x5f2>
    return;
 80034b4:	46c0      	nop			@ (mov r8, r8)
 80034b6:	e004      	b.n	80034c2 <HAL_UART_IRQHandler+0x5f2>
      return;
 80034b8:	46c0      	nop			@ (mov r8, r8)
 80034ba:	e002      	b.n	80034c2 <HAL_UART_IRQHandler+0x5f2>
      return;
 80034bc:	46c0      	nop			@ (mov r8, r8)
 80034be:	e000      	b.n	80034c2 <HAL_UART_IRQHandler+0x5f2>
    return;
 80034c0:	46c0      	nop			@ (mov r8, r8)
  }

}
 80034c2:	46bd      	mov	sp, r7
 80034c4:	b02b      	add	sp, #172	@ 0xac
 80034c6:	bd90      	pop	{r4, r7, pc}
 80034c8:	fffffeff 	.word	0xfffffeff
 80034cc:	fffffedf 	.word	0xfffffedf

080034d0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80034d8:	46c0      	nop			@ (mov r8, r8)
 80034da:	46bd      	mov	sp, r7
 80034dc:	b002      	add	sp, #8
 80034de:	bd80      	pop	{r7, pc}

080034e0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80034e8:	46c0      	nop			@ (mov r8, r8)
 80034ea:	46bd      	mov	sp, r7
 80034ec:	b002      	add	sp, #8
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80034f8:	46c0      	nop			@ (mov r8, r8)
 80034fa:	46bd      	mov	sp, r7
 80034fc:	b002      	add	sp, #8
 80034fe:	bd80      	pop	{r7, pc}

08003500 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003508:	46c0      	nop			@ (mov r8, r8)
 800350a:	46bd      	mov	sp, r7
 800350c:	b002      	add	sp, #8
 800350e:	bd80      	pop	{r7, pc}

08003510 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003518:	46c0      	nop			@ (mov r8, r8)
 800351a:	46bd      	mov	sp, r7
 800351c:	b002      	add	sp, #8
 800351e:	bd80      	pop	{r7, pc}

08003520 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800352c:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2280      	movs	r2, #128	@ 0x80
 8003532:	589b      	ldr	r3, [r3, r2]
 8003534:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8003536:	68fa      	ldr	r2, [r7, #12]
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	4313      	orrs	r3, r2
}
 800353c:	0018      	movs	r0, r3
 800353e:	46bd      	mov	sp, r7
 8003540:	b004      	add	sp, #16
 8003542:	bd80      	pop	{r7, pc}

08003544 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2284      	movs	r2, #132	@ 0x84
 8003550:	589b      	ldr	r3, [r3, r2]
}
 8003552:	0018      	movs	r0, r3
 8003554:	46bd      	mov	sp, r7
 8003556:	b002      	add	sp, #8
 8003558:	bd80      	pop	{r7, pc}
	...

0800355c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800355c:	b5b0      	push	{r4, r5, r7, lr}
 800355e:	b08e      	sub	sp, #56	@ 0x38
 8003560:	af00      	add	r7, sp, #0
 8003562:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003564:	231a      	movs	r3, #26
 8003566:	2218      	movs	r2, #24
 8003568:	189b      	adds	r3, r3, r2
 800356a:	19db      	adds	r3, r3, r7
 800356c:	2200      	movs	r2, #0
 800356e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	689a      	ldr	r2, [r3, #8]
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	431a      	orrs	r2, r3
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	431a      	orrs	r2, r3
 8003580:	69fb      	ldr	r3, [r7, #28]
 8003582:	69db      	ldr	r3, [r3, #28]
 8003584:	4313      	orrs	r3, r2
 8003586:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4ac3      	ldr	r2, [pc, #780]	@ (800389c <UART_SetConfig+0x340>)
 8003590:	4013      	ands	r3, r2
 8003592:	0019      	movs	r1, r3
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800359a:	430a      	orrs	r2, r1
 800359c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	4abe      	ldr	r2, [pc, #760]	@ (80038a0 <UART_SetConfig+0x344>)
 80035a6:	4013      	ands	r3, r2
 80035a8:	0019      	movs	r1, r3
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	68da      	ldr	r2, [r3, #12]
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	430a      	orrs	r2, r1
 80035b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	699b      	ldr	r3, [r3, #24]
 80035ba:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4ab8      	ldr	r2, [pc, #736]	@ (80038a4 <UART_SetConfig+0x348>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d004      	beq.n	80035d0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	6a1b      	ldr	r3, [r3, #32]
 80035ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80035cc:	4313      	orrs	r3, r2
 80035ce:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	4ab4      	ldr	r2, [pc, #720]	@ (80038a8 <UART_SetConfig+0x34c>)
 80035d8:	4013      	ands	r3, r2
 80035da:	0019      	movs	r1, r3
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80035e2:	430a      	orrs	r2, r1
 80035e4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4ab0      	ldr	r2, [pc, #704]	@ (80038ac <UART_SetConfig+0x350>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d131      	bne.n	8003654 <UART_SetConfig+0xf8>
 80035f0:	4baf      	ldr	r3, [pc, #700]	@ (80038b0 <UART_SetConfig+0x354>)
 80035f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035f4:	2203      	movs	r2, #3
 80035f6:	4013      	ands	r3, r2
 80035f8:	2b03      	cmp	r3, #3
 80035fa:	d01d      	beq.n	8003638 <UART_SetConfig+0xdc>
 80035fc:	d823      	bhi.n	8003646 <UART_SetConfig+0xea>
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d00c      	beq.n	800361c <UART_SetConfig+0xc0>
 8003602:	d820      	bhi.n	8003646 <UART_SetConfig+0xea>
 8003604:	2b00      	cmp	r3, #0
 8003606:	d002      	beq.n	800360e <UART_SetConfig+0xb2>
 8003608:	2b01      	cmp	r3, #1
 800360a:	d00e      	beq.n	800362a <UART_SetConfig+0xce>
 800360c:	e01b      	b.n	8003646 <UART_SetConfig+0xea>
 800360e:	231b      	movs	r3, #27
 8003610:	2218      	movs	r2, #24
 8003612:	189b      	adds	r3, r3, r2
 8003614:	19db      	adds	r3, r3, r7
 8003616:	2201      	movs	r2, #1
 8003618:	701a      	strb	r2, [r3, #0]
 800361a:	e0b4      	b.n	8003786 <UART_SetConfig+0x22a>
 800361c:	231b      	movs	r3, #27
 800361e:	2218      	movs	r2, #24
 8003620:	189b      	adds	r3, r3, r2
 8003622:	19db      	adds	r3, r3, r7
 8003624:	2202      	movs	r2, #2
 8003626:	701a      	strb	r2, [r3, #0]
 8003628:	e0ad      	b.n	8003786 <UART_SetConfig+0x22a>
 800362a:	231b      	movs	r3, #27
 800362c:	2218      	movs	r2, #24
 800362e:	189b      	adds	r3, r3, r2
 8003630:	19db      	adds	r3, r3, r7
 8003632:	2204      	movs	r2, #4
 8003634:	701a      	strb	r2, [r3, #0]
 8003636:	e0a6      	b.n	8003786 <UART_SetConfig+0x22a>
 8003638:	231b      	movs	r3, #27
 800363a:	2218      	movs	r2, #24
 800363c:	189b      	adds	r3, r3, r2
 800363e:	19db      	adds	r3, r3, r7
 8003640:	2208      	movs	r2, #8
 8003642:	701a      	strb	r2, [r3, #0]
 8003644:	e09f      	b.n	8003786 <UART_SetConfig+0x22a>
 8003646:	231b      	movs	r3, #27
 8003648:	2218      	movs	r2, #24
 800364a:	189b      	adds	r3, r3, r2
 800364c:	19db      	adds	r3, r3, r7
 800364e:	2210      	movs	r2, #16
 8003650:	701a      	strb	r2, [r3, #0]
 8003652:	e098      	b.n	8003786 <UART_SetConfig+0x22a>
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a96      	ldr	r2, [pc, #600]	@ (80038b4 <UART_SetConfig+0x358>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d131      	bne.n	80036c2 <UART_SetConfig+0x166>
 800365e:	4b94      	ldr	r3, [pc, #592]	@ (80038b0 <UART_SetConfig+0x354>)
 8003660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003662:	220c      	movs	r2, #12
 8003664:	4013      	ands	r3, r2
 8003666:	2b0c      	cmp	r3, #12
 8003668:	d01d      	beq.n	80036a6 <UART_SetConfig+0x14a>
 800366a:	d823      	bhi.n	80036b4 <UART_SetConfig+0x158>
 800366c:	2b08      	cmp	r3, #8
 800366e:	d00c      	beq.n	800368a <UART_SetConfig+0x12e>
 8003670:	d820      	bhi.n	80036b4 <UART_SetConfig+0x158>
 8003672:	2b00      	cmp	r3, #0
 8003674:	d002      	beq.n	800367c <UART_SetConfig+0x120>
 8003676:	2b04      	cmp	r3, #4
 8003678:	d00e      	beq.n	8003698 <UART_SetConfig+0x13c>
 800367a:	e01b      	b.n	80036b4 <UART_SetConfig+0x158>
 800367c:	231b      	movs	r3, #27
 800367e:	2218      	movs	r2, #24
 8003680:	189b      	adds	r3, r3, r2
 8003682:	19db      	adds	r3, r3, r7
 8003684:	2200      	movs	r2, #0
 8003686:	701a      	strb	r2, [r3, #0]
 8003688:	e07d      	b.n	8003786 <UART_SetConfig+0x22a>
 800368a:	231b      	movs	r3, #27
 800368c:	2218      	movs	r2, #24
 800368e:	189b      	adds	r3, r3, r2
 8003690:	19db      	adds	r3, r3, r7
 8003692:	2202      	movs	r2, #2
 8003694:	701a      	strb	r2, [r3, #0]
 8003696:	e076      	b.n	8003786 <UART_SetConfig+0x22a>
 8003698:	231b      	movs	r3, #27
 800369a:	2218      	movs	r2, #24
 800369c:	189b      	adds	r3, r3, r2
 800369e:	19db      	adds	r3, r3, r7
 80036a0:	2204      	movs	r2, #4
 80036a2:	701a      	strb	r2, [r3, #0]
 80036a4:	e06f      	b.n	8003786 <UART_SetConfig+0x22a>
 80036a6:	231b      	movs	r3, #27
 80036a8:	2218      	movs	r2, #24
 80036aa:	189b      	adds	r3, r3, r2
 80036ac:	19db      	adds	r3, r3, r7
 80036ae:	2208      	movs	r2, #8
 80036b0:	701a      	strb	r2, [r3, #0]
 80036b2:	e068      	b.n	8003786 <UART_SetConfig+0x22a>
 80036b4:	231b      	movs	r3, #27
 80036b6:	2218      	movs	r2, #24
 80036b8:	189b      	adds	r3, r3, r2
 80036ba:	19db      	adds	r3, r3, r7
 80036bc:	2210      	movs	r2, #16
 80036be:	701a      	strb	r2, [r3, #0]
 80036c0:	e061      	b.n	8003786 <UART_SetConfig+0x22a>
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a7c      	ldr	r2, [pc, #496]	@ (80038b8 <UART_SetConfig+0x35c>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d106      	bne.n	80036da <UART_SetConfig+0x17e>
 80036cc:	231b      	movs	r3, #27
 80036ce:	2218      	movs	r2, #24
 80036d0:	189b      	adds	r3, r3, r2
 80036d2:	19db      	adds	r3, r3, r7
 80036d4:	2200      	movs	r2, #0
 80036d6:	701a      	strb	r2, [r3, #0]
 80036d8:	e055      	b.n	8003786 <UART_SetConfig+0x22a>
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a77      	ldr	r2, [pc, #476]	@ (80038bc <UART_SetConfig+0x360>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d106      	bne.n	80036f2 <UART_SetConfig+0x196>
 80036e4:	231b      	movs	r3, #27
 80036e6:	2218      	movs	r2, #24
 80036e8:	189b      	adds	r3, r3, r2
 80036ea:	19db      	adds	r3, r3, r7
 80036ec:	2200      	movs	r2, #0
 80036ee:	701a      	strb	r2, [r3, #0]
 80036f0:	e049      	b.n	8003786 <UART_SetConfig+0x22a>
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a6b      	ldr	r2, [pc, #428]	@ (80038a4 <UART_SetConfig+0x348>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d13e      	bne.n	800377a <UART_SetConfig+0x21e>
 80036fc:	4b6c      	ldr	r3, [pc, #432]	@ (80038b0 <UART_SetConfig+0x354>)
 80036fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003700:	23c0      	movs	r3, #192	@ 0xc0
 8003702:	011b      	lsls	r3, r3, #4
 8003704:	4013      	ands	r3, r2
 8003706:	22c0      	movs	r2, #192	@ 0xc0
 8003708:	0112      	lsls	r2, r2, #4
 800370a:	4293      	cmp	r3, r2
 800370c:	d027      	beq.n	800375e <UART_SetConfig+0x202>
 800370e:	22c0      	movs	r2, #192	@ 0xc0
 8003710:	0112      	lsls	r2, r2, #4
 8003712:	4293      	cmp	r3, r2
 8003714:	d82a      	bhi.n	800376c <UART_SetConfig+0x210>
 8003716:	2280      	movs	r2, #128	@ 0x80
 8003718:	0112      	lsls	r2, r2, #4
 800371a:	4293      	cmp	r3, r2
 800371c:	d011      	beq.n	8003742 <UART_SetConfig+0x1e6>
 800371e:	2280      	movs	r2, #128	@ 0x80
 8003720:	0112      	lsls	r2, r2, #4
 8003722:	4293      	cmp	r3, r2
 8003724:	d822      	bhi.n	800376c <UART_SetConfig+0x210>
 8003726:	2b00      	cmp	r3, #0
 8003728:	d004      	beq.n	8003734 <UART_SetConfig+0x1d8>
 800372a:	2280      	movs	r2, #128	@ 0x80
 800372c:	00d2      	lsls	r2, r2, #3
 800372e:	4293      	cmp	r3, r2
 8003730:	d00e      	beq.n	8003750 <UART_SetConfig+0x1f4>
 8003732:	e01b      	b.n	800376c <UART_SetConfig+0x210>
 8003734:	231b      	movs	r3, #27
 8003736:	2218      	movs	r2, #24
 8003738:	189b      	adds	r3, r3, r2
 800373a:	19db      	adds	r3, r3, r7
 800373c:	2200      	movs	r2, #0
 800373e:	701a      	strb	r2, [r3, #0]
 8003740:	e021      	b.n	8003786 <UART_SetConfig+0x22a>
 8003742:	231b      	movs	r3, #27
 8003744:	2218      	movs	r2, #24
 8003746:	189b      	adds	r3, r3, r2
 8003748:	19db      	adds	r3, r3, r7
 800374a:	2202      	movs	r2, #2
 800374c:	701a      	strb	r2, [r3, #0]
 800374e:	e01a      	b.n	8003786 <UART_SetConfig+0x22a>
 8003750:	231b      	movs	r3, #27
 8003752:	2218      	movs	r2, #24
 8003754:	189b      	adds	r3, r3, r2
 8003756:	19db      	adds	r3, r3, r7
 8003758:	2204      	movs	r2, #4
 800375a:	701a      	strb	r2, [r3, #0]
 800375c:	e013      	b.n	8003786 <UART_SetConfig+0x22a>
 800375e:	231b      	movs	r3, #27
 8003760:	2218      	movs	r2, #24
 8003762:	189b      	adds	r3, r3, r2
 8003764:	19db      	adds	r3, r3, r7
 8003766:	2208      	movs	r2, #8
 8003768:	701a      	strb	r2, [r3, #0]
 800376a:	e00c      	b.n	8003786 <UART_SetConfig+0x22a>
 800376c:	231b      	movs	r3, #27
 800376e:	2218      	movs	r2, #24
 8003770:	189b      	adds	r3, r3, r2
 8003772:	19db      	adds	r3, r3, r7
 8003774:	2210      	movs	r2, #16
 8003776:	701a      	strb	r2, [r3, #0]
 8003778:	e005      	b.n	8003786 <UART_SetConfig+0x22a>
 800377a:	231b      	movs	r3, #27
 800377c:	2218      	movs	r2, #24
 800377e:	189b      	adds	r3, r3, r2
 8003780:	19db      	adds	r3, r3, r7
 8003782:	2210      	movs	r2, #16
 8003784:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a46      	ldr	r2, [pc, #280]	@ (80038a4 <UART_SetConfig+0x348>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d000      	beq.n	8003792 <UART_SetConfig+0x236>
 8003790:	e09a      	b.n	80038c8 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003792:	231b      	movs	r3, #27
 8003794:	2218      	movs	r2, #24
 8003796:	189b      	adds	r3, r3, r2
 8003798:	19db      	adds	r3, r3, r7
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	2b08      	cmp	r3, #8
 800379e:	d01d      	beq.n	80037dc <UART_SetConfig+0x280>
 80037a0:	dc20      	bgt.n	80037e4 <UART_SetConfig+0x288>
 80037a2:	2b04      	cmp	r3, #4
 80037a4:	d015      	beq.n	80037d2 <UART_SetConfig+0x276>
 80037a6:	dc1d      	bgt.n	80037e4 <UART_SetConfig+0x288>
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d002      	beq.n	80037b2 <UART_SetConfig+0x256>
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d005      	beq.n	80037bc <UART_SetConfig+0x260>
 80037b0:	e018      	b.n	80037e4 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037b2:	f7fe ffcb 	bl	800274c <HAL_RCC_GetPCLK1Freq>
 80037b6:	0003      	movs	r3, r0
 80037b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80037ba:	e01c      	b.n	80037f6 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037bc:	4b3c      	ldr	r3, [pc, #240]	@ (80038b0 <UART_SetConfig+0x354>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2210      	movs	r2, #16
 80037c2:	4013      	ands	r3, r2
 80037c4:	d002      	beq.n	80037cc <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80037c6:	4b3e      	ldr	r3, [pc, #248]	@ (80038c0 <UART_SetConfig+0x364>)
 80037c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80037ca:	e014      	b.n	80037f6 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80037cc:	4b3d      	ldr	r3, [pc, #244]	@ (80038c4 <UART_SetConfig+0x368>)
 80037ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80037d0:	e011      	b.n	80037f6 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037d2:	f7fe ff2b 	bl	800262c <HAL_RCC_GetSysClockFreq>
 80037d6:	0003      	movs	r3, r0
 80037d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80037da:	e00c      	b.n	80037f6 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037dc:	2380      	movs	r3, #128	@ 0x80
 80037de:	021b      	lsls	r3, r3, #8
 80037e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80037e2:	e008      	b.n	80037f6 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80037e8:	231a      	movs	r3, #26
 80037ea:	2218      	movs	r2, #24
 80037ec:	189b      	adds	r3, r3, r2
 80037ee:	19db      	adds	r3, r3, r7
 80037f0:	2201      	movs	r2, #1
 80037f2:	701a      	strb	r2, [r3, #0]
        break;
 80037f4:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80037f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d100      	bne.n	80037fe <UART_SetConfig+0x2a2>
 80037fc:	e133      	b.n	8003a66 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	0013      	movs	r3, r2
 8003804:	005b      	lsls	r3, r3, #1
 8003806:	189b      	adds	r3, r3, r2
 8003808:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800380a:	429a      	cmp	r2, r3
 800380c:	d305      	bcc.n	800381a <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003814:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003816:	429a      	cmp	r2, r3
 8003818:	d906      	bls.n	8003828 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800381a:	231a      	movs	r3, #26
 800381c:	2218      	movs	r2, #24
 800381e:	189b      	adds	r3, r3, r2
 8003820:	19db      	adds	r3, r3, r7
 8003822:	2201      	movs	r2, #1
 8003824:	701a      	strb	r2, [r3, #0]
 8003826:	e11e      	b.n	8003a66 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800382a:	613b      	str	r3, [r7, #16]
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]
 8003830:	6939      	ldr	r1, [r7, #16]
 8003832:	697a      	ldr	r2, [r7, #20]
 8003834:	000b      	movs	r3, r1
 8003836:	0e1b      	lsrs	r3, r3, #24
 8003838:	0010      	movs	r0, r2
 800383a:	0205      	lsls	r5, r0, #8
 800383c:	431d      	orrs	r5, r3
 800383e:	000b      	movs	r3, r1
 8003840:	021c      	lsls	r4, r3, #8
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	085b      	lsrs	r3, r3, #1
 8003848:	60bb      	str	r3, [r7, #8]
 800384a:	2300      	movs	r3, #0
 800384c:	60fb      	str	r3, [r7, #12]
 800384e:	68b8      	ldr	r0, [r7, #8]
 8003850:	68f9      	ldr	r1, [r7, #12]
 8003852:	1900      	adds	r0, r0, r4
 8003854:	4169      	adcs	r1, r5
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	603b      	str	r3, [r7, #0]
 800385c:	2300      	movs	r3, #0
 800385e:	607b      	str	r3, [r7, #4]
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f7fc fcee 	bl	8000244 <__aeabi_uldivmod>
 8003868:	0002      	movs	r2, r0
 800386a:	000b      	movs	r3, r1
 800386c:	0013      	movs	r3, r2
 800386e:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003870:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003872:	23c0      	movs	r3, #192	@ 0xc0
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	429a      	cmp	r2, r3
 8003878:	d309      	bcc.n	800388e <UART_SetConfig+0x332>
 800387a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800387c:	2380      	movs	r3, #128	@ 0x80
 800387e:	035b      	lsls	r3, r3, #13
 8003880:	429a      	cmp	r2, r3
 8003882:	d204      	bcs.n	800388e <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800388a:	60da      	str	r2, [r3, #12]
 800388c:	e0eb      	b.n	8003a66 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 800388e:	231a      	movs	r3, #26
 8003890:	2218      	movs	r2, #24
 8003892:	189b      	adds	r3, r3, r2
 8003894:	19db      	adds	r3, r3, r7
 8003896:	2201      	movs	r2, #1
 8003898:	701a      	strb	r2, [r3, #0]
 800389a:	e0e4      	b.n	8003a66 <UART_SetConfig+0x50a>
 800389c:	efff69f3 	.word	0xefff69f3
 80038a0:	ffffcfff 	.word	0xffffcfff
 80038a4:	40004800 	.word	0x40004800
 80038a8:	fffff4ff 	.word	0xfffff4ff
 80038ac:	40013800 	.word	0x40013800
 80038b0:	40021000 	.word	0x40021000
 80038b4:	40004400 	.word	0x40004400
 80038b8:	40004c00 	.word	0x40004c00
 80038bc:	40005000 	.word	0x40005000
 80038c0:	003d0900 	.word	0x003d0900
 80038c4:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	69da      	ldr	r2, [r3, #28]
 80038cc:	2380      	movs	r3, #128	@ 0x80
 80038ce:	021b      	lsls	r3, r3, #8
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d000      	beq.n	80038d6 <UART_SetConfig+0x37a>
 80038d4:	e070      	b.n	80039b8 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 80038d6:	231b      	movs	r3, #27
 80038d8:	2218      	movs	r2, #24
 80038da:	189b      	adds	r3, r3, r2
 80038dc:	19db      	adds	r3, r3, r7
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	2b08      	cmp	r3, #8
 80038e2:	d822      	bhi.n	800392a <UART_SetConfig+0x3ce>
 80038e4:	009a      	lsls	r2, r3, #2
 80038e6:	4b67      	ldr	r3, [pc, #412]	@ (8003a84 <UART_SetConfig+0x528>)
 80038e8:	18d3      	adds	r3, r2, r3
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038ee:	f7fe ff2d 	bl	800274c <HAL_RCC_GetPCLK1Freq>
 80038f2:	0003      	movs	r3, r0
 80038f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80038f6:	e021      	b.n	800393c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038f8:	f7fe ff3e 	bl	8002778 <HAL_RCC_GetPCLK2Freq>
 80038fc:	0003      	movs	r3, r0
 80038fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003900:	e01c      	b.n	800393c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003902:	4b61      	ldr	r3, [pc, #388]	@ (8003a88 <UART_SetConfig+0x52c>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2210      	movs	r2, #16
 8003908:	4013      	ands	r3, r2
 800390a:	d002      	beq.n	8003912 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800390c:	4b5f      	ldr	r3, [pc, #380]	@ (8003a8c <UART_SetConfig+0x530>)
 800390e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003910:	e014      	b.n	800393c <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8003912:	4b5f      	ldr	r3, [pc, #380]	@ (8003a90 <UART_SetConfig+0x534>)
 8003914:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003916:	e011      	b.n	800393c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003918:	f7fe fe88 	bl	800262c <HAL_RCC_GetSysClockFreq>
 800391c:	0003      	movs	r3, r0
 800391e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003920:	e00c      	b.n	800393c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003922:	2380      	movs	r3, #128	@ 0x80
 8003924:	021b      	lsls	r3, r3, #8
 8003926:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003928:	e008      	b.n	800393c <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800392a:	2300      	movs	r3, #0
 800392c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800392e:	231a      	movs	r3, #26
 8003930:	2218      	movs	r2, #24
 8003932:	189b      	adds	r3, r3, r2
 8003934:	19db      	adds	r3, r3, r7
 8003936:	2201      	movs	r2, #1
 8003938:	701a      	strb	r2, [r3, #0]
        break;
 800393a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800393c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800393e:	2b00      	cmp	r3, #0
 8003940:	d100      	bne.n	8003944 <UART_SetConfig+0x3e8>
 8003942:	e090      	b.n	8003a66 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003946:	005a      	lsls	r2, r3, #1
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	085b      	lsrs	r3, r3, #1
 800394e:	18d2      	adds	r2, r2, r3
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	0019      	movs	r1, r3
 8003956:	0010      	movs	r0, r2
 8003958:	f7fc fbe8 	bl	800012c <__udivsi3>
 800395c:	0003      	movs	r3, r0
 800395e:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003962:	2b0f      	cmp	r3, #15
 8003964:	d921      	bls.n	80039aa <UART_SetConfig+0x44e>
 8003966:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003968:	2380      	movs	r3, #128	@ 0x80
 800396a:	025b      	lsls	r3, r3, #9
 800396c:	429a      	cmp	r2, r3
 800396e:	d21c      	bcs.n	80039aa <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003972:	b29a      	uxth	r2, r3
 8003974:	200e      	movs	r0, #14
 8003976:	2418      	movs	r4, #24
 8003978:	1903      	adds	r3, r0, r4
 800397a:	19db      	adds	r3, r3, r7
 800397c:	210f      	movs	r1, #15
 800397e:	438a      	bics	r2, r1
 8003980:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003984:	085b      	lsrs	r3, r3, #1
 8003986:	b29b      	uxth	r3, r3
 8003988:	2207      	movs	r2, #7
 800398a:	4013      	ands	r3, r2
 800398c:	b299      	uxth	r1, r3
 800398e:	1903      	adds	r3, r0, r4
 8003990:	19db      	adds	r3, r3, r7
 8003992:	1902      	adds	r2, r0, r4
 8003994:	19d2      	adds	r2, r2, r7
 8003996:	8812      	ldrh	r2, [r2, #0]
 8003998:	430a      	orrs	r2, r1
 800399a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	1902      	adds	r2, r0, r4
 80039a2:	19d2      	adds	r2, r2, r7
 80039a4:	8812      	ldrh	r2, [r2, #0]
 80039a6:	60da      	str	r2, [r3, #12]
 80039a8:	e05d      	b.n	8003a66 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80039aa:	231a      	movs	r3, #26
 80039ac:	2218      	movs	r2, #24
 80039ae:	189b      	adds	r3, r3, r2
 80039b0:	19db      	adds	r3, r3, r7
 80039b2:	2201      	movs	r2, #1
 80039b4:	701a      	strb	r2, [r3, #0]
 80039b6:	e056      	b.n	8003a66 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80039b8:	231b      	movs	r3, #27
 80039ba:	2218      	movs	r2, #24
 80039bc:	189b      	adds	r3, r3, r2
 80039be:	19db      	adds	r3, r3, r7
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	2b08      	cmp	r3, #8
 80039c4:	d822      	bhi.n	8003a0c <UART_SetConfig+0x4b0>
 80039c6:	009a      	lsls	r2, r3, #2
 80039c8:	4b32      	ldr	r3, [pc, #200]	@ (8003a94 <UART_SetConfig+0x538>)
 80039ca:	18d3      	adds	r3, r2, r3
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039d0:	f7fe febc 	bl	800274c <HAL_RCC_GetPCLK1Freq>
 80039d4:	0003      	movs	r3, r0
 80039d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80039d8:	e021      	b.n	8003a1e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039da:	f7fe fecd 	bl	8002778 <HAL_RCC_GetPCLK2Freq>
 80039de:	0003      	movs	r3, r0
 80039e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80039e2:	e01c      	b.n	8003a1e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80039e4:	4b28      	ldr	r3, [pc, #160]	@ (8003a88 <UART_SetConfig+0x52c>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2210      	movs	r2, #16
 80039ea:	4013      	ands	r3, r2
 80039ec:	d002      	beq.n	80039f4 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80039ee:	4b27      	ldr	r3, [pc, #156]	@ (8003a8c <UART_SetConfig+0x530>)
 80039f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80039f2:	e014      	b.n	8003a1e <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 80039f4:	4b26      	ldr	r3, [pc, #152]	@ (8003a90 <UART_SetConfig+0x534>)
 80039f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80039f8:	e011      	b.n	8003a1e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039fa:	f7fe fe17 	bl	800262c <HAL_RCC_GetSysClockFreq>
 80039fe:	0003      	movs	r3, r0
 8003a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003a02:	e00c      	b.n	8003a1e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a04:	2380      	movs	r3, #128	@ 0x80
 8003a06:	021b      	lsls	r3, r3, #8
 8003a08:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003a0a:	e008      	b.n	8003a1e <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003a10:	231a      	movs	r3, #26
 8003a12:	2218      	movs	r2, #24
 8003a14:	189b      	adds	r3, r3, r2
 8003a16:	19db      	adds	r3, r3, r7
 8003a18:	2201      	movs	r2, #1
 8003a1a:	701a      	strb	r2, [r3, #0]
        break;
 8003a1c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d020      	beq.n	8003a66 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	085a      	lsrs	r2, r3, #1
 8003a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a2c:	18d2      	adds	r2, r2, r3
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	0019      	movs	r1, r3
 8003a34:	0010      	movs	r0, r2
 8003a36:	f7fc fb79 	bl	800012c <__udivsi3>
 8003a3a:	0003      	movs	r3, r0
 8003a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a40:	2b0f      	cmp	r3, #15
 8003a42:	d90a      	bls.n	8003a5a <UART_SetConfig+0x4fe>
 8003a44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a46:	2380      	movs	r3, #128	@ 0x80
 8003a48:	025b      	lsls	r3, r3, #9
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d205      	bcs.n	8003a5a <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a50:	b29a      	uxth	r2, r3
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	60da      	str	r2, [r3, #12]
 8003a58:	e005      	b.n	8003a66 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8003a5a:	231a      	movs	r3, #26
 8003a5c:	2218      	movs	r2, #24
 8003a5e:	189b      	adds	r3, r3, r2
 8003a60:	19db      	adds	r3, r3, r7
 8003a62:	2201      	movs	r2, #1
 8003a64:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003a72:	231a      	movs	r3, #26
 8003a74:	2218      	movs	r2, #24
 8003a76:	189b      	adds	r3, r3, r2
 8003a78:	19db      	adds	r3, r3, r7
 8003a7a:	781b      	ldrb	r3, [r3, #0]
}
 8003a7c:	0018      	movs	r0, r3
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	b00e      	add	sp, #56	@ 0x38
 8003a82:	bdb0      	pop	{r4, r5, r7, pc}
 8003a84:	08005df0 	.word	0x08005df0
 8003a88:	40021000 	.word	0x40021000
 8003a8c:	003d0900 	.word	0x003d0900
 8003a90:	00f42400 	.word	0x00f42400
 8003a94:	08005e14 	.word	0x08005e14

08003a98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa4:	2208      	movs	r2, #8
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	d00b      	beq.n	8003ac2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	4a4a      	ldr	r2, [pc, #296]	@ (8003bdc <UART_AdvFeatureConfig+0x144>)
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	0019      	movs	r1, r3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	4013      	ands	r3, r2
 8003aca:	d00b      	beq.n	8003ae4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	4a43      	ldr	r2, [pc, #268]	@ (8003be0 <UART_AdvFeatureConfig+0x148>)
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	0019      	movs	r1, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae8:	2202      	movs	r2, #2
 8003aea:	4013      	ands	r3, r2
 8003aec:	d00b      	beq.n	8003b06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	4a3b      	ldr	r2, [pc, #236]	@ (8003be4 <UART_AdvFeatureConfig+0x14c>)
 8003af6:	4013      	ands	r3, r2
 8003af8:	0019      	movs	r1, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0a:	2204      	movs	r2, #4
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	d00b      	beq.n	8003b28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	4a34      	ldr	r2, [pc, #208]	@ (8003be8 <UART_AdvFeatureConfig+0x150>)
 8003b18:	4013      	ands	r3, r2
 8003b1a:	0019      	movs	r1, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	430a      	orrs	r2, r1
 8003b26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2c:	2210      	movs	r2, #16
 8003b2e:	4013      	ands	r3, r2
 8003b30:	d00b      	beq.n	8003b4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	4a2c      	ldr	r2, [pc, #176]	@ (8003bec <UART_AdvFeatureConfig+0x154>)
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	0019      	movs	r1, r3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	430a      	orrs	r2, r1
 8003b48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4e:	2220      	movs	r2, #32
 8003b50:	4013      	ands	r3, r2
 8003b52:	d00b      	beq.n	8003b6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	4a25      	ldr	r2, [pc, #148]	@ (8003bf0 <UART_AdvFeatureConfig+0x158>)
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	0019      	movs	r1, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	430a      	orrs	r2, r1
 8003b6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b70:	2240      	movs	r2, #64	@ 0x40
 8003b72:	4013      	ands	r3, r2
 8003b74:	d01d      	beq.n	8003bb2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	4a1d      	ldr	r2, [pc, #116]	@ (8003bf4 <UART_AdvFeatureConfig+0x15c>)
 8003b7e:	4013      	ands	r3, r2
 8003b80:	0019      	movs	r1, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b92:	2380      	movs	r3, #128	@ 0x80
 8003b94:	035b      	lsls	r3, r3, #13
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d10b      	bne.n	8003bb2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	4a15      	ldr	r2, [pc, #84]	@ (8003bf8 <UART_AdvFeatureConfig+0x160>)
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	0019      	movs	r1, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb6:	2280      	movs	r2, #128	@ 0x80
 8003bb8:	4013      	ands	r3, r2
 8003bba:	d00b      	beq.n	8003bd4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	4a0e      	ldr	r2, [pc, #56]	@ (8003bfc <UART_AdvFeatureConfig+0x164>)
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	0019      	movs	r1, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	605a      	str	r2, [r3, #4]
  }
}
 8003bd4:	46c0      	nop			@ (mov r8, r8)
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	b002      	add	sp, #8
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	ffff7fff 	.word	0xffff7fff
 8003be0:	fffdffff 	.word	0xfffdffff
 8003be4:	fffeffff 	.word	0xfffeffff
 8003be8:	fffbffff 	.word	0xfffbffff
 8003bec:	ffffefff 	.word	0xffffefff
 8003bf0:	ffffdfff 	.word	0xffffdfff
 8003bf4:	ffefffff 	.word	0xffefffff
 8003bf8:	ff9fffff 	.word	0xff9fffff
 8003bfc:	fff7ffff 	.word	0xfff7ffff

08003c00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b092      	sub	sp, #72	@ 0x48
 8003c04:	af02      	add	r7, sp, #8
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2284      	movs	r2, #132	@ 0x84
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003c10:	f7fd f9be 	bl	8000f90 <HAL_GetTick>
 8003c14:	0003      	movs	r3, r0
 8003c16:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2208      	movs	r2, #8
 8003c20:	4013      	ands	r3, r2
 8003c22:	2b08      	cmp	r3, #8
 8003c24:	d12c      	bne.n	8003c80 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c28:	2280      	movs	r2, #128	@ 0x80
 8003c2a:	0391      	lsls	r1, r2, #14
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	4a46      	ldr	r2, [pc, #280]	@ (8003d48 <UART_CheckIdleState+0x148>)
 8003c30:	9200      	str	r2, [sp, #0]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f000 f88c 	bl	8003d50 <UART_WaitOnFlagUntilTimeout>
 8003c38:	1e03      	subs	r3, r0, #0
 8003c3a:	d021      	beq.n	8003c80 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c3c:	f3ef 8310 	mrs	r3, PRIMASK
 8003c40:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003c44:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c46:	2301      	movs	r3, #1
 8003c48:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c4c:	f383 8810 	msr	PRIMASK, r3
}
 8003c50:	46c0      	nop			@ (mov r8, r8)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2180      	movs	r1, #128	@ 0x80
 8003c5e:	438a      	bics	r2, r1
 8003c60:	601a      	str	r2, [r3, #0]
 8003c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c68:	f383 8810 	msr	PRIMASK, r3
}
 8003c6c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2220      	movs	r2, #32
 8003c72:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2278      	movs	r2, #120	@ 0x78
 8003c78:	2100      	movs	r1, #0
 8003c7a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e05f      	b.n	8003d40 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2204      	movs	r2, #4
 8003c88:	4013      	ands	r3, r2
 8003c8a:	2b04      	cmp	r3, #4
 8003c8c:	d146      	bne.n	8003d1c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c90:	2280      	movs	r2, #128	@ 0x80
 8003c92:	03d1      	lsls	r1, r2, #15
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	4a2c      	ldr	r2, [pc, #176]	@ (8003d48 <UART_CheckIdleState+0x148>)
 8003c98:	9200      	str	r2, [sp, #0]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f000 f858 	bl	8003d50 <UART_WaitOnFlagUntilTimeout>
 8003ca0:	1e03      	subs	r3, r0, #0
 8003ca2:	d03b      	beq.n	8003d1c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ca4:	f3ef 8310 	mrs	r3, PRIMASK
 8003ca8:	60fb      	str	r3, [r7, #12]
  return(result);
 8003caa:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cac:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cae:	2301      	movs	r3, #1
 8003cb0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	f383 8810 	msr	PRIMASK, r3
}
 8003cb8:	46c0      	nop			@ (mov r8, r8)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4921      	ldr	r1, [pc, #132]	@ (8003d4c <UART_CheckIdleState+0x14c>)
 8003cc6:	400a      	ands	r2, r1
 8003cc8:	601a      	str	r2, [r3, #0]
 8003cca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ccc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	f383 8810 	msr	PRIMASK, r3
}
 8003cd4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cd6:	f3ef 8310 	mrs	r3, PRIMASK
 8003cda:	61bb      	str	r3, [r7, #24]
  return(result);
 8003cdc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cde:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	f383 8810 	msr	PRIMASK, r3
}
 8003cea:	46c0      	nop			@ (mov r8, r8)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	689a      	ldr	r2, [r3, #8]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2101      	movs	r1, #1
 8003cf8:	438a      	bics	r2, r1
 8003cfa:	609a      	str	r2, [r3, #8]
 8003cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cfe:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d00:	6a3b      	ldr	r3, [r7, #32]
 8003d02:	f383 8810 	msr	PRIMASK, r3
}
 8003d06:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2280      	movs	r2, #128	@ 0x80
 8003d0c:	2120      	movs	r1, #32
 8003d0e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2278      	movs	r2, #120	@ 0x78
 8003d14:	2100      	movs	r1, #0
 8003d16:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e011      	b.n	8003d40 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2220      	movs	r2, #32
 8003d20:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2280      	movs	r2, #128	@ 0x80
 8003d26:	2120      	movs	r1, #32
 8003d28:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2278      	movs	r2, #120	@ 0x78
 8003d3a:	2100      	movs	r1, #0
 8003d3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	0018      	movs	r0, r3
 8003d42:	46bd      	mov	sp, r7
 8003d44:	b010      	add	sp, #64	@ 0x40
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	01ffffff 	.word	0x01ffffff
 8003d4c:	fffffedf 	.word	0xfffffedf

08003d50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	603b      	str	r3, [r7, #0]
 8003d5c:	1dfb      	adds	r3, r7, #7
 8003d5e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d60:	e051      	b.n	8003e06 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	3301      	adds	r3, #1
 8003d66:	d04e      	beq.n	8003e06 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d68:	f7fd f912 	bl	8000f90 <HAL_GetTick>
 8003d6c:	0002      	movs	r2, r0
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	69ba      	ldr	r2, [r7, #24]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d302      	bcc.n	8003d7e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003d78:	69bb      	ldr	r3, [r7, #24]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d101      	bne.n	8003d82 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e051      	b.n	8003e26 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2204      	movs	r2, #4
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	d03b      	beq.n	8003e06 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2b80      	cmp	r3, #128	@ 0x80
 8003d92:	d038      	beq.n	8003e06 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	2b40      	cmp	r3, #64	@ 0x40
 8003d98:	d035      	beq.n	8003e06 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	69db      	ldr	r3, [r3, #28]
 8003da0:	2208      	movs	r2, #8
 8003da2:	4013      	ands	r3, r2
 8003da4:	2b08      	cmp	r3, #8
 8003da6:	d111      	bne.n	8003dcc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2208      	movs	r2, #8
 8003dae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	0018      	movs	r0, r3
 8003db4:	f000 f900 	bl	8003fb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2284      	movs	r2, #132	@ 0x84
 8003dbc:	2108      	movs	r1, #8
 8003dbe:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2278      	movs	r2, #120	@ 0x78
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e02c      	b.n	8003e26 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	69da      	ldr	r2, [r3, #28]
 8003dd2:	2380      	movs	r3, #128	@ 0x80
 8003dd4:	011b      	lsls	r3, r3, #4
 8003dd6:	401a      	ands	r2, r3
 8003dd8:	2380      	movs	r3, #128	@ 0x80
 8003dda:	011b      	lsls	r3, r3, #4
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d112      	bne.n	8003e06 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2280      	movs	r2, #128	@ 0x80
 8003de6:	0112      	lsls	r2, r2, #4
 8003de8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	0018      	movs	r0, r3
 8003dee:	f000 f8e3 	bl	8003fb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2284      	movs	r2, #132	@ 0x84
 8003df6:	2120      	movs	r1, #32
 8003df8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2278      	movs	r2, #120	@ 0x78
 8003dfe:	2100      	movs	r1, #0
 8003e00:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e00f      	b.n	8003e26 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	69db      	ldr	r3, [r3, #28]
 8003e0c:	68ba      	ldr	r2, [r7, #8]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	425a      	negs	r2, r3
 8003e16:	4153      	adcs	r3, r2
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	001a      	movs	r2, r3
 8003e1c:	1dfb      	adds	r3, r7, #7
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d09e      	beq.n	8003d62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	0018      	movs	r0, r3
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	b004      	add	sp, #16
 8003e2c:	bd80      	pop	{r7, pc}
	...

08003e30 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b090      	sub	sp, #64	@ 0x40
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	1dbb      	adds	r3, r7, #6
 8003e3c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	68ba      	ldr	r2, [r7, #8]
 8003e42:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	1dba      	adds	r2, r7, #6
 8003e48:	2158      	movs	r1, #88	@ 0x58
 8003e4a:	8812      	ldrh	r2, [r2, #0]
 8003e4c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2284      	movs	r2, #132	@ 0x84
 8003e52:	2100      	movs	r1, #0
 8003e54:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2280      	movs	r2, #128	@ 0x80
 8003e5a:	2122      	movs	r1, #34	@ 0x22
 8003e5c:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d028      	beq.n	8003eb8 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e6a:	4a3e      	ldr	r2, [pc, #248]	@ (8003f64 <UART_Start_Receive_DMA+0x134>)
 8003e6c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e72:	4a3d      	ldr	r2, [pc, #244]	@ (8003f68 <UART_Start_Receive_DMA+0x138>)
 8003e74:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e7a:	4a3c      	ldr	r2, [pc, #240]	@ (8003f6c <UART_Start_Receive_DMA+0x13c>)
 8003e7c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e82:	2200      	movs	r2, #0
 8003e84:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3324      	adds	r3, #36	@ 0x24
 8003e90:	0019      	movs	r1, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e96:	001a      	movs	r2, r3
 8003e98:	1dbb      	adds	r3, r7, #6
 8003e9a:	881b      	ldrh	r3, [r3, #0]
 8003e9c:	f7fd f9fc 	bl	8001298 <HAL_DMA_Start_IT>
 8003ea0:	1e03      	subs	r3, r0, #0
 8003ea2:	d009      	beq.n	8003eb8 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2284      	movs	r2, #132	@ 0x84
 8003ea8:	2110      	movs	r1, #16
 8003eaa:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2280      	movs	r2, #128	@ 0x80
 8003eb0:	2120      	movs	r1, #32
 8003eb2:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e050      	b.n	8003f5a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	691b      	ldr	r3, [r3, #16]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d019      	beq.n	8003ef4 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ec0:	f3ef 8310 	mrs	r3, PRIMASK
 8003ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8003ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003eca:	2301      	movs	r3, #1
 8003ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ed0:	f383 8810 	msr	PRIMASK, r3
}
 8003ed4:	46c0      	nop			@ (mov r8, r8)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2180      	movs	r1, #128	@ 0x80
 8003ee2:	0049      	lsls	r1, r1, #1
 8003ee4:	430a      	orrs	r2, r1
 8003ee6:	601a      	str	r2, [r3, #0]
 8003ee8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eea:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eee:	f383 8810 	msr	PRIMASK, r3
}
 8003ef2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ef4:	f3ef 8310 	mrs	r3, PRIMASK
 8003ef8:	613b      	str	r3, [r7, #16]
  return(result);
 8003efa:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003efc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003efe:	2301      	movs	r3, #1
 8003f00:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	f383 8810 	msr	PRIMASK, r3
}
 8003f08:	46c0      	nop			@ (mov r8, r8)
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	689a      	ldr	r2, [r3, #8]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2101      	movs	r1, #1
 8003f16:	430a      	orrs	r2, r1
 8003f18:	609a      	str	r2, [r3, #8]
 8003f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f1c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	f383 8810 	msr	PRIMASK, r3
}
 8003f24:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f26:	f3ef 8310 	mrs	r3, PRIMASK
 8003f2a:	61fb      	str	r3, [r7, #28]
  return(result);
 8003f2c:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f30:	2301      	movs	r3, #1
 8003f32:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f34:	6a3b      	ldr	r3, [r7, #32]
 8003f36:	f383 8810 	msr	PRIMASK, r3
}
 8003f3a:	46c0      	nop			@ (mov r8, r8)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	689a      	ldr	r2, [r3, #8]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2140      	movs	r1, #64	@ 0x40
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	609a      	str	r2, [r3, #8]
 8003f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f4e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f52:	f383 8810 	msr	PRIMASK, r3
}
 8003f56:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8003f58:	2300      	movs	r3, #0
}
 8003f5a:	0018      	movs	r0, r3
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	b010      	add	sp, #64	@ 0x40
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	46c0      	nop			@ (mov r8, r8)
 8003f64:	08004139 	.word	0x08004139
 8003f68:	080042a1 	.word	0x080042a1
 8003f6c:	0800431f 	.word	0x0800431f

08003f70 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f78:	f3ef 8310 	mrs	r3, PRIMASK
 8003f7c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003f7e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003f80:	617b      	str	r3, [r7, #20]
 8003f82:	2301      	movs	r3, #1
 8003f84:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f383 8810 	msr	PRIMASK, r3
}
 8003f8c:	46c0      	nop			@ (mov r8, r8)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	21c0      	movs	r1, #192	@ 0xc0
 8003f9a:	438a      	bics	r2, r1
 8003f9c:	601a      	str	r2, [r3, #0]
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	f383 8810 	msr	PRIMASK, r3
}
 8003fa8:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2220      	movs	r2, #32
 8003fae:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8003fb0:	46c0      	nop			@ (mov r8, r8)
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	b006      	add	sp, #24
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b08e      	sub	sp, #56	@ 0x38
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fc0:	f3ef 8310 	mrs	r3, PRIMASK
 8003fc4:	617b      	str	r3, [r7, #20]
  return(result);
 8003fc6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fca:	2301      	movs	r3, #1
 8003fcc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	f383 8810 	msr	PRIMASK, r3
}
 8003fd4:	46c0      	nop			@ (mov r8, r8)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4926      	ldr	r1, [pc, #152]	@ (800407c <UART_EndRxTransfer+0xc4>)
 8003fe2:	400a      	ands	r2, r1
 8003fe4:	601a      	str	r2, [r3, #0]
 8003fe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fe8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	f383 8810 	msr	PRIMASK, r3
}
 8003ff0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ff2:	f3ef 8310 	mrs	r3, PRIMASK
 8003ff6:	623b      	str	r3, [r7, #32]
  return(result);
 8003ff8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ffa:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004002:	f383 8810 	msr	PRIMASK, r3
}
 8004006:	46c0      	nop			@ (mov r8, r8)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	689a      	ldr	r2, [r3, #8]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2101      	movs	r1, #1
 8004014:	438a      	bics	r2, r1
 8004016:	609a      	str	r2, [r3, #8]
 8004018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800401a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800401c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401e:	f383 8810 	msr	PRIMASK, r3
}
 8004022:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004028:	2b01      	cmp	r3, #1
 800402a:	d118      	bne.n	800405e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800402c:	f3ef 8310 	mrs	r3, PRIMASK
 8004030:	60bb      	str	r3, [r7, #8]
  return(result);
 8004032:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004034:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004036:	2301      	movs	r3, #1
 8004038:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	f383 8810 	msr	PRIMASK, r3
}
 8004040:	46c0      	nop			@ (mov r8, r8)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2110      	movs	r1, #16
 800404e:	438a      	bics	r2, r1
 8004050:	601a      	str	r2, [r3, #0]
 8004052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004054:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	f383 8810 	msr	PRIMASK, r3
}
 800405c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2280      	movs	r2, #128	@ 0x80
 8004062:	2120      	movs	r1, #32
 8004064:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004072:	46c0      	nop			@ (mov r8, r8)
 8004074:	46bd      	mov	sp, r7
 8004076:	b00e      	add	sp, #56	@ 0x38
 8004078:	bd80      	pop	{r7, pc}
 800407a:	46c0      	nop			@ (mov r8, r8)
 800407c:	fffffedf 	.word	0xfffffedf

08004080 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b08c      	sub	sp, #48	@ 0x30
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2220      	movs	r2, #32
 8004096:	4013      	ands	r3, r2
 8004098:	d135      	bne.n	8004106 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 800409a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800409c:	2252      	movs	r2, #82	@ 0x52
 800409e:	2100      	movs	r1, #0
 80040a0:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040a2:	f3ef 8310 	mrs	r3, PRIMASK
 80040a6:	60fb      	str	r3, [r7, #12]
  return(result);
 80040a8:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80040aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040ac:	2301      	movs	r3, #1
 80040ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	f383 8810 	msr	PRIMASK, r3
}
 80040b6:	46c0      	nop			@ (mov r8, r8)
 80040b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	689a      	ldr	r2, [r3, #8]
 80040be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	2180      	movs	r1, #128	@ 0x80
 80040c4:	438a      	bics	r2, r1
 80040c6:	609a      	str	r2, [r3, #8]
 80040c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	f383 8810 	msr	PRIMASK, r3
}
 80040d2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040d4:	f3ef 8310 	mrs	r3, PRIMASK
 80040d8:	61bb      	str	r3, [r7, #24]
  return(result);
 80040da:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80040dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80040de:	2301      	movs	r3, #1
 80040e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	f383 8810 	msr	PRIMASK, r3
}
 80040e8:	46c0      	nop			@ (mov r8, r8)
 80040ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	2140      	movs	r1, #64	@ 0x40
 80040f6:	430a      	orrs	r2, r1
 80040f8:	601a      	str	r2, [r3, #0]
 80040fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040fe:	6a3b      	ldr	r3, [r7, #32]
 8004100:	f383 8810 	msr	PRIMASK, r3
}
 8004104:	e004      	b.n	8004110 <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8004106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004108:	0018      	movs	r0, r3
 800410a:	f7ff f9e1 	bl	80034d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800410e:	46c0      	nop			@ (mov r8, r8)
 8004110:	46c0      	nop			@ (mov r8, r8)
 8004112:	46bd      	mov	sp, r7
 8004114:	b00c      	add	sp, #48	@ 0x30
 8004116:	bd80      	pop	{r7, pc}

08004118 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004124:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	0018      	movs	r0, r3
 800412a:	f7ff f9d9 	bl	80034e0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800412e:	46c0      	nop			@ (mov r8, r8)
 8004130:	46bd      	mov	sp, r7
 8004132:	b004      	add	sp, #16
 8004134:	bd80      	pop	{r7, pc}
	...

08004138 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b094      	sub	sp, #80	@ 0x50
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004144:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2220      	movs	r2, #32
 800414e:	4013      	ands	r3, r2
 8004150:	d16f      	bne.n	8004232 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8004152:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004154:	225a      	movs	r2, #90	@ 0x5a
 8004156:	2100      	movs	r1, #0
 8004158:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800415a:	f3ef 8310 	mrs	r3, PRIMASK
 800415e:	617b      	str	r3, [r7, #20]
  return(result);
 8004160:	697b      	ldr	r3, [r7, #20]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004162:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004164:	2301      	movs	r3, #1
 8004166:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	f383 8810 	msr	PRIMASK, r3
}
 800416e:	46c0      	nop			@ (mov r8, r8)
 8004170:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4948      	ldr	r1, [pc, #288]	@ (800429c <UART_DMAReceiveCplt+0x164>)
 800417c:	400a      	ands	r2, r1
 800417e:	601a      	str	r2, [r3, #0]
 8004180:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004182:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	f383 8810 	msr	PRIMASK, r3
}
 800418a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800418c:	f3ef 8310 	mrs	r3, PRIMASK
 8004190:	623b      	str	r3, [r7, #32]
  return(result);
 8004192:	6a3b      	ldr	r3, [r7, #32]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004194:	647b      	str	r3, [r7, #68]	@ 0x44
 8004196:	2301      	movs	r3, #1
 8004198:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800419a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419c:	f383 8810 	msr	PRIMASK, r3
}
 80041a0:	46c0      	nop			@ (mov r8, r8)
 80041a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	689a      	ldr	r2, [r3, #8]
 80041a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2101      	movs	r1, #1
 80041ae:	438a      	bics	r2, r1
 80041b0:	609a      	str	r2, [r3, #8]
 80041b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041b8:	f383 8810 	msr	PRIMASK, r3
}
 80041bc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041be:	f3ef 8310 	mrs	r3, PRIMASK
 80041c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80041c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80041c8:	2301      	movs	r3, #1
 80041ca:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ce:	f383 8810 	msr	PRIMASK, r3
}
 80041d2:	46c0      	nop			@ (mov r8, r8)
 80041d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	689a      	ldr	r2, [r3, #8]
 80041da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2140      	movs	r1, #64	@ 0x40
 80041e0:	438a      	bics	r2, r1
 80041e2:	609a      	str	r2, [r3, #8]
 80041e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041e6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041ea:	f383 8810 	msr	PRIMASK, r3
}
 80041ee:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80041f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041f2:	2280      	movs	r2, #128	@ 0x80
 80041f4:	2120      	movs	r1, #32
 80041f6:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d118      	bne.n	8004232 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004200:	f3ef 8310 	mrs	r3, PRIMASK
 8004204:	60bb      	str	r3, [r7, #8]
  return(result);
 8004206:	68bb      	ldr	r3, [r7, #8]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004208:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800420a:	2301      	movs	r3, #1
 800420c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f383 8810 	msr	PRIMASK, r3
}
 8004214:	46c0      	nop			@ (mov r8, r8)
 8004216:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2110      	movs	r1, #16
 8004222:	438a      	bics	r2, r1
 8004224:	601a      	str	r2, [r3, #0]
 8004226:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004228:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	f383 8810 	msr	PRIMASK, r3
}
 8004230:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004232:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004234:	2200      	movs	r2, #0
 8004236:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004238:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800423a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800423c:	2b01      	cmp	r3, #1
 800423e:	d124      	bne.n	800428a <UART_DMAReceiveCplt+0x152>
  {
    huart->RxXferCount = 0;
 8004240:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004242:	225a      	movs	r2, #90	@ 0x5a
 8004244:	2100      	movs	r1, #0
 8004246:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	685a      	ldr	r2, [r3, #4]
 800424e:	213a      	movs	r1, #58	@ 0x3a
 8004250:	187b      	adds	r3, r7, r1
 8004252:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data < huart->RxXferSize)
 8004254:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004256:	2258      	movs	r2, #88	@ 0x58
 8004258:	5a9b      	ldrh	r3, [r3, r2]
 800425a:	187a      	adds	r2, r7, r1
 800425c:	8812      	ldrh	r2, [r2, #0]
 800425e:	429a      	cmp	r2, r3
 8004260:	d204      	bcs.n	800426c <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8004262:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004264:	187a      	adds	r2, r7, r1
 8004266:	215a      	movs	r1, #90	@ 0x5a
 8004268:	8812      	ldrh	r2, [r2, #0]
 800426a:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800426c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800426e:	2258      	movs	r2, #88	@ 0x58
 8004270:	5a9a      	ldrh	r2, [r3, r2]
 8004272:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004274:	215a      	movs	r1, #90	@ 0x5a
 8004276:	5a5b      	ldrh	r3, [r3, r1]
 8004278:	b29b      	uxth	r3, r3
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	b29a      	uxth	r2, r3
 800427e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004280:	0011      	movs	r1, r2
 8004282:	0018      	movs	r0, r3
 8004284:	f7fc fa5c 	bl	8000740 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004288:	e003      	b.n	8004292 <UART_DMAReceiveCplt+0x15a>
    HAL_UART_RxCpltCallback(huart);
 800428a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800428c:	0018      	movs	r0, r3
 800428e:	f7ff f92f 	bl	80034f0 <HAL_UART_RxCpltCallback>
}
 8004292:	46c0      	nop			@ (mov r8, r8)
 8004294:	46bd      	mov	sp, r7
 8004296:	b014      	add	sp, #80	@ 0x50
 8004298:	bd80      	pop	{r7, pc}
 800429a:	46c0      	nop			@ (mov r8, r8)
 800429c:	fffffeff 	.word	0xfffffeff

080042a0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ac:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2201      	movs	r2, #1
 80042b2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d128      	bne.n	800430e <UART_DMARxHalfCplt+0x6e>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2258      	movs	r2, #88	@ 0x58
 80042c0:	5a9b      	ldrh	r3, [r3, r2]
 80042c2:	085b      	lsrs	r3, r3, #1
 80042c4:	b299      	uxth	r1, r3
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	225a      	movs	r2, #90	@ 0x5a
 80042ca:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	685a      	ldr	r2, [r3, #4]
 80042d2:	210a      	movs	r1, #10
 80042d4:	187b      	adds	r3, r7, r1
 80042d6:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2258      	movs	r2, #88	@ 0x58
 80042dc:	5a9b      	ldrh	r3, [r3, r2]
 80042de:	187a      	adds	r2, r7, r1
 80042e0:	8812      	ldrh	r2, [r2, #0]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d804      	bhi.n	80042f0 <UART_DMARxHalfCplt+0x50>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	187a      	adds	r2, r7, r1
 80042ea:	215a      	movs	r1, #90	@ 0x5a
 80042ec:	8812      	ldrh	r2, [r2, #0]
 80042ee:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2258      	movs	r2, #88	@ 0x58
 80042f4:	5a9a      	ldrh	r2, [r3, r2]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	215a      	movs	r1, #90	@ 0x5a
 80042fa:	5a5b      	ldrh	r3, [r3, r1]
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	b29a      	uxth	r2, r3
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	0011      	movs	r1, r2
 8004306:	0018      	movs	r0, r3
 8004308:	f7fc fa1a 	bl	8000740 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800430c:	e003      	b.n	8004316 <UART_DMARxHalfCplt+0x76>
    HAL_UART_RxHalfCpltCallback(huart);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	0018      	movs	r0, r3
 8004312:	f7ff f8f5 	bl	8003500 <HAL_UART_RxHalfCpltCallback>
}
 8004316:	46c0      	nop			@ (mov r8, r8)
 8004318:	46bd      	mov	sp, r7
 800431a:	b004      	add	sp, #16
 800431c:	bd80      	pop	{r7, pc}

0800431e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800431e:	b580      	push	{r7, lr}
 8004320:	b086      	sub	sp, #24
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800432a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004330:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	2280      	movs	r2, #128	@ 0x80
 8004336:	589b      	ldr	r3, [r3, r2]
 8004338:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	2280      	movs	r2, #128	@ 0x80
 8004342:	4013      	ands	r3, r2
 8004344:	2b80      	cmp	r3, #128	@ 0x80
 8004346:	d10a      	bne.n	800435e <UART_DMAError+0x40>
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	2b21      	cmp	r3, #33	@ 0x21
 800434c:	d107      	bne.n	800435e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	2252      	movs	r2, #82	@ 0x52
 8004352:	2100      	movs	r1, #0
 8004354:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	0018      	movs	r0, r3
 800435a:	f7ff fe09 	bl	8003f70 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	2240      	movs	r2, #64	@ 0x40
 8004366:	4013      	ands	r3, r2
 8004368:	2b40      	cmp	r3, #64	@ 0x40
 800436a:	d10a      	bne.n	8004382 <UART_DMAError+0x64>
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2b22      	cmp	r3, #34	@ 0x22
 8004370:	d107      	bne.n	8004382 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	225a      	movs	r2, #90	@ 0x5a
 8004376:	2100      	movs	r1, #0
 8004378:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	0018      	movs	r0, r3
 800437e:	f7ff fe1b 	bl	8003fb8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	2284      	movs	r2, #132	@ 0x84
 8004386:	589b      	ldr	r3, [r3, r2]
 8004388:	2210      	movs	r2, #16
 800438a:	431a      	orrs	r2, r3
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	2184      	movs	r1, #132	@ 0x84
 8004390:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	0018      	movs	r0, r3
 8004396:	f7ff f8bb 	bl	8003510 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800439a:	46c0      	nop			@ (mov r8, r8)
 800439c:	46bd      	mov	sp, r7
 800439e:	b006      	add	sp, #24
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b084      	sub	sp, #16
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	225a      	movs	r2, #90	@ 0x5a
 80043b4:	2100      	movs	r1, #0
 80043b6:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	0018      	movs	r0, r3
 80043bc:	f7ff f8a8 	bl	8003510 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80043c0:	46c0      	nop			@ (mov r8, r8)
 80043c2:	46bd      	mov	sp, r7
 80043c4:	b004      	add	sp, #16
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043d0:	f3ef 8310 	mrs	r3, PRIMASK
 80043d4:	60bb      	str	r3, [r7, #8]
  return(result);
 80043d6:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80043d8:	617b      	str	r3, [r7, #20]
 80043da:	2301      	movs	r3, #1
 80043dc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f383 8810 	msr	PRIMASK, r3
}
 80043e4:	46c0      	nop			@ (mov r8, r8)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2140      	movs	r1, #64	@ 0x40
 80043f2:	438a      	bics	r2, r1
 80043f4:	601a      	str	r2, [r3, #0]
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	f383 8810 	msr	PRIMASK, r3
}
 8004400:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2220      	movs	r2, #32
 8004406:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	0018      	movs	r0, r3
 8004412:	f7ff f85d 	bl	80034d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004416:	46c0      	nop			@ (mov r8, r8)
 8004418:	46bd      	mov	sp, r7
 800441a:	b006      	add	sp, #24
 800441c:	bd80      	pop	{r7, pc}

0800441e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800441e:	b580      	push	{r7, lr}
 8004420:	b082      	sub	sp, #8
 8004422:	af00      	add	r7, sp, #0
 8004424:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004426:	46c0      	nop			@ (mov r8, r8)
 8004428:	46bd      	mov	sp, r7
 800442a:	b002      	add	sp, #8
 800442c:	bd80      	pop	{r7, pc}

0800442e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800442e:	b5b0      	push	{r4, r5, r7, lr}
 8004430:	b08a      	sub	sp, #40	@ 0x28
 8004432:	af00      	add	r7, sp, #0
 8004434:	60f8      	str	r0, [r7, #12]
 8004436:	60b9      	str	r1, [r7, #8]
 8004438:	1dbb      	adds	r3, r7, #6
 800443a:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2280      	movs	r2, #128	@ 0x80
 8004440:	589b      	ldr	r3, [r3, r2]
 8004442:	2b20      	cmp	r3, #32
 8004444:	d156      	bne.n	80044f4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d003      	beq.n	8004454 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800444c:	1dbb      	adds	r3, r7, #6
 800444e:	881b      	ldrh	r3, [r3, #0]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d101      	bne.n	8004458 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e04e      	b.n	80044f6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	689a      	ldr	r2, [r3, #8]
 800445c:	2380      	movs	r3, #128	@ 0x80
 800445e:	015b      	lsls	r3, r3, #5
 8004460:	429a      	cmp	r2, r3
 8004462:	d109      	bne.n	8004478 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	691b      	ldr	r3, [r3, #16]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d105      	bne.n	8004478 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	2201      	movs	r2, #1
 8004470:	4013      	ands	r3, r2
 8004472:	d001      	beq.n	8004478 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e03e      	b.n	80044f6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2201      	movs	r2, #1
 800447c:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004484:	2527      	movs	r5, #39	@ 0x27
 8004486:	197c      	adds	r4, r7, r5
 8004488:	1dbb      	adds	r3, r7, #6
 800448a:	881a      	ldrh	r2, [r3, #0]
 800448c:	68b9      	ldr	r1, [r7, #8]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	0018      	movs	r0, r3
 8004492:	f7ff fccd 	bl	8003e30 <UART_Start_Receive_DMA>
 8004496:	0003      	movs	r3, r0
 8004498:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800449a:	197b      	adds	r3, r7, r5
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d124      	bne.n	80044ec <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d11c      	bne.n	80044e4 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2210      	movs	r2, #16
 80044b0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044b2:	f3ef 8310 	mrs	r3, PRIMASK
 80044b6:	617b      	str	r3, [r7, #20]
  return(result);
 80044b8:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044ba:	623b      	str	r3, [r7, #32]
 80044bc:	2301      	movs	r3, #1
 80044be:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	f383 8810 	msr	PRIMASK, r3
}
 80044c6:	46c0      	nop			@ (mov r8, r8)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2110      	movs	r1, #16
 80044d4:	430a      	orrs	r2, r1
 80044d6:	601a      	str	r2, [r3, #0]
 80044d8:	6a3b      	ldr	r3, [r7, #32]
 80044da:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	f383 8810 	msr	PRIMASK, r3
}
 80044e2:	e003      	b.n	80044ec <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80044e4:	2327      	movs	r3, #39	@ 0x27
 80044e6:	18fb      	adds	r3, r7, r3
 80044e8:	2201      	movs	r2, #1
 80044ea:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 80044ec:	2327      	movs	r3, #39	@ 0x27
 80044ee:	18fb      	adds	r3, r7, r3
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	e000      	b.n	80044f6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 80044f4:	2302      	movs	r3, #2
  }
}
 80044f6:	0018      	movs	r0, r3
 80044f8:	46bd      	mov	sp, r7
 80044fa:	b00a      	add	sp, #40	@ 0x28
 80044fc:	bdb0      	pop	{r4, r5, r7, pc}

080044fe <ATC_Malloc>:
void              ATC_TempCallback(const char *str);

/***********************************************************************************************************/

void* ATC_Malloc(size_t size)
{
 80044fe:	b580      	push	{r7, lr}
 8004500:	b084      	sub	sp, #16
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
  void *ptr = NULL;
 8004506:	2300      	movs	r3, #0
 8004508:	60fb      	str	r3, [r7, #12]
#if ATC_RTOS == ATC_RTOS_DISABLE
  ptr = malloc(size);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	0018      	movs	r0, r3
 800450e:	f000 fc01 	bl	8004d14 <malloc>
 8004512:	0003      	movs	r3, r0
 8004514:	60fb      	str	r3, [r7, #12]
#elif (ATC_RTOS == ATC_RTOS_CMSIS_V1) || (ATC_RTOS == ATC_RTOS_CMSIS_V2)
  ptr = pvPortMalloc(size);
#elif ATC_RTOS == ATC_RTOS_THREADX
  ??
#endif
  return ptr;
 8004516:	68fb      	ldr	r3, [r7, #12]
}
 8004518:	0018      	movs	r0, r3
 800451a:	46bd      	mov	sp, r7
 800451c:	b004      	add	sp, #16
 800451e:	bd80      	pop	{r7, pc}

08004520 <ATC_Free>:

/***********************************************************************************************************/

void ATC_Free(void** ptr)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  if (ptr != NULL && *ptr != NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d00b      	beq.n	8004546 <ATC_Free+0x26>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d007      	beq.n	8004546 <ATC_Free+0x26>
  {
#if ATC_RTOS == ATC_RTOS_DISABLE
    free(*ptr);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	0018      	movs	r0, r3
 800453c:	f000 fbf4 	bl	8004d28 <free>
#elif (ATC_RTOS == ATC_RTOS_CMSIS_V1) || (ATC_RTOS == ATC_RTOS_CMSIS_V2)
    vPortFree(*ptr);
#elif ATC_RTOS == ATC_RTOS_THREADX
    ??
#endif
     *ptr = NULL;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	601a      	str	r2, [r3, #0]
  }
}
 8004546:	46c0      	nop			@ (mov r8, r8)
 8004548:	46bd      	mov	sp, r7
 800454a:	b002      	add	sp, #8
 800454c:	bd80      	pop	{r7, pc}

0800454e <ATC_RxFlush>:

/***********************************************************************************************************/

void ATC_RxFlush(ATC_HandleTypeDef* hAtc)
{
 800454e:	b580      	push	{r7, lr}
 8004550:	b082      	sub	sp, #8
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
  hAtc->RxIndex = 0;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	831a      	strh	r2, [r3, #24]
  memset(hAtc->pReadBuff, 0, hAtc->Size);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	8a9b      	ldrh	r3, [r3, #20]
 8004564:	001a      	movs	r2, r3
 8004566:	2100      	movs	r1, #0
 8004568:	f000 fe5a 	bl	8005220 <memset>
}
 800456c:	46c0      	nop			@ (mov r8, r8)
 800456e:	46bd      	mov	sp, r7
 8004570:	b002      	add	sp, #8
 8004572:	bd80      	pop	{r7, pc}

08004574 <ATC_TxRaw>:

/***********************************************************************************************************/

bool ATC_TxRaw(ATC_HandleTypeDef* hAtc, const uint8_t* Data, uint16_t Len)
{
 8004574:	b590      	push	{r4, r7, lr}
 8004576:	b087      	sub	sp, #28
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	1dbb      	adds	r3, r7, #6
 8004580:	801a      	strh	r2, [r3, #0]
  bool answer = false;
 8004582:	2417      	movs	r4, #23
 8004584:	193b      	adds	r3, r7, r4
 8004586:	2200      	movs	r2, #0
 8004588:	701a      	strb	r2, [r3, #0]
    {
      dprintf("%c", Data[i]);
    }
    dprintf("\r\n");
#endif
    hAtc->TxLen = Len;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	1dba      	adds	r2, r7, #6
 800458e:	8812      	ldrh	r2, [r2, #0]
 8004590:	835a      	strh	r2, [r3, #26]
    if (HAL_UART_Transmit_DMA(hAtc->hUart, Data, Len) != HAL_OK)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6818      	ldr	r0, [r3, #0]
 8004596:	1dbb      	adds	r3, r7, #6
 8004598:	881a      	ldrh	r2, [r3, #0]
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	0019      	movs	r1, r3
 800459e:	f7fe faf3 	bl	8002b88 <HAL_UART_Transmit_DMA>
 80045a2:	1e03      	subs	r3, r0, #0
 80045a4:	d103      	bne.n	80045ae <ATC_TxRaw+0x3a>
    {
      break;
    }
    answer = true;
 80045a6:	193b      	adds	r3, r7, r4
 80045a8:	2201      	movs	r2, #1
 80045aa:	701a      	strb	r2, [r3, #0]
 80045ac:	e000      	b.n	80045b0 <ATC_TxRaw+0x3c>
      break;
 80045ae:	46c0      	nop			@ (mov r8, r8)

  } while (0);

  return answer;
 80045b0:	2317      	movs	r3, #23
 80045b2:	18fb      	adds	r3, r7, r3
 80045b4:	781b      	ldrb	r3, [r3, #0]
}
 80045b6:	0018      	movs	r0, r3
 80045b8:	46bd      	mov	sp, r7
 80045ba:	b007      	add	sp, #28
 80045bc:	bd90      	pop	{r4, r7, pc}

080045be <ATC_TxBusy>:

/***********************************************************************************************************/

bool ATC_TxBusy(ATC_HandleTypeDef* hAtc)
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	b082      	sub	sp, #8
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
  if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX_RX))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	0018      	movs	r0, r3
 80045cc:	f7fe ffa8 	bl	8003520 <HAL_UART_GetState>
 80045d0:	0003      	movs	r3, r0
 80045d2:	2b21      	cmp	r3, #33	@ 0x21
 80045d4:	d007      	beq.n	80045e6 <ATC_TxBusy+0x28>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	0018      	movs	r0, r3
 80045dc:	f7fe ffa0 	bl	8003520 <HAL_UART_GetState>
 80045e0:	0003      	movs	r3, r0
 80045e2:	2b23      	cmp	r3, #35	@ 0x23
 80045e4:	d101      	bne.n	80045ea <ATC_TxBusy+0x2c>
  {
    return true;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e000      	b.n	80045ec <ATC_TxBusy+0x2e>
  }
  else
  {
    return false;
 80045ea:	2300      	movs	r3, #0
  }
}
 80045ec:	0018      	movs	r0, r3
 80045ee:	46bd      	mov	sp, r7
 80045f0:	b002      	add	sp, #8
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <ATC_TxWait>:

/***********************************************************************************************************/

bool ATC_TxWait(ATC_HandleTypeDef* hAtc, uint32_t Timeout)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
  bool answer = false;
 80045fe:	230f      	movs	r3, #15
 8004600:	18fb      	adds	r3, r7, r3
 8004602:	2200      	movs	r2, #0
 8004604:	701a      	strb	r2, [r3, #0]
  uint32_t start_time = HAL_GetTick();
 8004606:	f7fc fcc3 	bl	8000f90 <HAL_GetTick>
 800460a:	0003      	movs	r3, r0
 800460c:	60bb      	str	r3, [r7, #8]
  while (1)
  {
    ATC_Delay(1);
 800460e:	2001      	movs	r0, #1
 8004610:	f000 fb73 	bl	8004cfa <ATC_Delay>
    if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_READY))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	0018      	movs	r0, r3
 800461a:	f7fe ff81 	bl	8003520 <HAL_UART_GetState>
 800461e:	0003      	movs	r3, r0
 8004620:	2b22      	cmp	r3, #34	@ 0x22
 8004622:	d007      	beq.n	8004634 <ATC_TxWait+0x40>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	0018      	movs	r0, r3
 800462a:	f7fe ff79 	bl	8003520 <HAL_UART_GetState>
 800462e:	0003      	movs	r3, r0
 8004630:	2b20      	cmp	r3, #32
 8004632:	d104      	bne.n	800463e <ATC_TxWait+0x4a>
    {
      answer = true;
 8004634:	230f      	movs	r3, #15
 8004636:	18fb      	adds	r3, r7, r3
 8004638:	2201      	movs	r2, #1
 800463a:	701a      	strb	r2, [r3, #0]
      break;
 800463c:	e01c      	b.n	8004678 <ATC_TxWait+0x84>
    }
    if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_ERROR) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_TIMEOUT))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	0018      	movs	r0, r3
 8004644:	f7fe ff6c 	bl	8003520 <HAL_UART_GetState>
 8004648:	0003      	movs	r3, r0
 800464a:	2be0      	cmp	r3, #224	@ 0xe0
 800464c:	d014      	beq.n	8004678 <ATC_TxWait+0x84>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	0018      	movs	r0, r3
 8004654:	f7fe ff64 	bl	8003520 <HAL_UART_GetState>
 8004658:	0003      	movs	r3, r0
 800465a:	2ba0      	cmp	r3, #160	@ 0xa0
 800465c:	d00c      	beq.n	8004678 <ATC_TxWait+0x84>
    {
      break;
    }
    if (HAL_GetTick() - start_time >= Timeout)
 800465e:	f7fc fc97 	bl	8000f90 <HAL_GetTick>
 8004662:	0002      	movs	r2, r0
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	1ad3      	subs	r3, r2, r3
 8004668:	683a      	ldr	r2, [r7, #0]
 800466a:	429a      	cmp	r2, r3
 800466c:	d8cf      	bhi.n	800460e <ATC_TxWait+0x1a>
    {
      HAL_UART_AbortTransmit(hAtc->hUart);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	0018      	movs	r0, r3
 8004674:	f7fe fb18 	bl	8002ca8 <HAL_UART_AbortTransmit>
      break;
    }
  }

  return answer;
 8004678:	230f      	movs	r3, #15
 800467a:	18fb      	adds	r3, r7, r3
 800467c:	781b      	ldrb	r3, [r3, #0]
}
 800467e:	0018      	movs	r0, r3
 8004680:	46bd      	mov	sp, r7
 8004682:	b004      	add	sp, #16
 8004684:	bd80      	pop	{r7, pc}

08004686 <ATC_CheckEvents>:

/***********************************************************************************************************/

void ATC_CheckEvents(ATC_HandleTypeDef* hAtc)
{
 8004686:	b580      	push	{r7, lr}
 8004688:	b084      	sub	sp, #16
 800468a:	af00      	add	r7, sp, #0
 800468c:	6078      	str	r0, [r7, #4]
  if (hAtc->RxIndex > 0)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	8b1b      	ldrh	r3, [r3, #24]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d027      	beq.n	80046e6 <ATC_CheckEvents+0x60>
  {
    for (uint32_t ev = 0; ev < hAtc->Events; ev++)
 8004696:	2300      	movs	r3, #0
 8004698:	60fb      	str	r3, [r7, #12]
 800469a:	e01b      	b.n	80046d4 <ATC_CheckEvents+0x4e>
    {
      char *found = strstr((char*)hAtc->pReadBuff, hAtc->psEvents[ev].Event);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	68da      	ldr	r2, [r3, #12]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	00db      	lsls	r3, r3, #3
 80046a8:	18d3      	adds	r3, r2, r3
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	0019      	movs	r1, r3
 80046ae:	f000 fde1 	bl	8005274 <strstr>
 80046b2:	0003      	movs	r3, r0
 80046b4:	60bb      	str	r3, [r7, #8]
      if (found != NULL)
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d008      	beq.n	80046ce <ATC_CheckEvents+0x48>
      {
        hAtc->psEvents[ev].EventCallback(found);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	68da      	ldr	r2, [r3, #12]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	00db      	lsls	r3, r3, #3
 80046c4:	18d3      	adds	r3, r2, r3
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	68ba      	ldr	r2, [r7, #8]
 80046ca:	0010      	movs	r0, r2
 80046cc:	4798      	blx	r3
    for (uint32_t ev = 0; ev < hAtc->Events; ev++)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	3301      	adds	r3, #1
 80046d2:	60fb      	str	r3, [r7, #12]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d3de      	bcc.n	800469c <ATC_CheckEvents+0x16>
      }
    }
    ATC_RxFlush(hAtc);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	0018      	movs	r0, r3
 80046e2:	f7ff ff34 	bl	800454e <ATC_RxFlush>
  }
}
 80046e6:	46c0      	nop			@ (mov r8, r8)
 80046e8:	46bd      	mov	sp, r7
 80046ea:	b004      	add	sp, #16
 80046ec:	bd80      	pop	{r7, pc}

080046ee <ATC_CheckResponse>:

/***********************************************************************************************************/

uint8_t ATC_CheckResponse(ATC_HandleTypeDef* hAtc, char** ppFound)
{
 80046ee:	b580      	push	{r7, lr}
 80046f0:	b084      	sub	sp, #16
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
 80046f6:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
 80046f8:	230f      	movs	r3, #15
 80046fa:	18fb      	adds	r3, r7, r3
 80046fc:	2200      	movs	r2, #0
 80046fe:	701a      	strb	r2, [r3, #0]
  if (hAtc->RxIndex > 0)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	8b1b      	ldrh	r3, [r3, #24]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d031      	beq.n	800476c <ATC_CheckResponse+0x7e>
  {
    for (uint16_t i = 0; i < hAtc->RespCount; i++)
 8004708:	230c      	movs	r3, #12
 800470a:	18fb      	adds	r3, r7, r3
 800470c:	2200      	movs	r2, #0
 800470e:	801a      	strh	r2, [r3, #0]
 8004710:	e025      	b.n	800475e <ATC_CheckResponse+0x70>
    {
      char *found = strstr((char*)hAtc->pReadBuff, (char*)hAtc->ppResp[i]);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004716:	230c      	movs	r3, #12
 8004718:	18fb      	adds	r3, r7, r3
 800471a:	881a      	ldrh	r2, [r3, #0]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	320a      	adds	r2, #10
 8004720:	0092      	lsls	r2, r2, #2
 8004722:	58d3      	ldr	r3, [r2, r3]
 8004724:	0019      	movs	r1, r3
 8004726:	f000 fda5 	bl	8005274 <strstr>
 800472a:	0003      	movs	r3, r0
 800472c:	60bb      	str	r3, [r7, #8]
      if (found != NULL)
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d00e      	beq.n	8004752 <ATC_CheckResponse+0x64>
      {
        if (ppFound != NULL)
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d002      	beq.n	8004740 <ATC_CheckResponse+0x52>
        {
          *ppFound = found;
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	68ba      	ldr	r2, [r7, #8]
 800473e:	601a      	str	r2, [r3, #0]
        }
        index = i + 1;
 8004740:	230c      	movs	r3, #12
 8004742:	18fb      	adds	r3, r7, r3
 8004744:	881b      	ldrh	r3, [r3, #0]
 8004746:	b2da      	uxtb	r2, r3
 8004748:	230f      	movs	r3, #15
 800474a:	18fb      	adds	r3, r7, r3
 800474c:	3201      	adds	r2, #1
 800474e:	701a      	strb	r2, [r3, #0]
        break;
 8004750:	e00c      	b.n	800476c <ATC_CheckResponse+0x7e>
    for (uint16_t i = 0; i < hAtc->RespCount; i++)
 8004752:	210c      	movs	r1, #12
 8004754:	187b      	adds	r3, r7, r1
 8004756:	881a      	ldrh	r2, [r3, #0]
 8004758:	187b      	adds	r3, r7, r1
 800475a:	3201      	adds	r2, #1
 800475c:	801a      	strh	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	8adb      	ldrh	r3, [r3, #22]
 8004762:	220c      	movs	r2, #12
 8004764:	18ba      	adds	r2, r7, r2
 8004766:	8812      	ldrh	r2, [r2, #0]
 8004768:	429a      	cmp	r2, r3
 800476a:	d3d2      	bcc.n	8004712 <ATC_CheckResponse+0x24>
      }
    }
  }
  return index;
 800476c:	230f      	movs	r3, #15
 800476e:	18fb      	adds	r3, r7, r3
 8004770:	781b      	ldrb	r3, [r3, #0]
}
 8004772:	0018      	movs	r0, r3
 8004774:	46bd      	mov	sp, r7
 8004776:	b004      	add	sp, #16
 8004778:	bd80      	pop	{r7, pc}

0800477a <ATC_CheckErrors>:

/***********************************************************************************************************/

void ATC_CheckErrors(ATC_HandleTypeDef* hAtc)
{
 800477a:	b580      	push	{r7, lr}
 800477c:	b082      	sub	sp, #8
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
  if (HAL_UART_GetError(hAtc->hUart) != HAL_UART_ERROR_NONE)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	0018      	movs	r0, r3
 8004788:	f7fe fedc 	bl	8003544 <HAL_UART_GetError>
 800478c:	1e03      	subs	r3, r0, #0
 800478e:	d01f      	beq.n	80047d0 <ATC_CheckErrors+0x56>
  {
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2201      	movs	r2, #1
 8004798:	4252      	negs	r2, r2
 800479a:	621a      	str	r2, [r3, #32]
    HAL_UART_AbortReceive(hAtc->hUart);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	0018      	movs	r0, r3
 80047a2:	f7fe fae7 	bl	8002d74 <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6818      	ldr	r0, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	69d9      	ldr	r1, [r3, #28]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	8a9b      	ldrh	r3, [r3, #20]
 80047b2:	001a      	movs	r2, r3
 80047b4:	f7ff fe3b 	bl	800442e <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2104      	movs	r1, #4
 80047cc:	438a      	bics	r2, r1
 80047ce:	601a      	str	r2, [r3, #0]
  }
  if (!((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) ||
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	0018      	movs	r0, r3
 80047d6:	f7fe fea3 	bl	8003520 <HAL_UART_GetState>
 80047da:	0003      	movs	r3, r0
 80047dc:	2b22      	cmp	r3, #34	@ 0x22
 80047de:	d027      	beq.n	8004830 <ATC_CheckErrors+0xb6>
      (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX_RX)))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	0018      	movs	r0, r3
 80047e6:	f7fe fe9b 	bl	8003520 <HAL_UART_GetState>
 80047ea:	0003      	movs	r3, r0
  if (!((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) ||
 80047ec:	2b23      	cmp	r3, #35	@ 0x23
 80047ee:	d01f      	beq.n	8004830 <ATC_CheckErrors+0xb6>
  {
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	2201      	movs	r2, #1
 80047f8:	4252      	negs	r2, r2
 80047fa:	621a      	str	r2, [r3, #32]
    HAL_UART_AbortReceive(hAtc->hUart);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	0018      	movs	r0, r3
 8004802:	f7fe fab7 	bl	8002d74 <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6818      	ldr	r0, [r3, #0]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	69d9      	ldr	r1, [r3, #28]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	8a9b      	ldrh	r3, [r3, #20]
 8004812:	001a      	movs	r2, r3
 8004814:	f7ff fe0b 	bl	800442e <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	2104      	movs	r1, #4
 800482c:	438a      	bics	r2, r1
 800482e:	601a      	str	r2, [r3, #0]
  }
}
 8004830:	46c0      	nop			@ (mov r8, r8)
 8004832:	46bd      	mov	sp, r7
 8004834:	b002      	add	sp, #8
 8004836:	bd80      	pop	{r7, pc}

08004838 <ATC_Init>:
  * @param  BufferSize: Size of the RX buffer. It needs 2X memory.
  * @param  pName: Name identifier for the ATC.
  * @retval true if initialization is successful, false otherwise.
  */
bool ATC_Init(ATC_HandleTypeDef* hAtc, UART_HandleTypeDef* hUart, uint16_t BufferSize, const char* pName)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	603b      	str	r3, [r7, #0]
 8004844:	1dbb      	adds	r3, r7, #6
 8004846:	801a      	strh	r2, [r3, #0]
  bool answer = false;
 8004848:	2317      	movs	r3, #23
 800484a:	18fb      	adds	r3, r7, r3
 800484c:	2200      	movs	r2, #0
 800484e:	701a      	strb	r2, [r3, #0]
  do
  {
    if (hAtc == NULL || hUart == NULL)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d100      	bne.n	8004858 <ATC_Init+0x20>
 8004856:	e07f      	b.n	8004958 <ATC_Init+0x120>
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d100      	bne.n	8004860 <ATC_Init+0x28>
 800485e:	e07b      	b.n	8004958 <ATC_Init+0x120>
    {
      break;
    }
    memset(hAtc, 0, sizeof(ATC_HandleTypeDef));
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	223c      	movs	r2, #60	@ 0x3c
 8004864:	2100      	movs	r1, #0
 8004866:	0018      	movs	r0, r3
 8004868:	f000 fcda 	bl	8005220 <memset>
    if (pName != NULL)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d006      	beq.n	8004880 <ATC_Init+0x48>
    {
      strncpy(hAtc->Name, pName, sizeof(hAtc->Name) - 1);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	3304      	adds	r3, #4
 8004876:	6839      	ldr	r1, [r7, #0]
 8004878:	2207      	movs	r2, #7
 800487a:	0018      	movs	r0, r3
 800487c:	f000 fce6 	bl	800524c <strncpy>
    }
    hAtc->hUart = hUart;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	68ba      	ldr	r2, [r7, #8]
 8004884:	601a      	str	r2, [r3, #0]
    hAtc->pRxBuff = ATC_Malloc(BufferSize);
 8004886:	1dbb      	adds	r3, r7, #6
 8004888:	881b      	ldrh	r3, [r3, #0]
 800488a:	0018      	movs	r0, r3
 800488c:	f7ff fe37 	bl	80044fe <ATC_Malloc>
 8004890:	0002      	movs	r2, r0
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	61da      	str	r2, [r3, #28]
    if (hAtc->pRxBuff != NULL)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	69db      	ldr	r3, [r3, #28]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d055      	beq.n	800494a <ATC_Init+0x112>
    {
      memset(hAtc->pRxBuff, 0, BufferSize);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	69d8      	ldr	r0, [r3, #28]
 80048a2:	1dbb      	adds	r3, r7, #6
 80048a4:	881b      	ldrh	r3, [r3, #0]
 80048a6:	001a      	movs	r2, r3
 80048a8:	2100      	movs	r1, #0
 80048aa:	f000 fcb9 	bl	8005220 <memset>
    else
    {
      dprintf("ATC<%s> - ERROR MALLOC RX BUFF\r\n", hAtc->Name);
      break;
    }
    hAtc->pTxBuff = ATC_Malloc(BufferSize);
 80048ae:	1dbb      	adds	r3, r7, #6
 80048b0:	881b      	ldrh	r3, [r3, #0]
 80048b2:	0018      	movs	r0, r3
 80048b4:	f7ff fe23 	bl	80044fe <ATC_Malloc>
 80048b8:	0002      	movs	r2, r0
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	621a      	str	r2, [r3, #32]
    if (hAtc->pTxBuff != NULL)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d043      	beq.n	800494e <ATC_Init+0x116>
    {
      memset(hAtc->pTxBuff, 0, BufferSize);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6a18      	ldr	r0, [r3, #32]
 80048ca:	1dbb      	adds	r3, r7, #6
 80048cc:	881b      	ldrh	r3, [r3, #0]
 80048ce:	001a      	movs	r2, r3
 80048d0:	2100      	movs	r1, #0
 80048d2:	f000 fca5 	bl	8005220 <memset>
    else
    {
      dprintf("ATC<%s> - ERROR MALLOC TX BUFF\r\n", hAtc->Name);
      break;
    }
    hAtc->pReadBuff = ATC_Malloc(BufferSize);
 80048d6:	1dbb      	adds	r3, r7, #6
 80048d8:	881b      	ldrh	r3, [r3, #0]
 80048da:	0018      	movs	r0, r3
 80048dc:	f7ff fe0f 	bl	80044fe <ATC_Malloc>
 80048e0:	0002      	movs	r2, r0
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hAtc->pReadBuff != NULL)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d031      	beq.n	8004952 <ATC_Init+0x11a>
    {
      memset(hAtc->pReadBuff, 0, BufferSize);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80048f2:	1dbb      	adds	r3, r7, #6
 80048f4:	881b      	ldrh	r3, [r3, #0]
 80048f6:	001a      	movs	r2, r3
 80048f8:	2100      	movs	r1, #0
 80048fa:	f000 fc91 	bl	8005220 <memset>
    else
    {
      dprintf("ATC<%s> - ERROR MALLOC READ BUFF\r\n", hAtc->Name);
      break;
    }
    hAtc->Size = BufferSize;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	1dba      	adds	r2, r7, #6
 8004902:	8812      	ldrh	r2, [r2, #0]
 8004904:	829a      	strh	r2, [r3, #20]
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2201      	movs	r2, #1
 800490e:	4252      	negs	r2, r2
 8004910:	621a      	str	r2, [r3, #32]
    if (HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size) != HAL_OK)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6818      	ldr	r0, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	69d9      	ldr	r1, [r3, #28]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	8a9b      	ldrh	r3, [r3, #20]
 800491e:	001a      	movs	r2, r3
 8004920:	f7ff fd85 	bl	800442e <HAL_UARTEx_ReceiveToIdle_DMA>
 8004924:	1e03      	subs	r3, r0, #0
 8004926:	d116      	bne.n	8004956 <ATC_Init+0x11e>
    {
      dprintf("ATC<%s> - ERROR ENABLE RX DMA\r\n", hAtc->Name);
      break;
    }
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2104      	movs	r1, #4
 800493c:	438a      	bics	r2, r1
 800493e:	601a      	str	r2, [r3, #0]
    answer = true;
 8004940:	2317      	movs	r3, #23
 8004942:	18fb      	adds	r3, r7, r3
 8004944:	2201      	movs	r2, #1
 8004946:	701a      	strb	r2, [r3, #0]
 8004948:	e006      	b.n	8004958 <ATC_Init+0x120>
      break;
 800494a:	46c0      	nop			@ (mov r8, r8)
 800494c:	e004      	b.n	8004958 <ATC_Init+0x120>
      break;
 800494e:	46c0      	nop			@ (mov r8, r8)
 8004950:	e002      	b.n	8004958 <ATC_Init+0x120>
      break;
 8004952:	46c0      	nop			@ (mov r8, r8)
 8004954:	e000      	b.n	8004958 <ATC_Init+0x120>
      break;
 8004956:	46c0      	nop			@ (mov r8, r8)

  } while (0);

  if (answer == false)
 8004958:	2317      	movs	r3, #23
 800495a:	18fb      	adds	r3, r7, r3
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	2201      	movs	r2, #1
 8004960:	4053      	eors	r3, r2
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b00      	cmp	r3, #0
 8004966:	d017      	beq.n	8004998 <ATC_Init+0x160>
  {
    if (hAtc->pRxBuff != NULL)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	69db      	ldr	r3, [r3, #28]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d004      	beq.n	800497a <ATC_Init+0x142>
    {
      ATC_Free((void**)&hAtc->pRxBuff);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	331c      	adds	r3, #28
 8004974:	0018      	movs	r0, r3
 8004976:	f7ff fdd3 	bl	8004520 <ATC_Free>
    }
    if (hAtc->pReadBuff != NULL)
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497e:	2b00      	cmp	r3, #0
 8004980:	d004      	beq.n	800498c <ATC_Init+0x154>
    {
      ATC_Free((void**)&hAtc->pReadBuff);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	3324      	adds	r3, #36	@ 0x24
 8004986:	0018      	movs	r0, r3
 8004988:	f7ff fdca 	bl	8004520 <ATC_Free>
    }
    memset(hAtc, 0, sizeof(ATC_HandleTypeDef));
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	223c      	movs	r2, #60	@ 0x3c
 8004990:	2100      	movs	r1, #0
 8004992:	0018      	movs	r0, r3
 8004994:	f000 fc44 	bl	8005220 <memset>
  }
  else
  {
    dprintf("ATC<%s> - INIT DONE\r\n", hAtc->Name);
  }
  return answer;
 8004998:	2317      	movs	r3, #23
 800499a:	18fb      	adds	r3, r7, r3
 800499c:	781b      	ldrb	r3, [r3, #0]
}
 800499e:	0018      	movs	r0, r3
 80049a0:	46bd      	mov	sp, r7
 80049a2:	b006      	add	sp, #24
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <ATC_SetEvents>:
  * @param  hAtc: Pointer to the ATC handle.
  * @param  psEvents: Pointer to the event handler structure.
  * @retval true if events are set successfully, false otherwise.
  */
bool ATC_SetEvents(ATC_HandleTypeDef* hAtc, const ATC_EventTypeDef* psEvents)
{
 80049a6:	b580      	push	{r7, lr}
 80049a8:	b084      	sub	sp, #16
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
 80049ae:	6039      	str	r1, [r7, #0]
  bool answer = false;
 80049b0:	230f      	movs	r3, #15
 80049b2:	18fb      	adds	r3, r7, r3
 80049b4:	2200      	movs	r2, #0
 80049b6:	701a      	strb	r2, [r3, #0]
  uint32_t ev = 0;
 80049b8:	2300      	movs	r3, #0
 80049ba:	60bb      	str	r3, [r7, #8]
  do
  {
    if (hAtc == NULL)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d01f      	beq.n	8004a02 <ATC_SetEvents+0x5c>
    {
      break;
    }
    if (psEvents == NULL)
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d01e      	beq.n	8004a06 <ATC_SetEvents+0x60>
    {
      break;
    }
    while ((psEvents[ev].Event != NULL) && (psEvents[ev].EventCallback != NULL))
 80049c8:	e002      	b.n	80049d0 <ATC_SetEvents+0x2a>
    {
      ev++;
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	3301      	adds	r3, #1
 80049ce:	60bb      	str	r3, [r7, #8]
    while ((psEvents[ev].Event != NULL) && (psEvents[ev].EventCallback != NULL))
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	00db      	lsls	r3, r3, #3
 80049d4:	683a      	ldr	r2, [r7, #0]
 80049d6:	18d3      	adds	r3, r2, r3
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d006      	beq.n	80049ec <ATC_SetEvents+0x46>
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	00db      	lsls	r3, r3, #3
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	18d3      	adds	r3, r2, r3
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1ee      	bne.n	80049ca <ATC_SetEvents+0x24>
    }
    hAtc->psEvents = (ATC_EventTypeDef*)psEvents;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	683a      	ldr	r2, [r7, #0]
 80049f0:	60da      	str	r2, [r3, #12]
    hAtc->Events = ev;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	68ba      	ldr	r2, [r7, #8]
 80049f6:	611a      	str	r2, [r3, #16]
    answer = true;
 80049f8:	230f      	movs	r3, #15
 80049fa:	18fb      	adds	r3, r7, r3
 80049fc:	2201      	movs	r2, #1
 80049fe:	701a      	strb	r2, [r3, #0]
 8004a00:	e002      	b.n	8004a08 <ATC_SetEvents+0x62>
      break;
 8004a02:	46c0      	nop			@ (mov r8, r8)
 8004a04:	e000      	b.n	8004a08 <ATC_SetEvents+0x62>
      break;
 8004a06:	46c0      	nop			@ (mov r8, r8)

  } while (0);

  return answer;
 8004a08:	230f      	movs	r3, #15
 8004a0a:	18fb      	adds	r3, r7, r3
 8004a0c:	781b      	ldrb	r3, [r3, #0]
}
 8004a0e:	0018      	movs	r0, r3
 8004a10:	46bd      	mov	sp, r7
 8004a12:	b004      	add	sp, #16
 8004a14:	bd80      	pop	{r7, pc}

08004a16 <ATC_Loop>:
  * @brief  Main loop for processing ATC events and errors.
  * @param  hAtc: Pointer to the ATC handle.
  * @retval None.
  */
void ATC_Loop(ATC_HandleTypeDef* hAtc)
{
 8004a16:	b580      	push	{r7, lr}
 8004a18:	b082      	sub	sp, #8
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]
  ATC_CheckErrors(hAtc);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	0018      	movs	r0, r3
 8004a22:	f7ff feaa 	bl	800477a <ATC_CheckErrors>
  ATC_CheckEvents(hAtc);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	0018      	movs	r0, r3
 8004a2a:	f7ff fe2c 	bl	8004686 <ATC_CheckEvents>
}
 8004a2e:	46c0      	nop			@ (mov r8, r8)
 8004a30:	46bd      	mov	sp, r7
 8004a32:	b002      	add	sp, #8
 8004a34:	bd80      	pop	{r7, pc}

08004a36 <ATC_SendReceive>:
  * @param  Items: Number of String for Searching
  * @param  ...: Variable arguments for expected responses.
  * @retval Response index if found, error code otherwise.
  */
int ATC_SendReceive(ATC_HandleTypeDef* hAtc, const char* pCommand, uint32_t TxTimeout, char** ppResp, uint32_t RxTimeout, uint8_t Items, ...)
{
 8004a36:	b5b0      	push	{r4, r5, r7, lr}
 8004a38:	b08c      	sub	sp, #48	@ 0x30
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	60f8      	str	r0, [r7, #12]
 8004a3e:	60b9      	str	r1, [r7, #8]
 8004a40:	607a      	str	r2, [r7, #4]
 8004a42:	603b      	str	r3, [r7, #0]
  int answer = ATC_RESP_NOT_FOUND;
 8004a44:	2300      	movs	r3, #0
 8004a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (ATC_TxBusy(hAtc) == true)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	0018      	movs	r0, r3
 8004a4c:	f7ff fdb7 	bl	80045be <ATC_TxBusy>
 8004a50:	1e03      	subs	r3, r0, #0
 8004a52:	d002      	beq.n	8004a5a <ATC_SendReceive+0x24>
  {
    return ATC_RESP_TX_BUSY;
 8004a54:	2304      	movs	r3, #4
 8004a56:	425b      	negs	r3, r3
 8004a58:	e0e3      	b.n	8004c22 <ATC_SendReceive+0x1ec>
  }
  if (Items > ATC_RESP_MAX)
 8004a5a:	2344      	movs	r3, #68	@ 0x44
 8004a5c:	18fb      	adds	r3, r7, r3
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	2b05      	cmp	r3, #5
 8004a62:	d902      	bls.n	8004a6a <ATC_SendReceive+0x34>
  {
    return ATC_RESP_ITEMS;
 8004a64:	2305      	movs	r3, #5
 8004a66:	425b      	negs	r3, r3
 8004a68:	e0db      	b.n	8004c22 <ATC_SendReceive+0x1ec>
  }
  ATC_CheckErrors(hAtc);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	0018      	movs	r0, r3
 8004a6e:	f7ff fe84 	bl	800477a <ATC_CheckErrors>
  va_list args;
  va_start(args, Items);
 8004a72:	2348      	movs	r3, #72	@ 0x48
 8004a74:	18fb      	adds	r3, r7, r3
 8004a76:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < Items; i++)
 8004a78:	2300      	movs	r3, #0
 8004a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a7c:	e051      	b.n	8004b22 <ATC_SendReceive+0xec>
  {
    char *arg = va_arg(args, char*);
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	1d1a      	adds	r2, r3, #4
 8004a82:	617a      	str	r2, [r7, #20]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	61bb      	str	r3, [r7, #24]
    hAtc->ppResp[i] = (uint8_t*) ATC_Malloc(strlen(arg) + 1);
 8004a88:	69bb      	ldr	r3, [r7, #24]
 8004a8a:	0018      	movs	r0, r3
 8004a8c:	f7fb fb3c 	bl	8000108 <strlen>
 8004a90:	0003      	movs	r3, r0
 8004a92:	3301      	adds	r3, #1
 8004a94:	0018      	movs	r0, r3
 8004a96:	f7ff fd32 	bl	80044fe <ATC_Malloc>
 8004a9a:	0001      	movs	r1, r0
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004aa0:	320a      	adds	r2, #10
 8004aa2:	0092      	lsls	r2, r2, #2
 8004aa4:	50d1      	str	r1, [r2, r3]
    if (hAtc->ppResp[i] == NULL)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004aaa:	320a      	adds	r2, #10
 8004aac:	0092      	lsls	r2, r2, #2
 8004aae:	58d3      	ldr	r3, [r2, r3]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d11c      	bne.n	8004aee <ATC_SendReceive+0xb8>
    {
      for (uint8_t j = 0; j < i; j++)
 8004ab4:	2327      	movs	r3, #39	@ 0x27
 8004ab6:	18fb      	adds	r3, r7, r3
 8004ab8:	2200      	movs	r2, #0
 8004aba:	701a      	strb	r2, [r3, #0]
 8004abc:	e00e      	b.n	8004adc <ATC_SendReceive+0xa6>
      {
        ATC_Free((void**)&hAtc->ppResp[j]);
 8004abe:	2427      	movs	r4, #39	@ 0x27
 8004ac0:	193b      	adds	r3, r7, r4
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	330a      	adds	r3, #10
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	68fa      	ldr	r2, [r7, #12]
 8004aca:	18d3      	adds	r3, r2, r3
 8004acc:	0018      	movs	r0, r3
 8004ace:	f7ff fd27 	bl	8004520 <ATC_Free>
      for (uint8_t j = 0; j < i; j++)
 8004ad2:	193b      	adds	r3, r7, r4
 8004ad4:	781a      	ldrb	r2, [r3, #0]
 8004ad6:	193b      	adds	r3, r7, r4
 8004ad8:	3201      	adds	r2, #1
 8004ada:	701a      	strb	r2, [r3, #0]
 8004adc:	2327      	movs	r3, #39	@ 0x27
 8004ade:	18fb      	adds	r3, r7, r3
 8004ae0:	781b      	ldrb	r3, [r3, #0]
 8004ae2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	dcea      	bgt.n	8004abe <ATC_SendReceive+0x88>
      }
      return ATC_RESP_MEM_ERROR;
 8004ae8:	2303      	movs	r3, #3
 8004aea:	425b      	negs	r3, r3
 8004aec:	e099      	b.n	8004c22 <ATC_SendReceive+0x1ec>
    }
    strcpy((char*) hAtc->ppResp[i], arg);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004af2:	320a      	adds	r2, #10
 8004af4:	0092      	lsls	r2, r2, #2
 8004af6:	58d3      	ldr	r3, [r2, r3]
 8004af8:	69ba      	ldr	r2, [r7, #24]
 8004afa:	0011      	movs	r1, r2
 8004afc:	0018      	movs	r0, r3
 8004afe:	f000 fc5c 	bl	80053ba <strcpy>
    hAtc->ppResp[i][strlen(arg)] = 0;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b06:	320a      	adds	r2, #10
 8004b08:	0092      	lsls	r2, r2, #2
 8004b0a:	58d4      	ldr	r4, [r2, r3]
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	0018      	movs	r0, r3
 8004b10:	f7fb fafa 	bl	8000108 <strlen>
 8004b14:	0003      	movs	r3, r0
 8004b16:	18e3      	adds	r3, r4, r3
 8004b18:	2200      	movs	r2, #0
 8004b1a:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < Items; i++)
 8004b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b1e:	3301      	adds	r3, #1
 8004b20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b22:	2344      	movs	r3, #68	@ 0x44
 8004b24:	18fb      	adds	r3, r7, r3
 8004b26:	781b      	ldrb	r3, [r3, #0]
 8004b28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	dba7      	blt.n	8004a7e <ATC_SendReceive+0x48>
  }
  va_end(args);

  do
  {
    ATC_RxFlush(hAtc);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	0018      	movs	r0, r3
 8004b32:	f7ff fd0c 	bl	800454e <ATC_RxFlush>
    if (ATC_TxRaw(hAtc, (const uint8_t*)pCommand, strlen((char*)pCommand)) == false)
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	0018      	movs	r0, r3
 8004b3a:	f7fb fae5 	bl	8000108 <strlen>
 8004b3e:	0003      	movs	r3, r0
 8004b40:	b29a      	uxth	r2, r3
 8004b42:	68b9      	ldr	r1, [r7, #8]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	0018      	movs	r0, r3
 8004b48:	f7ff fd14 	bl	8004574 <ATC_TxRaw>
 8004b4c:	0003      	movs	r3, r0
 8004b4e:	001a      	movs	r2, r3
 8004b50:	2301      	movs	r3, #1
 8004b52:	4053      	eors	r3, r2
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d003      	beq.n	8004b62 <ATC_SendReceive+0x12c>
    {
      answer = ATC_RESP_SENDING_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	425b      	negs	r3, r3
 8004b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8004b60:	e010      	b.n	8004b84 <ATC_SendReceive+0x14e>
    }
    if (ATC_TxWait(hAtc, TxTimeout) == false)
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	0011      	movs	r1, r2
 8004b68:	0018      	movs	r0, r3
 8004b6a:	f7ff fd43 	bl	80045f4 <ATC_TxWait>
 8004b6e:	0003      	movs	r3, r0
 8004b70:	001a      	movs	r2, r3
 8004b72:	2301      	movs	r3, #1
 8004b74:	4053      	eors	r3, r2
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d003      	beq.n	8004b84 <ATC_SendReceive+0x14e>
    {
      answer = ATC_RESP_SENDING_TIMEOUT;
 8004b7c:	2302      	movs	r3, #2
 8004b7e:	425b      	negs	r3, r3
 8004b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8004b82:	46c0      	nop			@ (mov r8, r8)
    }

  } while (0);

  if ((Items > 0) && (answer == ATC_RESP_NOT_FOUND))
 8004b84:	2444      	movs	r4, #68	@ 0x44
 8004b86:	193b      	adds	r3, r7, r4
 8004b88:	781b      	ldrb	r3, [r3, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d029      	beq.n	8004be2 <ATC_SendReceive+0x1ac>
 8004b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d126      	bne.n	8004be2 <ATC_SendReceive+0x1ac>
  {
    uint32_t start_time = HAL_GetTick();
 8004b94:	f7fc f9fc 	bl	8000f90 <HAL_GetTick>
 8004b98:	0003      	movs	r3, r0
 8004b9a:	623b      	str	r3, [r7, #32]
    hAtc->RespCount = Items;
 8004b9c:	193b      	adds	r3, r7, r4
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	b29a      	uxth	r2, r3
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	82da      	strh	r2, [r3, #22]
    while (HAL_GetTick() - start_time < RxTimeout)
 8004ba6:	e014      	b.n	8004bd2 <ATC_SendReceive+0x19c>
    {
      ATC_Delay(1);
 8004ba8:	2001      	movs	r0, #1
 8004baa:	f000 f8a6 	bl	8004cfa <ATC_Delay>
      uint8_t found_index = ATC_CheckResponse(hAtc, ppResp);
 8004bae:	251f      	movs	r5, #31
 8004bb0:	197c      	adds	r4, r7, r5
 8004bb2:	683a      	ldr	r2, [r7, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	0011      	movs	r1, r2
 8004bb8:	0018      	movs	r0, r3
 8004bba:	f7ff fd98 	bl	80046ee <ATC_CheckResponse>
 8004bbe:	0003      	movs	r3, r0
 8004bc0:	7023      	strb	r3, [r4, #0]
      if (found_index > 0)
 8004bc2:	197b      	adds	r3, r7, r5
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d003      	beq.n	8004bd2 <ATC_SendReceive+0x19c>
      {
        answer = found_index;
 8004bca:	197b      	adds	r3, r7, r5
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004bd0:	e007      	b.n	8004be2 <ATC_SendReceive+0x1ac>
    while (HAL_GetTick() - start_time < RxTimeout)
 8004bd2:	f7fc f9dd 	bl	8000f90 <HAL_GetTick>
 8004bd6:	0002      	movs	r2, r0
 8004bd8:	6a3b      	ldr	r3, [r7, #32]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d8e2      	bhi.n	8004ba8 <ATC_SendReceive+0x172>
      }
    }
  }
  hAtc->RespCount = 0;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2200      	movs	r2, #0
 8004be6:	82da      	strh	r2, [r3, #22]
  for (uint8_t i = 0; i < Items; i++)
 8004be8:	2326      	movs	r3, #38	@ 0x26
 8004bea:	18fb      	adds	r3, r7, r3
 8004bec:	2200      	movs	r2, #0
 8004bee:	701a      	strb	r2, [r3, #0]
 8004bf0:	e00e      	b.n	8004c10 <ATC_SendReceive+0x1da>
  {
    ATC_Free((void**)&hAtc->ppResp[i]);
 8004bf2:	2426      	movs	r4, #38	@ 0x26
 8004bf4:	193b      	adds	r3, r7, r4
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	330a      	adds	r3, #10
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	68fa      	ldr	r2, [r7, #12]
 8004bfe:	18d3      	adds	r3, r2, r3
 8004c00:	0018      	movs	r0, r3
 8004c02:	f7ff fc8d 	bl	8004520 <ATC_Free>
  for (uint8_t i = 0; i < Items; i++)
 8004c06:	193b      	adds	r3, r7, r4
 8004c08:	781a      	ldrb	r2, [r3, #0]
 8004c0a:	193b      	adds	r3, r7, r4
 8004c0c:	3201      	adds	r2, #1
 8004c0e:	701a      	strb	r2, [r3, #0]
 8004c10:	2326      	movs	r3, #38	@ 0x26
 8004c12:	18fa      	adds	r2, r7, r3
 8004c14:	2344      	movs	r3, #68	@ 0x44
 8004c16:	18fb      	adds	r3, r7, r3
 8004c18:	7812      	ldrb	r2, [r2, #0]
 8004c1a:	781b      	ldrb	r3, [r3, #0]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d3e8      	bcc.n	8004bf2 <ATC_SendReceive+0x1bc>
  }
  return answer;
 8004c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004c22:	0018      	movs	r0, r3
 8004c24:	46bd      	mov	sp, r7
 8004c26:	b00c      	add	sp, #48	@ 0x30
 8004c28:	bdb0      	pop	{r4, r5, r7, pc}

08004c2a <ATC_IdleLineCallback>:
  * @param  hAtc: Pointer to the ATC handle.
  * @param  Len: Length of received data.
  * @retval None.
  */
inline void ATC_IdleLineCallback(ATC_HandleTypeDef* hAtc, uint16_t Len)
{
 8004c2a:	b580      	push	{r7, lr}
 8004c2c:	b082      	sub	sp, #8
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	6078      	str	r0, [r7, #4]
 8004c32:	000a      	movs	r2, r1
 8004c34:	1cbb      	adds	r3, r7, #2
 8004c36:	801a      	strh	r2, [r3, #0]
  if (Len > hAtc->Size - hAtc->RxIndex)
 8004c38:	1cbb      	adds	r3, r7, #2
 8004c3a:	881a      	ldrh	r2, [r3, #0]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	8a9b      	ldrh	r3, [r3, #20]
 8004c40:	0019      	movs	r1, r3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	8b1b      	ldrh	r3, [r3, #24]
 8004c46:	1acb      	subs	r3, r1, r3
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	dd06      	ble.n	8004c5a <ATC_IdleLineCallback+0x30>
  {
    Len = hAtc->Size - hAtc->RxIndex;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	8a99      	ldrh	r1, [r3, #20]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	8b1a      	ldrh	r2, [r3, #24]
 8004c54:	1cbb      	adds	r3, r7, #2
 8004c56:	1a8a      	subs	r2, r1, r2
 8004c58:	801a      	strh	r2, [r3, #0]
  }
  memcpy(&hAtc->pReadBuff[hAtc->RxIndex], hAtc->pRxBuff, Len);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	8b12      	ldrh	r2, [r2, #24]
 8004c62:	1898      	adds	r0, r3, r2
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	69d9      	ldr	r1, [r3, #28]
 8004c68:	1cbb      	adds	r3, r7, #2
 8004c6a:	881b      	ldrh	r3, [r3, #0]
 8004c6c:	001a      	movs	r2, r3
 8004c6e:	f000 fbac 	bl	80053ca <memcpy>
  {
    dprintf("%c", hAtc->pRxBuff[i]);
  }
  dprintf("\r\n");
#endif
  hAtc->RxIndex += Len;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	8b1a      	ldrh	r2, [r3, #24]
 8004c76:	1cbb      	adds	r3, r7, #2
 8004c78:	881b      	ldrh	r3, [r3, #0]
 8004c7a:	18d3      	adds	r3, r2, r3
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	831a      	strh	r2, [r3, #24]
  if (HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size) == HAL_OK)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6818      	ldr	r0, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	69d9      	ldr	r1, [r3, #28]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	8a9b      	ldrh	r3, [r3, #20]
 8004c8e:	001a      	movs	r2, r3
 8004c90:	f7ff fbcd 	bl	800442e <HAL_UARTEx_ReceiveToIdle_DMA>
 8004c94:	1e03      	subs	r3, r0, #0
 8004c96:	d10c      	bne.n	8004cb2 <ATC_IdleLineCallback+0x88>
  {
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	2104      	movs	r1, #4
 8004cac:	438a      	bics	r2, r1
 8004cae:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
    HAL_UART_AbortReceive(hAtc->hUart);
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
  }
}
 8004cb0:	e01f      	b.n	8004cf2 <ATC_IdleLineCallback+0xc8>
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	4252      	negs	r2, r2
 8004cbc:	621a      	str	r2, [r3, #32]
    HAL_UART_AbortReceive(hAtc->hUart);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	0018      	movs	r0, r3
 8004cc4:	f7fe f856 	bl	8002d74 <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6818      	ldr	r0, [r3, #0]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	69d9      	ldr	r1, [r3, #28]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	8a9b      	ldrh	r3, [r3, #20]
 8004cd4:	001a      	movs	r2, r3
 8004cd6:	f7ff fbaa 	bl	800442e <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2104      	movs	r1, #4
 8004cee:	438a      	bics	r2, r1
 8004cf0:	601a      	str	r2, [r3, #0]
}
 8004cf2:	46c0      	nop			@ (mov r8, r8)
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	b002      	add	sp, #8
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <ATC_Delay>:
  * @brief  Delay function.
  * @param  Delay: delay in milisecond..
  * @retval None.
  */
void ATC_Delay(uint32_t Delay)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b082      	sub	sp, #8
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
#if ATC_RTOS == ATC_RTOS_DISABLE
  HAL_Delay(Delay);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	0018      	movs	r0, r3
 8004d06:	f7fc f94d 	bl	8000fa4 <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 8004d0a:	46c0      	nop			@ (mov r8, r8)
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	b002      	add	sp, #8
 8004d10:	bd80      	pop	{r7, pc}
	...

08004d14 <malloc>:
 8004d14:	b510      	push	{r4, lr}
 8004d16:	4b03      	ldr	r3, [pc, #12]	@ (8004d24 <malloc+0x10>)
 8004d18:	0001      	movs	r1, r0
 8004d1a:	6818      	ldr	r0, [r3, #0]
 8004d1c:	f000 f830 	bl	8004d80 <_malloc_r>
 8004d20:	bd10      	pop	{r4, pc}
 8004d22:	46c0      	nop			@ (mov r8, r8)
 8004d24:	20000018 	.word	0x20000018

08004d28 <free>:
 8004d28:	b510      	push	{r4, lr}
 8004d2a:	4b03      	ldr	r3, [pc, #12]	@ (8004d38 <free+0x10>)
 8004d2c:	0001      	movs	r1, r0
 8004d2e:	6818      	ldr	r0, [r3, #0]
 8004d30:	f000 fb54 	bl	80053dc <_free_r>
 8004d34:	bd10      	pop	{r4, pc}
 8004d36:	46c0      	nop			@ (mov r8, r8)
 8004d38:	20000018 	.word	0x20000018

08004d3c <sbrk_aligned>:
 8004d3c:	b570      	push	{r4, r5, r6, lr}
 8004d3e:	4e0f      	ldr	r6, [pc, #60]	@ (8004d7c <sbrk_aligned+0x40>)
 8004d40:	000d      	movs	r5, r1
 8004d42:	6831      	ldr	r1, [r6, #0]
 8004d44:	0004      	movs	r4, r0
 8004d46:	2900      	cmp	r1, #0
 8004d48:	d102      	bne.n	8004d50 <sbrk_aligned+0x14>
 8004d4a:	f000 fae3 	bl	8005314 <_sbrk_r>
 8004d4e:	6030      	str	r0, [r6, #0]
 8004d50:	0029      	movs	r1, r5
 8004d52:	0020      	movs	r0, r4
 8004d54:	f000 fade 	bl	8005314 <_sbrk_r>
 8004d58:	1c43      	adds	r3, r0, #1
 8004d5a:	d103      	bne.n	8004d64 <sbrk_aligned+0x28>
 8004d5c:	2501      	movs	r5, #1
 8004d5e:	426d      	negs	r5, r5
 8004d60:	0028      	movs	r0, r5
 8004d62:	bd70      	pop	{r4, r5, r6, pc}
 8004d64:	2303      	movs	r3, #3
 8004d66:	1cc5      	adds	r5, r0, #3
 8004d68:	439d      	bics	r5, r3
 8004d6a:	42a8      	cmp	r0, r5
 8004d6c:	d0f8      	beq.n	8004d60 <sbrk_aligned+0x24>
 8004d6e:	1a29      	subs	r1, r5, r0
 8004d70:	0020      	movs	r0, r4
 8004d72:	f000 facf 	bl	8005314 <_sbrk_r>
 8004d76:	3001      	adds	r0, #1
 8004d78:	d1f2      	bne.n	8004d60 <sbrk_aligned+0x24>
 8004d7a:	e7ef      	b.n	8004d5c <sbrk_aligned+0x20>
 8004d7c:	2000023c 	.word	0x2000023c

08004d80 <_malloc_r>:
 8004d80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d82:	2203      	movs	r2, #3
 8004d84:	1ccb      	adds	r3, r1, #3
 8004d86:	4393      	bics	r3, r2
 8004d88:	3308      	adds	r3, #8
 8004d8a:	0005      	movs	r5, r0
 8004d8c:	001f      	movs	r7, r3
 8004d8e:	2b0c      	cmp	r3, #12
 8004d90:	d234      	bcs.n	8004dfc <_malloc_r+0x7c>
 8004d92:	270c      	movs	r7, #12
 8004d94:	42b9      	cmp	r1, r7
 8004d96:	d833      	bhi.n	8004e00 <_malloc_r+0x80>
 8004d98:	0028      	movs	r0, r5
 8004d9a:	f000 f871 	bl	8004e80 <__malloc_lock>
 8004d9e:	4e37      	ldr	r6, [pc, #220]	@ (8004e7c <_malloc_r+0xfc>)
 8004da0:	6833      	ldr	r3, [r6, #0]
 8004da2:	001c      	movs	r4, r3
 8004da4:	2c00      	cmp	r4, #0
 8004da6:	d12f      	bne.n	8004e08 <_malloc_r+0x88>
 8004da8:	0039      	movs	r1, r7
 8004daa:	0028      	movs	r0, r5
 8004dac:	f7ff ffc6 	bl	8004d3c <sbrk_aligned>
 8004db0:	0004      	movs	r4, r0
 8004db2:	1c43      	adds	r3, r0, #1
 8004db4:	d15f      	bne.n	8004e76 <_malloc_r+0xf6>
 8004db6:	6834      	ldr	r4, [r6, #0]
 8004db8:	9400      	str	r4, [sp, #0]
 8004dba:	9b00      	ldr	r3, [sp, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d14a      	bne.n	8004e56 <_malloc_r+0xd6>
 8004dc0:	2c00      	cmp	r4, #0
 8004dc2:	d052      	beq.n	8004e6a <_malloc_r+0xea>
 8004dc4:	6823      	ldr	r3, [r4, #0]
 8004dc6:	0028      	movs	r0, r5
 8004dc8:	18e3      	adds	r3, r4, r3
 8004dca:	9900      	ldr	r1, [sp, #0]
 8004dcc:	9301      	str	r3, [sp, #4]
 8004dce:	f000 faa1 	bl	8005314 <_sbrk_r>
 8004dd2:	9b01      	ldr	r3, [sp, #4]
 8004dd4:	4283      	cmp	r3, r0
 8004dd6:	d148      	bne.n	8004e6a <_malloc_r+0xea>
 8004dd8:	6823      	ldr	r3, [r4, #0]
 8004dda:	0028      	movs	r0, r5
 8004ddc:	1aff      	subs	r7, r7, r3
 8004dde:	0039      	movs	r1, r7
 8004de0:	f7ff ffac 	bl	8004d3c <sbrk_aligned>
 8004de4:	3001      	adds	r0, #1
 8004de6:	d040      	beq.n	8004e6a <_malloc_r+0xea>
 8004de8:	6823      	ldr	r3, [r4, #0]
 8004dea:	19db      	adds	r3, r3, r7
 8004dec:	6023      	str	r3, [r4, #0]
 8004dee:	6833      	ldr	r3, [r6, #0]
 8004df0:	685a      	ldr	r2, [r3, #4]
 8004df2:	2a00      	cmp	r2, #0
 8004df4:	d133      	bne.n	8004e5e <_malloc_r+0xde>
 8004df6:	9b00      	ldr	r3, [sp, #0]
 8004df8:	6033      	str	r3, [r6, #0]
 8004dfa:	e019      	b.n	8004e30 <_malloc_r+0xb0>
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	dac9      	bge.n	8004d94 <_malloc_r+0x14>
 8004e00:	230c      	movs	r3, #12
 8004e02:	602b      	str	r3, [r5, #0]
 8004e04:	2000      	movs	r0, #0
 8004e06:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004e08:	6821      	ldr	r1, [r4, #0]
 8004e0a:	1bc9      	subs	r1, r1, r7
 8004e0c:	d420      	bmi.n	8004e50 <_malloc_r+0xd0>
 8004e0e:	290b      	cmp	r1, #11
 8004e10:	d90a      	bls.n	8004e28 <_malloc_r+0xa8>
 8004e12:	19e2      	adds	r2, r4, r7
 8004e14:	6027      	str	r7, [r4, #0]
 8004e16:	42a3      	cmp	r3, r4
 8004e18:	d104      	bne.n	8004e24 <_malloc_r+0xa4>
 8004e1a:	6032      	str	r2, [r6, #0]
 8004e1c:	6863      	ldr	r3, [r4, #4]
 8004e1e:	6011      	str	r1, [r2, #0]
 8004e20:	6053      	str	r3, [r2, #4]
 8004e22:	e005      	b.n	8004e30 <_malloc_r+0xb0>
 8004e24:	605a      	str	r2, [r3, #4]
 8004e26:	e7f9      	b.n	8004e1c <_malloc_r+0x9c>
 8004e28:	6862      	ldr	r2, [r4, #4]
 8004e2a:	42a3      	cmp	r3, r4
 8004e2c:	d10e      	bne.n	8004e4c <_malloc_r+0xcc>
 8004e2e:	6032      	str	r2, [r6, #0]
 8004e30:	0028      	movs	r0, r5
 8004e32:	f000 f82d 	bl	8004e90 <__malloc_unlock>
 8004e36:	0020      	movs	r0, r4
 8004e38:	2207      	movs	r2, #7
 8004e3a:	300b      	adds	r0, #11
 8004e3c:	1d23      	adds	r3, r4, #4
 8004e3e:	4390      	bics	r0, r2
 8004e40:	1ac2      	subs	r2, r0, r3
 8004e42:	4298      	cmp	r0, r3
 8004e44:	d0df      	beq.n	8004e06 <_malloc_r+0x86>
 8004e46:	1a1b      	subs	r3, r3, r0
 8004e48:	50a3      	str	r3, [r4, r2]
 8004e4a:	e7dc      	b.n	8004e06 <_malloc_r+0x86>
 8004e4c:	605a      	str	r2, [r3, #4]
 8004e4e:	e7ef      	b.n	8004e30 <_malloc_r+0xb0>
 8004e50:	0023      	movs	r3, r4
 8004e52:	6864      	ldr	r4, [r4, #4]
 8004e54:	e7a6      	b.n	8004da4 <_malloc_r+0x24>
 8004e56:	9c00      	ldr	r4, [sp, #0]
 8004e58:	6863      	ldr	r3, [r4, #4]
 8004e5a:	9300      	str	r3, [sp, #0]
 8004e5c:	e7ad      	b.n	8004dba <_malloc_r+0x3a>
 8004e5e:	001a      	movs	r2, r3
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	42a3      	cmp	r3, r4
 8004e64:	d1fb      	bne.n	8004e5e <_malloc_r+0xde>
 8004e66:	2300      	movs	r3, #0
 8004e68:	e7da      	b.n	8004e20 <_malloc_r+0xa0>
 8004e6a:	230c      	movs	r3, #12
 8004e6c:	0028      	movs	r0, r5
 8004e6e:	602b      	str	r3, [r5, #0]
 8004e70:	f000 f80e 	bl	8004e90 <__malloc_unlock>
 8004e74:	e7c6      	b.n	8004e04 <_malloc_r+0x84>
 8004e76:	6007      	str	r7, [r0, #0]
 8004e78:	e7da      	b.n	8004e30 <_malloc_r+0xb0>
 8004e7a:	46c0      	nop			@ (mov r8, r8)
 8004e7c:	20000240 	.word	0x20000240

08004e80 <__malloc_lock>:
 8004e80:	b510      	push	{r4, lr}
 8004e82:	4802      	ldr	r0, [pc, #8]	@ (8004e8c <__malloc_lock+0xc>)
 8004e84:	f000 fa97 	bl	80053b6 <__retarget_lock_acquire_recursive>
 8004e88:	bd10      	pop	{r4, pc}
 8004e8a:	46c0      	nop			@ (mov r8, r8)
 8004e8c:	20000384 	.word	0x20000384

08004e90 <__malloc_unlock>:
 8004e90:	b510      	push	{r4, lr}
 8004e92:	4802      	ldr	r0, [pc, #8]	@ (8004e9c <__malloc_unlock+0xc>)
 8004e94:	f000 fa90 	bl	80053b8 <__retarget_lock_release_recursive>
 8004e98:	bd10      	pop	{r4, pc}
 8004e9a:	46c0      	nop			@ (mov r8, r8)
 8004e9c:	20000384 	.word	0x20000384

08004ea0 <std>:
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	b510      	push	{r4, lr}
 8004ea4:	0004      	movs	r4, r0
 8004ea6:	6003      	str	r3, [r0, #0]
 8004ea8:	6043      	str	r3, [r0, #4]
 8004eaa:	6083      	str	r3, [r0, #8]
 8004eac:	8181      	strh	r1, [r0, #12]
 8004eae:	6643      	str	r3, [r0, #100]	@ 0x64
 8004eb0:	81c2      	strh	r2, [r0, #14]
 8004eb2:	6103      	str	r3, [r0, #16]
 8004eb4:	6143      	str	r3, [r0, #20]
 8004eb6:	6183      	str	r3, [r0, #24]
 8004eb8:	0019      	movs	r1, r3
 8004eba:	2208      	movs	r2, #8
 8004ebc:	305c      	adds	r0, #92	@ 0x5c
 8004ebe:	f000 f9af 	bl	8005220 <memset>
 8004ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ef0 <std+0x50>)
 8004ec4:	6224      	str	r4, [r4, #32]
 8004ec6:	6263      	str	r3, [r4, #36]	@ 0x24
 8004ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef4 <std+0x54>)
 8004eca:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef8 <std+0x58>)
 8004ece:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8004efc <std+0x5c>)
 8004ed2:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8004f00 <std+0x60>)
 8004ed6:	429c      	cmp	r4, r3
 8004ed8:	d005      	beq.n	8004ee6 <std+0x46>
 8004eda:	4b0a      	ldr	r3, [pc, #40]	@ (8004f04 <std+0x64>)
 8004edc:	429c      	cmp	r4, r3
 8004ede:	d002      	beq.n	8004ee6 <std+0x46>
 8004ee0:	4b09      	ldr	r3, [pc, #36]	@ (8004f08 <std+0x68>)
 8004ee2:	429c      	cmp	r4, r3
 8004ee4:	d103      	bne.n	8004eee <std+0x4e>
 8004ee6:	0020      	movs	r0, r4
 8004ee8:	3058      	adds	r0, #88	@ 0x58
 8004eea:	f000 fa63 	bl	80053b4 <__retarget_lock_init_recursive>
 8004eee:	bd10      	pop	{r4, pc}
 8004ef0:	08005049 	.word	0x08005049
 8004ef4:	08005071 	.word	0x08005071
 8004ef8:	080050a9 	.word	0x080050a9
 8004efc:	080050d5 	.word	0x080050d5
 8004f00:	20000244 	.word	0x20000244
 8004f04:	200002ac 	.word	0x200002ac
 8004f08:	20000314 	.word	0x20000314

08004f0c <stdio_exit_handler>:
 8004f0c:	b510      	push	{r4, lr}
 8004f0e:	4a03      	ldr	r2, [pc, #12]	@ (8004f1c <stdio_exit_handler+0x10>)
 8004f10:	4903      	ldr	r1, [pc, #12]	@ (8004f20 <stdio_exit_handler+0x14>)
 8004f12:	4804      	ldr	r0, [pc, #16]	@ (8004f24 <stdio_exit_handler+0x18>)
 8004f14:	f000 f86c 	bl	8004ff0 <_fwalk_sglue>
 8004f18:	bd10      	pop	{r4, pc}
 8004f1a:	46c0      	nop			@ (mov r8, r8)
 8004f1c:	2000000c 	.word	0x2000000c
 8004f20:	08005afd 	.word	0x08005afd
 8004f24:	2000001c 	.word	0x2000001c

08004f28 <cleanup_stdio>:
 8004f28:	6841      	ldr	r1, [r0, #4]
 8004f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f58 <cleanup_stdio+0x30>)
 8004f2c:	b510      	push	{r4, lr}
 8004f2e:	0004      	movs	r4, r0
 8004f30:	4299      	cmp	r1, r3
 8004f32:	d001      	beq.n	8004f38 <cleanup_stdio+0x10>
 8004f34:	f000 fde2 	bl	8005afc <_fflush_r>
 8004f38:	68a1      	ldr	r1, [r4, #8]
 8004f3a:	4b08      	ldr	r3, [pc, #32]	@ (8004f5c <cleanup_stdio+0x34>)
 8004f3c:	4299      	cmp	r1, r3
 8004f3e:	d002      	beq.n	8004f46 <cleanup_stdio+0x1e>
 8004f40:	0020      	movs	r0, r4
 8004f42:	f000 fddb 	bl	8005afc <_fflush_r>
 8004f46:	68e1      	ldr	r1, [r4, #12]
 8004f48:	4b05      	ldr	r3, [pc, #20]	@ (8004f60 <cleanup_stdio+0x38>)
 8004f4a:	4299      	cmp	r1, r3
 8004f4c:	d002      	beq.n	8004f54 <cleanup_stdio+0x2c>
 8004f4e:	0020      	movs	r0, r4
 8004f50:	f000 fdd4 	bl	8005afc <_fflush_r>
 8004f54:	bd10      	pop	{r4, pc}
 8004f56:	46c0      	nop			@ (mov r8, r8)
 8004f58:	20000244 	.word	0x20000244
 8004f5c:	200002ac 	.word	0x200002ac
 8004f60:	20000314 	.word	0x20000314

08004f64 <global_stdio_init.part.0>:
 8004f64:	b510      	push	{r4, lr}
 8004f66:	4b09      	ldr	r3, [pc, #36]	@ (8004f8c <global_stdio_init.part.0+0x28>)
 8004f68:	4a09      	ldr	r2, [pc, #36]	@ (8004f90 <global_stdio_init.part.0+0x2c>)
 8004f6a:	2104      	movs	r1, #4
 8004f6c:	601a      	str	r2, [r3, #0]
 8004f6e:	4809      	ldr	r0, [pc, #36]	@ (8004f94 <global_stdio_init.part.0+0x30>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	f7ff ff95 	bl	8004ea0 <std>
 8004f76:	2201      	movs	r2, #1
 8004f78:	2109      	movs	r1, #9
 8004f7a:	4807      	ldr	r0, [pc, #28]	@ (8004f98 <global_stdio_init.part.0+0x34>)
 8004f7c:	f7ff ff90 	bl	8004ea0 <std>
 8004f80:	2202      	movs	r2, #2
 8004f82:	2112      	movs	r1, #18
 8004f84:	4805      	ldr	r0, [pc, #20]	@ (8004f9c <global_stdio_init.part.0+0x38>)
 8004f86:	f7ff ff8b 	bl	8004ea0 <std>
 8004f8a:	bd10      	pop	{r4, pc}
 8004f8c:	2000037c 	.word	0x2000037c
 8004f90:	08004f0d 	.word	0x08004f0d
 8004f94:	20000244 	.word	0x20000244
 8004f98:	200002ac 	.word	0x200002ac
 8004f9c:	20000314 	.word	0x20000314

08004fa0 <__sfp_lock_acquire>:
 8004fa0:	b510      	push	{r4, lr}
 8004fa2:	4802      	ldr	r0, [pc, #8]	@ (8004fac <__sfp_lock_acquire+0xc>)
 8004fa4:	f000 fa07 	bl	80053b6 <__retarget_lock_acquire_recursive>
 8004fa8:	bd10      	pop	{r4, pc}
 8004faa:	46c0      	nop			@ (mov r8, r8)
 8004fac:	20000385 	.word	0x20000385

08004fb0 <__sfp_lock_release>:
 8004fb0:	b510      	push	{r4, lr}
 8004fb2:	4802      	ldr	r0, [pc, #8]	@ (8004fbc <__sfp_lock_release+0xc>)
 8004fb4:	f000 fa00 	bl	80053b8 <__retarget_lock_release_recursive>
 8004fb8:	bd10      	pop	{r4, pc}
 8004fba:	46c0      	nop			@ (mov r8, r8)
 8004fbc:	20000385 	.word	0x20000385

08004fc0 <__sinit>:
 8004fc0:	b510      	push	{r4, lr}
 8004fc2:	0004      	movs	r4, r0
 8004fc4:	f7ff ffec 	bl	8004fa0 <__sfp_lock_acquire>
 8004fc8:	6a23      	ldr	r3, [r4, #32]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d002      	beq.n	8004fd4 <__sinit+0x14>
 8004fce:	f7ff ffef 	bl	8004fb0 <__sfp_lock_release>
 8004fd2:	bd10      	pop	{r4, pc}
 8004fd4:	4b04      	ldr	r3, [pc, #16]	@ (8004fe8 <__sinit+0x28>)
 8004fd6:	6223      	str	r3, [r4, #32]
 8004fd8:	4b04      	ldr	r3, [pc, #16]	@ (8004fec <__sinit+0x2c>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d1f6      	bne.n	8004fce <__sinit+0xe>
 8004fe0:	f7ff ffc0 	bl	8004f64 <global_stdio_init.part.0>
 8004fe4:	e7f3      	b.n	8004fce <__sinit+0xe>
 8004fe6:	46c0      	nop			@ (mov r8, r8)
 8004fe8:	08004f29 	.word	0x08004f29
 8004fec:	2000037c 	.word	0x2000037c

08004ff0 <_fwalk_sglue>:
 8004ff0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ff2:	0014      	movs	r4, r2
 8004ff4:	2600      	movs	r6, #0
 8004ff6:	9000      	str	r0, [sp, #0]
 8004ff8:	9101      	str	r1, [sp, #4]
 8004ffa:	68a5      	ldr	r5, [r4, #8]
 8004ffc:	6867      	ldr	r7, [r4, #4]
 8004ffe:	3f01      	subs	r7, #1
 8005000:	d504      	bpl.n	800500c <_fwalk_sglue+0x1c>
 8005002:	6824      	ldr	r4, [r4, #0]
 8005004:	2c00      	cmp	r4, #0
 8005006:	d1f8      	bne.n	8004ffa <_fwalk_sglue+0xa>
 8005008:	0030      	movs	r0, r6
 800500a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800500c:	89ab      	ldrh	r3, [r5, #12]
 800500e:	2b01      	cmp	r3, #1
 8005010:	d908      	bls.n	8005024 <_fwalk_sglue+0x34>
 8005012:	220e      	movs	r2, #14
 8005014:	5eab      	ldrsh	r3, [r5, r2]
 8005016:	3301      	adds	r3, #1
 8005018:	d004      	beq.n	8005024 <_fwalk_sglue+0x34>
 800501a:	0029      	movs	r1, r5
 800501c:	9800      	ldr	r0, [sp, #0]
 800501e:	9b01      	ldr	r3, [sp, #4]
 8005020:	4798      	blx	r3
 8005022:	4306      	orrs	r6, r0
 8005024:	3568      	adds	r5, #104	@ 0x68
 8005026:	e7ea      	b.n	8004ffe <_fwalk_sglue+0xe>

08005028 <iprintf>:
 8005028:	b40f      	push	{r0, r1, r2, r3}
 800502a:	b507      	push	{r0, r1, r2, lr}
 800502c:	4905      	ldr	r1, [pc, #20]	@ (8005044 <iprintf+0x1c>)
 800502e:	ab04      	add	r3, sp, #16
 8005030:	6808      	ldr	r0, [r1, #0]
 8005032:	cb04      	ldmia	r3!, {r2}
 8005034:	6881      	ldr	r1, [r0, #8]
 8005036:	9301      	str	r3, [sp, #4]
 8005038:	f000 fa42 	bl	80054c0 <_vfiprintf_r>
 800503c:	b003      	add	sp, #12
 800503e:	bc08      	pop	{r3}
 8005040:	b004      	add	sp, #16
 8005042:	4718      	bx	r3
 8005044:	20000018 	.word	0x20000018

08005048 <__sread>:
 8005048:	b570      	push	{r4, r5, r6, lr}
 800504a:	000c      	movs	r4, r1
 800504c:	250e      	movs	r5, #14
 800504e:	5f49      	ldrsh	r1, [r1, r5]
 8005050:	f000 f94c 	bl	80052ec <_read_r>
 8005054:	2800      	cmp	r0, #0
 8005056:	db03      	blt.n	8005060 <__sread+0x18>
 8005058:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800505a:	181b      	adds	r3, r3, r0
 800505c:	6563      	str	r3, [r4, #84]	@ 0x54
 800505e:	bd70      	pop	{r4, r5, r6, pc}
 8005060:	89a3      	ldrh	r3, [r4, #12]
 8005062:	4a02      	ldr	r2, [pc, #8]	@ (800506c <__sread+0x24>)
 8005064:	4013      	ands	r3, r2
 8005066:	81a3      	strh	r3, [r4, #12]
 8005068:	e7f9      	b.n	800505e <__sread+0x16>
 800506a:	46c0      	nop			@ (mov r8, r8)
 800506c:	ffffefff 	.word	0xffffefff

08005070 <__swrite>:
 8005070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005072:	001f      	movs	r7, r3
 8005074:	898b      	ldrh	r3, [r1, #12]
 8005076:	0005      	movs	r5, r0
 8005078:	000c      	movs	r4, r1
 800507a:	0016      	movs	r6, r2
 800507c:	05db      	lsls	r3, r3, #23
 800507e:	d505      	bpl.n	800508c <__swrite+0x1c>
 8005080:	230e      	movs	r3, #14
 8005082:	5ec9      	ldrsh	r1, [r1, r3]
 8005084:	2200      	movs	r2, #0
 8005086:	2302      	movs	r3, #2
 8005088:	f000 f91c 	bl	80052c4 <_lseek_r>
 800508c:	89a3      	ldrh	r3, [r4, #12]
 800508e:	4a05      	ldr	r2, [pc, #20]	@ (80050a4 <__swrite+0x34>)
 8005090:	0028      	movs	r0, r5
 8005092:	4013      	ands	r3, r2
 8005094:	81a3      	strh	r3, [r4, #12]
 8005096:	0032      	movs	r2, r6
 8005098:	230e      	movs	r3, #14
 800509a:	5ee1      	ldrsh	r1, [r4, r3]
 800509c:	003b      	movs	r3, r7
 800509e:	f000 f94b 	bl	8005338 <_write_r>
 80050a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050a4:	ffffefff 	.word	0xffffefff

080050a8 <__sseek>:
 80050a8:	b570      	push	{r4, r5, r6, lr}
 80050aa:	000c      	movs	r4, r1
 80050ac:	250e      	movs	r5, #14
 80050ae:	5f49      	ldrsh	r1, [r1, r5]
 80050b0:	f000 f908 	bl	80052c4 <_lseek_r>
 80050b4:	89a3      	ldrh	r3, [r4, #12]
 80050b6:	1c42      	adds	r2, r0, #1
 80050b8:	d103      	bne.n	80050c2 <__sseek+0x1a>
 80050ba:	4a05      	ldr	r2, [pc, #20]	@ (80050d0 <__sseek+0x28>)
 80050bc:	4013      	ands	r3, r2
 80050be:	81a3      	strh	r3, [r4, #12]
 80050c0:	bd70      	pop	{r4, r5, r6, pc}
 80050c2:	2280      	movs	r2, #128	@ 0x80
 80050c4:	0152      	lsls	r2, r2, #5
 80050c6:	4313      	orrs	r3, r2
 80050c8:	81a3      	strh	r3, [r4, #12]
 80050ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80050cc:	e7f8      	b.n	80050c0 <__sseek+0x18>
 80050ce:	46c0      	nop			@ (mov r8, r8)
 80050d0:	ffffefff 	.word	0xffffefff

080050d4 <__sclose>:
 80050d4:	b510      	push	{r4, lr}
 80050d6:	230e      	movs	r3, #14
 80050d8:	5ec9      	ldrsh	r1, [r1, r3]
 80050da:	f000 f8e1 	bl	80052a0 <_close_r>
 80050de:	bd10      	pop	{r4, pc}

080050e0 <__swbuf_r>:
 80050e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050e2:	0006      	movs	r6, r0
 80050e4:	000d      	movs	r5, r1
 80050e6:	0014      	movs	r4, r2
 80050e8:	2800      	cmp	r0, #0
 80050ea:	d004      	beq.n	80050f6 <__swbuf_r+0x16>
 80050ec:	6a03      	ldr	r3, [r0, #32]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d101      	bne.n	80050f6 <__swbuf_r+0x16>
 80050f2:	f7ff ff65 	bl	8004fc0 <__sinit>
 80050f6:	69a3      	ldr	r3, [r4, #24]
 80050f8:	60a3      	str	r3, [r4, #8]
 80050fa:	89a3      	ldrh	r3, [r4, #12]
 80050fc:	071b      	lsls	r3, r3, #28
 80050fe:	d502      	bpl.n	8005106 <__swbuf_r+0x26>
 8005100:	6923      	ldr	r3, [r4, #16]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d109      	bne.n	800511a <__swbuf_r+0x3a>
 8005106:	0021      	movs	r1, r4
 8005108:	0030      	movs	r0, r6
 800510a:	f000 f82b 	bl	8005164 <__swsetup_r>
 800510e:	2800      	cmp	r0, #0
 8005110:	d003      	beq.n	800511a <__swbuf_r+0x3a>
 8005112:	2501      	movs	r5, #1
 8005114:	426d      	negs	r5, r5
 8005116:	0028      	movs	r0, r5
 8005118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800511a:	6923      	ldr	r3, [r4, #16]
 800511c:	6820      	ldr	r0, [r4, #0]
 800511e:	b2ef      	uxtb	r7, r5
 8005120:	1ac0      	subs	r0, r0, r3
 8005122:	6963      	ldr	r3, [r4, #20]
 8005124:	b2ed      	uxtb	r5, r5
 8005126:	4283      	cmp	r3, r0
 8005128:	dc05      	bgt.n	8005136 <__swbuf_r+0x56>
 800512a:	0021      	movs	r1, r4
 800512c:	0030      	movs	r0, r6
 800512e:	f000 fce5 	bl	8005afc <_fflush_r>
 8005132:	2800      	cmp	r0, #0
 8005134:	d1ed      	bne.n	8005112 <__swbuf_r+0x32>
 8005136:	68a3      	ldr	r3, [r4, #8]
 8005138:	3001      	adds	r0, #1
 800513a:	3b01      	subs	r3, #1
 800513c:	60a3      	str	r3, [r4, #8]
 800513e:	6823      	ldr	r3, [r4, #0]
 8005140:	1c5a      	adds	r2, r3, #1
 8005142:	6022      	str	r2, [r4, #0]
 8005144:	701f      	strb	r7, [r3, #0]
 8005146:	6963      	ldr	r3, [r4, #20]
 8005148:	4283      	cmp	r3, r0
 800514a:	d004      	beq.n	8005156 <__swbuf_r+0x76>
 800514c:	89a3      	ldrh	r3, [r4, #12]
 800514e:	07db      	lsls	r3, r3, #31
 8005150:	d5e1      	bpl.n	8005116 <__swbuf_r+0x36>
 8005152:	2d0a      	cmp	r5, #10
 8005154:	d1df      	bne.n	8005116 <__swbuf_r+0x36>
 8005156:	0021      	movs	r1, r4
 8005158:	0030      	movs	r0, r6
 800515a:	f000 fccf 	bl	8005afc <_fflush_r>
 800515e:	2800      	cmp	r0, #0
 8005160:	d0d9      	beq.n	8005116 <__swbuf_r+0x36>
 8005162:	e7d6      	b.n	8005112 <__swbuf_r+0x32>

08005164 <__swsetup_r>:
 8005164:	4b2d      	ldr	r3, [pc, #180]	@ (800521c <__swsetup_r+0xb8>)
 8005166:	b570      	push	{r4, r5, r6, lr}
 8005168:	0005      	movs	r5, r0
 800516a:	6818      	ldr	r0, [r3, #0]
 800516c:	000c      	movs	r4, r1
 800516e:	2800      	cmp	r0, #0
 8005170:	d004      	beq.n	800517c <__swsetup_r+0x18>
 8005172:	6a03      	ldr	r3, [r0, #32]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d101      	bne.n	800517c <__swsetup_r+0x18>
 8005178:	f7ff ff22 	bl	8004fc0 <__sinit>
 800517c:	220c      	movs	r2, #12
 800517e:	5ea3      	ldrsh	r3, [r4, r2]
 8005180:	071a      	lsls	r2, r3, #28
 8005182:	d423      	bmi.n	80051cc <__swsetup_r+0x68>
 8005184:	06da      	lsls	r2, r3, #27
 8005186:	d407      	bmi.n	8005198 <__swsetup_r+0x34>
 8005188:	2209      	movs	r2, #9
 800518a:	602a      	str	r2, [r5, #0]
 800518c:	2240      	movs	r2, #64	@ 0x40
 800518e:	2001      	movs	r0, #1
 8005190:	4313      	orrs	r3, r2
 8005192:	81a3      	strh	r3, [r4, #12]
 8005194:	4240      	negs	r0, r0
 8005196:	e03a      	b.n	800520e <__swsetup_r+0xaa>
 8005198:	075b      	lsls	r3, r3, #29
 800519a:	d513      	bpl.n	80051c4 <__swsetup_r+0x60>
 800519c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800519e:	2900      	cmp	r1, #0
 80051a0:	d008      	beq.n	80051b4 <__swsetup_r+0x50>
 80051a2:	0023      	movs	r3, r4
 80051a4:	3344      	adds	r3, #68	@ 0x44
 80051a6:	4299      	cmp	r1, r3
 80051a8:	d002      	beq.n	80051b0 <__swsetup_r+0x4c>
 80051aa:	0028      	movs	r0, r5
 80051ac:	f000 f916 	bl	80053dc <_free_r>
 80051b0:	2300      	movs	r3, #0
 80051b2:	6363      	str	r3, [r4, #52]	@ 0x34
 80051b4:	2224      	movs	r2, #36	@ 0x24
 80051b6:	89a3      	ldrh	r3, [r4, #12]
 80051b8:	4393      	bics	r3, r2
 80051ba:	81a3      	strh	r3, [r4, #12]
 80051bc:	2300      	movs	r3, #0
 80051be:	6063      	str	r3, [r4, #4]
 80051c0:	6923      	ldr	r3, [r4, #16]
 80051c2:	6023      	str	r3, [r4, #0]
 80051c4:	2308      	movs	r3, #8
 80051c6:	89a2      	ldrh	r2, [r4, #12]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	81a3      	strh	r3, [r4, #12]
 80051cc:	6923      	ldr	r3, [r4, #16]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d10b      	bne.n	80051ea <__swsetup_r+0x86>
 80051d2:	21a0      	movs	r1, #160	@ 0xa0
 80051d4:	2280      	movs	r2, #128	@ 0x80
 80051d6:	89a3      	ldrh	r3, [r4, #12]
 80051d8:	0089      	lsls	r1, r1, #2
 80051da:	0092      	lsls	r2, r2, #2
 80051dc:	400b      	ands	r3, r1
 80051de:	4293      	cmp	r3, r2
 80051e0:	d003      	beq.n	80051ea <__swsetup_r+0x86>
 80051e2:	0021      	movs	r1, r4
 80051e4:	0028      	movs	r0, r5
 80051e6:	f000 fcdf 	bl	8005ba8 <__smakebuf_r>
 80051ea:	220c      	movs	r2, #12
 80051ec:	5ea3      	ldrsh	r3, [r4, r2]
 80051ee:	2101      	movs	r1, #1
 80051f0:	001a      	movs	r2, r3
 80051f2:	400a      	ands	r2, r1
 80051f4:	420b      	tst	r3, r1
 80051f6:	d00b      	beq.n	8005210 <__swsetup_r+0xac>
 80051f8:	2200      	movs	r2, #0
 80051fa:	60a2      	str	r2, [r4, #8]
 80051fc:	6962      	ldr	r2, [r4, #20]
 80051fe:	4252      	negs	r2, r2
 8005200:	61a2      	str	r2, [r4, #24]
 8005202:	2000      	movs	r0, #0
 8005204:	6922      	ldr	r2, [r4, #16]
 8005206:	4282      	cmp	r2, r0
 8005208:	d101      	bne.n	800520e <__swsetup_r+0xaa>
 800520a:	061a      	lsls	r2, r3, #24
 800520c:	d4be      	bmi.n	800518c <__swsetup_r+0x28>
 800520e:	bd70      	pop	{r4, r5, r6, pc}
 8005210:	0799      	lsls	r1, r3, #30
 8005212:	d400      	bmi.n	8005216 <__swsetup_r+0xb2>
 8005214:	6962      	ldr	r2, [r4, #20]
 8005216:	60a2      	str	r2, [r4, #8]
 8005218:	e7f3      	b.n	8005202 <__swsetup_r+0x9e>
 800521a:	46c0      	nop			@ (mov r8, r8)
 800521c:	20000018 	.word	0x20000018

08005220 <memset>:
 8005220:	0003      	movs	r3, r0
 8005222:	1882      	adds	r2, r0, r2
 8005224:	4293      	cmp	r3, r2
 8005226:	d100      	bne.n	800522a <memset+0xa>
 8005228:	4770      	bx	lr
 800522a:	7019      	strb	r1, [r3, #0]
 800522c:	3301      	adds	r3, #1
 800522e:	e7f9      	b.n	8005224 <memset+0x4>

08005230 <strchr>:
 8005230:	b2c9      	uxtb	r1, r1
 8005232:	7803      	ldrb	r3, [r0, #0]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d004      	beq.n	8005242 <strchr+0x12>
 8005238:	428b      	cmp	r3, r1
 800523a:	d100      	bne.n	800523e <strchr+0xe>
 800523c:	4770      	bx	lr
 800523e:	3001      	adds	r0, #1
 8005240:	e7f7      	b.n	8005232 <strchr+0x2>
 8005242:	424b      	negs	r3, r1
 8005244:	4159      	adcs	r1, r3
 8005246:	4249      	negs	r1, r1
 8005248:	4008      	ands	r0, r1
 800524a:	e7f7      	b.n	800523c <strchr+0xc>

0800524c <strncpy>:
 800524c:	0003      	movs	r3, r0
 800524e:	b530      	push	{r4, r5, lr}
 8005250:	001d      	movs	r5, r3
 8005252:	2a00      	cmp	r2, #0
 8005254:	d006      	beq.n	8005264 <strncpy+0x18>
 8005256:	780c      	ldrb	r4, [r1, #0]
 8005258:	3a01      	subs	r2, #1
 800525a:	3301      	adds	r3, #1
 800525c:	702c      	strb	r4, [r5, #0]
 800525e:	3101      	adds	r1, #1
 8005260:	2c00      	cmp	r4, #0
 8005262:	d1f5      	bne.n	8005250 <strncpy+0x4>
 8005264:	2100      	movs	r1, #0
 8005266:	189a      	adds	r2, r3, r2
 8005268:	4293      	cmp	r3, r2
 800526a:	d100      	bne.n	800526e <strncpy+0x22>
 800526c:	bd30      	pop	{r4, r5, pc}
 800526e:	7019      	strb	r1, [r3, #0]
 8005270:	3301      	adds	r3, #1
 8005272:	e7f9      	b.n	8005268 <strncpy+0x1c>

08005274 <strstr>:
 8005274:	780a      	ldrb	r2, [r1, #0]
 8005276:	b530      	push	{r4, r5, lr}
 8005278:	2a00      	cmp	r2, #0
 800527a:	d10c      	bne.n	8005296 <strstr+0x22>
 800527c:	bd30      	pop	{r4, r5, pc}
 800527e:	429a      	cmp	r2, r3
 8005280:	d108      	bne.n	8005294 <strstr+0x20>
 8005282:	2301      	movs	r3, #1
 8005284:	5ccc      	ldrb	r4, [r1, r3]
 8005286:	2c00      	cmp	r4, #0
 8005288:	d0f8      	beq.n	800527c <strstr+0x8>
 800528a:	5cc5      	ldrb	r5, [r0, r3]
 800528c:	42a5      	cmp	r5, r4
 800528e:	d101      	bne.n	8005294 <strstr+0x20>
 8005290:	3301      	adds	r3, #1
 8005292:	e7f7      	b.n	8005284 <strstr+0x10>
 8005294:	3001      	adds	r0, #1
 8005296:	7803      	ldrb	r3, [r0, #0]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1f0      	bne.n	800527e <strstr+0xa>
 800529c:	0018      	movs	r0, r3
 800529e:	e7ed      	b.n	800527c <strstr+0x8>

080052a0 <_close_r>:
 80052a0:	2300      	movs	r3, #0
 80052a2:	b570      	push	{r4, r5, r6, lr}
 80052a4:	4d06      	ldr	r5, [pc, #24]	@ (80052c0 <_close_r+0x20>)
 80052a6:	0004      	movs	r4, r0
 80052a8:	0008      	movs	r0, r1
 80052aa:	602b      	str	r3, [r5, #0]
 80052ac:	f7fb fbdb 	bl	8000a66 <_close>
 80052b0:	1c43      	adds	r3, r0, #1
 80052b2:	d103      	bne.n	80052bc <_close_r+0x1c>
 80052b4:	682b      	ldr	r3, [r5, #0]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d000      	beq.n	80052bc <_close_r+0x1c>
 80052ba:	6023      	str	r3, [r4, #0]
 80052bc:	bd70      	pop	{r4, r5, r6, pc}
 80052be:	46c0      	nop			@ (mov r8, r8)
 80052c0:	20000380 	.word	0x20000380

080052c4 <_lseek_r>:
 80052c4:	b570      	push	{r4, r5, r6, lr}
 80052c6:	0004      	movs	r4, r0
 80052c8:	0008      	movs	r0, r1
 80052ca:	0011      	movs	r1, r2
 80052cc:	001a      	movs	r2, r3
 80052ce:	2300      	movs	r3, #0
 80052d0:	4d05      	ldr	r5, [pc, #20]	@ (80052e8 <_lseek_r+0x24>)
 80052d2:	602b      	str	r3, [r5, #0]
 80052d4:	f7fb fbe8 	bl	8000aa8 <_lseek>
 80052d8:	1c43      	adds	r3, r0, #1
 80052da:	d103      	bne.n	80052e4 <_lseek_r+0x20>
 80052dc:	682b      	ldr	r3, [r5, #0]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d000      	beq.n	80052e4 <_lseek_r+0x20>
 80052e2:	6023      	str	r3, [r4, #0]
 80052e4:	bd70      	pop	{r4, r5, r6, pc}
 80052e6:	46c0      	nop			@ (mov r8, r8)
 80052e8:	20000380 	.word	0x20000380

080052ec <_read_r>:
 80052ec:	b570      	push	{r4, r5, r6, lr}
 80052ee:	0004      	movs	r4, r0
 80052f0:	0008      	movs	r0, r1
 80052f2:	0011      	movs	r1, r2
 80052f4:	001a      	movs	r2, r3
 80052f6:	2300      	movs	r3, #0
 80052f8:	4d05      	ldr	r5, [pc, #20]	@ (8005310 <_read_r+0x24>)
 80052fa:	602b      	str	r3, [r5, #0]
 80052fc:	f7fb fb7a 	bl	80009f4 <_read>
 8005300:	1c43      	adds	r3, r0, #1
 8005302:	d103      	bne.n	800530c <_read_r+0x20>
 8005304:	682b      	ldr	r3, [r5, #0]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d000      	beq.n	800530c <_read_r+0x20>
 800530a:	6023      	str	r3, [r4, #0]
 800530c:	bd70      	pop	{r4, r5, r6, pc}
 800530e:	46c0      	nop			@ (mov r8, r8)
 8005310:	20000380 	.word	0x20000380

08005314 <_sbrk_r>:
 8005314:	2300      	movs	r3, #0
 8005316:	b570      	push	{r4, r5, r6, lr}
 8005318:	4d06      	ldr	r5, [pc, #24]	@ (8005334 <_sbrk_r+0x20>)
 800531a:	0004      	movs	r4, r0
 800531c:	0008      	movs	r0, r1
 800531e:	602b      	str	r3, [r5, #0]
 8005320:	f7fb fbce 	bl	8000ac0 <_sbrk>
 8005324:	1c43      	adds	r3, r0, #1
 8005326:	d103      	bne.n	8005330 <_sbrk_r+0x1c>
 8005328:	682b      	ldr	r3, [r5, #0]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d000      	beq.n	8005330 <_sbrk_r+0x1c>
 800532e:	6023      	str	r3, [r4, #0]
 8005330:	bd70      	pop	{r4, r5, r6, pc}
 8005332:	46c0      	nop			@ (mov r8, r8)
 8005334:	20000380 	.word	0x20000380

08005338 <_write_r>:
 8005338:	b570      	push	{r4, r5, r6, lr}
 800533a:	0004      	movs	r4, r0
 800533c:	0008      	movs	r0, r1
 800533e:	0011      	movs	r1, r2
 8005340:	001a      	movs	r2, r3
 8005342:	2300      	movs	r3, #0
 8005344:	4d05      	ldr	r5, [pc, #20]	@ (800535c <_write_r+0x24>)
 8005346:	602b      	str	r3, [r5, #0]
 8005348:	f7fb fb71 	bl	8000a2e <_write>
 800534c:	1c43      	adds	r3, r0, #1
 800534e:	d103      	bne.n	8005358 <_write_r+0x20>
 8005350:	682b      	ldr	r3, [r5, #0]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d000      	beq.n	8005358 <_write_r+0x20>
 8005356:	6023      	str	r3, [r4, #0]
 8005358:	bd70      	pop	{r4, r5, r6, pc}
 800535a:	46c0      	nop			@ (mov r8, r8)
 800535c:	20000380 	.word	0x20000380

08005360 <__errno>:
 8005360:	4b01      	ldr	r3, [pc, #4]	@ (8005368 <__errno+0x8>)
 8005362:	6818      	ldr	r0, [r3, #0]
 8005364:	4770      	bx	lr
 8005366:	46c0      	nop			@ (mov r8, r8)
 8005368:	20000018 	.word	0x20000018

0800536c <__libc_init_array>:
 800536c:	b570      	push	{r4, r5, r6, lr}
 800536e:	2600      	movs	r6, #0
 8005370:	4c0c      	ldr	r4, [pc, #48]	@ (80053a4 <__libc_init_array+0x38>)
 8005372:	4d0d      	ldr	r5, [pc, #52]	@ (80053a8 <__libc_init_array+0x3c>)
 8005374:	1b64      	subs	r4, r4, r5
 8005376:	10a4      	asrs	r4, r4, #2
 8005378:	42a6      	cmp	r6, r4
 800537a:	d109      	bne.n	8005390 <__libc_init_array+0x24>
 800537c:	2600      	movs	r6, #0
 800537e:	f000 fc85 	bl	8005c8c <_init>
 8005382:	4c0a      	ldr	r4, [pc, #40]	@ (80053ac <__libc_init_array+0x40>)
 8005384:	4d0a      	ldr	r5, [pc, #40]	@ (80053b0 <__libc_init_array+0x44>)
 8005386:	1b64      	subs	r4, r4, r5
 8005388:	10a4      	asrs	r4, r4, #2
 800538a:	42a6      	cmp	r6, r4
 800538c:	d105      	bne.n	800539a <__libc_init_array+0x2e>
 800538e:	bd70      	pop	{r4, r5, r6, pc}
 8005390:	00b3      	lsls	r3, r6, #2
 8005392:	58eb      	ldr	r3, [r5, r3]
 8005394:	4798      	blx	r3
 8005396:	3601      	adds	r6, #1
 8005398:	e7ee      	b.n	8005378 <__libc_init_array+0xc>
 800539a:	00b3      	lsls	r3, r6, #2
 800539c:	58eb      	ldr	r3, [r5, r3]
 800539e:	4798      	blx	r3
 80053a0:	3601      	adds	r6, #1
 80053a2:	e7f2      	b.n	800538a <__libc_init_array+0x1e>
 80053a4:	08005e74 	.word	0x08005e74
 80053a8:	08005e74 	.word	0x08005e74
 80053ac:	08005e78 	.word	0x08005e78
 80053b0:	08005e74 	.word	0x08005e74

080053b4 <__retarget_lock_init_recursive>:
 80053b4:	4770      	bx	lr

080053b6 <__retarget_lock_acquire_recursive>:
 80053b6:	4770      	bx	lr

080053b8 <__retarget_lock_release_recursive>:
 80053b8:	4770      	bx	lr

080053ba <strcpy>:
 80053ba:	0003      	movs	r3, r0
 80053bc:	780a      	ldrb	r2, [r1, #0]
 80053be:	3101      	adds	r1, #1
 80053c0:	701a      	strb	r2, [r3, #0]
 80053c2:	3301      	adds	r3, #1
 80053c4:	2a00      	cmp	r2, #0
 80053c6:	d1f9      	bne.n	80053bc <strcpy+0x2>
 80053c8:	4770      	bx	lr

080053ca <memcpy>:
 80053ca:	2300      	movs	r3, #0
 80053cc:	b510      	push	{r4, lr}
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d100      	bne.n	80053d4 <memcpy+0xa>
 80053d2:	bd10      	pop	{r4, pc}
 80053d4:	5ccc      	ldrb	r4, [r1, r3]
 80053d6:	54c4      	strb	r4, [r0, r3]
 80053d8:	3301      	adds	r3, #1
 80053da:	e7f8      	b.n	80053ce <memcpy+0x4>

080053dc <_free_r>:
 80053dc:	b570      	push	{r4, r5, r6, lr}
 80053de:	0005      	movs	r5, r0
 80053e0:	1e0c      	subs	r4, r1, #0
 80053e2:	d010      	beq.n	8005406 <_free_r+0x2a>
 80053e4:	3c04      	subs	r4, #4
 80053e6:	6823      	ldr	r3, [r4, #0]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	da00      	bge.n	80053ee <_free_r+0x12>
 80053ec:	18e4      	adds	r4, r4, r3
 80053ee:	0028      	movs	r0, r5
 80053f0:	f7ff fd46 	bl	8004e80 <__malloc_lock>
 80053f4:	4a1d      	ldr	r2, [pc, #116]	@ (800546c <_free_r+0x90>)
 80053f6:	6813      	ldr	r3, [r2, #0]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d105      	bne.n	8005408 <_free_r+0x2c>
 80053fc:	6063      	str	r3, [r4, #4]
 80053fe:	6014      	str	r4, [r2, #0]
 8005400:	0028      	movs	r0, r5
 8005402:	f7ff fd45 	bl	8004e90 <__malloc_unlock>
 8005406:	bd70      	pop	{r4, r5, r6, pc}
 8005408:	42a3      	cmp	r3, r4
 800540a:	d908      	bls.n	800541e <_free_r+0x42>
 800540c:	6820      	ldr	r0, [r4, #0]
 800540e:	1821      	adds	r1, r4, r0
 8005410:	428b      	cmp	r3, r1
 8005412:	d1f3      	bne.n	80053fc <_free_r+0x20>
 8005414:	6819      	ldr	r1, [r3, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	1809      	adds	r1, r1, r0
 800541a:	6021      	str	r1, [r4, #0]
 800541c:	e7ee      	b.n	80053fc <_free_r+0x20>
 800541e:	001a      	movs	r2, r3
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d001      	beq.n	800542a <_free_r+0x4e>
 8005426:	42a3      	cmp	r3, r4
 8005428:	d9f9      	bls.n	800541e <_free_r+0x42>
 800542a:	6811      	ldr	r1, [r2, #0]
 800542c:	1850      	adds	r0, r2, r1
 800542e:	42a0      	cmp	r0, r4
 8005430:	d10b      	bne.n	800544a <_free_r+0x6e>
 8005432:	6820      	ldr	r0, [r4, #0]
 8005434:	1809      	adds	r1, r1, r0
 8005436:	1850      	adds	r0, r2, r1
 8005438:	6011      	str	r1, [r2, #0]
 800543a:	4283      	cmp	r3, r0
 800543c:	d1e0      	bne.n	8005400 <_free_r+0x24>
 800543e:	6818      	ldr	r0, [r3, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	1841      	adds	r1, r0, r1
 8005444:	6011      	str	r1, [r2, #0]
 8005446:	6053      	str	r3, [r2, #4]
 8005448:	e7da      	b.n	8005400 <_free_r+0x24>
 800544a:	42a0      	cmp	r0, r4
 800544c:	d902      	bls.n	8005454 <_free_r+0x78>
 800544e:	230c      	movs	r3, #12
 8005450:	602b      	str	r3, [r5, #0]
 8005452:	e7d5      	b.n	8005400 <_free_r+0x24>
 8005454:	6820      	ldr	r0, [r4, #0]
 8005456:	1821      	adds	r1, r4, r0
 8005458:	428b      	cmp	r3, r1
 800545a:	d103      	bne.n	8005464 <_free_r+0x88>
 800545c:	6819      	ldr	r1, [r3, #0]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	1809      	adds	r1, r1, r0
 8005462:	6021      	str	r1, [r4, #0]
 8005464:	6063      	str	r3, [r4, #4]
 8005466:	6054      	str	r4, [r2, #4]
 8005468:	e7ca      	b.n	8005400 <_free_r+0x24>
 800546a:	46c0      	nop			@ (mov r8, r8)
 800546c:	20000240 	.word	0x20000240

08005470 <__sfputc_r>:
 8005470:	6893      	ldr	r3, [r2, #8]
 8005472:	b510      	push	{r4, lr}
 8005474:	3b01      	subs	r3, #1
 8005476:	6093      	str	r3, [r2, #8]
 8005478:	2b00      	cmp	r3, #0
 800547a:	da04      	bge.n	8005486 <__sfputc_r+0x16>
 800547c:	6994      	ldr	r4, [r2, #24]
 800547e:	42a3      	cmp	r3, r4
 8005480:	db07      	blt.n	8005492 <__sfputc_r+0x22>
 8005482:	290a      	cmp	r1, #10
 8005484:	d005      	beq.n	8005492 <__sfputc_r+0x22>
 8005486:	6813      	ldr	r3, [r2, #0]
 8005488:	1c58      	adds	r0, r3, #1
 800548a:	6010      	str	r0, [r2, #0]
 800548c:	7019      	strb	r1, [r3, #0]
 800548e:	0008      	movs	r0, r1
 8005490:	bd10      	pop	{r4, pc}
 8005492:	f7ff fe25 	bl	80050e0 <__swbuf_r>
 8005496:	0001      	movs	r1, r0
 8005498:	e7f9      	b.n	800548e <__sfputc_r+0x1e>

0800549a <__sfputs_r>:
 800549a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800549c:	0006      	movs	r6, r0
 800549e:	000f      	movs	r7, r1
 80054a0:	0014      	movs	r4, r2
 80054a2:	18d5      	adds	r5, r2, r3
 80054a4:	42ac      	cmp	r4, r5
 80054a6:	d101      	bne.n	80054ac <__sfputs_r+0x12>
 80054a8:	2000      	movs	r0, #0
 80054aa:	e007      	b.n	80054bc <__sfputs_r+0x22>
 80054ac:	7821      	ldrb	r1, [r4, #0]
 80054ae:	003a      	movs	r2, r7
 80054b0:	0030      	movs	r0, r6
 80054b2:	f7ff ffdd 	bl	8005470 <__sfputc_r>
 80054b6:	3401      	adds	r4, #1
 80054b8:	1c43      	adds	r3, r0, #1
 80054ba:	d1f3      	bne.n	80054a4 <__sfputs_r+0xa>
 80054bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080054c0 <_vfiprintf_r>:
 80054c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054c2:	b0a1      	sub	sp, #132	@ 0x84
 80054c4:	000f      	movs	r7, r1
 80054c6:	0015      	movs	r5, r2
 80054c8:	001e      	movs	r6, r3
 80054ca:	9003      	str	r0, [sp, #12]
 80054cc:	2800      	cmp	r0, #0
 80054ce:	d004      	beq.n	80054da <_vfiprintf_r+0x1a>
 80054d0:	6a03      	ldr	r3, [r0, #32]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d101      	bne.n	80054da <_vfiprintf_r+0x1a>
 80054d6:	f7ff fd73 	bl	8004fc0 <__sinit>
 80054da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054dc:	07db      	lsls	r3, r3, #31
 80054de:	d405      	bmi.n	80054ec <_vfiprintf_r+0x2c>
 80054e0:	89bb      	ldrh	r3, [r7, #12]
 80054e2:	059b      	lsls	r3, r3, #22
 80054e4:	d402      	bmi.n	80054ec <_vfiprintf_r+0x2c>
 80054e6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80054e8:	f7ff ff65 	bl	80053b6 <__retarget_lock_acquire_recursive>
 80054ec:	89bb      	ldrh	r3, [r7, #12]
 80054ee:	071b      	lsls	r3, r3, #28
 80054f0:	d502      	bpl.n	80054f8 <_vfiprintf_r+0x38>
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d113      	bne.n	8005520 <_vfiprintf_r+0x60>
 80054f8:	0039      	movs	r1, r7
 80054fa:	9803      	ldr	r0, [sp, #12]
 80054fc:	f7ff fe32 	bl	8005164 <__swsetup_r>
 8005500:	2800      	cmp	r0, #0
 8005502:	d00d      	beq.n	8005520 <_vfiprintf_r+0x60>
 8005504:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005506:	07db      	lsls	r3, r3, #31
 8005508:	d503      	bpl.n	8005512 <_vfiprintf_r+0x52>
 800550a:	2001      	movs	r0, #1
 800550c:	4240      	negs	r0, r0
 800550e:	b021      	add	sp, #132	@ 0x84
 8005510:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005512:	89bb      	ldrh	r3, [r7, #12]
 8005514:	059b      	lsls	r3, r3, #22
 8005516:	d4f8      	bmi.n	800550a <_vfiprintf_r+0x4a>
 8005518:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800551a:	f7ff ff4d 	bl	80053b8 <__retarget_lock_release_recursive>
 800551e:	e7f4      	b.n	800550a <_vfiprintf_r+0x4a>
 8005520:	2300      	movs	r3, #0
 8005522:	ac08      	add	r4, sp, #32
 8005524:	6163      	str	r3, [r4, #20]
 8005526:	3320      	adds	r3, #32
 8005528:	7663      	strb	r3, [r4, #25]
 800552a:	3310      	adds	r3, #16
 800552c:	76a3      	strb	r3, [r4, #26]
 800552e:	9607      	str	r6, [sp, #28]
 8005530:	002e      	movs	r6, r5
 8005532:	7833      	ldrb	r3, [r6, #0]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d001      	beq.n	800553c <_vfiprintf_r+0x7c>
 8005538:	2b25      	cmp	r3, #37	@ 0x25
 800553a:	d148      	bne.n	80055ce <_vfiprintf_r+0x10e>
 800553c:	1b73      	subs	r3, r6, r5
 800553e:	9305      	str	r3, [sp, #20]
 8005540:	42ae      	cmp	r6, r5
 8005542:	d00b      	beq.n	800555c <_vfiprintf_r+0x9c>
 8005544:	002a      	movs	r2, r5
 8005546:	0039      	movs	r1, r7
 8005548:	9803      	ldr	r0, [sp, #12]
 800554a:	f7ff ffa6 	bl	800549a <__sfputs_r>
 800554e:	3001      	adds	r0, #1
 8005550:	d100      	bne.n	8005554 <_vfiprintf_r+0x94>
 8005552:	e0ae      	b.n	80056b2 <_vfiprintf_r+0x1f2>
 8005554:	6963      	ldr	r3, [r4, #20]
 8005556:	9a05      	ldr	r2, [sp, #20]
 8005558:	189b      	adds	r3, r3, r2
 800555a:	6163      	str	r3, [r4, #20]
 800555c:	7833      	ldrb	r3, [r6, #0]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d100      	bne.n	8005564 <_vfiprintf_r+0xa4>
 8005562:	e0a6      	b.n	80056b2 <_vfiprintf_r+0x1f2>
 8005564:	2201      	movs	r2, #1
 8005566:	2300      	movs	r3, #0
 8005568:	4252      	negs	r2, r2
 800556a:	6062      	str	r2, [r4, #4]
 800556c:	a904      	add	r1, sp, #16
 800556e:	3254      	adds	r2, #84	@ 0x54
 8005570:	1852      	adds	r2, r2, r1
 8005572:	1c75      	adds	r5, r6, #1
 8005574:	6023      	str	r3, [r4, #0]
 8005576:	60e3      	str	r3, [r4, #12]
 8005578:	60a3      	str	r3, [r4, #8]
 800557a:	7013      	strb	r3, [r2, #0]
 800557c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800557e:	4b59      	ldr	r3, [pc, #356]	@ (80056e4 <_vfiprintf_r+0x224>)
 8005580:	2205      	movs	r2, #5
 8005582:	0018      	movs	r0, r3
 8005584:	7829      	ldrb	r1, [r5, #0]
 8005586:	9305      	str	r3, [sp, #20]
 8005588:	f000 fb74 	bl	8005c74 <memchr>
 800558c:	1c6e      	adds	r6, r5, #1
 800558e:	2800      	cmp	r0, #0
 8005590:	d11f      	bne.n	80055d2 <_vfiprintf_r+0x112>
 8005592:	6822      	ldr	r2, [r4, #0]
 8005594:	06d3      	lsls	r3, r2, #27
 8005596:	d504      	bpl.n	80055a2 <_vfiprintf_r+0xe2>
 8005598:	2353      	movs	r3, #83	@ 0x53
 800559a:	a904      	add	r1, sp, #16
 800559c:	185b      	adds	r3, r3, r1
 800559e:	2120      	movs	r1, #32
 80055a0:	7019      	strb	r1, [r3, #0]
 80055a2:	0713      	lsls	r3, r2, #28
 80055a4:	d504      	bpl.n	80055b0 <_vfiprintf_r+0xf0>
 80055a6:	2353      	movs	r3, #83	@ 0x53
 80055a8:	a904      	add	r1, sp, #16
 80055aa:	185b      	adds	r3, r3, r1
 80055ac:	212b      	movs	r1, #43	@ 0x2b
 80055ae:	7019      	strb	r1, [r3, #0]
 80055b0:	782b      	ldrb	r3, [r5, #0]
 80055b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80055b4:	d016      	beq.n	80055e4 <_vfiprintf_r+0x124>
 80055b6:	002e      	movs	r6, r5
 80055b8:	2100      	movs	r1, #0
 80055ba:	200a      	movs	r0, #10
 80055bc:	68e3      	ldr	r3, [r4, #12]
 80055be:	7832      	ldrb	r2, [r6, #0]
 80055c0:	1c75      	adds	r5, r6, #1
 80055c2:	3a30      	subs	r2, #48	@ 0x30
 80055c4:	2a09      	cmp	r2, #9
 80055c6:	d950      	bls.n	800566a <_vfiprintf_r+0x1aa>
 80055c8:	2900      	cmp	r1, #0
 80055ca:	d111      	bne.n	80055f0 <_vfiprintf_r+0x130>
 80055cc:	e017      	b.n	80055fe <_vfiprintf_r+0x13e>
 80055ce:	3601      	adds	r6, #1
 80055d0:	e7af      	b.n	8005532 <_vfiprintf_r+0x72>
 80055d2:	9b05      	ldr	r3, [sp, #20]
 80055d4:	6822      	ldr	r2, [r4, #0]
 80055d6:	1ac0      	subs	r0, r0, r3
 80055d8:	2301      	movs	r3, #1
 80055da:	4083      	lsls	r3, r0
 80055dc:	4313      	orrs	r3, r2
 80055de:	0035      	movs	r5, r6
 80055e0:	6023      	str	r3, [r4, #0]
 80055e2:	e7cc      	b.n	800557e <_vfiprintf_r+0xbe>
 80055e4:	9b07      	ldr	r3, [sp, #28]
 80055e6:	1d19      	adds	r1, r3, #4
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	9107      	str	r1, [sp, #28]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	db01      	blt.n	80055f4 <_vfiprintf_r+0x134>
 80055f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055f2:	e004      	b.n	80055fe <_vfiprintf_r+0x13e>
 80055f4:	425b      	negs	r3, r3
 80055f6:	60e3      	str	r3, [r4, #12]
 80055f8:	2302      	movs	r3, #2
 80055fa:	4313      	orrs	r3, r2
 80055fc:	6023      	str	r3, [r4, #0]
 80055fe:	7833      	ldrb	r3, [r6, #0]
 8005600:	2b2e      	cmp	r3, #46	@ 0x2e
 8005602:	d10c      	bne.n	800561e <_vfiprintf_r+0x15e>
 8005604:	7873      	ldrb	r3, [r6, #1]
 8005606:	2b2a      	cmp	r3, #42	@ 0x2a
 8005608:	d134      	bne.n	8005674 <_vfiprintf_r+0x1b4>
 800560a:	9b07      	ldr	r3, [sp, #28]
 800560c:	3602      	adds	r6, #2
 800560e:	1d1a      	adds	r2, r3, #4
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	9207      	str	r2, [sp, #28]
 8005614:	2b00      	cmp	r3, #0
 8005616:	da01      	bge.n	800561c <_vfiprintf_r+0x15c>
 8005618:	2301      	movs	r3, #1
 800561a:	425b      	negs	r3, r3
 800561c:	9309      	str	r3, [sp, #36]	@ 0x24
 800561e:	4d32      	ldr	r5, [pc, #200]	@ (80056e8 <_vfiprintf_r+0x228>)
 8005620:	2203      	movs	r2, #3
 8005622:	0028      	movs	r0, r5
 8005624:	7831      	ldrb	r1, [r6, #0]
 8005626:	f000 fb25 	bl	8005c74 <memchr>
 800562a:	2800      	cmp	r0, #0
 800562c:	d006      	beq.n	800563c <_vfiprintf_r+0x17c>
 800562e:	2340      	movs	r3, #64	@ 0x40
 8005630:	1b40      	subs	r0, r0, r5
 8005632:	4083      	lsls	r3, r0
 8005634:	6822      	ldr	r2, [r4, #0]
 8005636:	3601      	adds	r6, #1
 8005638:	4313      	orrs	r3, r2
 800563a:	6023      	str	r3, [r4, #0]
 800563c:	7831      	ldrb	r1, [r6, #0]
 800563e:	2206      	movs	r2, #6
 8005640:	482a      	ldr	r0, [pc, #168]	@ (80056ec <_vfiprintf_r+0x22c>)
 8005642:	1c75      	adds	r5, r6, #1
 8005644:	7621      	strb	r1, [r4, #24]
 8005646:	f000 fb15 	bl	8005c74 <memchr>
 800564a:	2800      	cmp	r0, #0
 800564c:	d040      	beq.n	80056d0 <_vfiprintf_r+0x210>
 800564e:	4b28      	ldr	r3, [pc, #160]	@ (80056f0 <_vfiprintf_r+0x230>)
 8005650:	2b00      	cmp	r3, #0
 8005652:	d122      	bne.n	800569a <_vfiprintf_r+0x1da>
 8005654:	2207      	movs	r2, #7
 8005656:	9b07      	ldr	r3, [sp, #28]
 8005658:	3307      	adds	r3, #7
 800565a:	4393      	bics	r3, r2
 800565c:	3308      	adds	r3, #8
 800565e:	9307      	str	r3, [sp, #28]
 8005660:	6963      	ldr	r3, [r4, #20]
 8005662:	9a04      	ldr	r2, [sp, #16]
 8005664:	189b      	adds	r3, r3, r2
 8005666:	6163      	str	r3, [r4, #20]
 8005668:	e762      	b.n	8005530 <_vfiprintf_r+0x70>
 800566a:	4343      	muls	r3, r0
 800566c:	002e      	movs	r6, r5
 800566e:	2101      	movs	r1, #1
 8005670:	189b      	adds	r3, r3, r2
 8005672:	e7a4      	b.n	80055be <_vfiprintf_r+0xfe>
 8005674:	2300      	movs	r3, #0
 8005676:	200a      	movs	r0, #10
 8005678:	0019      	movs	r1, r3
 800567a:	3601      	adds	r6, #1
 800567c:	6063      	str	r3, [r4, #4]
 800567e:	7832      	ldrb	r2, [r6, #0]
 8005680:	1c75      	adds	r5, r6, #1
 8005682:	3a30      	subs	r2, #48	@ 0x30
 8005684:	2a09      	cmp	r2, #9
 8005686:	d903      	bls.n	8005690 <_vfiprintf_r+0x1d0>
 8005688:	2b00      	cmp	r3, #0
 800568a:	d0c8      	beq.n	800561e <_vfiprintf_r+0x15e>
 800568c:	9109      	str	r1, [sp, #36]	@ 0x24
 800568e:	e7c6      	b.n	800561e <_vfiprintf_r+0x15e>
 8005690:	4341      	muls	r1, r0
 8005692:	002e      	movs	r6, r5
 8005694:	2301      	movs	r3, #1
 8005696:	1889      	adds	r1, r1, r2
 8005698:	e7f1      	b.n	800567e <_vfiprintf_r+0x1be>
 800569a:	aa07      	add	r2, sp, #28
 800569c:	9200      	str	r2, [sp, #0]
 800569e:	0021      	movs	r1, r4
 80056a0:	003a      	movs	r2, r7
 80056a2:	4b14      	ldr	r3, [pc, #80]	@ (80056f4 <_vfiprintf_r+0x234>)
 80056a4:	9803      	ldr	r0, [sp, #12]
 80056a6:	e000      	b.n	80056aa <_vfiprintf_r+0x1ea>
 80056a8:	bf00      	nop
 80056aa:	9004      	str	r0, [sp, #16]
 80056ac:	9b04      	ldr	r3, [sp, #16]
 80056ae:	3301      	adds	r3, #1
 80056b0:	d1d6      	bne.n	8005660 <_vfiprintf_r+0x1a0>
 80056b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056b4:	07db      	lsls	r3, r3, #31
 80056b6:	d405      	bmi.n	80056c4 <_vfiprintf_r+0x204>
 80056b8:	89bb      	ldrh	r3, [r7, #12]
 80056ba:	059b      	lsls	r3, r3, #22
 80056bc:	d402      	bmi.n	80056c4 <_vfiprintf_r+0x204>
 80056be:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80056c0:	f7ff fe7a 	bl	80053b8 <__retarget_lock_release_recursive>
 80056c4:	89bb      	ldrh	r3, [r7, #12]
 80056c6:	065b      	lsls	r3, r3, #25
 80056c8:	d500      	bpl.n	80056cc <_vfiprintf_r+0x20c>
 80056ca:	e71e      	b.n	800550a <_vfiprintf_r+0x4a>
 80056cc:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80056ce:	e71e      	b.n	800550e <_vfiprintf_r+0x4e>
 80056d0:	aa07      	add	r2, sp, #28
 80056d2:	9200      	str	r2, [sp, #0]
 80056d4:	0021      	movs	r1, r4
 80056d6:	003a      	movs	r2, r7
 80056d8:	4b06      	ldr	r3, [pc, #24]	@ (80056f4 <_vfiprintf_r+0x234>)
 80056da:	9803      	ldr	r0, [sp, #12]
 80056dc:	f000 f87c 	bl	80057d8 <_printf_i>
 80056e0:	e7e3      	b.n	80056aa <_vfiprintf_r+0x1ea>
 80056e2:	46c0      	nop			@ (mov r8, r8)
 80056e4:	08005e38 	.word	0x08005e38
 80056e8:	08005e3e 	.word	0x08005e3e
 80056ec:	08005e42 	.word	0x08005e42
 80056f0:	00000000 	.word	0x00000000
 80056f4:	0800549b 	.word	0x0800549b

080056f8 <_printf_common>:
 80056f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056fa:	0016      	movs	r6, r2
 80056fc:	9301      	str	r3, [sp, #4]
 80056fe:	688a      	ldr	r2, [r1, #8]
 8005700:	690b      	ldr	r3, [r1, #16]
 8005702:	000c      	movs	r4, r1
 8005704:	9000      	str	r0, [sp, #0]
 8005706:	4293      	cmp	r3, r2
 8005708:	da00      	bge.n	800570c <_printf_common+0x14>
 800570a:	0013      	movs	r3, r2
 800570c:	0022      	movs	r2, r4
 800570e:	6033      	str	r3, [r6, #0]
 8005710:	3243      	adds	r2, #67	@ 0x43
 8005712:	7812      	ldrb	r2, [r2, #0]
 8005714:	2a00      	cmp	r2, #0
 8005716:	d001      	beq.n	800571c <_printf_common+0x24>
 8005718:	3301      	adds	r3, #1
 800571a:	6033      	str	r3, [r6, #0]
 800571c:	6823      	ldr	r3, [r4, #0]
 800571e:	069b      	lsls	r3, r3, #26
 8005720:	d502      	bpl.n	8005728 <_printf_common+0x30>
 8005722:	6833      	ldr	r3, [r6, #0]
 8005724:	3302      	adds	r3, #2
 8005726:	6033      	str	r3, [r6, #0]
 8005728:	6822      	ldr	r2, [r4, #0]
 800572a:	2306      	movs	r3, #6
 800572c:	0015      	movs	r5, r2
 800572e:	401d      	ands	r5, r3
 8005730:	421a      	tst	r2, r3
 8005732:	d027      	beq.n	8005784 <_printf_common+0x8c>
 8005734:	0023      	movs	r3, r4
 8005736:	3343      	adds	r3, #67	@ 0x43
 8005738:	781b      	ldrb	r3, [r3, #0]
 800573a:	1e5a      	subs	r2, r3, #1
 800573c:	4193      	sbcs	r3, r2
 800573e:	6822      	ldr	r2, [r4, #0]
 8005740:	0692      	lsls	r2, r2, #26
 8005742:	d430      	bmi.n	80057a6 <_printf_common+0xae>
 8005744:	0022      	movs	r2, r4
 8005746:	9901      	ldr	r1, [sp, #4]
 8005748:	9800      	ldr	r0, [sp, #0]
 800574a:	9d08      	ldr	r5, [sp, #32]
 800574c:	3243      	adds	r2, #67	@ 0x43
 800574e:	47a8      	blx	r5
 8005750:	3001      	adds	r0, #1
 8005752:	d025      	beq.n	80057a0 <_printf_common+0xa8>
 8005754:	2206      	movs	r2, #6
 8005756:	6823      	ldr	r3, [r4, #0]
 8005758:	2500      	movs	r5, #0
 800575a:	4013      	ands	r3, r2
 800575c:	2b04      	cmp	r3, #4
 800575e:	d105      	bne.n	800576c <_printf_common+0x74>
 8005760:	6833      	ldr	r3, [r6, #0]
 8005762:	68e5      	ldr	r5, [r4, #12]
 8005764:	1aed      	subs	r5, r5, r3
 8005766:	43eb      	mvns	r3, r5
 8005768:	17db      	asrs	r3, r3, #31
 800576a:	401d      	ands	r5, r3
 800576c:	68a3      	ldr	r3, [r4, #8]
 800576e:	6922      	ldr	r2, [r4, #16]
 8005770:	4293      	cmp	r3, r2
 8005772:	dd01      	ble.n	8005778 <_printf_common+0x80>
 8005774:	1a9b      	subs	r3, r3, r2
 8005776:	18ed      	adds	r5, r5, r3
 8005778:	2600      	movs	r6, #0
 800577a:	42b5      	cmp	r5, r6
 800577c:	d120      	bne.n	80057c0 <_printf_common+0xc8>
 800577e:	2000      	movs	r0, #0
 8005780:	e010      	b.n	80057a4 <_printf_common+0xac>
 8005782:	3501      	adds	r5, #1
 8005784:	68e3      	ldr	r3, [r4, #12]
 8005786:	6832      	ldr	r2, [r6, #0]
 8005788:	1a9b      	subs	r3, r3, r2
 800578a:	42ab      	cmp	r3, r5
 800578c:	ddd2      	ble.n	8005734 <_printf_common+0x3c>
 800578e:	0022      	movs	r2, r4
 8005790:	2301      	movs	r3, #1
 8005792:	9901      	ldr	r1, [sp, #4]
 8005794:	9800      	ldr	r0, [sp, #0]
 8005796:	9f08      	ldr	r7, [sp, #32]
 8005798:	3219      	adds	r2, #25
 800579a:	47b8      	blx	r7
 800579c:	3001      	adds	r0, #1
 800579e:	d1f0      	bne.n	8005782 <_printf_common+0x8a>
 80057a0:	2001      	movs	r0, #1
 80057a2:	4240      	negs	r0, r0
 80057a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80057a6:	2030      	movs	r0, #48	@ 0x30
 80057a8:	18e1      	adds	r1, r4, r3
 80057aa:	3143      	adds	r1, #67	@ 0x43
 80057ac:	7008      	strb	r0, [r1, #0]
 80057ae:	0021      	movs	r1, r4
 80057b0:	1c5a      	adds	r2, r3, #1
 80057b2:	3145      	adds	r1, #69	@ 0x45
 80057b4:	7809      	ldrb	r1, [r1, #0]
 80057b6:	18a2      	adds	r2, r4, r2
 80057b8:	3243      	adds	r2, #67	@ 0x43
 80057ba:	3302      	adds	r3, #2
 80057bc:	7011      	strb	r1, [r2, #0]
 80057be:	e7c1      	b.n	8005744 <_printf_common+0x4c>
 80057c0:	0022      	movs	r2, r4
 80057c2:	2301      	movs	r3, #1
 80057c4:	9901      	ldr	r1, [sp, #4]
 80057c6:	9800      	ldr	r0, [sp, #0]
 80057c8:	9f08      	ldr	r7, [sp, #32]
 80057ca:	321a      	adds	r2, #26
 80057cc:	47b8      	blx	r7
 80057ce:	3001      	adds	r0, #1
 80057d0:	d0e6      	beq.n	80057a0 <_printf_common+0xa8>
 80057d2:	3601      	adds	r6, #1
 80057d4:	e7d1      	b.n	800577a <_printf_common+0x82>
	...

080057d8 <_printf_i>:
 80057d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057da:	b08b      	sub	sp, #44	@ 0x2c
 80057dc:	9206      	str	r2, [sp, #24]
 80057de:	000a      	movs	r2, r1
 80057e0:	3243      	adds	r2, #67	@ 0x43
 80057e2:	9307      	str	r3, [sp, #28]
 80057e4:	9005      	str	r0, [sp, #20]
 80057e6:	9203      	str	r2, [sp, #12]
 80057e8:	7e0a      	ldrb	r2, [r1, #24]
 80057ea:	000c      	movs	r4, r1
 80057ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80057ee:	2a78      	cmp	r2, #120	@ 0x78
 80057f0:	d809      	bhi.n	8005806 <_printf_i+0x2e>
 80057f2:	2a62      	cmp	r2, #98	@ 0x62
 80057f4:	d80b      	bhi.n	800580e <_printf_i+0x36>
 80057f6:	2a00      	cmp	r2, #0
 80057f8:	d100      	bne.n	80057fc <_printf_i+0x24>
 80057fa:	e0ba      	b.n	8005972 <_printf_i+0x19a>
 80057fc:	497a      	ldr	r1, [pc, #488]	@ (80059e8 <_printf_i+0x210>)
 80057fe:	9104      	str	r1, [sp, #16]
 8005800:	2a58      	cmp	r2, #88	@ 0x58
 8005802:	d100      	bne.n	8005806 <_printf_i+0x2e>
 8005804:	e08e      	b.n	8005924 <_printf_i+0x14c>
 8005806:	0025      	movs	r5, r4
 8005808:	3542      	adds	r5, #66	@ 0x42
 800580a:	702a      	strb	r2, [r5, #0]
 800580c:	e022      	b.n	8005854 <_printf_i+0x7c>
 800580e:	0010      	movs	r0, r2
 8005810:	3863      	subs	r0, #99	@ 0x63
 8005812:	2815      	cmp	r0, #21
 8005814:	d8f7      	bhi.n	8005806 <_printf_i+0x2e>
 8005816:	f7fa fc7f 	bl	8000118 <__gnu_thumb1_case_shi>
 800581a:	0016      	.short	0x0016
 800581c:	fff6001f 	.word	0xfff6001f
 8005820:	fff6fff6 	.word	0xfff6fff6
 8005824:	001ffff6 	.word	0x001ffff6
 8005828:	fff6fff6 	.word	0xfff6fff6
 800582c:	fff6fff6 	.word	0xfff6fff6
 8005830:	0036009f 	.word	0x0036009f
 8005834:	fff6007e 	.word	0xfff6007e
 8005838:	00b0fff6 	.word	0x00b0fff6
 800583c:	0036fff6 	.word	0x0036fff6
 8005840:	fff6fff6 	.word	0xfff6fff6
 8005844:	0082      	.short	0x0082
 8005846:	0025      	movs	r5, r4
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	3542      	adds	r5, #66	@ 0x42
 800584c:	1d11      	adds	r1, r2, #4
 800584e:	6019      	str	r1, [r3, #0]
 8005850:	6813      	ldr	r3, [r2, #0]
 8005852:	702b      	strb	r3, [r5, #0]
 8005854:	2301      	movs	r3, #1
 8005856:	e09e      	b.n	8005996 <_printf_i+0x1be>
 8005858:	6818      	ldr	r0, [r3, #0]
 800585a:	6809      	ldr	r1, [r1, #0]
 800585c:	1d02      	adds	r2, r0, #4
 800585e:	060d      	lsls	r5, r1, #24
 8005860:	d50b      	bpl.n	800587a <_printf_i+0xa2>
 8005862:	6806      	ldr	r6, [r0, #0]
 8005864:	601a      	str	r2, [r3, #0]
 8005866:	2e00      	cmp	r6, #0
 8005868:	da03      	bge.n	8005872 <_printf_i+0x9a>
 800586a:	232d      	movs	r3, #45	@ 0x2d
 800586c:	9a03      	ldr	r2, [sp, #12]
 800586e:	4276      	negs	r6, r6
 8005870:	7013      	strb	r3, [r2, #0]
 8005872:	4b5d      	ldr	r3, [pc, #372]	@ (80059e8 <_printf_i+0x210>)
 8005874:	270a      	movs	r7, #10
 8005876:	9304      	str	r3, [sp, #16]
 8005878:	e018      	b.n	80058ac <_printf_i+0xd4>
 800587a:	6806      	ldr	r6, [r0, #0]
 800587c:	601a      	str	r2, [r3, #0]
 800587e:	0649      	lsls	r1, r1, #25
 8005880:	d5f1      	bpl.n	8005866 <_printf_i+0x8e>
 8005882:	b236      	sxth	r6, r6
 8005884:	e7ef      	b.n	8005866 <_printf_i+0x8e>
 8005886:	6808      	ldr	r0, [r1, #0]
 8005888:	6819      	ldr	r1, [r3, #0]
 800588a:	c940      	ldmia	r1!, {r6}
 800588c:	0605      	lsls	r5, r0, #24
 800588e:	d402      	bmi.n	8005896 <_printf_i+0xbe>
 8005890:	0640      	lsls	r0, r0, #25
 8005892:	d500      	bpl.n	8005896 <_printf_i+0xbe>
 8005894:	b2b6      	uxth	r6, r6
 8005896:	6019      	str	r1, [r3, #0]
 8005898:	4b53      	ldr	r3, [pc, #332]	@ (80059e8 <_printf_i+0x210>)
 800589a:	270a      	movs	r7, #10
 800589c:	9304      	str	r3, [sp, #16]
 800589e:	2a6f      	cmp	r2, #111	@ 0x6f
 80058a0:	d100      	bne.n	80058a4 <_printf_i+0xcc>
 80058a2:	3f02      	subs	r7, #2
 80058a4:	0023      	movs	r3, r4
 80058a6:	2200      	movs	r2, #0
 80058a8:	3343      	adds	r3, #67	@ 0x43
 80058aa:	701a      	strb	r2, [r3, #0]
 80058ac:	6863      	ldr	r3, [r4, #4]
 80058ae:	60a3      	str	r3, [r4, #8]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	db06      	blt.n	80058c2 <_printf_i+0xea>
 80058b4:	2104      	movs	r1, #4
 80058b6:	6822      	ldr	r2, [r4, #0]
 80058b8:	9d03      	ldr	r5, [sp, #12]
 80058ba:	438a      	bics	r2, r1
 80058bc:	6022      	str	r2, [r4, #0]
 80058be:	4333      	orrs	r3, r6
 80058c0:	d00c      	beq.n	80058dc <_printf_i+0x104>
 80058c2:	9d03      	ldr	r5, [sp, #12]
 80058c4:	0030      	movs	r0, r6
 80058c6:	0039      	movs	r1, r7
 80058c8:	f7fa fcb6 	bl	8000238 <__aeabi_uidivmod>
 80058cc:	9b04      	ldr	r3, [sp, #16]
 80058ce:	3d01      	subs	r5, #1
 80058d0:	5c5b      	ldrb	r3, [r3, r1]
 80058d2:	702b      	strb	r3, [r5, #0]
 80058d4:	0033      	movs	r3, r6
 80058d6:	0006      	movs	r6, r0
 80058d8:	429f      	cmp	r7, r3
 80058da:	d9f3      	bls.n	80058c4 <_printf_i+0xec>
 80058dc:	2f08      	cmp	r7, #8
 80058de:	d109      	bne.n	80058f4 <_printf_i+0x11c>
 80058e0:	6823      	ldr	r3, [r4, #0]
 80058e2:	07db      	lsls	r3, r3, #31
 80058e4:	d506      	bpl.n	80058f4 <_printf_i+0x11c>
 80058e6:	6862      	ldr	r2, [r4, #4]
 80058e8:	6923      	ldr	r3, [r4, #16]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	dc02      	bgt.n	80058f4 <_printf_i+0x11c>
 80058ee:	2330      	movs	r3, #48	@ 0x30
 80058f0:	3d01      	subs	r5, #1
 80058f2:	702b      	strb	r3, [r5, #0]
 80058f4:	9b03      	ldr	r3, [sp, #12]
 80058f6:	1b5b      	subs	r3, r3, r5
 80058f8:	6123      	str	r3, [r4, #16]
 80058fa:	9b07      	ldr	r3, [sp, #28]
 80058fc:	0021      	movs	r1, r4
 80058fe:	9300      	str	r3, [sp, #0]
 8005900:	9805      	ldr	r0, [sp, #20]
 8005902:	9b06      	ldr	r3, [sp, #24]
 8005904:	aa09      	add	r2, sp, #36	@ 0x24
 8005906:	f7ff fef7 	bl	80056f8 <_printf_common>
 800590a:	3001      	adds	r0, #1
 800590c:	d148      	bne.n	80059a0 <_printf_i+0x1c8>
 800590e:	2001      	movs	r0, #1
 8005910:	4240      	negs	r0, r0
 8005912:	b00b      	add	sp, #44	@ 0x2c
 8005914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005916:	2220      	movs	r2, #32
 8005918:	6809      	ldr	r1, [r1, #0]
 800591a:	430a      	orrs	r2, r1
 800591c:	6022      	str	r2, [r4, #0]
 800591e:	2278      	movs	r2, #120	@ 0x78
 8005920:	4932      	ldr	r1, [pc, #200]	@ (80059ec <_printf_i+0x214>)
 8005922:	9104      	str	r1, [sp, #16]
 8005924:	0021      	movs	r1, r4
 8005926:	3145      	adds	r1, #69	@ 0x45
 8005928:	700a      	strb	r2, [r1, #0]
 800592a:	6819      	ldr	r1, [r3, #0]
 800592c:	6822      	ldr	r2, [r4, #0]
 800592e:	c940      	ldmia	r1!, {r6}
 8005930:	0610      	lsls	r0, r2, #24
 8005932:	d402      	bmi.n	800593a <_printf_i+0x162>
 8005934:	0650      	lsls	r0, r2, #25
 8005936:	d500      	bpl.n	800593a <_printf_i+0x162>
 8005938:	b2b6      	uxth	r6, r6
 800593a:	6019      	str	r1, [r3, #0]
 800593c:	07d3      	lsls	r3, r2, #31
 800593e:	d502      	bpl.n	8005946 <_printf_i+0x16e>
 8005940:	2320      	movs	r3, #32
 8005942:	4313      	orrs	r3, r2
 8005944:	6023      	str	r3, [r4, #0]
 8005946:	2e00      	cmp	r6, #0
 8005948:	d001      	beq.n	800594e <_printf_i+0x176>
 800594a:	2710      	movs	r7, #16
 800594c:	e7aa      	b.n	80058a4 <_printf_i+0xcc>
 800594e:	2220      	movs	r2, #32
 8005950:	6823      	ldr	r3, [r4, #0]
 8005952:	4393      	bics	r3, r2
 8005954:	6023      	str	r3, [r4, #0]
 8005956:	e7f8      	b.n	800594a <_printf_i+0x172>
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	680d      	ldr	r5, [r1, #0]
 800595c:	1d10      	adds	r0, r2, #4
 800595e:	6949      	ldr	r1, [r1, #20]
 8005960:	6018      	str	r0, [r3, #0]
 8005962:	6813      	ldr	r3, [r2, #0]
 8005964:	062e      	lsls	r6, r5, #24
 8005966:	d501      	bpl.n	800596c <_printf_i+0x194>
 8005968:	6019      	str	r1, [r3, #0]
 800596a:	e002      	b.n	8005972 <_printf_i+0x19a>
 800596c:	066d      	lsls	r5, r5, #25
 800596e:	d5fb      	bpl.n	8005968 <_printf_i+0x190>
 8005970:	8019      	strh	r1, [r3, #0]
 8005972:	2300      	movs	r3, #0
 8005974:	9d03      	ldr	r5, [sp, #12]
 8005976:	6123      	str	r3, [r4, #16]
 8005978:	e7bf      	b.n	80058fa <_printf_i+0x122>
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	1d11      	adds	r1, r2, #4
 800597e:	6019      	str	r1, [r3, #0]
 8005980:	6815      	ldr	r5, [r2, #0]
 8005982:	2100      	movs	r1, #0
 8005984:	0028      	movs	r0, r5
 8005986:	6862      	ldr	r2, [r4, #4]
 8005988:	f000 f974 	bl	8005c74 <memchr>
 800598c:	2800      	cmp	r0, #0
 800598e:	d001      	beq.n	8005994 <_printf_i+0x1bc>
 8005990:	1b40      	subs	r0, r0, r5
 8005992:	6060      	str	r0, [r4, #4]
 8005994:	6863      	ldr	r3, [r4, #4]
 8005996:	6123      	str	r3, [r4, #16]
 8005998:	2300      	movs	r3, #0
 800599a:	9a03      	ldr	r2, [sp, #12]
 800599c:	7013      	strb	r3, [r2, #0]
 800599e:	e7ac      	b.n	80058fa <_printf_i+0x122>
 80059a0:	002a      	movs	r2, r5
 80059a2:	6923      	ldr	r3, [r4, #16]
 80059a4:	9906      	ldr	r1, [sp, #24]
 80059a6:	9805      	ldr	r0, [sp, #20]
 80059a8:	9d07      	ldr	r5, [sp, #28]
 80059aa:	47a8      	blx	r5
 80059ac:	3001      	adds	r0, #1
 80059ae:	d0ae      	beq.n	800590e <_printf_i+0x136>
 80059b0:	6823      	ldr	r3, [r4, #0]
 80059b2:	079b      	lsls	r3, r3, #30
 80059b4:	d415      	bmi.n	80059e2 <_printf_i+0x20a>
 80059b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059b8:	68e0      	ldr	r0, [r4, #12]
 80059ba:	4298      	cmp	r0, r3
 80059bc:	daa9      	bge.n	8005912 <_printf_i+0x13a>
 80059be:	0018      	movs	r0, r3
 80059c0:	e7a7      	b.n	8005912 <_printf_i+0x13a>
 80059c2:	0022      	movs	r2, r4
 80059c4:	2301      	movs	r3, #1
 80059c6:	9906      	ldr	r1, [sp, #24]
 80059c8:	9805      	ldr	r0, [sp, #20]
 80059ca:	9e07      	ldr	r6, [sp, #28]
 80059cc:	3219      	adds	r2, #25
 80059ce:	47b0      	blx	r6
 80059d0:	3001      	adds	r0, #1
 80059d2:	d09c      	beq.n	800590e <_printf_i+0x136>
 80059d4:	3501      	adds	r5, #1
 80059d6:	68e3      	ldr	r3, [r4, #12]
 80059d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059da:	1a9b      	subs	r3, r3, r2
 80059dc:	42ab      	cmp	r3, r5
 80059de:	dcf0      	bgt.n	80059c2 <_printf_i+0x1ea>
 80059e0:	e7e9      	b.n	80059b6 <_printf_i+0x1de>
 80059e2:	2500      	movs	r5, #0
 80059e4:	e7f7      	b.n	80059d6 <_printf_i+0x1fe>
 80059e6:	46c0      	nop			@ (mov r8, r8)
 80059e8:	08005e49 	.word	0x08005e49
 80059ec:	08005e5a 	.word	0x08005e5a

080059f0 <__sflush_r>:
 80059f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059f2:	220c      	movs	r2, #12
 80059f4:	5e8b      	ldrsh	r3, [r1, r2]
 80059f6:	0005      	movs	r5, r0
 80059f8:	000c      	movs	r4, r1
 80059fa:	071a      	lsls	r2, r3, #28
 80059fc:	d456      	bmi.n	8005aac <__sflush_r+0xbc>
 80059fe:	684a      	ldr	r2, [r1, #4]
 8005a00:	2a00      	cmp	r2, #0
 8005a02:	dc02      	bgt.n	8005a0a <__sflush_r+0x1a>
 8005a04:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005a06:	2a00      	cmp	r2, #0
 8005a08:	dd4e      	ble.n	8005aa8 <__sflush_r+0xb8>
 8005a0a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005a0c:	2f00      	cmp	r7, #0
 8005a0e:	d04b      	beq.n	8005aa8 <__sflush_r+0xb8>
 8005a10:	2200      	movs	r2, #0
 8005a12:	2080      	movs	r0, #128	@ 0x80
 8005a14:	682e      	ldr	r6, [r5, #0]
 8005a16:	602a      	str	r2, [r5, #0]
 8005a18:	001a      	movs	r2, r3
 8005a1a:	0140      	lsls	r0, r0, #5
 8005a1c:	6a21      	ldr	r1, [r4, #32]
 8005a1e:	4002      	ands	r2, r0
 8005a20:	4203      	tst	r3, r0
 8005a22:	d033      	beq.n	8005a8c <__sflush_r+0x9c>
 8005a24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005a26:	89a3      	ldrh	r3, [r4, #12]
 8005a28:	075b      	lsls	r3, r3, #29
 8005a2a:	d506      	bpl.n	8005a3a <__sflush_r+0x4a>
 8005a2c:	6863      	ldr	r3, [r4, #4]
 8005a2e:	1ad2      	subs	r2, r2, r3
 8005a30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d001      	beq.n	8005a3a <__sflush_r+0x4a>
 8005a36:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005a38:	1ad2      	subs	r2, r2, r3
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	0028      	movs	r0, r5
 8005a3e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005a40:	6a21      	ldr	r1, [r4, #32]
 8005a42:	47b8      	blx	r7
 8005a44:	89a2      	ldrh	r2, [r4, #12]
 8005a46:	1c43      	adds	r3, r0, #1
 8005a48:	d106      	bne.n	8005a58 <__sflush_r+0x68>
 8005a4a:	6829      	ldr	r1, [r5, #0]
 8005a4c:	291d      	cmp	r1, #29
 8005a4e:	d846      	bhi.n	8005ade <__sflush_r+0xee>
 8005a50:	4b29      	ldr	r3, [pc, #164]	@ (8005af8 <__sflush_r+0x108>)
 8005a52:	40cb      	lsrs	r3, r1
 8005a54:	07db      	lsls	r3, r3, #31
 8005a56:	d542      	bpl.n	8005ade <__sflush_r+0xee>
 8005a58:	2300      	movs	r3, #0
 8005a5a:	6063      	str	r3, [r4, #4]
 8005a5c:	6923      	ldr	r3, [r4, #16]
 8005a5e:	6023      	str	r3, [r4, #0]
 8005a60:	04d2      	lsls	r2, r2, #19
 8005a62:	d505      	bpl.n	8005a70 <__sflush_r+0x80>
 8005a64:	1c43      	adds	r3, r0, #1
 8005a66:	d102      	bne.n	8005a6e <__sflush_r+0x7e>
 8005a68:	682b      	ldr	r3, [r5, #0]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d100      	bne.n	8005a70 <__sflush_r+0x80>
 8005a6e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005a70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005a72:	602e      	str	r6, [r5, #0]
 8005a74:	2900      	cmp	r1, #0
 8005a76:	d017      	beq.n	8005aa8 <__sflush_r+0xb8>
 8005a78:	0023      	movs	r3, r4
 8005a7a:	3344      	adds	r3, #68	@ 0x44
 8005a7c:	4299      	cmp	r1, r3
 8005a7e:	d002      	beq.n	8005a86 <__sflush_r+0x96>
 8005a80:	0028      	movs	r0, r5
 8005a82:	f7ff fcab 	bl	80053dc <_free_r>
 8005a86:	2300      	movs	r3, #0
 8005a88:	6363      	str	r3, [r4, #52]	@ 0x34
 8005a8a:	e00d      	b.n	8005aa8 <__sflush_r+0xb8>
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	0028      	movs	r0, r5
 8005a90:	47b8      	blx	r7
 8005a92:	0002      	movs	r2, r0
 8005a94:	1c43      	adds	r3, r0, #1
 8005a96:	d1c6      	bne.n	8005a26 <__sflush_r+0x36>
 8005a98:	682b      	ldr	r3, [r5, #0]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d0c3      	beq.n	8005a26 <__sflush_r+0x36>
 8005a9e:	2b1d      	cmp	r3, #29
 8005aa0:	d001      	beq.n	8005aa6 <__sflush_r+0xb6>
 8005aa2:	2b16      	cmp	r3, #22
 8005aa4:	d11a      	bne.n	8005adc <__sflush_r+0xec>
 8005aa6:	602e      	str	r6, [r5, #0]
 8005aa8:	2000      	movs	r0, #0
 8005aaa:	e01e      	b.n	8005aea <__sflush_r+0xfa>
 8005aac:	690e      	ldr	r6, [r1, #16]
 8005aae:	2e00      	cmp	r6, #0
 8005ab0:	d0fa      	beq.n	8005aa8 <__sflush_r+0xb8>
 8005ab2:	680f      	ldr	r7, [r1, #0]
 8005ab4:	600e      	str	r6, [r1, #0]
 8005ab6:	1bba      	subs	r2, r7, r6
 8005ab8:	9201      	str	r2, [sp, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	079b      	lsls	r3, r3, #30
 8005abe:	d100      	bne.n	8005ac2 <__sflush_r+0xd2>
 8005ac0:	694a      	ldr	r2, [r1, #20]
 8005ac2:	60a2      	str	r2, [r4, #8]
 8005ac4:	9b01      	ldr	r3, [sp, #4]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	ddee      	ble.n	8005aa8 <__sflush_r+0xb8>
 8005aca:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005acc:	0032      	movs	r2, r6
 8005ace:	001f      	movs	r7, r3
 8005ad0:	0028      	movs	r0, r5
 8005ad2:	9b01      	ldr	r3, [sp, #4]
 8005ad4:	6a21      	ldr	r1, [r4, #32]
 8005ad6:	47b8      	blx	r7
 8005ad8:	2800      	cmp	r0, #0
 8005ada:	dc07      	bgt.n	8005aec <__sflush_r+0xfc>
 8005adc:	89a2      	ldrh	r2, [r4, #12]
 8005ade:	2340      	movs	r3, #64	@ 0x40
 8005ae0:	2001      	movs	r0, #1
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	b21b      	sxth	r3, r3
 8005ae6:	81a3      	strh	r3, [r4, #12]
 8005ae8:	4240      	negs	r0, r0
 8005aea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005aec:	9b01      	ldr	r3, [sp, #4]
 8005aee:	1836      	adds	r6, r6, r0
 8005af0:	1a1b      	subs	r3, r3, r0
 8005af2:	9301      	str	r3, [sp, #4]
 8005af4:	e7e6      	b.n	8005ac4 <__sflush_r+0xd4>
 8005af6:	46c0      	nop			@ (mov r8, r8)
 8005af8:	20400001 	.word	0x20400001

08005afc <_fflush_r>:
 8005afc:	690b      	ldr	r3, [r1, #16]
 8005afe:	b570      	push	{r4, r5, r6, lr}
 8005b00:	0005      	movs	r5, r0
 8005b02:	000c      	movs	r4, r1
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d102      	bne.n	8005b0e <_fflush_r+0x12>
 8005b08:	2500      	movs	r5, #0
 8005b0a:	0028      	movs	r0, r5
 8005b0c:	bd70      	pop	{r4, r5, r6, pc}
 8005b0e:	2800      	cmp	r0, #0
 8005b10:	d004      	beq.n	8005b1c <_fflush_r+0x20>
 8005b12:	6a03      	ldr	r3, [r0, #32]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d101      	bne.n	8005b1c <_fflush_r+0x20>
 8005b18:	f7ff fa52 	bl	8004fc0 <__sinit>
 8005b1c:	220c      	movs	r2, #12
 8005b1e:	5ea3      	ldrsh	r3, [r4, r2]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d0f1      	beq.n	8005b08 <_fflush_r+0xc>
 8005b24:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005b26:	07d2      	lsls	r2, r2, #31
 8005b28:	d404      	bmi.n	8005b34 <_fflush_r+0x38>
 8005b2a:	059b      	lsls	r3, r3, #22
 8005b2c:	d402      	bmi.n	8005b34 <_fflush_r+0x38>
 8005b2e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b30:	f7ff fc41 	bl	80053b6 <__retarget_lock_acquire_recursive>
 8005b34:	0028      	movs	r0, r5
 8005b36:	0021      	movs	r1, r4
 8005b38:	f7ff ff5a 	bl	80059f0 <__sflush_r>
 8005b3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005b3e:	0005      	movs	r5, r0
 8005b40:	07db      	lsls	r3, r3, #31
 8005b42:	d4e2      	bmi.n	8005b0a <_fflush_r+0xe>
 8005b44:	89a3      	ldrh	r3, [r4, #12]
 8005b46:	059b      	lsls	r3, r3, #22
 8005b48:	d4df      	bmi.n	8005b0a <_fflush_r+0xe>
 8005b4a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b4c:	f7ff fc34 	bl	80053b8 <__retarget_lock_release_recursive>
 8005b50:	e7db      	b.n	8005b0a <_fflush_r+0xe>
	...

08005b54 <__swhatbuf_r>:
 8005b54:	b570      	push	{r4, r5, r6, lr}
 8005b56:	000e      	movs	r6, r1
 8005b58:	001d      	movs	r5, r3
 8005b5a:	230e      	movs	r3, #14
 8005b5c:	5ec9      	ldrsh	r1, [r1, r3]
 8005b5e:	0014      	movs	r4, r2
 8005b60:	b096      	sub	sp, #88	@ 0x58
 8005b62:	2900      	cmp	r1, #0
 8005b64:	da0c      	bge.n	8005b80 <__swhatbuf_r+0x2c>
 8005b66:	89b2      	ldrh	r2, [r6, #12]
 8005b68:	2380      	movs	r3, #128	@ 0x80
 8005b6a:	0011      	movs	r1, r2
 8005b6c:	4019      	ands	r1, r3
 8005b6e:	421a      	tst	r2, r3
 8005b70:	d114      	bne.n	8005b9c <__swhatbuf_r+0x48>
 8005b72:	2380      	movs	r3, #128	@ 0x80
 8005b74:	00db      	lsls	r3, r3, #3
 8005b76:	2000      	movs	r0, #0
 8005b78:	6029      	str	r1, [r5, #0]
 8005b7a:	6023      	str	r3, [r4, #0]
 8005b7c:	b016      	add	sp, #88	@ 0x58
 8005b7e:	bd70      	pop	{r4, r5, r6, pc}
 8005b80:	466a      	mov	r2, sp
 8005b82:	f000 f853 	bl	8005c2c <_fstat_r>
 8005b86:	2800      	cmp	r0, #0
 8005b88:	dbed      	blt.n	8005b66 <__swhatbuf_r+0x12>
 8005b8a:	23f0      	movs	r3, #240	@ 0xf0
 8005b8c:	9901      	ldr	r1, [sp, #4]
 8005b8e:	021b      	lsls	r3, r3, #8
 8005b90:	4019      	ands	r1, r3
 8005b92:	4b04      	ldr	r3, [pc, #16]	@ (8005ba4 <__swhatbuf_r+0x50>)
 8005b94:	18c9      	adds	r1, r1, r3
 8005b96:	424b      	negs	r3, r1
 8005b98:	4159      	adcs	r1, r3
 8005b9a:	e7ea      	b.n	8005b72 <__swhatbuf_r+0x1e>
 8005b9c:	2100      	movs	r1, #0
 8005b9e:	2340      	movs	r3, #64	@ 0x40
 8005ba0:	e7e9      	b.n	8005b76 <__swhatbuf_r+0x22>
 8005ba2:	46c0      	nop			@ (mov r8, r8)
 8005ba4:	ffffe000 	.word	0xffffe000

08005ba8 <__smakebuf_r>:
 8005ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005baa:	2602      	movs	r6, #2
 8005bac:	898b      	ldrh	r3, [r1, #12]
 8005bae:	0005      	movs	r5, r0
 8005bb0:	000c      	movs	r4, r1
 8005bb2:	b085      	sub	sp, #20
 8005bb4:	4233      	tst	r3, r6
 8005bb6:	d007      	beq.n	8005bc8 <__smakebuf_r+0x20>
 8005bb8:	0023      	movs	r3, r4
 8005bba:	3347      	adds	r3, #71	@ 0x47
 8005bbc:	6023      	str	r3, [r4, #0]
 8005bbe:	6123      	str	r3, [r4, #16]
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	6163      	str	r3, [r4, #20]
 8005bc4:	b005      	add	sp, #20
 8005bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bc8:	ab03      	add	r3, sp, #12
 8005bca:	aa02      	add	r2, sp, #8
 8005bcc:	f7ff ffc2 	bl	8005b54 <__swhatbuf_r>
 8005bd0:	9f02      	ldr	r7, [sp, #8]
 8005bd2:	9001      	str	r0, [sp, #4]
 8005bd4:	0039      	movs	r1, r7
 8005bd6:	0028      	movs	r0, r5
 8005bd8:	f7ff f8d2 	bl	8004d80 <_malloc_r>
 8005bdc:	2800      	cmp	r0, #0
 8005bde:	d108      	bne.n	8005bf2 <__smakebuf_r+0x4a>
 8005be0:	220c      	movs	r2, #12
 8005be2:	5ea3      	ldrsh	r3, [r4, r2]
 8005be4:	059a      	lsls	r2, r3, #22
 8005be6:	d4ed      	bmi.n	8005bc4 <__smakebuf_r+0x1c>
 8005be8:	2203      	movs	r2, #3
 8005bea:	4393      	bics	r3, r2
 8005bec:	431e      	orrs	r6, r3
 8005bee:	81a6      	strh	r6, [r4, #12]
 8005bf0:	e7e2      	b.n	8005bb8 <__smakebuf_r+0x10>
 8005bf2:	2380      	movs	r3, #128	@ 0x80
 8005bf4:	89a2      	ldrh	r2, [r4, #12]
 8005bf6:	6020      	str	r0, [r4, #0]
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	81a3      	strh	r3, [r4, #12]
 8005bfc:	9b03      	ldr	r3, [sp, #12]
 8005bfe:	6120      	str	r0, [r4, #16]
 8005c00:	6167      	str	r7, [r4, #20]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00c      	beq.n	8005c20 <__smakebuf_r+0x78>
 8005c06:	0028      	movs	r0, r5
 8005c08:	230e      	movs	r3, #14
 8005c0a:	5ee1      	ldrsh	r1, [r4, r3]
 8005c0c:	f000 f820 	bl	8005c50 <_isatty_r>
 8005c10:	2800      	cmp	r0, #0
 8005c12:	d005      	beq.n	8005c20 <__smakebuf_r+0x78>
 8005c14:	2303      	movs	r3, #3
 8005c16:	89a2      	ldrh	r2, [r4, #12]
 8005c18:	439a      	bics	r2, r3
 8005c1a:	3b02      	subs	r3, #2
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	81a3      	strh	r3, [r4, #12]
 8005c20:	89a3      	ldrh	r3, [r4, #12]
 8005c22:	9a01      	ldr	r2, [sp, #4]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	81a3      	strh	r3, [r4, #12]
 8005c28:	e7cc      	b.n	8005bc4 <__smakebuf_r+0x1c>
	...

08005c2c <_fstat_r>:
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	b570      	push	{r4, r5, r6, lr}
 8005c30:	4d06      	ldr	r5, [pc, #24]	@ (8005c4c <_fstat_r+0x20>)
 8005c32:	0004      	movs	r4, r0
 8005c34:	0008      	movs	r0, r1
 8005c36:	0011      	movs	r1, r2
 8005c38:	602b      	str	r3, [r5, #0]
 8005c3a:	f7fa ff1e 	bl	8000a7a <_fstat>
 8005c3e:	1c43      	adds	r3, r0, #1
 8005c40:	d103      	bne.n	8005c4a <_fstat_r+0x1e>
 8005c42:	682b      	ldr	r3, [r5, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d000      	beq.n	8005c4a <_fstat_r+0x1e>
 8005c48:	6023      	str	r3, [r4, #0]
 8005c4a:	bd70      	pop	{r4, r5, r6, pc}
 8005c4c:	20000380 	.word	0x20000380

08005c50 <_isatty_r>:
 8005c50:	2300      	movs	r3, #0
 8005c52:	b570      	push	{r4, r5, r6, lr}
 8005c54:	4d06      	ldr	r5, [pc, #24]	@ (8005c70 <_isatty_r+0x20>)
 8005c56:	0004      	movs	r4, r0
 8005c58:	0008      	movs	r0, r1
 8005c5a:	602b      	str	r3, [r5, #0]
 8005c5c:	f7fa ff1b 	bl	8000a96 <_isatty>
 8005c60:	1c43      	adds	r3, r0, #1
 8005c62:	d103      	bne.n	8005c6c <_isatty_r+0x1c>
 8005c64:	682b      	ldr	r3, [r5, #0]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d000      	beq.n	8005c6c <_isatty_r+0x1c>
 8005c6a:	6023      	str	r3, [r4, #0]
 8005c6c:	bd70      	pop	{r4, r5, r6, pc}
 8005c6e:	46c0      	nop			@ (mov r8, r8)
 8005c70:	20000380 	.word	0x20000380

08005c74 <memchr>:
 8005c74:	b2c9      	uxtb	r1, r1
 8005c76:	1882      	adds	r2, r0, r2
 8005c78:	4290      	cmp	r0, r2
 8005c7a:	d101      	bne.n	8005c80 <memchr+0xc>
 8005c7c:	2000      	movs	r0, #0
 8005c7e:	4770      	bx	lr
 8005c80:	7803      	ldrb	r3, [r0, #0]
 8005c82:	428b      	cmp	r3, r1
 8005c84:	d0fb      	beq.n	8005c7e <memchr+0xa>
 8005c86:	3001      	adds	r0, #1
 8005c88:	e7f6      	b.n	8005c78 <memchr+0x4>
	...

08005c8c <_init>:
 8005c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c8e:	46c0      	nop			@ (mov r8, r8)
 8005c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c92:	bc08      	pop	{r3}
 8005c94:	469e      	mov	lr, r3
 8005c96:	4770      	bx	lr

08005c98 <_fini>:
 8005c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c9a:	46c0      	nop			@ (mov r8, r8)
 8005c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c9e:	bc08      	pop	{r3}
 8005ca0:	469e      	mov	lr, r3
 8005ca2:	4770      	bx	lr
