
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.142967                       # Number of seconds simulated
sim_ticks                                142967010500                       # Number of ticks simulated
final_tick                               142967010500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 243257                       # Simulator instruction rate (inst/s)
host_op_rate                                   258608                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              796162747                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669852                       # Number of bytes of host memory used
host_seconds                                   179.57                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         117952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5248768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5366720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       117952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        117952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       354960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          354960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            7372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          328048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              335420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        22185                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22185                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            825029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          36713141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37538170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       825029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           825029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2482811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2482811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2482811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           825029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         36713141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             40020981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    325086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009932834500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          885                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          885                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              715811                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14990                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      335420                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22185                       # Number of write requests accepted
system.mem_ctrls.readBursts                    335420                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22185                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21277312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  189568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1004096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5366720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               354960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2962                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6474                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             63675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            61272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              288                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  142966932500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                335420                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                22185                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  332387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    469.075521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   283.433245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.480883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12415     26.14%     26.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8171     17.20%     43.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3457      7.28%     50.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2675      5.63%     56.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3578      7.53%     63.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2697      5.68%     69.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1362      2.87%     72.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1245      2.62%     74.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11897     25.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47497                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     375.220339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    215.708267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    422.275909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           424     47.91%     47.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          220     24.86%     72.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          150     16.95%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           53      5.99%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            8      0.90%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           13      1.47%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            6      0.68%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.34%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.23%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.11%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.11%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.34%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           885                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.727684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.713221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.696932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              122     13.79%     13.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.23%     14.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              756     85.42%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           885                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       117952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5201376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       251024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 825029.491681229556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 36381651.835686951876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1755817.647176724160                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         7372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       328048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        22185                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    237063500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12276929750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3430719607250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32157.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37424.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 154641406.68                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   6280405750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12513993250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1662290000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18890.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37640.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       148.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   286427                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.49                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     399790.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                217027440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                115337640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1280894580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               76989780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10357913280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4952520240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            443641440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     36944693640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     14889555840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3926283840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            73219734510                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            512.144265                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         130917253250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    722603500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4381520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  11123805750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  38774680250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6945415750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  81018985250                       # Time in different power states
system.mem_ctrls_1.actEnergy                122143980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 64913475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1092855540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4906800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7456197840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3369967680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            404860320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     25976408220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11383892640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      12758862780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            62648247345                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            438.200723                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         134492973750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    716061000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3154060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  47881449750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  29645735000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4603874000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  56965830750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    142967010500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        285934021                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36551152                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36551152                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405820                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  285934021                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.956795                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14162918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2943034                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.812353                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.956795                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17105952                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17105952                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6407432                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6407432                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4621992                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4621992                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     11029424                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11029424                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     11029424                       # number of overall hits
system.cpu.dcache.overall_hits::total        11029424                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2702627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2702627                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       240407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       240407                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      2943034                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2943034                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2943034                       # number of overall misses
system.cpu.dcache.overall_misses::total       2943034                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  59675907500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  59675907500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4044076000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4044076000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  63719983500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  63719983500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  63719983500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  63719983500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9110059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13972458                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972458                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13972458                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972458                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.296664                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.296664                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.049442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049442                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.210631                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.210631                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.210631                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.210631                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22080.704256                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22080.704256                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16821.789715                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16821.789715                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21651.120408                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21651.120408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21651.120408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21651.120408                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2065008                       # number of writebacks
system.cpu.dcache.writebacks::total           2065008                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2702627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2702627                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       240407                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       240407                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data      2943034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2943034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2943034                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2943034                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  56973280500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56973280500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3803669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3803669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  60776949500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  60776949500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  60776949500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60776949500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.296664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.296664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.210631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.210631                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.210631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.210631                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21080.704256                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21080.704256                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15821.789715                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15821.789715                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20651.120408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20651.120408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20651.120408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20651.120408                       # average overall mshr miss latency
system.cpu.dcache.replacements                2942906                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.980672                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43814015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.147675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.980672                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792282                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792282                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     41835748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835748                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     41835748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     41835748                       # number of overall hits
system.cpu.icache.overall_hits::total        41835748                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1978267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978267                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      1978267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978267                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1978267                       # number of overall misses
system.cpu.icache.overall_misses::total       1978267                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  26262157000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26262157000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  26262157000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26262157000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  26262157000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26262157000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045151                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045151                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045151                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045151                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045151                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13275.334927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13275.334927                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13275.334927                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13275.334927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13275.334927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13275.334927                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1978139                       # number of writebacks
system.cpu.icache.writebacks::total           1978139                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1978267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978267                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      1978267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1978267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978267                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24283890000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24283890000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24283890000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24283890000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24283890000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24283890000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045151                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045151                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12275.334927                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12275.334927                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12275.334927                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12275.334927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12275.334927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12275.334927                       # average overall mshr miss latency
system.cpu.icache.replacements                1978139                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.588380                       # Cycle average of tags in use
system.l2.tags.total_refs                     9831654                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    338086                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.080335                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.630705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        91.915475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       899.042200                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.031866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.089761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.877971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999598                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 157645606                       # Number of tag accesses
system.l2.tags.data_accesses                157645606                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks      2065008                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2065008                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      1967848                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967848                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            234400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                234400                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        1970895                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1970895                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data       2380586                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2380586                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst              1970895                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2614986                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4585881                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1970895                       # number of overall hits
system.l2.overall_hits::.cpu.data             2614986                       # number of overall hits
system.l2.overall_hits::total                 4585881                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            6007                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6007                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         7372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7372                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       322041                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          322041                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               7372                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             328048                       # number of demand (read+write) misses
system.l2.demand_misses::total                 335420                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7372                       # number of overall misses
system.l2.overall_misses::.cpu.data            328048                       # number of overall misses
system.l2.overall_misses::total                335420                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    981858500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     981858500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    611650000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    611650000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  27922728000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27922728000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    611650000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  28904586500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29516236500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    611650000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  28904586500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29516236500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks      2065008                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2065008                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      1967848                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967848                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        240407                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            240407                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      1978267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data      2702627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2702627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst          1978267                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2943034                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4921301                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1978267                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2943034                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4921301                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.024987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.024987                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003726                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.119159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.119159                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.003726                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.111466                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068157                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003726                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.111466                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068157                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 163452.388880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 163452.388880                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82969.343462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82969.343462                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86705.506442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86705.506442                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 82969.343462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88110.845059                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87997.843003                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82969.343462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88110.845059                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87997.843003                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               22185                       # number of writebacks
system.l2.writebacks::total                     22185                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks           66                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            66                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         6007                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6007                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7372                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7372                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       322041                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       322041                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          7372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        328048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            335420                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       328048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           335420                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    921788500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    921788500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    537930000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    537930000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  24702318000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24702318000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    537930000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25624106500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26162036500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    537930000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25624106500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26162036500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.024987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.024987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003726                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003726                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.119159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.119159                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.111466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068157                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.111466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068157                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 153452.388880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 153452.388880                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72969.343462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72969.343462                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76705.506442                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76705.506442                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72969.343462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78110.845059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77997.843003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72969.343462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78110.845059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77997.843003                       # average overall mshr miss latency
system.l2.replacements                         337062                       # number of replacements
system.membus.snoop_filter.tot_requests        669802                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       334382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             329413                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22185                       # Transaction distribution
system.membus.trans_dist::CleanEvict           312197                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6007                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6007                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        329413                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1005222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1005222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5721680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5721680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            335420                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  335420    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              335420                       # Request fanout histogram
system.membus.reqLayer0.occupancy           692556000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          763363750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      9842346                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4921046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10626                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2746                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2746                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 142967010500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4680894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2087193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1192775                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           240407                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          240407                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978267                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2702627                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8828974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14763647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     80128672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              143431168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          337062                       # Total snoops (count)
system.tol2bus.snoopTraffic                    354960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5258363                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002543                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050366                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5244990     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13373      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5258363                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6942746500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978267000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2943034000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
