<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_state_machine.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_state_machine.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_state_machine.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_state_machine.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_state_machine</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/state_machine</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_state_machine <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        peak_found                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        est_done                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        cf_done                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        pd_en                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="30">   30   </a>        est_en                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="31">   31   </a>        cf_en                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="32">   32   </a>        probe_state                       :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="33">   33   </a>        );
</span><span><a class="LN" id="34">   34   </a><span class="KW">END</span> ZynqBF_2t_ip_src_state_machine;
</span><span><a class="LN" id="35">   35   </a>
</span><span><a class="LN" id="36">   36   </a>
</span><span><a class="LN" id="37">   37   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_state_machine <span class="KW">IS</span>
</span><span><a class="LN" id="38">   38   </a>
</span><span><a class="LN" id="39">   39   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">SIGNAL</span> Delay_reg                        : std_logic_vector(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix1 [3]</span>
</span><span><a class="LN" id="41">   41   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : std_logic;
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">SIGNAL</span> Delay1_reg                       : std_logic_vector(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix1 [3]</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : std_logic;
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">SIGNAL</span> HDL_Counter_out1                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant2_out1        : std_logic;
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1           : std_logic;
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1           : std_logic;
</span><span><a class="LN" id="48">   48   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1         : std_logic;
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant1_out1        : std_logic;
</span><span><a class="LN" id="50">   50   </a>
</span><span><a class="LN" id="51">   51   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="52" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1076')" name="code2model">   52   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="53" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1076')" name="code2model">   53   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="54" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1076')" name="code2model">   54   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="55" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1076')" name="code2model">   55   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="56" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1076')" name="code2model">   56   </a>        Delay_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="57" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1076')" name="code2model">   57   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="58" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1076')" name="code2model">   58   </a>        Delay_reg(0) &lt;= peak_found;
</span><span><a class="LN" id="59" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1076')" name="code2model">   59   </a>        Delay_reg(1 <span class="KW">TO</span> 2) &lt;= Delay_reg(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" id="60" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1076')" name="code2model">   60   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="61" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1076')" name="code2model">   61   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="62" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1076')" name="code2model">   62   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="63">   63   </a>
</span><span><a class="LN" id="64" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1076')" name="code2model">   64   </a>  Delay_out1 &lt;= Delay_reg(2);
</span><span><a class="LN" id="65">   65   </a>
</span><span><a class="LN" id="66" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2890')" name="code2model">   66   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="67" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2890')" name="code2model">   67   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="68" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2890')" name="code2model">   68   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="69" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2890')" name="code2model">   69   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="70" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2890')" name="code2model">   70   </a>        Delay1_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="71" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2890')" name="code2model">   71   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="72" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2890')" name="code2model">   72   </a>        Delay1_reg(0) &lt;= est_done;
</span><span><a class="LN" id="73" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2890')" name="code2model">   73   </a>        Delay1_reg(1 <span class="KW">TO</span> 2) &lt;= Delay1_reg(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" id="74" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2890')" name="code2model">   74   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="75" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2890')" name="code2model">   75   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="76" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2890')" name="code2model">   76   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="77">   77   </a>
</span><span><a class="LN" id="78" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2890')" name="code2model">   78   </a>  Delay1_out1 &lt;= Delay1_reg(2);
</span><span><a class="LN" id="79">   79   </a>
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3216')" name="code2model">   81   </a>  Compare_To_Constant2_out1 &lt;= '1' <span class="KW">WHEN</span> HDL_Counter_out1 = to_unsigned(16#02#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="82" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3216')" name="code2model">   82   </a>      '0';
</span><span><a class="LN" id="83">   83   </a>
</span><span><a class="LN" id="84" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3219')" name="code2model">   84   </a>  Logical_Operator1_out1 &lt;= cf_done <span class="KW">AND</span> Compare_To_Constant2_out1;
</span><span><a class="LN" id="85">   85   </a>
</span><span><a class="LN" id="86" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:223')" name="code2model">   86   </a>  Logical_Operator3_out1 &lt;= Logical_Operator1_out1 <span class="KW">OR</span> (Delay_out1 <span class="KW">OR</span> Delay1_out1);
</span><span><a class="LN" id="87">   87   </a>
</span><span><a class="LN" id="88">   88   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="89">   89   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="90">   90   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="CT">--  count to value  = 2</span>
</span><span><a class="LN" id="92" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">   92   </a>  HDL_Counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="93" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">   93   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="94" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">   94   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="95" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">   95   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="96" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">   96   </a>        HDL_Counter_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" id="97" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">   97   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="98" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">   98   </a>        <span class="KW">IF</span> Logical_Operator3_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="99" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">   99   </a>          <span class="KW">IF</span> HDL_Counter_out1 &gt;= to_unsigned(16#02#, 8) <span class="KW">THEN</span>
</span><span><a class="LN" id="100" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">  100   </a>            HDL_Counter_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" id="101" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">  101   </a>          <span class="KW">ELSE</span>
</span><span><a class="LN" id="102" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">  102   </a>            HDL_Counter_out1 &lt;= HDL_Counter_out1 + to_unsigned(16#01#, 8);
</span><span><a class="LN" id="103" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">  103   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="104" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">  104   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="105" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">  105   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="106" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">  106   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="107" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:221')" name="code2model">  107   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HDL_Counter_process;
</span><span><a class="LN" id="108">  108   </a>
</span><span><a class="LN" id="109">  109   </a>
</span><span><a class="LN" id="110">  110   </a>
</span><span><a class="LN" id="111" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:222')" name="code2model">  111   </a>  Compare_To_Constant_out1 &lt;= '1' <span class="KW">WHEN</span> HDL_Counter_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="112" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:222')" name="code2model">  112   </a>      '0';
</span><span><a class="LN" id="113">  113   </a>
</span><span><a class="LN" id="114">  114   </a>
</span><span><a class="LN" id="115" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:524')" name="code2model">  115   </a>  Compare_To_Constant1_out1 &lt;= '1' <span class="KW">WHEN</span> HDL_Counter_out1 = to_unsigned(16#01#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="116" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:524')" name="code2model">  116   </a>      '0';
</span><span><a class="LN" id="117">  117   </a>
</span><span><a class="LN" id="118">  118   </a>  probe_state &lt;= std_logic_vector(HDL_Counter_out1);
</span><span><a class="LN" id="119">  119   </a>
</span><span><a class="LN" id="120">  120   </a>  pd_en &lt;= Compare_To_Constant_out1;
</span><span><a class="LN" id="121">  121   </a>
</span><span><a class="LN" id="122">  122   </a>  est_en &lt;= Compare_To_Constant1_out1;
</span><span><a class="LN" id="123">  123   </a>
</span><span><a class="LN" id="124">  124   </a>  cf_en &lt;= Compare_To_Constant2_out1;
</span><span><a class="LN" id="125">  125   </a>
</span><span><a class="LN" id="126">  126   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="127">  127   </a>
</span><span><a class="LN" id="128">  128   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
