// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_H__
#define __dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 112;
  static const unsigned AddressRange = 64;
  static const unsigned AddressWidth = 6;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_ram) {
        ram[0] = "0b1111100000000000000000000000111111000000000000000000000000000001101010000000000000001111010000000000000000000000";
        ram[1] = "0b0000000001000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ram[2] = "0b1010000000000011010000000000000000000000000000000000000000000000101000000000000000000000000000000000001100001100";
        ram[3] = "0b0000000000000000000001011100110011000100101101010010001000001001101000011111000000000000000000000000000000011100";
        ram[4] = "0b0000000110010000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000";
        ram[5] = "0b0000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000";
        ram[6] = "0b0000000000000011010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
        ram[7] = "0b0000000001101000000001101000000000000011000000000111000000000000000000000000000000000000000000000000000000000000";
        ram[8] = "0b1110110000000000110000010000000000000000000000000000000011011100010010000000000000100000000000000000000001101110";
        ram[9] = "0b0000000000000000101100000000000000011000000000000110100000000000000000000000000000000000000000000000000000000000";
        ram[10] = "0b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
        ram[11] = "0b0000000110101000000000000000000000000000000000000000000011010100000000000000000000000011110000000000111000000000";
        ram[12] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011100000000";
        ram[13] = "0b0000000000000011100000000000111000000001000000000000000000000000000000000000000000000000010000000011010100000000";
        ram[14] = "0b0000000101011010001000011010000000000000001100000000000000000000000000011000001000000000000000000000000000000000";
        ram[15] = "0b0010110000000000000001100000000000001000000000000000000000000001100000001011000000000010110000000011111000000000";
        ram[16] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ram[17] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000010000000000000000";
        ram[18] = "0b1101000000000001000100000000000000000000000000000000000000000000000000110010011010100000000000000011011100000000";
        ram[19] = "0b0011000000000001110000000000101101011101100000000000000000000000000000000000010011000000000000000000000000000000";
        ram[20] = "0b0000000000001000000000000000000000000000000000000000000000000000000000111010011011000011110000000000000000101110";
        ram[21] = "0b0000000000000000110000000000000000011101000000000111110000000000000000110011000000000000000001011000000000000000";
        ram[22] = "0b0000000000000000000000000000000000000000000001110000000011110100000000000000000000001101000000000000000000000000";
        ram[23] = "0b0000000110011000000001101100000000000000000000000111010000000001101010000000000000000000000000000000100100000000";
        ram[24] = "0b0010000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ram[25] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001011011101101000";
        ram[26] = "0b0000000000000000000000000000000000000000000011010110111000000000000000000000000000000000000000000000000000000000";
        ram[27] = "0b0001110000000000000000000000001011000000000000000000000000000000000000000000000000000010100000000000000000000000";
        ram[28] = "0b0000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ram[29] = "0b0000000000000000000000000000110110000000001101110001011000000000010110001000000000000000000000000000000000000000";
        ram[30] = "0b0000000000000001111100000000000000001111100000000101110001110100000000100111000000000000000000000000000000000000";
        ram[31] = "0b0000000110111000000000000000110101000000000010010000000000000000000000000000000000000000000110101011000100000000";
        ram[32] = "0b0000000111010000000000000000000000000000000000000110101000000000000000000000000000000000000000000000000000000000";
        ram[33] = "0b0000000111111000000000000000000000000000000000000111010000000000000000110010000000000000000000000000000000000000";
        ram[34] = "0b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000011100110100";
        ram[35] = "0b0000100111111000011100000000101011000000000101110000000000000001011110000000000000001111000011010000000000000000";
        ram[36] = "0b0000000000000000000000000000000000000000000000000000000000000000000000110110000000000000000000000000000000101000";
        ram[37] = "0b0001010000000000000000011010000000000000000000000000000000000000000000110100000000000000000000000000000000000000";
        ram[38] = "0b0000000000000000000000000000111001000000000000000001011000000000000000000000000000001111010000000000000000000000";
        ram[39] = "0b0000000000000000000000000000000000011011100000000000000000000000000000000000000000000000000000000000000000000000";
        ram[40] = "0b0000000000000000000000000000000000000000000000000000000000000000000000111010000000000000000000000011111000000000";
        ram[41] = "0b0000000001011000000000000000000000000000000000000000000000000000000000000000011011100000000000000000000000000000";
        ram[42] = "0b0000000000000011010100000000000000000000000000000000000000000000000000000000000000000000000000000011100001110010";
        ram[43] = "0b0000000000000000000000000000000000011000000000000000000000011100000000111100000000001110100000000011100001110000";
        ram[44] = "0b0000000001001011100001100110000000000000000000000000000011100000000000000000000000000000000000000000000000000000";
        ram[45] = "0b0000000000000000000001101110000000000101000000000000000000000001100100000000011011100000000000000000000000000000";
        ram[46] = "0b0111110000000000000000000000110001000100100000000000000001110000000000000000000000000101100011111010100000000000";
        ram[47] = "0b1111000001000000000000000000000000000000001101110000000011101100000000000000000000000000000000000000000000000000";
        ram[48] = "0b0000000110011000110100000000000000000000001110110000000000000000011000000000011001100000000000000000000000000000";
        ram[49] = "0b0000000000000000000000011010000000000101100001100000000000000000000000000000000000000000000000000000000000000000";
        ram[50] = "0b1011010000000000000000000000101100000000000000000000000000000000000000000000000000000010110000000000000000000000";
        ram[51] = "0b0000000000000000111000000000100111000000000000000110011000000001101000000000010100100111000001101000000000000000";
        ram[52] = "0b0000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000";
        ram[53] = "0b1101110111011000000000000000000000000000000000000000110000000000000000111111000000000000000000000000000001101110";
        ram[54] = "0b0000000110011000000000000000000000011001001110110000000000000000000000000000000000000000000000000011101000000000";
        ram[55] = "0b0000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000";
        ram[56] = "0b0000000001001000000000000000111010000000000000000000110011110001110110111101000000000000000000000000000000000000";
        ram[57] = "0b0000000110011000000000000000000000000000001111010000000000000000000000000000000010100011000000000000000001110000";
        ram[58] = "0b0000000000000000000000000000000000000110101110100000000000000000011100000000000000000000000000000000000000010100";
        ram[59] = "0b0000000110001000000000000000111010000000000000000110110000000000000000000000000000001101100000000011011000000000";
        ram[60] = "0b0000000000000000011000000000000000000000000000000001001000000000000000110111011000101110000000000000000000000000";
        ram[61] = "0b0000000000000000000000000000000000000001101110010000000011001000000000000000000000000000000001010000000000011000";
        ram[62] = "0b0000000000000000000000000000101110000000000010010010100010010000000000011011000000000111010110010010000000010100";
        ram[63] = "0b0010000001100011010001101100000100011010100000000000000000110000000000000000000000000001100000000000000000100000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V) {


static const unsigned DataWidth = 112;
static const unsigned AddressRange = 64;
static const unsigned AddressWidth = 6;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_ram* meminst;


SC_CTOR(dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V) {
meminst = new dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_ram("dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V() {
    delete meminst;
}


};//endmodule
#endif
