// Seed: 1301821533
module module_0;
  reg id_1, id_2, id_3, id_4;
  id_5 :
  assert property (@(negedge 1 * 1) {
    id_3
  }) begin
    begin
      id_5 <= id_2;
      begin
        $display;
        begin
          id_5 = id_4;
          if (id_3(1, 1 - 1'b0)) begin
            $display(id_1);
            id_4 <= 1'b0;
            force id_3 = 1 - id_3;
          end
          id_5 <= id_1;
        end
        begin
          id_2 <= id_4;
        end
      end
    end
    id_5 <= 1;
    if (1) #1 id_4 = 1;
  end
  wire id_6;
  assign id_2 = id_2;
  id_7(
      1
  );
  wire id_8;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output tri1  id_2,
    output tri0  id_3,
    output wor   id_4,
    output uwire id_5,
    input  wand  id_6,
    input  tri1  id_7,
    output tri0  id_8
);
  final return "";
  wire id_10, id_11;
  module_0();
endmodule
