# Pipelined-Mips-Processor
An implementation of Pipelined MIPS processor, for parallel instruction execution. Using 32 registers and multiple components for computation.
