 Timing Path to outRegS/Q_reg[30]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_11/A1   NOR3_X1       Fall  3.1900 0.0010 0.0310                      1.4005                                                    | 
|    A32/count_leading_zeros_instance/i_0_11/ZN   NOR3_X1       Rise  3.2810 0.0910 0.0700             1.41974  6.42196  7.84169           3       100                    | 
|    A32/count_leading_zeros_instance/result[1]                 Rise  3.2810 0.0000                                                                                       | 
|    A32/i_17/p_0[1]                                            Rise  3.2810 0.0000                                                                         A             | 
|    A32/i_17/i_1/A                               HA_X1         Rise  3.2810 0.0000 0.0700                      3.18586                                                   | 
|    A32/i_17/i_1/S                               HA_X1         Rise  3.3330 0.0520 0.0200             0.217437 0.77983  0.997267          1       100                    | 
|    A32/i_17/drc_ipo_c6/A                        CLKBUF_X1     Rise  3.3330 0.0000 0.0200                      0.77983                                                   | 
|    A32/i_17/drc_ipo_c6/Z                        CLKBUF_X1     Rise  3.4700 0.1370 0.1050             8.89225  35.5915  44.4838           22      100                    | 
|    A32/i_17/p_1[1]                                            Rise  3.4700 0.0000                                                                         A             | 
|    A32/i_0_539/A                                INV_X1        Rise  3.4700 0.0000 0.1050                      1.70023                                                   | 
|    A32/i_0_539/ZN                               INV_X1        Fall  3.5640 0.0940 0.0590             9.35717  32.2748  41.6319           20      100                    | 
|    A32/i_0_164/B1                               AOI22_X1      Fall  3.5660 0.0020 0.0590                      1.55298                                                   | 
|    A32/i_0_164/ZN                               AOI22_X1      Rise  3.6440 0.0780 0.0500             1.1559   4.03448  5.19038           2       100                    | 
|    A32/i_0_163/B2                               AOI22_X1      Rise  3.6470 0.0030 0.0500    0.0030            1.62303                                                   | 
|    A32/i_0_163/ZN                               AOI22_X1      Fall  3.6850 0.0380 0.0350             0.793191 4.02706  4.82025           2       100                    | 
|    A32/i_0_162/B2                               OAI22_X1      Fall  3.6850 0.0000 0.0350                      1.55047                                                   | 
|    A32/i_0_162/ZN                               OAI22_X1      Rise  3.7540 0.0690 0.0450             0.690162 4.19664  4.8868            2       100                    | 
|    A32/i_0_161/B2                               AOI22_X1      Rise  3.7540 0.0000 0.0450                      1.62303                                                   | 
|    A32/i_0_161/ZN                               AOI22_X1      Fall  3.7920 0.0380 0.0410             1.23619  4.03448  5.27067           2       100                    | 
|    A32/i_0_160/B2                               AOI22_X1      Fall  3.7920 0.0000 0.0410                      1.52031                                                   | 
|    A32/i_0_160/ZN                               AOI22_X1      Rise  3.8630 0.0710 0.0360             0.785469 3.23609  4.02156           2       100                    | 
|    A32/i_0_159/A2                               NAND2_X1      Rise  3.8630 0.0000 0.0360                      1.6642                                                    | 
|    A32/i_0_159/ZN                               NAND2_X1      Fall  3.8930 0.0300 0.0250             0.915042 4.99891  5.91396           3       100                    | 
|    A32/i_0_158/A2                               NOR2_X1       Fall  3.8930 0.0000 0.0250                      1.56385                                                   | 
|    A32/i_0_158/ZN                               NOR2_X1       Rise  3.9390 0.0460 0.0260             0.578346 3.36443  3.94277           2       100                    | 
|    A32/i_0_157/A                                INV_X1        Rise  3.9390 0.0000 0.0260                      1.70023                                                   | 
|    A32/i_0_157/ZN                               INV_X1        Fall  3.9500 0.0110 0.0080             0.666684 1.6283   2.29498           1       100                    | 
|    A32/i_0_152/B2                               AOI221_X1     Fall  3.9500 0.0000 0.0080                      1.55148                                                   | 
|    A32/i_0_152/ZN                               AOI221_X1     Rise  4.0280 0.0780 0.0430             0.227189 1.62303  1.85022           1       100                    | 
|    A32/i_0_151/B2                               AOI22_X1      Rise  4.0280 0.0000 0.0430                      1.62303                                                   | 
|    A32/i_0_151/ZN                               AOI22_X1      Fall  4.0570 0.0290 0.0160             0.849823 0.97463  1.82445           1       100                    | 
|    A32/Sum[30]                                                Fall  4.0570 0.0000                                                                                       | 
|    outRegS/D[30]                                              Fall  4.0570 0.0000                                                                                       | 
|    outRegS/i_0_32/A2                            AND2_X1       Fall  4.0570 0.0000 0.0160                      0.894119                                                  | 
|    outRegS/i_0_32/ZN                            AND2_X1       Fall  4.0920 0.0350 0.0080             0.608718 1.14029  1.74901           1       100                    | 
|    outRegS/Q_reg[30]/D                          DFF_X1        Fall  4.0920 0.0000 0.0080                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[30]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0220 20.1700 | 
| data required time                        | 20.1700         | 
|                                           |                 | 
| data required time                        | 20.1700         | 
| data arrival time                         | -4.0920         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.0780         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[28]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Rise  3.2140 0.0750 0.0730             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Rise  3.2140 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Rise  3.2140 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Rise  3.2140 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_0/A     AOI21_X1      Rise  3.2150 0.0010 0.0730                      1.62635                                                   | 
|    A32/count_leading_zeros_instance/i_0_0/ZN    AOI21_X1      Fall  3.2530 0.0380 0.0270             1.51593  6.81222  8.32815           3       100                    | 
|    A32/count_leading_zeros_instance/result[0]                 Fall  3.2530 0.0000                                                                                       | 
|    A32/i_17/p_0[11]                                           Fall  3.2530 0.0000                                                                         A             | 
|    A32/i_17/i_1/B                               HA_X1         Fall  3.2530 0.0000 0.0270                      3.34175                                                   | 
|    A32/i_17/i_1/S                               HA_X1         Fall  3.3140 0.0610 0.0180             0.217437 0.77983  0.997267          1       100                    | 
|    A32/i_17/drc_ipo_c6/A                        CLKBUF_X1     Fall  3.3140 0.0000 0.0180                      0.699202                                                  | 
|    A32/i_17/drc_ipo_c6/Z                        CLKBUF_X1     Fall  3.4610 0.1470 0.1040             8.89225  35.5915  44.4838           22      100                    | 
|    A32/i_17/p_1[1]                                            Fall  3.4610 0.0000                                                                         A             | 
|    A32/i_0_539/A                                INV_X1        Fall  3.4610 0.0000 0.1040                      1.54936                                                   | 
|    A32/i_0_539/ZN                               INV_X1        Rise  3.6190 0.1580 0.1030             9.35717  32.2748  41.6319           20      100                    | 
|    A32/i_0_164/B1                               AOI22_X1      Rise  3.6210 0.0020 0.1030                      1.58401                                                   | 
|    A32/i_0_164/ZN                               AOI22_X1      Fall  3.6700 0.0490 0.0370             1.1559   4.03448  5.19038           2       100                    | 
|    A32/i_0_163/B2                               AOI22_X1      Fall  3.6700 0.0000 0.0370                      1.52031                                                   | 
|    A32/i_0_163/ZN                               AOI22_X1      Rise  3.7430 0.0730 0.0480             0.793191 4.02706  4.82025           2       100                    | 
|    A32/i_0_162/B2                               OAI22_X1      Rise  3.7430 0.0000 0.0480                      1.61561                                                   | 
|    A32/i_0_162/ZN                               OAI22_X1      Fall  3.7820 0.0390 0.0240             0.690162 4.19664  4.8868            2       100                    | 
|    A32/i_0_161/B2                               AOI22_X1      Fall  3.7820 0.0000 0.0240                      1.52031                                                   | 
|    A32/i_0_161/ZN                               AOI22_X1      Rise  3.8530 0.0710 0.0410             1.23619  4.03448  5.27067           2       100                    | 
|    A32/i_0_160/B2                               AOI22_X1      Rise  3.8530 0.0000 0.0410                      1.62303                                                   | 
|    A32/i_0_160/ZN                               AOI22_X1      Fall  3.8870 0.0340 0.0210             0.785469 3.23609  4.02156           2       100                    | 
|    A32/i_0_159/A2                               NAND2_X1      Fall  3.8870 0.0000 0.0210                      1.50228                                                   | 
|    A32/i_0_159/ZN                               NAND2_X1      Rise  3.9200 0.0330 0.0210             0.915042 4.99891  5.91396           3       100                    | 
|    A32/i_0_147/A                                OAI21_X1      Rise  3.9200 0.0000 0.0210                      1.67072                                                   | 
|    A32/i_0_147/ZN                               OAI21_X1      Fall  3.9430 0.0230 0.0200             0.56365  1.62303  2.18668           1       100                    | 
|    A32/i_0_146/B2                               AOI22_X1      Fall  3.9430 0.0000 0.0200                      1.52031                                                   | 
|    A32/i_0_146/ZN                               AOI22_X1      Rise  3.9950 0.0520 0.0280             0.247033 1.67072  1.91775           1       100                    | 
|    A32/i_0_145/A                                OAI21_X1      Rise  3.9950 0.0000 0.0280                      1.67072                                                   | 
|    A32/i_0_145/ZN                               OAI21_X1      Fall  4.0180 0.0230 0.0190             0.974436 0.97463  1.94907           1       100                    | 
|    A32/Sum[28]                                                Fall  4.0180 0.0000                                                                                       | 
|    outRegS/D[28]                                              Fall  4.0180 0.0000                                                                                       | 
|    outRegS/i_0_30/A2                            AND2_X1       Fall  4.0180 0.0000 0.0190                      0.894119                                                  | 
|    outRegS/i_0_30/ZN                            AND2_X1       Fall  4.0540 0.0360 0.0080             0.48053  1.14029  1.62082           1       100                    | 
|    outRegS/Q_reg[28]/D                          DFF_X1        Fall  4.0540 0.0000 0.0080                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[28]/CK               DFF_X1        Rise  0.1900 0.0020 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1900 20.1900 | 
| library setup check                       | -0.0220 20.1680 | 
| data required time                        | 20.1680         | 
|                                           |                 | 
| data required time                        | 20.1680         | 
| data arrival time                         | -4.0540         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.1140         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[29]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_11/A1   NOR3_X1       Fall  3.1900 0.0010 0.0310                      1.4005                                                    | 
|    A32/count_leading_zeros_instance/i_0_11/ZN   NOR3_X1       Rise  3.2810 0.0910 0.0700             1.41974  6.42196  7.84169           3       100                    | 
|    A32/count_leading_zeros_instance/result[1]                 Rise  3.2810 0.0000                                                                                       | 
|    A32/i_17/p_0[1]                                            Rise  3.2810 0.0000                                                                         A             | 
|    A32/i_17/i_1/A                               HA_X1         Rise  3.2810 0.0000 0.0700                      3.18586                                                   | 
|    A32/i_17/i_1/S                               HA_X1         Rise  3.3330 0.0520 0.0200             0.217437 0.77983  0.997267          1       100                    | 
|    A32/i_17/drc_ipo_c6/A                        CLKBUF_X1     Rise  3.3330 0.0000 0.0200                      0.77983                                                   | 
|    A32/i_17/drc_ipo_c6/Z                        CLKBUF_X1     Rise  3.4700 0.1370 0.1050             8.89225  35.5915  44.4838           22      100                    | 
|    A32/i_17/p_1[1]                                            Rise  3.4700 0.0000                                                                         A             | 
|    A32/i_0_539/A                                INV_X1        Rise  3.4700 0.0000 0.1050                      1.70023                                                   | 
|    A32/i_0_539/ZN                               INV_X1        Fall  3.5640 0.0940 0.0590             9.35717  32.2748  41.6319           20      100                    | 
|    A32/i_0_164/B1                               AOI22_X1      Fall  3.5660 0.0020 0.0590                      1.55298                                                   | 
|    A32/i_0_164/ZN                               AOI22_X1      Rise  3.6440 0.0780 0.0500             1.1559   4.03448  5.19038           2       100                    | 
|    A32/i_0_163/B2                               AOI22_X1      Rise  3.6470 0.0030 0.0500    0.0030            1.62303                                                   | 
|    A32/i_0_163/ZN                               AOI22_X1      Fall  3.6850 0.0380 0.0350             0.793191 4.02706  4.82025           2       100                    | 
|    A32/i_0_162/B2                               OAI22_X1      Fall  3.6850 0.0000 0.0350                      1.55047                                                   | 
|    A32/i_0_162/ZN                               OAI22_X1      Rise  3.7540 0.0690 0.0450             0.690162 4.19664  4.8868            2       100                    | 
|    A32/i_0_161/B2                               AOI22_X1      Rise  3.7540 0.0000 0.0450                      1.62303                                                   | 
|    A32/i_0_161/ZN                               AOI22_X1      Fall  3.7920 0.0380 0.0410             1.23619  4.03448  5.27067           2       100                    | 
|    A32/i_0_160/B2                               AOI22_X1      Fall  3.7920 0.0000 0.0410                      1.52031                                                   | 
|    A32/i_0_160/ZN                               AOI22_X1      Rise  3.8630 0.0710 0.0360             0.785469 3.23609  4.02156           2       100                    | 
|    A32/i_0_159/A2                               NAND2_X1      Rise  3.8630 0.0000 0.0360                      1.6642                                                    | 
|    A32/i_0_159/ZN                               NAND2_X1      Fall  3.8930 0.0300 0.0250             0.915042 4.99891  5.91396           3       100                    | 
|    A32/i_0_158/A2                               NOR2_X1       Fall  3.8930 0.0000 0.0250                      1.56385                                                   | 
|    A32/i_0_158/ZN                               NOR2_X1       Rise  3.9390 0.0460 0.0260             0.578346 3.36443  3.94277           2       100                    | 
|    A32/i_0_156/A2                               NAND2_X1      Rise  3.9390 0.0000 0.0260                      1.6642                                                    | 
|    A32/i_0_156/ZN                               NAND2_X1      Fall  3.9620 0.0230 0.0270             0.841353 3.30175  4.14311           2       100                    | 
|    A32/i_0_148/A                                OAI211_X1     Fall  3.9620 0.0000 0.0270                      1.53092                                                   | 
|    A32/i_0_148/ZN                               OAI211_X1     Rise  3.9930 0.0310 0.0230             1.03531  0.97463  2.00994           1       100                    | 
|    A32/Sum[29]                                                Rise  3.9930 0.0000                                                                                       | 
|    outRegS/D[29]                                              Rise  3.9930 0.0000                                                                                       | 
|    outRegS/i_0_31/A2                            AND2_X1       Rise  3.9930 0.0000 0.0230                      0.97463                                                   | 
|    outRegS/i_0_31/ZN                            AND2_X1       Rise  4.0290 0.0360 0.0120             0.677772 1.14029  1.81806           1       100                    | 
|    outRegS/Q_reg[29]/D                          DFF_X1        Rise  4.0300 0.0010 0.0120    0.0010            1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[29]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -4.0300         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.1290         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[27]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Rise  3.2140 0.0750 0.0730             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Rise  3.2140 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Rise  3.2140 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Rise  3.2140 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_0/A     AOI21_X1      Rise  3.2150 0.0010 0.0730                      1.62635                                                   | 
|    A32/count_leading_zeros_instance/i_0_0/ZN    AOI21_X1      Fall  3.2530 0.0380 0.0270             1.51593  6.81222  8.32815           3       100                    | 
|    A32/count_leading_zeros_instance/result[0]                 Fall  3.2530 0.0000                                                                                       | 
|    A32/i_17/p_0[11]                                           Fall  3.2530 0.0000                                                                         A             | 
|    A32/i_17/i_1/B                               HA_X1         Fall  3.2530 0.0000 0.0270                      3.34175                                                   | 
|    A32/i_17/i_1/S                               HA_X1         Fall  3.3140 0.0610 0.0180             0.217437 0.77983  0.997267          1       100                    | 
|    A32/i_17/drc_ipo_c6/A                        CLKBUF_X1     Fall  3.3140 0.0000 0.0180                      0.699202                                                  | 
|    A32/i_17/drc_ipo_c6/Z                        CLKBUF_X1     Fall  3.4610 0.1470 0.1040             8.89225  35.5915  44.4838           22      100                    | 
|    A32/i_17/p_1[1]                                            Fall  3.4610 0.0000                                                                         A             | 
|    A32/i_0_539/A                                INV_X1        Fall  3.4610 0.0000 0.1040                      1.54936                                                   | 
|    A32/i_0_539/ZN                               INV_X1        Rise  3.6190 0.1580 0.1030             9.35717  32.2748  41.6319           20      100                    | 
|    A32/i_0_164/B1                               AOI22_X1      Rise  3.6210 0.0020 0.1030                      1.58401                                                   | 
|    A32/i_0_164/ZN                               AOI22_X1      Fall  3.6700 0.0490 0.0370             1.1559   4.03448  5.19038           2       100                    | 
|    A32/i_0_163/B2                               AOI22_X1      Fall  3.6700 0.0000 0.0370                      1.52031                                                   | 
|    A32/i_0_163/ZN                               AOI22_X1      Rise  3.7430 0.0730 0.0480             0.793191 4.02706  4.82025           2       100                    | 
|    A32/i_0_162/B2                               OAI22_X1      Rise  3.7430 0.0000 0.0480                      1.61561                                                   | 
|    A32/i_0_162/ZN                               OAI22_X1      Fall  3.7820 0.0390 0.0240             0.690162 4.19664  4.8868            2       100                    | 
|    A32/i_0_161/B2                               AOI22_X1      Fall  3.7820 0.0000 0.0240                      1.52031                                                   | 
|    A32/i_0_161/ZN                               AOI22_X1      Rise  3.8530 0.0710 0.0410             1.23619  4.03448  5.27067           2       100                    | 
|    A32/i_0_144/B                                XOR2_X1       Rise  3.8530 0.0000 0.0410                      2.36355                                                   | 
|    A32/i_0_144/Z                                XOR2_X1       Fall  3.8770 0.0240 0.0150             1.12629  1.58671  2.71301           1       100                    | 
|    A32/i_0_143/C2                               AOI222_X1     Fall  3.8770 0.0000 0.0150                      1.50088                                                   | 
|    A32/i_0_143/ZN                               AOI222_X1     Rise  3.9820 0.1050 0.0570             1.32998  1.70023  3.03021           1       100                    | 
|    A32/i_0_142/A                                INV_X1        Rise  3.9820 0.0000 0.0570                      1.70023                                                   | 
|    A32/i_0_142/ZN                               INV_X1        Fall  3.9900 0.0080 0.0120             0.335873 0.97463  1.3105            1       100                    | 
|    A32/Sum[27]                                                Fall  3.9900 0.0000                                                                                       | 
|    outRegS/D[27]                                              Fall  3.9900 0.0000                                                                                       | 
|    outRegS/i_0_29/A2                            AND2_X1       Fall  3.9900 0.0000 0.0120                      0.894119                                                  | 
|    outRegS/i_0_29/ZN                            AND2_X1       Fall  4.0230 0.0330 0.0080             0.884502 1.14029  2.02479           1       100                    | 
|    outRegS/Q_reg[27]/D                          DFF_X1        Fall  4.0230 0.0000 0.0080                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[27]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0220 20.1700 | 
| data required time                        | 20.1700         | 
|                                           |                 | 
| data required time                        | 20.1700         | 
| data arrival time                         | -4.0230         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.1470         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[22]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/CO                              HA_X1         Rise  3.4170 0.0480 0.0140             0.340745 3.44779  3.78854           1       100                    | 
|    A32/i_17/i_3/B                               HA_X1         Rise  3.4170 0.0000 0.0140                      3.44779                                                   | 
|    A32/i_17/i_3/S                               HA_X1         Rise  3.5800 0.1630 0.1290             5.01855  19.6436  24.6622           8       100                    | 
|    A32/i_17/p_1[3]                                            Rise  3.5800 0.0000                                                                         A             | 
|    A32/i_0_541/A                                INV_X1        Rise  3.5860 0.0060 0.1290    0.0050            1.70023                                                   | 
|    A32/i_0_541/ZN                               INV_X1        Fall  3.6240 0.0380 0.0360             2.20242  8.32965  10.5321           4       100                    | 
|    A32/i_0_536/A2                               NOR2_X1       Fall  3.6240 0.0000 0.0360                      1.56385                                                   | 
|    A32/i_0_536/ZN                               NOR2_X1       Rise  3.7260 0.1020 0.0740             2.73945  11.4275  14.167            7       100                    | 
|    A32/i_0_551/C2                               AOI222_X1     Rise  3.7260 0.0000 0.0740                      1.58671                                                   | 
|    A32/i_0_551/ZN                               AOI222_X1     Fall  3.7750 0.0490 0.0450             1.46162  3.15613  4.61775           2       100                    | 
|    A32/i_0_116/B2                               OAI21_X1      Fall  3.7750 0.0000 0.0450                      1.55833                                                   | 
|    A32/i_0_116/ZN                               OAI21_X1      Rise  3.8210 0.0460 0.0240             0.401678 1.62635  2.02803           1       100                    | 
|    A32/i_0_115/A                                AOI21_X1      Rise  3.8210 0.0000 0.0240                      1.62635                                                   | 
|    A32/i_0_115/ZN                               AOI21_X1      Fall  3.8380 0.0170 0.0200             0.192094 1.6283   1.82039           1       100                    | 
|    A32/i_0_114/B2                               AOI221_X1     Fall  3.8380 0.0000 0.0200                      1.55148                                                   | 
|    A32/i_0_114/ZN                               AOI221_X1     Rise  3.9230 0.0850 0.0490             0.469807 1.62635  2.09616           1       100                    | 
|    A32/i_0_113/A                                AOI21_X1      Rise  3.9230 0.0000 0.0490                      1.62635                                                   | 
|    A32/i_0_113/ZN                               AOI21_X1      Fall  3.9450 0.0220 0.0210             0.813595 1.6642   2.47779           1       100                    | 
|    A32/i_0_112/A2                               NAND2_X1      Fall  3.9450 0.0000 0.0210                      1.50228                                                   | 
|    A32/i_0_112/ZN                               NAND2_X1      Rise  3.9680 0.0230 0.0120             0.960091 0.97463  1.93472           1       100                    | 
|    A32/Sum[22]                                                Rise  3.9680 0.0000                                                                                       | 
|    outRegS/D[22]                                              Rise  3.9680 0.0000                                                                                       | 
|    outRegS/i_0_24/A2                            AND2_X1       Rise  3.9680 0.0000 0.0120                      0.97463                                                   | 
|    outRegS/i_0_24/ZN                            AND2_X1       Rise  4.0010 0.0330 0.0120             0.791131 1.14029  1.93142           1       100                    | 
|    outRegS/Q_reg[22]/D                          DFF_X1        Rise  4.0010 0.0000 0.0120                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[22]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -4.0010         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.1580         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[20]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073   2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                        | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                       1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675   11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                        | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                        | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                       1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735   30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                       0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215  3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                        | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                        | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                       1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607  5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                       1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834   4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                       1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696   5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                       2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435  0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                       0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278   37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                       1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373    42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                       3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122   35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                       1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589   39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                       1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052   3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                       1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979  1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                       1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652  3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                       1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864  3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                       1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207   5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                       1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405  1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060             1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678   1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                       1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356  1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030             1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655  1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                       1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137   1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                       1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888  6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                       5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628   76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                       1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313  5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                        | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                        | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                       1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855  1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                       1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219  3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                       1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339  1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020             1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208  1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                       1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076  6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                       1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766  3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604  3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311  1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162  3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997  1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368  3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                       1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949   3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699   3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020             1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214  1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069   3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040             1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567  1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442   3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                       1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572  3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745  3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053  1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777  3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167  1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921  3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                       1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796   3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597  3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393  1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763  3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686  1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949  3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                       1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937  3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872  3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751  1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886    3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                       2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397   10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                        | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                        | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                        | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                       1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988  4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                       1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991  1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                       1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661   6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                        | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                          A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                       3.18586                                                   | 
|    A32/i_17/i_2/CO                              HA_X1         Rise  3.4170 0.0480 0.0140             0.340745  3.44779  3.78854           1       100                    | 
|    A32/i_17/i_3/B                               HA_X1         Rise  3.4170 0.0000 0.0140                       3.44779                                                   | 
|    A32/i_17/i_3/S                               HA_X1         Rise  3.5800 0.1630 0.1290             5.01855   19.6436  24.6622           8       100                    | 
|    A32/i_17/p_1[3]                                            Rise  3.5800 0.0000                                                                          A             | 
|    A32/i_0_541/A                                INV_X1        Rise  3.5860 0.0060 0.1290    0.0050             1.70023                                                   | 
|    A32/i_0_541/ZN                               INV_X1        Fall  3.6240 0.0380 0.0360             2.20242   8.32965  10.5321           4       100                    | 
|    A32/i_0_536/A2                               NOR2_X1       Fall  3.6240 0.0000 0.0360                       1.56385                                                   | 
|    A32/i_0_536/ZN                               NOR2_X1       Rise  3.7260 0.1020 0.0740             2.73945   11.4275  14.167            7       100                    | 
|    A32/i_0_551/C2                               AOI222_X1     Rise  3.7260 0.0000 0.0740                       1.58671                                                   | 
|    A32/i_0_551/ZN                               AOI222_X1     Fall  3.7750 0.0490 0.0450             1.46162   3.15613  4.61775           2       100                    | 
|    A32/i_0_549/A2                               OAI22_X1      Fall  3.7750 0.0000 0.0450                       1.56451                                                   | 
|    A32/i_0_549/ZN                               OAI22_X1      Rise  3.8320 0.0570 0.0460             0.496696  3.35394  3.85064           2       100                    | 
|    A32/i_0_544/A2                               NAND2_X1      Rise  3.8320 0.0000 0.0460                       1.6642                                                    | 
|    A32/i_0_544/ZN                               NAND2_X1      Fall  3.8510 0.0190 0.0240             0.0954567 1.67072  1.76617           1       100                    | 
|    A32/i_0_543/A                                OAI21_X1      Fall  3.8510 0.0000 0.0240                       1.51857                                                   | 
|    A32/i_0_543/ZN                               OAI21_X1      Rise  3.8840 0.0330 0.0430             0.637295  3.31278  3.95007           2       100                    | 
|    A32/i_0_107/B2                               AOI22_X1      Rise  3.8840 0.0000 0.0430                       1.62303                                                   | 
|    A32/i_0_107/ZN                               AOI22_X1      Fall  3.9130 0.0290 0.0270             0.313708  1.65728  1.97098           1       100                    | 
|    A32/i_0_106/B                                OAI211_X1     Fall  3.9130 0.0000 0.0270                       1.49832                                                   | 
|    A32/i_0_106/ZN                               OAI211_X1     Rise  3.9440 0.0310 0.0240             0.196023  0.97463  1.17065           1       100                    | 
|    A32/Sum[20]                                                Rise  3.9440 0.0000                                                                                        | 
|    outRegS/D[20]                                              Rise  3.9440 0.0000                                                                                        | 
|    outRegS/i_0_22/A2                            AND2_X1       Rise  3.9440 0.0000 0.0240                       0.97463                                                   | 
|    outRegS/i_0_22/ZN                            AND2_X1       Rise  3.9800 0.0360 0.0120             0.698215  1.14029  1.83851           1       100                    | 
|    outRegS/Q_reg[20]/D                          DFF_X1        Rise  3.9800 0.0000 0.0120                       1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[20]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9800         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.1790         | 
---------------------------------------------------------------


 Timing Path to outRegU/Q_reg[0]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegU/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_5/p_1[2]                                             Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_5/i_4/B2                               OAI21_X1      Rise  3.3690 0.0000 0.0550                      1.57189                                                   | 
|    A32/i_5/i_4/ZN                               OAI21_X1      Fall  3.4010 0.0320 0.0210             0.264043 3.47198  3.73603           1       100                    | 
|    A32/i_5/i_19/B                               FA_X1         Fall  3.4010 0.0000 0.0210                      3.39955                                                   | 
|    A32/i_5/i_19/CO                              FA_X1         Fall  3.4840 0.0830 0.0150             0.240677 2.76208  3.00275           1       100                    | 
|    A32/i_5/i_20/CI                              FA_X1         Fall  3.4840 0.0000 0.0150                      2.66475                                                   | 
|    A32/i_5/i_20/CO                              FA_X1         Fall  3.5560 0.0720 0.0150             0.33965  2.76208  3.10173           1       100                    | 
|    A32/i_5/i_21/CI                              FA_X1         Fall  3.5560 0.0000 0.0150                      2.66475                                                   | 
|    A32/i_5/i_21/CO                              FA_X1         Fall  3.6290 0.0730 0.0150             0.452932 2.76208  3.21501           1       100                    | 
|    A32/i_5/i_22/CI                              FA_X1         Fall  3.6290 0.0000 0.0150                      2.66475                                                   | 
|    A32/i_5/i_22/CO                              FA_X1         Fall  3.7000 0.0710 0.0140             0.934334 1.6163   2.55063           1       100                    | 
|    A32/i_5/i_9/A3                               NOR3_X1       Fall  3.7000 0.0000 0.0140                      1.55272                                                   | 
|    A32/i_5/i_9/ZN                               NOR3_X1       Rise  3.7660 0.0660 0.0400             0.996172 2.63262  3.62879           2       100                    | 
|    A32/i_5/p_0                                                Rise  3.7660 0.0000                                                                         A             | 
|    A32/i_0_278/A1                               AND2_X1       Rise  3.7660 0.0000 0.0400                      0.918145                                                  | 
|    A32/i_0_278/ZN                               AND2_X1       Rise  3.8090 0.0430 0.0110             0.839101 1.70023  2.53933           1       100                    | 
|    A32/underflow                                              Rise  3.8090 0.0000                                                                                       | 
|    outRegU/D[0]                                               Rise  3.8090 0.0000                                                                                       | 
|    outRegU/i_0_2/A                              INV_X1        Rise  3.8090 0.0000 0.0110                      1.70023                                                   | 
|    outRegU/i_0_2/ZN                             INV_X1        Fall  3.8180 0.0090 0.0050             0.588094 1.6552   2.2433            1       100                    | 
|    outRegU/i_0_0/C1                             AOI211_X1     Fall  3.8180 0.0000 0.0050                      1.40282                                                   | 
|    outRegU/i_0_0/ZN                             AOI211_X1     Rise  3.8530 0.0350 0.0440             0.393084 1.14029  1.53337           1       100                    | 
|    outRegU/Q_reg[0]/D                           DFF_X1        Rise  3.8530 0.0000 0.0440                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegU/Q_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8              Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3 Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0              Rise  0.0720 0.0000                                                                           | 
|    outRegU/clk_CTS_1_PP_0              Rise  0.0720 0.0000                                                                           | 
|    outRegU/Q_reg[0]/CK       DFF_X1    Rise  0.0730 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.0730 20.0730 | 
| library setup check                       | -0.0380 20.0350 | 
| data required time                        | 20.0350         | 
|                                           |                 | 
| data required time                        | 20.0350         | 
| data arrival time                         | -3.8530         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.1820         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[14]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/CO                              HA_X1         Rise  3.4170 0.0480 0.0140             0.340745 3.44779  3.78854           1       100                    | 
|    A32/i_17/i_3/B                               HA_X1         Rise  3.4170 0.0000 0.0140                      3.44779                                                   | 
|    A32/i_17/i_3/S                               HA_X1         Rise  3.5800 0.1630 0.1290             5.01855  19.6436  24.6622           8       100                    | 
|    A32/i_17/p_1[3]                                            Rise  3.5800 0.0000                                                                         A             | 
|    A32/i_0_541/A                                INV_X1        Rise  3.5860 0.0060 0.1290    0.0050            1.70023                                                   | 
|    A32/i_0_541/ZN                               INV_X1        Fall  3.6240 0.0380 0.0360             2.20242  8.32965  10.5321           4       100                    | 
|    A32/i_0_536/A2                               NOR2_X1       Fall  3.6240 0.0000 0.0360                      1.56385                                                   | 
|    A32/i_0_536/ZN                               NOR2_X1       Rise  3.7260 0.1020 0.0740             2.73945  11.4275  14.167            7       100                    | 
|    A32/i_0_529/B2                               AOI22_X1      Rise  3.7260 0.0000 0.0740                      1.62303                                                   | 
|    A32/i_0_529/ZN                               AOI22_X1      Fall  3.7670 0.0410 0.0360             1.31797  3.19492  4.51289           2       100                    | 
|    A32/i_0_87/B2                                OAI21_X1      Fall  3.7670 0.0000 0.0360                      1.55833                                                   | 
|    A32/i_0_87/ZN                                OAI21_X1      Rise  3.8240 0.0570 0.0410             1.27052  3.28723  4.55775           2       100                    | 
|    A32/i_0_75/A2                                NAND2_X1      Rise  3.8240 0.0000 0.0410                      1.6642                                                    | 
|    A32/i_0_75/ZN                                NAND2_X1      Fall  3.8440 0.0200 0.0240             0.38314  1.67072  2.05386           1       100                    | 
|    A32/i_0_74/A                                 OAI21_X1      Fall  3.8440 0.0000 0.0240                      1.51857                                                   | 
|    A32/i_0_74/ZN                                OAI21_X1      Rise  3.8780 0.0340 0.0350             0.829183 3.31278  4.14196           2       100                    | 
|    A32/i_0_73/B2                                AOI22_X1      Rise  3.8780 0.0000 0.0350                      1.62303                                                   | 
|    A32/i_0_73/ZN                                AOI22_X1      Fall  3.9060 0.0280 0.0250             0.370377 1.65728  2.02765           1       100                    | 
|    A32/i_0_71/B                                 OAI211_X1     Fall  3.9060 0.0000 0.0250                      1.49832                                                   | 
|    A32/i_0_71/ZN                                OAI211_X1     Rise  3.9360 0.0300 0.0220             0.265743 0.97463  1.24037           1       100                    | 
|    A32/Sum[14]                                                Rise  3.9360 0.0000                                                                                       | 
|    outRegS/D[14]                                              Rise  3.9360 0.0000                                                                                       | 
|    outRegS/i_0_16/A2                            AND2_X1       Rise  3.9360 0.0000 0.0220                      0.97463                                                   | 
|    outRegS/i_0_16/ZN                            AND2_X1       Rise  3.9700 0.0340 0.0110             0.329953 1.14029  1.47024           1       100                    | 
|    outRegS/Q_reg[14]/D                          DFF_X1        Rise  3.9700 0.0000 0.0110                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[14]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9700         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.1890         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[18]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/CO                              HA_X1         Rise  3.4170 0.0480 0.0140             0.340745 3.44779  3.78854           1       100                    | 
|    A32/i_17/i_3/B                               HA_X1         Rise  3.4170 0.0000 0.0140                      3.44779                                                   | 
|    A32/i_17/i_3/S                               HA_X1         Rise  3.5800 0.1630 0.1290             5.01855  19.6436  24.6622           8       100                    | 
|    A32/i_17/p_1[3]                                            Rise  3.5800 0.0000                                                                         A             | 
|    A32/i_0_541/A                                INV_X1        Rise  3.5860 0.0060 0.1290    0.0050            1.70023                                                   | 
|    A32/i_0_541/ZN                               INV_X1        Fall  3.6240 0.0380 0.0360             2.20242  8.32965  10.5321           4       100                    | 
|    A32/i_0_536/A2                               NOR2_X1       Fall  3.6240 0.0000 0.0360                      1.56385                                                   | 
|    A32/i_0_536/ZN                               NOR2_X1       Rise  3.7260 0.1020 0.0740             2.73945  11.4275  14.167            7       100                    | 
|    A32/i_0_548/C2                               AOI222_X1     Rise  3.7260 0.0000 0.0740                      1.58671                                                   | 
|    A32/i_0_548/ZN                               AOI222_X1     Fall  3.7760 0.0500 0.0430             2.01468  3.15613  5.17081           2       100                    | 
|    A32/i_0_104/A2                               OAI22_X1      Fall  3.7760 0.0000 0.0430                      1.56451                                                   | 
|    A32/i_0_104/ZN                               OAI22_X1      Rise  3.8330 0.0570 0.0460             0.759099 3.31278  4.07188           2       100                    | 
|    A32/i_0_103/B2                               AOI22_X1      Rise  3.8330 0.0000 0.0460                      1.62303                                                   | 
|    A32/i_0_103/ZN                               AOI22_X1      Fall  3.8700 0.0370 0.0370             1.56557  3.21083  4.77641           2       100                    | 
|    A32/i_0_94/B2                                OAI221_X1     Fall  3.8700 0.0000 0.0370                      1.54352                                                   | 
|    A32/i_0_94/ZN                                OAI221_X1     Rise  3.9290 0.0590 0.0330             0.219373 0.97463  1.194             1       100                    | 
|    A32/Sum[18]                                                Rise  3.9290 0.0000                                                                                       | 
|    outRegS/D[18]                                              Rise  3.9290 0.0000                                                                                       | 
|    outRegS/i_0_20/A2                            AND2_X1       Rise  3.9290 0.0000 0.0330                      0.97463                                                   | 
|    outRegS/i_0_20/ZN                            AND2_X1       Rise  3.9670 0.0380 0.0120             0.800189 1.14029  1.94048           1       100                    | 
|    outRegS/Q_reg[18]/D                          DFF_X1        Rise  3.9670 0.0000 0.0120                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[18]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9670         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.1920         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[26]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Rise  3.2140 0.0750 0.0730             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Rise  3.2140 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Rise  3.2140 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Rise  3.2140 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_0/A     AOI21_X1      Rise  3.2150 0.0010 0.0730                      1.62635                                                   | 
|    A32/count_leading_zeros_instance/i_0_0/ZN    AOI21_X1      Fall  3.2530 0.0380 0.0270             1.51593  6.81222  8.32815           3       100                    | 
|    A32/count_leading_zeros_instance/result[0]                 Fall  3.2530 0.0000                                                                                       | 
|    A32/i_17/p_0[11]                                           Fall  3.2530 0.0000                                                                         A             | 
|    A32/i_17/i_1/B                               HA_X1         Fall  3.2530 0.0000 0.0270                      3.34175                                                   | 
|    A32/i_17/i_1/S                               HA_X1         Fall  3.3140 0.0610 0.0180             0.217437 0.77983  0.997267          1       100                    | 
|    A32/i_17/drc_ipo_c6/A                        CLKBUF_X1     Fall  3.3140 0.0000 0.0180                      0.699202                                                  | 
|    A32/i_17/drc_ipo_c6/Z                        CLKBUF_X1     Fall  3.4610 0.1470 0.1040             8.89225  35.5915  44.4838           22      100                    | 
|    A32/i_17/p_1[1]                                            Fall  3.4610 0.0000                                                                         A             | 
|    A32/i_0_539/A                                INV_X1        Fall  3.4610 0.0000 0.1040                      1.54936                                                   | 
|    A32/i_0_539/ZN                               INV_X1        Rise  3.6190 0.1580 0.1030             9.35717  32.2748  41.6319           20      100                    | 
|    A32/i_0_164/B1                               AOI22_X1      Rise  3.6210 0.0020 0.1030                      1.58401                                                   | 
|    A32/i_0_164/ZN                               AOI22_X1      Fall  3.6700 0.0490 0.0370             1.1559   4.03448  5.19038           2       100                    | 
|    A32/i_0_163/B2                               AOI22_X1      Fall  3.6700 0.0000 0.0370                      1.52031                                                   | 
|    A32/i_0_163/ZN                               AOI22_X1      Rise  3.7430 0.0730 0.0480             0.793191 4.02706  4.82025           2       100                    | 
|    A32/i_0_162/B2                               OAI22_X1      Rise  3.7430 0.0000 0.0480                      1.61561                                                   | 
|    A32/i_0_162/ZN                               OAI22_X1      Fall  3.7820 0.0390 0.0240             0.690162 4.19664  4.8868            2       100                    | 
|    A32/i_0_141/B                                XNOR2_X1      Fall  3.7820 0.0000 0.0240                      2.36817                                                   | 
|    A32/i_0_141/ZN                               XNOR2_X1      Fall  3.8300 0.0480 0.0170             0.922553 1.58671  2.50927           1       100                    | 
|    A32/i_0_140/C2                               AOI222_X1     Fall  3.8300 0.0000 0.0170                      1.50088                                                   | 
|    A32/i_0_140/ZN                               AOI222_X1     Rise  3.9350 0.1050 0.0550             1.14087  1.70023  2.8411            1       100                    | 
|    A32/i_0_139/A                                INV_X1        Rise  3.9350 0.0000 0.0550                      1.70023                                                   | 
|    A32/i_0_139/ZN                               INV_X1        Fall  3.9420 0.0070 0.0120             0.214845 0.97463  1.18948           1       100                    | 
|    A32/Sum[26]                                                Fall  3.9420 0.0000                                                                                       | 
|    outRegS/D[26]                                              Fall  3.9420 0.0000                                                                                       | 
|    outRegS/i_0_28/A2                            AND2_X1       Fall  3.9420 0.0000 0.0120                      0.894119                                                  | 
|    outRegS/i_0_28/ZN                            AND2_X1       Fall  3.9740 0.0320 0.0080             0.474072 1.14029  1.61436           1       100                    | 
|    outRegS/Q_reg[26]/D                          DFF_X1        Fall  3.9740 0.0000 0.0080                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[26]/CK               DFF_X1        Rise  0.1890 0.0010 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1890 20.1890 | 
| library setup check                       | -0.0220 20.1670 | 
| data required time                        | 20.1670         | 
|                                           |                 | 
| data required time                        | 20.1670         | 
| data arrival time                         | -3.9740         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.1930         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[19]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/CO                              HA_X1         Rise  3.4170 0.0480 0.0140             0.340745 3.44779  3.78854           1       100                    | 
|    A32/i_17/i_3/B                               HA_X1         Rise  3.4170 0.0000 0.0140                      3.44779                                                   | 
|    A32/i_17/i_3/S                               HA_X1         Rise  3.5800 0.1630 0.1290             5.01855  19.6436  24.6622           8       100                    | 
|    A32/i_17/p_1[3]                                            Rise  3.5800 0.0000                                                                         A             | 
|    A32/i_0_541/A                                INV_X1        Rise  3.5860 0.0060 0.1290    0.0050            1.70023                                                   | 
|    A32/i_0_541/ZN                               INV_X1        Fall  3.6240 0.0380 0.0360             2.20242  8.32965  10.5321           4       100                    | 
|    A32/i_0_536/A2                               NOR2_X1       Fall  3.6240 0.0000 0.0360                      1.56385                                                   | 
|    A32/i_0_536/ZN                               NOR2_X1       Rise  3.7260 0.1020 0.0740             2.73945  11.4275  14.167            7       100                    | 
|    A32/i_0_548/C2                               AOI222_X1     Rise  3.7260 0.0000 0.0740                      1.58671                                                   | 
|    A32/i_0_548/ZN                               AOI222_X1     Fall  3.7760 0.0500 0.0430             2.01468  3.15613  5.17081           2       100                    | 
|    A32/i_0_104/A2                               OAI22_X1      Fall  3.7760 0.0000 0.0430                      1.56451                                                   | 
|    A32/i_0_104/ZN                               OAI22_X1      Rise  3.8330 0.0570 0.0460             0.759099 3.31278  4.07188           2       100                    | 
|    A32/i_0_103/B2                               AOI22_X1      Rise  3.8330 0.0000 0.0460                      1.62303                                                   | 
|    A32/i_0_103/ZN                               AOI22_X1      Fall  3.8700 0.0370 0.0370             1.56557  3.21083  4.77641           2       100                    | 
|    A32/i_0_101/B2                               OAI221_X1     Fall  3.8700 0.0000 0.0370                      1.54352                                                   | 
|    A32/i_0_101/ZN                               OAI221_X1     Rise  3.9290 0.0590 0.0350             0.320296 0.97463  1.29493           1       100                    | 
|    A32/Sum[19]                                                Rise  3.9290 0.0000                                                                                       | 
|    outRegS/D[19]                                              Rise  3.9290 0.0000                                                                                       | 
|    outRegS/i_0_21/A2                            AND2_X1       Rise  3.9290 0.0000 0.0350                      0.97463                                                   | 
|    outRegS/i_0_21/ZN                            AND2_X1       Rise  3.9660 0.0370 0.0110             0.238788 1.14029  1.37908           1       100                    | 
|    outRegS/Q_reg[19]/D                          DFF_X1        Rise  3.9660 0.0000 0.0110                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[19]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9660         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.1930         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[21]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073   2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                        | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                       1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675   11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                        | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                        | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                       1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735   30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                       0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215  3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                        | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                        | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                       1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607  5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                       1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834   4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                       1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696   5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                       2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435  0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                       0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278   37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                       1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373    42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                       3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122   35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                       1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589   39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                       1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052   3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                       1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979  1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                       1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652  3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                       1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864  3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                       1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207   5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                       1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405  1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060             1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678   1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                       1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356  1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030             1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655  1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                       1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137   1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                       1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888  6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                       5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628   76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                       1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313  5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                        | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                        | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                       1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855  1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                       1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219  3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                       1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339  1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020             1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208  1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                       1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076  6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                       1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766  3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604  3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311  1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162  3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997  1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368  3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                       1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949   3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699   3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020             1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214  1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069   3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040             1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567  1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442   3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                       1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572  3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745  3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053  1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777  3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167  1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921  3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                       1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796   3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597  3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393  1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763  3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686  1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949  3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                       1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937  3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                        | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872  3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                       1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751  1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                       1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886    3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                       2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397   10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                        | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                        | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                        | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                       1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988  4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                       1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991  1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                       1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661   6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                        | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                          A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                       3.18586                                                   | 
|    A32/i_17/i_2/CO                              HA_X1         Rise  3.4170 0.0480 0.0140             0.340745  3.44779  3.78854           1       100                    | 
|    A32/i_17/i_3/B                               HA_X1         Rise  3.4170 0.0000 0.0140                       3.44779                                                   | 
|    A32/i_17/i_3/S                               HA_X1         Rise  3.5800 0.1630 0.1290             5.01855   19.6436  24.6622           8       100                    | 
|    A32/i_17/p_1[3]                                            Rise  3.5800 0.0000                                                                          A             | 
|    A32/i_0_541/A                                INV_X1        Rise  3.5860 0.0060 0.1290    0.0050             1.70023                                                   | 
|    A32/i_0_541/ZN                               INV_X1        Fall  3.6240 0.0380 0.0360             2.20242   8.32965  10.5321           4       100                    | 
|    A32/i_0_536/A2                               NOR2_X1       Fall  3.6240 0.0000 0.0360                       1.56385                                                   | 
|    A32/i_0_536/ZN                               NOR2_X1       Rise  3.7260 0.1020 0.0740             2.73945   11.4275  14.167            7       100                    | 
|    A32/i_0_551/C2                               AOI222_X1     Rise  3.7260 0.0000 0.0740                       1.58671                                                   | 
|    A32/i_0_551/ZN                               AOI222_X1     Fall  3.7750 0.0490 0.0450             1.46162   3.15613  4.61775           2       100                    | 
|    A32/i_0_549/A2                               OAI22_X1      Fall  3.7750 0.0000 0.0450                       1.56451                                                   | 
|    A32/i_0_549/ZN                               OAI22_X1      Rise  3.8320 0.0570 0.0460             0.496696  3.35394  3.85064           2       100                    | 
|    A32/i_0_544/A2                               NAND2_X1      Rise  3.8320 0.0000 0.0460                       1.6642                                                    | 
|    A32/i_0_544/ZN                               NAND2_X1      Fall  3.8510 0.0190 0.0240             0.0954567 1.67072  1.76617           1       100                    | 
|    A32/i_0_543/A                                OAI21_X1      Fall  3.8510 0.0000 0.0240                       1.51857                                                   | 
|    A32/i_0_543/ZN                               OAI21_X1      Rise  3.8840 0.0330 0.0430             0.637295  3.31278  3.95007           2       100                    | 
|    A32/i_0_110/A2                               AOI22_X1      Rise  3.8840 0.0000 0.0430                       1.68975                                                   | 
|    A32/i_0_110/ZN                               AOI22_X1      Fall  3.9070 0.0230 0.0270             0.613418  1.6642   2.27762           1       100                    | 
|    A32/i_0_109/A2                               NAND2_X1      Fall  3.9070 0.0000 0.0270                       1.50228                                                   | 
|    A32/i_0_109/ZN                               NAND2_X1      Rise  3.9310 0.0240 0.0120             0.448779  0.97463  1.42341           1       100                    | 
|    A32/Sum[21]                                                Rise  3.9310 0.0000                                                                                        | 
|    outRegS/D[21]                                              Rise  3.9310 0.0000                                                                                        | 
|    outRegS/i_0_23/A2                            AND2_X1       Rise  3.9310 0.0000 0.0120                       0.97463                                                   | 
|    outRegS/i_0_23/ZN                            AND2_X1       Rise  3.9630 0.0320 0.0110             0.374356  1.14029  1.51465           1       100                    | 
|    outRegS/Q_reg[21]/D                          DFF_X1        Rise  3.9630 0.0000 0.0110                       1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[21]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9630         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.1960         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[16]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/CO                              HA_X1         Rise  3.4170 0.0480 0.0140             0.340745 3.44779  3.78854           1       100                    | 
|    A32/i_17/i_3/B                               HA_X1         Rise  3.4170 0.0000 0.0140                      3.44779                                                   | 
|    A32/i_17/i_3/S                               HA_X1         Rise  3.5800 0.1630 0.1290             5.01855  19.6436  24.6622           8       100                    | 
|    A32/i_17/p_1[3]                                            Rise  3.5800 0.0000                                                                         A             | 
|    A32/i_0_541/A                                INV_X1        Rise  3.5860 0.0060 0.1290    0.0050            1.70023                                                   | 
|    A32/i_0_541/ZN                               INV_X1        Fall  3.6240 0.0380 0.0360             2.20242  8.32965  10.5321           4       100                    | 
|    A32/i_0_536/A2                               NOR2_X1       Fall  3.6240 0.0000 0.0360                      1.56385                                                   | 
|    A32/i_0_536/ZN                               NOR2_X1       Rise  3.7260 0.1020 0.0740             2.73945  11.4275  14.167            7       100                    | 
|    A32/i_0_529/B2                               AOI22_X1      Rise  3.7260 0.0000 0.0740                      1.62303                                                   | 
|    A32/i_0_529/ZN                               AOI22_X1      Fall  3.7670 0.0410 0.0360             1.31797  3.19492  4.51289           2       100                    | 
|    A32/i_0_87/B2                                OAI21_X1      Fall  3.7670 0.0000 0.0360                      1.55833                                                   | 
|    A32/i_0_87/ZN                                OAI21_X1      Rise  3.8240 0.0570 0.0410             1.27052  3.28723  4.55775           2       100                    | 
|    A32/i_0_86/B2                                AOI22_X1      Rise  3.8240 0.0000 0.0410                      1.62303                                                   | 
|    A32/i_0_86/ZN                                AOI22_X1      Fall  3.8580 0.0340 0.0350             0.719099 3.28358  4.00268           2       100                    | 
|    A32/i_0_85/A                                 INV_X1        Fall  3.8580 0.0000 0.0350                      1.54936                                                   | 
|    A32/i_0_85/ZN                                INV_X1        Rise  3.8800 0.0220 0.0130             0.10238  1.68975  1.79213           1       100                    | 
|    A32/i_0_84/A2                                AOI22_X1      Rise  3.8800 0.0000 0.0130                      1.68975                                                   | 
|    A32/i_0_84/ZN                                AOI22_X1      Fall  3.8960 0.0160 0.0270             0.321828 1.61424  1.93607           1       100                    | 
|    A32/i_0_82/A                                 OAI211_X1     Fall  3.8960 0.0000 0.0270                      1.53092                                                   | 
|    A32/i_0_82/ZN                                OAI211_X1     Rise  3.9250 0.0290 0.0220             0.245425 0.97463  1.22005           1       100                    | 
|    A32/Sum[16]                                                Rise  3.9250 0.0000                                                                                       | 
|    outRegS/D[16]                                              Rise  3.9250 0.0000                                                                                       | 
|    outRegS/i_0_18/A2                            AND2_X1       Rise  3.9250 0.0000 0.0220                      0.97463                                                   | 
|    outRegS/i_0_18/ZN                            AND2_X1       Rise  3.9600 0.0350 0.0110             0.459131 1.14029  1.59942           1       100                    | 
|    outRegS/Q_reg[16]/D                          DFF_X1        Rise  3.9600 0.0000 0.0110                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[16]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9600         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.1990         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[17]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/CO                              HA_X1         Rise  3.4170 0.0480 0.0140             0.340745 3.44779  3.78854           1       100                    | 
|    A32/i_17/i_3/B                               HA_X1         Rise  3.4170 0.0000 0.0140                      3.44779                                                   | 
|    A32/i_17/i_3/S                               HA_X1         Rise  3.5800 0.1630 0.1290             5.01855  19.6436  24.6622           8       100                    | 
|    A32/i_17/p_1[3]                                            Rise  3.5800 0.0000                                                                         A             | 
|    A32/i_0_541/A                                INV_X1        Rise  3.5860 0.0060 0.1290    0.0050            1.70023                                                   | 
|    A32/i_0_541/ZN                               INV_X1        Fall  3.6240 0.0380 0.0360             2.20242  8.32965  10.5321           4       100                    | 
|    A32/i_0_536/A2                               NOR2_X1       Fall  3.6240 0.0000 0.0360                      1.56385                                                   | 
|    A32/i_0_536/ZN                               NOR2_X1       Rise  3.7260 0.1020 0.0740             2.73945  11.4275  14.167            7       100                    | 
|    A32/i_0_548/C2                               AOI222_X1     Rise  3.7260 0.0000 0.0740                      1.58671                                                   | 
|    A32/i_0_548/ZN                               AOI222_X1     Fall  3.7760 0.0500 0.0430             2.01468  3.15613  5.17081           2       100                    | 
|    A32/i_0_104/A2                               OAI22_X1      Fall  3.7760 0.0000 0.0430                      1.56451                                                   | 
|    A32/i_0_104/ZN                               OAI22_X1      Rise  3.8330 0.0570 0.0460             0.759099 3.31278  4.07188           2       100                    | 
|    A32/i_0_90/A2                                AOI22_X1      Rise  3.8330 0.0000 0.0460                      1.68975                                                   | 
|    A32/i_0_90/ZN                                AOI22_X1      Fall  3.8610 0.0280 0.0350             0.686211 3.16107  3.84728           2       100                    | 
|    A32/i_0_89/B2                                OAI221_X1     Fall  3.8610 0.0000 0.0350                      1.54352                                                   | 
|    A32/i_0_89/ZN                                OAI221_X1     Rise  3.9190 0.0580 0.0350             0.245821 0.97463  1.22045           1       100                    | 
|    A32/Sum[17]                                                Rise  3.9190 0.0000                                                                                       | 
|    outRegS/D[17]                                              Rise  3.9190 0.0000                                                                                       | 
|    outRegS/i_0_19/A2                            AND2_X1       Rise  3.9190 0.0000 0.0350                      0.97463                                                   | 
|    outRegS/i_0_19/ZN                            AND2_X1       Rise  3.9570 0.0380 0.0120             0.553565 1.14029  1.69386           1       100                    | 
|    outRegS/Q_reg[17]/D                          DFF_X1        Rise  3.9570 0.0000 0.0120                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[17]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9570         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2020         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[10]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/S                               HA_X1         Rise  3.4210 0.0520 0.0200             0.529922 0.77983  1.30975           1       100                    | 
|    A32/i_17/drc_ipo_c5/A                        CLKBUF_X1     Rise  3.4210 0.0000 0.0200                      0.77983                                                   | 
|    A32/i_17/drc_ipo_c5/Z                        CLKBUF_X1     Rise  3.5300 0.1090 0.0790             6.88703  26.1265  33.0135           12      100                    | 
|    A32/i_17/p_1[2]                                            Rise  3.5300 0.0000                                                                         A             | 
|    A32/i_0_540/A                                INV_X1        Rise  3.5320 0.0020 0.0790                      1.70023                                                   | 
|    A32/i_0_540/ZN                               INV_X1        Fall  3.5940 0.0620 0.0390             4.70047  19.9139  24.6143           11      100                    | 
|    A32/i_0_99/A3                                NOR3_X2       Fall  3.5940 0.0000 0.0390                      3.31987                                                   | 
|    A32/i_0_99/ZN                                NOR3_X2       Rise  3.7390 0.1450 0.1040             5.5836   19.4645  25.0481           12      100                    | 
|    A32/i_0_64/C2                                AOI222_X1     Rise  3.7430 0.0040 0.1040    0.0030            1.58671                                                   | 
|    A32/i_0_64/ZN                                AOI222_X1     Fall  3.7950 0.0520 0.0440             1.09356  3.23122  4.32478           2       100                    | 
|    A32/i_0_52/B2                                OAI22_X1      Fall  3.7950 0.0000 0.0440                      1.55047                                                   | 
|    A32/i_0_52/ZN                                OAI22_X1      Rise  3.8630 0.0680 0.0540             0.746789 3.24606  3.99285           2       100                    | 
|    A32/i_0_51/B2                                AOI22_X1      Rise  3.8630 0.0000 0.0540                      1.62303                                                   | 
|    A32/i_0_51/ZN                                AOI22_X1      Fall  3.8940 0.0310 0.0320             0.583376 1.6642   2.24757           1       100                    | 
|    A32/i_0_50/A2                                NAND2_X1      Fall  3.8940 0.0000 0.0320                      1.50228                                                   | 
|    A32/i_0_50/ZN                                NAND2_X1      Rise  3.9220 0.0280 0.0150             1.23733  0.97463  2.21196           1       100                    | 
|    A32/Sum[10]                                                Rise  3.9220 0.0000                                                                                       | 
|    outRegS/D[10]                                              Rise  3.9220 0.0000                                                                                       | 
|    outRegS/i_0_12/A2                            AND2_X1       Rise  3.9220 0.0000 0.0150                      0.97463                                                   | 
|    outRegS/i_0_12/ZN                            AND2_X1       Rise  3.9550 0.0330 0.0120             0.586905 1.14029  1.72719           1       100                    | 
|    outRegS/Q_reg[10]/D                          DFF_X1        Rise  3.9550 0.0000 0.0120                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[10]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9550         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2040         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[12]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/S                               HA_X1         Rise  3.4210 0.0520 0.0200             0.529922 0.77983  1.30975           1       100                    | 
|    A32/i_17/drc_ipo_c5/A                        CLKBUF_X1     Rise  3.4210 0.0000 0.0200                      0.77983                                                   | 
|    A32/i_17/drc_ipo_c5/Z                        CLKBUF_X1     Rise  3.5300 0.1090 0.0790             6.88703  26.1265  33.0135           12      100                    | 
|    A32/i_17/p_1[2]                                            Rise  3.5300 0.0000                                                                         A             | 
|    A32/i_0_540/A                                INV_X1        Rise  3.5320 0.0020 0.0790                      1.70023                                                   | 
|    A32/i_0_540/ZN                               INV_X1        Fall  3.5940 0.0620 0.0390             4.70047  19.9139  24.6143           11      100                    | 
|    A32/i_0_99/A3                                NOR3_X2       Fall  3.5940 0.0000 0.0390                      3.31987                                                   | 
|    A32/i_0_99/ZN                                NOR3_X2       Rise  3.7390 0.1450 0.1040             5.5836   19.4645  25.0481           12      100                    | 
|    A32/i_0_81/B2                                AOI22_X1      Rise  3.7430 0.0040 0.1040    0.0030            1.62303                                                   | 
|    A32/i_0_81/ZN                                AOI22_X1      Fall  3.7800 0.0370 0.0320             0.567065 1.67072  2.23778           1       100                    | 
|    A32/i_0_80/A                                 OAI21_X1      Fall  3.7800 0.0000 0.0320                      1.51857                                                   | 
|    A32/i_0_80/ZN                                OAI21_X1      Rise  3.8170 0.0370 0.0380             0.557041 3.28723  3.84427           2       100                    | 
|    A32/i_0_68/A2                                NAND2_X1      Rise  3.8170 0.0000 0.0380                      1.6642                                                    | 
|    A32/i_0_68/ZN                                NAND2_X1      Fall  3.8360 0.0190 0.0240             0.303869 1.67072  1.97459           1       100                    | 
|    A32/i_0_67/A                                 OAI21_X1      Fall  3.8360 0.0000 0.0240                      1.51857                                                   | 
|    A32/i_0_67/ZN                                OAI21_X1      Rise  3.8690 0.0330 0.0350             0.814859 3.24606  4.06092           2       100                    | 
|    A32/i_0_61/B2                                AOI22_X1      Rise  3.8690 0.0000 0.0350                      1.62303                                                   | 
|    A32/i_0_61/ZN                                AOI22_X1      Fall  3.8980 0.0290 0.0290             1.00274  1.6642   2.66694           1       100                    | 
|    A32/i_0_60/A2                                NAND2_X1      Fall  3.8980 0.0000 0.0290                      1.50228                                                   | 
|    A32/i_0_60/ZN                                NAND2_X1      Rise  3.9220 0.0240 0.0120             0.209533 0.97463  1.18416           1       100                    | 
|    A32/Sum[12]                                                Rise  3.9220 0.0000                                                                                       | 
|    outRegS/D[12]                                              Rise  3.9220 0.0000                                                                                       | 
|    outRegS/i_0_14/A2                            AND2_X1       Rise  3.9220 0.0000 0.0120                      0.97463                                                   | 
|    outRegS/i_0_14/ZN                            AND2_X1       Rise  3.9540 0.0320 0.0120             0.562106 1.14029  1.7024            1       100                    | 
|    outRegS/Q_reg[12]/D                          DFF_X1        Rise  3.9540 0.0000 0.0120                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[12]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9540         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2050         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[9]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/S                               HA_X1         Rise  3.4210 0.0520 0.0200             0.529922 0.77983  1.30975           1       100                    | 
|    A32/i_17/drc_ipo_c5/A                        CLKBUF_X1     Rise  3.4210 0.0000 0.0200                      0.77983                                                   | 
|    A32/i_17/drc_ipo_c5/Z                        CLKBUF_X1     Rise  3.5300 0.1090 0.0790             6.88703  26.1265  33.0135           12      100                    | 
|    A32/i_17/p_1[2]                                            Rise  3.5300 0.0000                                                                         A             | 
|    A32/i_0_540/A                                INV_X1        Rise  3.5320 0.0020 0.0790                      1.70023                                                   | 
|    A32/i_0_540/ZN                               INV_X1        Fall  3.5940 0.0620 0.0390             4.70047  19.9139  24.6143           11      100                    | 
|    A32/i_0_99/A3                                NOR3_X2       Fall  3.5940 0.0000 0.0390                      3.31987                                                   | 
|    A32/i_0_99/ZN                                NOR3_X2       Rise  3.7390 0.1450 0.1040             5.5836   19.4645  25.0481           12      100                    | 
|    A32/i_0_64/C2                                AOI222_X1     Rise  3.7430 0.0040 0.1040    0.0030            1.58671                                                   | 
|    A32/i_0_64/ZN                                AOI222_X1     Fall  3.7950 0.0520 0.0440             1.09356  3.23122  4.32478           2       100                    | 
|    A32/i_0_52/B2                                OAI22_X1      Fall  3.7950 0.0000 0.0440                      1.55047                                                   | 
|    A32/i_0_52/ZN                                OAI22_X1      Rise  3.8630 0.0680 0.0540             0.746789 3.24606  3.99285           2       100                    | 
|    A32/i_0_46/B2                                AOI22_X1      Rise  3.8630 0.0000 0.0540                      1.62303                                                   | 
|    A32/i_0_46/ZN                                AOI22_X1      Fall  3.8940 0.0310 0.0290             0.286318 1.6642   1.95052           1       100                    | 
|    A32/i_0_45/A2                                NAND2_X1      Fall  3.8940 0.0000 0.0290                      1.50228                                                   | 
|    A32/i_0_45/ZN                                NAND2_X1      Rise  3.9200 0.0260 0.0140             0.783482 0.97463  1.75811           1       100                    | 
|    A32/Sum[9]                                                 Rise  3.9200 0.0000                                                                                       | 
|    outRegS/D[9]                                               Rise  3.9200 0.0000                                                                                       | 
|    outRegS/i_0_11/A2                            AND2_X1       Rise  3.9200 0.0000 0.0140                      0.97463                                                   | 
|    outRegS/i_0_11/ZN                            AND2_X1       Rise  3.9520 0.0320 0.0110             0.453965 1.14029  1.59425           1       100                    | 
|    outRegS/Q_reg[9]/D                           DFF_X1        Rise  3.9520 0.0000 0.0110                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[9]/CK                DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9520         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2070         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[11]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/S                               HA_X1         Rise  3.4210 0.0520 0.0200             0.529922 0.77983  1.30975           1       100                    | 
|    A32/i_17/drc_ipo_c5/A                        CLKBUF_X1     Rise  3.4210 0.0000 0.0200                      0.77983                                                   | 
|    A32/i_17/drc_ipo_c5/Z                        CLKBUF_X1     Rise  3.5300 0.1090 0.0790             6.88703  26.1265  33.0135           12      100                    | 
|    A32/i_17/p_1[2]                                            Rise  3.5300 0.0000                                                                         A             | 
|    A32/i_0_540/A                                INV_X1        Rise  3.5320 0.0020 0.0790                      1.70023                                                   | 
|    A32/i_0_540/ZN                               INV_X1        Fall  3.5940 0.0620 0.0390             4.70047  19.9139  24.6143           11      100                    | 
|    A32/i_0_99/A3                                NOR3_X2       Fall  3.5940 0.0000 0.0390                      3.31987                                                   | 
|    A32/i_0_99/ZN                                NOR3_X2       Rise  3.7390 0.1450 0.1040             5.5836   19.4645  25.0481           12      100                    | 
|    A32/i_0_64/C2                                AOI222_X1     Rise  3.7430 0.0040 0.1040    0.0030            1.58671                                                   | 
|    A32/i_0_64/ZN                                AOI222_X1     Fall  3.7950 0.0520 0.0440             1.09356  3.23122  4.32478           2       100                    | 
|    A32/i_0_63/B2                                OAI22_X1      Fall  3.7950 0.0000 0.0440                      1.55047                                                   | 
|    A32/i_0_63/ZN                                OAI22_X1      Rise  3.8640 0.0690 0.0520             0.925737 3.31278  4.23851           2       100                    | 
|    A32/i_0_56/B2                                AOI22_X1      Rise  3.8640 0.0000 0.0520                      1.62303                                                   | 
|    A32/i_0_56/ZN                                AOI22_X1      Fall  3.8940 0.0300 0.0270             0.305077 1.6642   1.96928           1       100                    | 
|    A32/i_0_55/A2                                NAND2_X1      Fall  3.8940 0.0000 0.0270                      1.50228                                                   | 
|    A32/i_0_55/ZN                                NAND2_X1      Rise  3.9190 0.0250 0.0130             0.950184 0.97463  1.92481           1       100                    | 
|    A32/Sum[11]                                                Rise  3.9190 0.0000                                                                                       | 
|    outRegS/D[11]                                              Rise  3.9190 0.0000                                                                                       | 
|    outRegS/i_0_13/A2                            AND2_X1       Rise  3.9190 0.0000 0.0130                      0.97463                                                   | 
|    outRegS/i_0_13/ZN                            AND2_X1       Rise  3.9520 0.0330 0.0120             0.646138 1.14029  1.78643           1       100                    | 
|    outRegS/Q_reg[11]/D                          DFF_X1        Rise  3.9520 0.0000 0.0120                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[11]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9520         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2070         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[13]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/S                               HA_X1         Rise  3.4210 0.0520 0.0200             0.529922 0.77983  1.30975           1       100                    | 
|    A32/i_17/drc_ipo_c5/A                        CLKBUF_X1     Rise  3.4210 0.0000 0.0200                      0.77983                                                   | 
|    A32/i_17/drc_ipo_c5/Z                        CLKBUF_X1     Rise  3.5300 0.1090 0.0790             6.88703  26.1265  33.0135           12      100                    | 
|    A32/i_17/p_1[2]                                            Rise  3.5300 0.0000                                                                         A             | 
|    A32/i_0_540/A                                INV_X1        Rise  3.5320 0.0020 0.0790                      1.70023                                                   | 
|    A32/i_0_540/ZN                               INV_X1        Fall  3.5940 0.0620 0.0390             4.70047  19.9139  24.6143           11      100                    | 
|    A32/i_0_99/A3                                NOR3_X2       Fall  3.5940 0.0000 0.0390                      3.31987                                                   | 
|    A32/i_0_99/ZN                                NOR3_X2       Rise  3.7390 0.1450 0.1040             5.5836   19.4645  25.0481           12      100                    | 
|    A32/i_0_81/B2                                AOI22_X1      Rise  3.7430 0.0040 0.1040    0.0030            1.62303                                                   | 
|    A32/i_0_81/ZN                                AOI22_X1      Fall  3.7800 0.0370 0.0320             0.567065 1.67072  2.23778           1       100                    | 
|    A32/i_0_80/A                                 OAI21_X1      Fall  3.7800 0.0000 0.0320                      1.51857                                                   | 
|    A32/i_0_80/ZN                                OAI21_X1      Rise  3.8170 0.0370 0.0380             0.557041 3.28723  3.84427           2       100                    | 
|    A32/i_0_68/A2                                NAND2_X1      Rise  3.8170 0.0000 0.0380                      1.6642                                                    | 
|    A32/i_0_68/ZN                                NAND2_X1      Fall  3.8360 0.0190 0.0240             0.303869 1.67072  1.97459           1       100                    | 
|    A32/i_0_67/A                                 OAI21_X1      Fall  3.8360 0.0000 0.0240                      1.51857                                                   | 
|    A32/i_0_67/ZN                                OAI21_X1      Rise  3.8690 0.0330 0.0350             0.814859 3.24606  4.06092           2       100                    | 
|    A32/i_0_66/B2                                AOI22_X1      Rise  3.8690 0.0000 0.0350                      1.62303                                                   | 
|    A32/i_0_66/ZN                                AOI22_X1      Fall  3.8960 0.0270 0.0270             0.248657 1.6642   1.91286           1       100                    | 
|    A32/i_0_65/A2                                NAND2_X1      Fall  3.8960 0.0000 0.0270                      1.50228                                                   | 
|    A32/i_0_65/ZN                                NAND2_X1      Rise  3.9190 0.0230 0.0110             0.122915 0.97463  1.09754           1       100                    | 
|    A32/Sum[13]                                                Rise  3.9190 0.0000                                                                                       | 
|    outRegS/D[13]                                              Rise  3.9190 0.0000                                                                                       | 
|    outRegS/i_0_15/A2                            AND2_X1       Rise  3.9190 0.0000 0.0110                      0.97463                                                   | 
|    outRegS/i_0_15/ZN                            AND2_X1       Rise  3.9510 0.0320 0.0120             0.69166  1.14029  1.83195           1       100                    | 
|    outRegS/Q_reg[13]/D                          DFF_X1        Rise  3.9510 0.0000 0.0120                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[13]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9510         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2080         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[4]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/S                               HA_X1         Rise  3.4210 0.0520 0.0200             0.529922 0.77983  1.30975           1       100                    | 
|    A32/i_17/drc_ipo_c5/A                        CLKBUF_X1     Rise  3.4210 0.0000 0.0200                      0.77983                                                   | 
|    A32/i_17/drc_ipo_c5/Z                        CLKBUF_X1     Rise  3.5300 0.1090 0.0790             6.88703  26.1265  33.0135           12      100                    | 
|    A32/i_17/p_1[2]                                            Rise  3.5300 0.0000                                                                         A             | 
|    A32/i_0_540/A                                INV_X1        Rise  3.5320 0.0020 0.0790                      1.70023                                                   | 
|    A32/i_0_540/ZN                               INV_X1        Fall  3.5940 0.0620 0.0390             4.70047  19.9139  24.6143           11      100                    | 
|    A32/i_0_99/A3                                NOR3_X2       Fall  3.5940 0.0000 0.0390                      3.31987                                                   | 
|    A32/i_0_99/ZN                                NOR3_X2       Rise  3.7390 0.1450 0.1040             5.5836   19.4645  25.0481           12      100                    | 
|    A32/i_0_38/B2                                AOI22_X1      Rise  3.7440 0.0050 0.1040    0.0030            1.62303                                                   | 
|    A32/i_0_38/ZN                                AOI22_X1      Fall  3.7870 0.0430 0.0360             0.80049  3.1875   3.98799           2       100                    | 
|    A32/i_0_26/B2                                OAI21_X1      Fall  3.7870 0.0000 0.0360                      1.55833                                                   | 
|    A32/i_0_26/ZN                                OAI21_X1      Rise  3.8450 0.0580 0.0460             1.52895  3.27646  4.80541           2       100                    | 
|    A32/i_0_21/C2                                AOI222_X1     Rise  3.8450 0.0000 0.0460                      1.58671                                                   | 
|    A32/i_0_21/ZN                                AOI222_X1     Fall  3.8810 0.0360 0.0390             0.668135 1.67072  2.33885           1       100                    | 
|    A32/i_0_20/A                                 OAI21_X1      Fall  3.8810 0.0000 0.0390                      1.51857                                                   | 
|    A32/i_0_20/ZN                                OAI21_X1      Rise  3.9140 0.0330 0.0230             0.501059 0.97463  1.47569           1       100                    | 
|    A32/Sum[4]                                                 Rise  3.9140 0.0000                                                                                       | 
|    outRegS/D[4]                                               Rise  3.9140 0.0000                                                                                       | 
|    outRegS/i_0_6/A2                             AND2_X1       Rise  3.9140 0.0000 0.0230                      0.97463                                                   | 
|    outRegS/i_0_6/ZN                             AND2_X1       Rise  3.9480 0.0340 0.0110             0.173361 1.14029  1.31365           1       100                    | 
|    outRegS/Q_reg[4]/D                           DFF_X1        Rise  3.9480 0.0000 0.0110                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[4]/CK                DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9480         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2110         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[8]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/S                               HA_X1         Rise  3.4210 0.0520 0.0200             0.529922 0.77983  1.30975           1       100                    | 
|    A32/i_17/drc_ipo_c5/A                        CLKBUF_X1     Rise  3.4210 0.0000 0.0200                      0.77983                                                   | 
|    A32/i_17/drc_ipo_c5/Z                        CLKBUF_X1     Rise  3.5300 0.1090 0.0790             6.88703  26.1265  33.0135           12      100                    | 
|    A32/i_17/p_1[2]                                            Rise  3.5300 0.0000                                                                         A             | 
|    A32/i_0_540/A                                INV_X1        Rise  3.5320 0.0020 0.0790                      1.70023                                                   | 
|    A32/i_0_540/ZN                               INV_X1        Fall  3.5940 0.0620 0.0390             4.70047  19.9139  24.6143           11      100                    | 
|    A32/i_0_99/A3                                NOR3_X2       Fall  3.5940 0.0000 0.0390                      3.31987                                                   | 
|    A32/i_0_99/ZN                                NOR3_X2       Rise  3.7390 0.1450 0.1040             5.5836   19.4645  25.0481           12      100                    | 
|    A32/i_0_58/C2                                AOI222_X1     Rise  3.7440 0.0050 0.1040    0.0030            1.58671                                                   | 
|    A32/i_0_58/ZN                                AOI222_X1     Fall  3.7970 0.0530 0.0450             1.2637   3.19985  4.46354           2       100                    | 
|    A32/i_0_48/A2                                OAI22_X1      Fall  3.7970 0.0000 0.0450                      1.56451                                                   | 
|    A32/i_0_48/ZN                                OAI22_X1      Rise  3.8610 0.0640 0.0560             1.80105  3.37949  5.18054           2       100                    | 
|    A32/i_0_41/A2                                AOI22_X1      Rise  3.8630 0.0020 0.0560    0.0020            1.68975                                                   | 
|    A32/i_0_41/ZN                                AOI22_X1      Fall  3.8870 0.0240 0.0260             0.786838 1.6642   2.45104           1       100                    | 
|    A32/i_0_40/A2                                NAND2_X1      Fall  3.8870 0.0000 0.0260                      1.50228                                                   | 
|    A32/i_0_40/ZN                                NAND2_X1      Rise  3.9130 0.0260 0.0140             1.1755   0.97463  2.15013           1       100                    | 
|    A32/Sum[8]                                                 Rise  3.9130 0.0000                                                                                       | 
|    outRegS/D[8]                                               Rise  3.9130 0.0000                                                                                       | 
|    outRegS/i_0_10/A2                            AND2_X1       Rise  3.9140 0.0010 0.0140    0.0010            0.97463                                                   | 
|    outRegS/i_0_10/ZN                            AND2_X1       Rise  3.9460 0.0320 0.0110             0.41825  1.14029  1.55854           1       100                    | 
|    outRegS/Q_reg[8]/D                           DFF_X1        Rise  3.9460 0.0000 0.0110                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[8]/CK                DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9460         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2130         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[15]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/S                               HA_X1         Rise  3.4210 0.0520 0.0200             0.529922 0.77983  1.30975           1       100                    | 
|    A32/i_17/drc_ipo_c5/A                        CLKBUF_X1     Rise  3.4210 0.0000 0.0200                      0.77983                                                   | 
|    A32/i_17/drc_ipo_c5/Z                        CLKBUF_X1     Rise  3.5300 0.1090 0.0790             6.88703  26.1265  33.0135           12      100                    | 
|    A32/i_17/p_1[2]                                            Rise  3.5300 0.0000                                                                         A             | 
|    A32/i_0_540/A                                INV_X1        Rise  3.5320 0.0020 0.0790                      1.70023                                                   | 
|    A32/i_0_540/ZN                               INV_X1        Fall  3.5940 0.0620 0.0390             4.70047  19.9139  24.6143           11      100                    | 
|    A32/i_0_99/A3                                NOR3_X2       Fall  3.5940 0.0000 0.0390                      3.31987                                                   | 
|    A32/i_0_99/ZN                                NOR3_X2       Rise  3.7390 0.1450 0.1040             5.5836   19.4645  25.0481           12      100                    | 
|    A32/i_0_81/B2                                AOI22_X1      Rise  3.7430 0.0040 0.1040    0.0030            1.62303                                                   | 
|    A32/i_0_81/ZN                                AOI22_X1      Fall  3.7800 0.0370 0.0320             0.567065 1.67072  2.23778           1       100                    | 
|    A32/i_0_80/A                                 OAI21_X1      Fall  3.7800 0.0000 0.0320                      1.51857                                                   | 
|    A32/i_0_80/ZN                                OAI21_X1      Rise  3.8170 0.0370 0.0380             0.557041 3.28723  3.84427           2       100                    | 
|    A32/i_0_79/B2                                AOI22_X1      Rise  3.8170 0.0000 0.0380                      1.62303                                                   | 
|    A32/i_0_79/ZN                                AOI22_X1      Fall  3.8500 0.0330 0.0350             0.658623 3.16107  3.8197            2       100                    | 
|    A32/i_0_77/B2                                OAI221_X1     Fall  3.8500 0.0000 0.0350                      1.54352                                                   | 
|    A32/i_0_77/ZN                                OAI221_X1     Rise  3.9080 0.0580 0.0340             0.201687 0.97463  1.17632           1       100                    | 
|    A32/Sum[15]                                                Rise  3.9080 0.0000                                                                                       | 
|    outRegS/D[15]                                              Rise  3.9080 0.0000                                                                                       | 
|    outRegS/i_0_17/A2                            AND2_X1       Rise  3.9080 0.0000 0.0340                      0.97463                                                   | 
|    outRegS/i_0_17/ZN                            AND2_X1       Rise  3.9460 0.0380 0.0120             0.59206  1.14029  1.73235           1       100                    | 
|    outRegS/Q_reg[15]/D                          DFF_X1        Rise  3.9460 0.0000 0.0120                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[15]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9460         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2130         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[6]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/S                               HA_X1         Rise  3.4210 0.0520 0.0200             0.529922 0.77983  1.30975           1       100                    | 
|    A32/i_17/drc_ipo_c5/A                        CLKBUF_X1     Rise  3.4210 0.0000 0.0200                      0.77983                                                   | 
|    A32/i_17/drc_ipo_c5/Z                        CLKBUF_X1     Rise  3.5300 0.1090 0.0790             6.88703  26.1265  33.0135           12      100                    | 
|    A32/i_17/p_1[2]                                            Rise  3.5300 0.0000                                                                         A             | 
|    A32/i_0_540/A                                INV_X1        Rise  3.5320 0.0020 0.0790                      1.70023                                                   | 
|    A32/i_0_540/ZN                               INV_X1        Fall  3.5940 0.0620 0.0390             4.70047  19.9139  24.6143           11      100                    | 
|    A32/i_0_99/A3                                NOR3_X2       Fall  3.5940 0.0000 0.0390                      3.31987                                                   | 
|    A32/i_0_99/ZN                                NOR3_X2       Rise  3.7390 0.1450 0.1040             5.5836   19.4645  25.0481           12      100                    | 
|    A32/i_0_38/B2                                AOI22_X1      Rise  3.7440 0.0050 0.1040    0.0030            1.62303                                                   | 
|    A32/i_0_38/ZN                                AOI22_X1      Fall  3.7870 0.0430 0.0360             0.80049  3.1875   3.98799           2       100                    | 
|    A32/i_0_37/B2                                OAI22_X1      Fall  3.7870 0.0000 0.0360                      1.55047                                                   | 
|    A32/i_0_37/ZN                                OAI22_X1      Rise  3.8540 0.0670 0.0530             1.1041   3.31278  4.41688           2       100                    | 
|    A32/i_0_30/B2                                AOI22_X1      Rise  3.8540 0.0000 0.0530                      1.62303                                                   | 
|    A32/i_0_30/ZN                                AOI22_X1      Fall  3.8840 0.0300 0.0310             0.313975 1.6642   1.97817           1       100                    | 
|    A32/i_0_29/A2                                NAND2_X1      Fall  3.8840 0.0000 0.0310                      1.50228                                                   | 
|    A32/i_0_29/ZN                                NAND2_X1      Rise  3.9080 0.0240 0.0130             0.219097 0.97463  1.19373           1       100                    | 
|    A32/Sum[6]                                                 Rise  3.9080 0.0000                                                                                       | 
|    outRegS/D[6]                                               Rise  3.9080 0.0000                                                                                       | 
|    outRegS/i_0_8/A2                             AND2_X1       Rise  3.9080 0.0000 0.0130                      0.97463                                                   | 
|    outRegS/i_0_8/ZN                             AND2_X1       Rise  3.9410 0.0330 0.0120             0.674933 1.14029  1.81522           1       100                    | 
|    outRegS/Q_reg[6]/D                           DFF_X1        Rise  3.9410 0.0000 0.0120                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[6]/CK                DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9410         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2180         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[7]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/S                               HA_X1         Rise  3.4210 0.0520 0.0200             0.529922 0.77983  1.30975           1       100                    | 
|    A32/i_17/drc_ipo_c5/A                        CLKBUF_X1     Rise  3.4210 0.0000 0.0200                      0.77983                                                   | 
|    A32/i_17/drc_ipo_c5/Z                        CLKBUF_X1     Rise  3.5300 0.1090 0.0790             6.88703  26.1265  33.0135           12      100                    | 
|    A32/i_17/p_1[2]                                            Rise  3.5300 0.0000                                                                         A             | 
|    A32/i_0_540/A                                INV_X1        Rise  3.5320 0.0020 0.0790                      1.70023                                                   | 
|    A32/i_0_540/ZN                               INV_X1        Fall  3.5940 0.0620 0.0390             4.70047  19.9139  24.6143           11      100                    | 
|    A32/i_0_99/A3                                NOR3_X2       Fall  3.5940 0.0000 0.0390                      3.31987                                                   | 
|    A32/i_0_99/ZN                                NOR3_X2       Rise  3.7390 0.1450 0.1040             5.5836   19.4645  25.0481           12      100                    | 
|    A32/i_0_43/B2                                AOI22_X1      Rise  3.7430 0.0040 0.1040    0.0030            1.62303                                                   | 
|    A32/i_0_43/ZN                                AOI22_X1      Fall  3.7850 0.0420 0.0380             0.51842  3.1875   3.70592           2       100                    | 
|    A32/i_0_42/B2                                OAI22_X1      Fall  3.7850 0.0000 0.0380                      1.55047                                                   | 
|    A32/i_0_42/ZN                                OAI22_X1      Rise  3.8530 0.0680 0.0530             1.1313   3.24606  4.37736           2       100                    | 
|    A32/i_0_39/B2                                AOI22_X1      Rise  3.8530 0.0000 0.0530                      1.62303                                                   | 
|    A32/i_0_39/ZN                                AOI22_X1      Fall  3.8840 0.0310 0.0300             0.565269 1.59903  2.1643            1       100                    | 
|    A32/i_0_35/A1                                NAND2_X1      Fall  3.8840 0.0000 0.0300                      1.5292                                                    | 
|    A32/i_0_35/ZN                                NAND2_X1      Rise  3.9060 0.0220 0.0130             0.524731 0.97463  1.49936           1       100                    | 
|    A32/Sum[7]                                                 Rise  3.9060 0.0000                                                                                       | 
|    outRegS/D[7]                                               Rise  3.9060 0.0000                                                                                       | 
|    outRegS/i_0_9/A2                             AND2_X1       Rise  3.9060 0.0000 0.0130                      0.97463                                                   | 
|    outRegS/i_0_9/ZN                             AND2_X1       Rise  3.9370 0.0310 0.0110             0.191838 1.14029  1.33213           1       100                    | 
|    outRegS/Q_reg[7]/D                           DFF_X1        Rise  3.9370 0.0000 0.0110                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[7]/CK                DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2220         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[23]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_5/p_1[2]                                             Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_5/i_4/B2                               OAI21_X1      Rise  3.3690 0.0000 0.0550                      1.57189                                                   | 
|    A32/i_5/i_4/ZN                               OAI21_X1      Fall  3.4010 0.0320 0.0210             0.264043 3.47198  3.73603           1       100                    | 
|    A32/i_5/i_19/B                               FA_X1         Fall  3.4010 0.0000 0.0210                      3.39955                                                   | 
|    A32/i_5/i_19/CO                              FA_X1         Fall  3.4840 0.0830 0.0150             0.240677 2.76208  3.00275           1       100                    | 
|    A32/i_5/i_20/CI                              FA_X1         Fall  3.4840 0.0000 0.0150                      2.66475                                                   | 
|    A32/i_5/i_20/CO                              FA_X1         Fall  3.5560 0.0720 0.0150             0.33965  2.76208  3.10173           1       100                    | 
|    A32/i_5/i_21/CI                              FA_X1         Fall  3.5560 0.0000 0.0150                      2.66475                                                   | 
|    A32/i_5/i_21/CO                              FA_X1         Fall  3.6290 0.0730 0.0150             0.452932 2.76208  3.21501           1       100                    | 
|    A32/i_5/i_22/CI                              FA_X1         Fall  3.6290 0.0000 0.0150                      2.66475                                                   | 
|    A32/i_5/i_22/CO                              FA_X1         Fall  3.7000 0.0710 0.0140             0.934334 1.6163   2.55063           1       100                    | 
|    A32/i_5/i_9/A3                               NOR3_X1       Fall  3.7000 0.0000 0.0140                      1.55272                                                   | 
|    A32/i_5/i_9/ZN                               NOR3_X1       Rise  3.7660 0.0660 0.0400             0.996172 2.63262  3.62879           2       100                    | 
|    A32/i_5/p_0                                                Rise  3.7660 0.0000                                                                         A             | 
|    A32/i_0_171/A1                               NOR2_X1       Rise  3.7660 0.0000 0.0400                      1.71447                                                   | 
|    A32/i_0_171/ZN                               NOR2_X1       Fall  3.8080 0.0420 0.0250             4.1666   14.1477  18.3143           9       100                    | 
|    A32/i_0_131/C1                               AOI222_X1     Fall  3.8080 0.0000 0.0250                      1.5329                                                    | 
|    A32/i_0_131/ZN                               AOI222_X1     Rise  3.9080 0.1000 0.0560             1.25007  1.70023  2.9503            1       100                    | 
|    A32/i_0_130/A                                INV_X1        Rise  3.9080 0.0000 0.0560                      1.70023                                                   | 
|    A32/i_0_130/ZN                               INV_X1        Fall  3.9150 0.0070 0.0120             0.216182 0.97463  1.19081           1       100                    | 
|    A32/Sum[23]                                                Fall  3.9150 0.0000                                                                                       | 
|    outRegS/D[23]                                              Fall  3.9150 0.0000                                                                                       | 
|    outRegS/i_0_25/A2                            AND2_X1       Fall  3.9150 0.0000 0.0120                      0.894119                                                  | 
|    outRegS/i_0_25/ZN                            AND2_X1       Fall  3.9470 0.0320 0.0080             0.419542 1.14029  1.55983           1       100                    | 
|    outRegS/Q_reg[23]/D                          DFF_X1        Fall  3.9470 0.0000 0.0080                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[23]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0220 20.1700 | 
| data required time                        | 20.1700         | 
|                                           |                 | 
| data required time                        | 20.1700         | 
| data arrival time                         | -3.9470         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2230         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[24]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_5/p_1[2]                                             Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_5/i_4/B2                               OAI21_X1      Rise  3.3690 0.0000 0.0550                      1.57189                                                   | 
|    A32/i_5/i_4/ZN                               OAI21_X1      Fall  3.4010 0.0320 0.0210             0.264043 3.47198  3.73603           1       100                    | 
|    A32/i_5/i_19/B                               FA_X1         Fall  3.4010 0.0000 0.0210                      3.39955                                                   | 
|    A32/i_5/i_19/CO                              FA_X1         Fall  3.4840 0.0830 0.0150             0.240677 2.76208  3.00275           1       100                    | 
|    A32/i_5/i_20/CI                              FA_X1         Fall  3.4840 0.0000 0.0150                      2.66475                                                   | 
|    A32/i_5/i_20/CO                              FA_X1         Fall  3.5560 0.0720 0.0150             0.33965  2.76208  3.10173           1       100                    | 
|    A32/i_5/i_21/CI                              FA_X1         Fall  3.5560 0.0000 0.0150                      2.66475                                                   | 
|    A32/i_5/i_21/CO                              FA_X1         Fall  3.6290 0.0730 0.0150             0.452932 2.76208  3.21501           1       100                    | 
|    A32/i_5/i_22/CI                              FA_X1         Fall  3.6290 0.0000 0.0150                      2.66475                                                   | 
|    A32/i_5/i_22/CO                              FA_X1         Fall  3.7000 0.0710 0.0140             0.934334 1.6163   2.55063           1       100                    | 
|    A32/i_5/i_9/A3                               NOR3_X1       Fall  3.7000 0.0000 0.0140                      1.55272                                                   | 
|    A32/i_5/i_9/ZN                               NOR3_X1       Rise  3.7660 0.0660 0.0400             0.996172 2.63262  3.62879           2       100                    | 
|    A32/i_5/p_0                                                Rise  3.7660 0.0000                                                                         A             | 
|    A32/i_0_171/A1                               NOR2_X1       Rise  3.7660 0.0000 0.0400                      1.71447                                                   | 
|    A32/i_0_171/ZN                               NOR2_X1       Fall  3.8080 0.0420 0.0250             4.1666   14.1477  18.3143           9       100                    | 
|    A32/i_0_134/C1                               AOI222_X1     Fall  3.8080 0.0000 0.0250                      1.5329                                                    | 
|    A32/i_0_134/ZN                               AOI222_X1     Rise  3.9040 0.0960 0.0520             0.69406  1.70023  2.39429           1       100                    | 
|    A32/i_0_133/A                                INV_X1        Rise  3.9040 0.0000 0.0520                      1.70023                                                   | 
|    A32/i_0_133/ZN                               INV_X1        Fall  3.9130 0.0090 0.0120             0.47444  0.97463  1.44907           1       100                    | 
|    A32/Sum[24]                                                Fall  3.9130 0.0000                                                                                       | 
|    outRegS/D[24]                                              Fall  3.9130 0.0000                                                                                       | 
|    outRegS/i_0_26/A2                            AND2_X1       Fall  3.9130 0.0000 0.0120                      0.894119                                                  | 
|    outRegS/i_0_26/ZN                            AND2_X1       Fall  3.9450 0.0320 0.0080             0.476163 1.14029  1.61645           1       100                    | 
|    outRegS/Q_reg[24]/D                          DFF_X1        Fall  3.9450 0.0000 0.0080                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[24]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0220 20.1700 | 
| data required time                        | 20.1700         | 
|                                           |                 | 
| data required time                        | 20.1700         | 
| data arrival time                         | -3.9450         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2250         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[25]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_5/p_1[2]                                             Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_5/i_4/B2                               OAI21_X1      Rise  3.3690 0.0000 0.0550                      1.57189                                                   | 
|    A32/i_5/i_4/ZN                               OAI21_X1      Fall  3.4010 0.0320 0.0210             0.264043 3.47198  3.73603           1       100                    | 
|    A32/i_5/i_19/B                               FA_X1         Fall  3.4010 0.0000 0.0210                      3.39955                                                   | 
|    A32/i_5/i_19/CO                              FA_X1         Fall  3.4840 0.0830 0.0150             0.240677 2.76208  3.00275           1       100                    | 
|    A32/i_5/i_20/CI                              FA_X1         Fall  3.4840 0.0000 0.0150                      2.66475                                                   | 
|    A32/i_5/i_20/CO                              FA_X1         Fall  3.5560 0.0720 0.0150             0.33965  2.76208  3.10173           1       100                    | 
|    A32/i_5/i_21/CI                              FA_X1         Fall  3.5560 0.0000 0.0150                      2.66475                                                   | 
|    A32/i_5/i_21/CO                              FA_X1         Fall  3.6290 0.0730 0.0150             0.452932 2.76208  3.21501           1       100                    | 
|    A32/i_5/i_22/CI                              FA_X1         Fall  3.6290 0.0000 0.0150                      2.66475                                                   | 
|    A32/i_5/i_22/CO                              FA_X1         Fall  3.7000 0.0710 0.0140             0.934334 1.6163   2.55063           1       100                    | 
|    A32/i_5/i_9/A3                               NOR3_X1       Fall  3.7000 0.0000 0.0140                      1.55272                                                   | 
|    A32/i_5/i_9/ZN                               NOR3_X1       Rise  3.7660 0.0660 0.0400             0.996172 2.63262  3.62879           2       100                    | 
|    A32/i_5/p_0                                                Rise  3.7660 0.0000                                                                         A             | 
|    A32/i_0_171/A1                               NOR2_X1       Rise  3.7660 0.0000 0.0400                      1.71447                                                   | 
|    A32/i_0_171/ZN                               NOR2_X1       Fall  3.8080 0.0420 0.0250             4.1666   14.1477  18.3143           9       100                    | 
|    A32/i_0_137/C1                               AOI222_X1     Fall  3.8080 0.0000 0.0250                      1.5329                                                    | 
|    A32/i_0_137/ZN                               AOI222_X1     Rise  3.9010 0.0930 0.0500             0.351376 1.70023  2.05161           1       100                    | 
|    A32/i_0_136/A                                INV_X1        Rise  3.9010 0.0000 0.0500                      1.70023                                                   | 
|    A32/i_0_136/ZN                               INV_X1        Fall  3.9090 0.0080 0.0110             0.23803  0.97463  1.21266           1       100                    | 
|    A32/Sum[25]                                                Fall  3.9090 0.0000                                                                                       | 
|    outRegS/D[25]                                              Fall  3.9090 0.0000                                                                                       | 
|    outRegS/i_0_27/A2                            AND2_X1       Fall  3.9090 0.0000 0.0110                      0.894119                                                  | 
|    outRegS/i_0_27/ZN                            AND2_X1       Fall  3.9400 0.0310 0.0080             0.265045 1.14029  1.40534           1       100                    | 
|    outRegS/Q_reg[25]/D                          DFF_X1        Fall  3.9400 0.0000 0.0080                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[25]/CK               DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0220 20.1700 | 
| data required time                        | 20.1700         | 
|                                           |                 | 
| data required time                        | 20.1700         | 
| data arrival time                         | -3.9400         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2300         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[5]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397  10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                       | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                       | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                      1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988 4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                      1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991 1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                      1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661  6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                       | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                         A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                      3.18586                                                   | 
|    A32/i_17/i_2/S                               HA_X1         Rise  3.4210 0.0520 0.0200             0.529922 0.77983  1.30975           1       100                    | 
|    A32/i_17/drc_ipo_c5/A                        CLKBUF_X1     Rise  3.4210 0.0000 0.0200                      0.77983                                                   | 
|    A32/i_17/drc_ipo_c5/Z                        CLKBUF_X1     Rise  3.5300 0.1090 0.0790             6.88703  26.1265  33.0135           12      100                    | 
|    A32/i_17/p_1[2]                                            Rise  3.5300 0.0000                                                                         A             | 
|    A32/i_0_540/A                                INV_X1        Rise  3.5320 0.0020 0.0790                      1.70023                                                   | 
|    A32/i_0_540/ZN                               INV_X1        Fall  3.5940 0.0620 0.0390             4.70047  19.9139  24.6143           11      100                    | 
|    A32/i_0_99/A3                                NOR3_X2       Fall  3.5940 0.0000 0.0390                      3.31987                                                   | 
|    A32/i_0_99/ZN                                NOR3_X2       Rise  3.7390 0.1450 0.1040             5.5836   19.4645  25.0481           12      100                    | 
|    A32/i_0_38/B2                                AOI22_X1      Rise  3.7440 0.0050 0.1040    0.0030            1.62303                                                   | 
|    A32/i_0_38/ZN                                AOI22_X1      Fall  3.7870 0.0430 0.0360             0.80049  3.1875   3.98799           2       100                    | 
|    A32/i_0_26/B2                                OAI21_X1      Fall  3.7870 0.0000 0.0360                      1.55833                                                   | 
|    A32/i_0_26/ZN                                OAI21_X1      Rise  3.8450 0.0580 0.0460             1.52895  3.27646  4.80541           2       100                    | 
|    A32/i_0_25/A2                                AOI22_X1      Rise  3.8450 0.0000 0.0460                      1.68975                                                   | 
|    A32/i_0_25/ZN                                AOI22_X1      Fall  3.8670 0.0220 0.0310             0.236066 1.6642   1.90027           1       100                    | 
|    A32/i_0_24/A2                                NAND2_X1      Fall  3.8670 0.0000 0.0310                      1.50228                                                   | 
|    A32/i_0_24/ZN                                NAND2_X1      Rise  3.8920 0.0250 0.0130             0.366767 0.97463  1.3414            1       100                    | 
|    A32/Sum[5]                                                 Rise  3.8920 0.0000                                                                                       | 
|    outRegS/D[5]                                               Rise  3.8920 0.0000                                                                                       | 
|    outRegS/i_0_7/A2                             AND2_X1       Rise  3.8920 0.0000 0.0130                      0.97463                                                   | 
|    outRegS/i_0_7/ZN                             AND2_X1       Rise  3.9230 0.0310 0.0110             0.245752 1.14029  1.38604           1       100                    | 
|    outRegS/Q_reg[5]/D                           DFF_X1        Rise  3.9230 0.0000 0.0110                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[5]/CK                DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.9230         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2360         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[1]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073    2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                         | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                        1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675    11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                         | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                         | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                        1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735    30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                                | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                        0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215   3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                         | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                         | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                        1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607   5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                        1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834    4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                        1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696    5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                        2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435   0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                        0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278    37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                        1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373     42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                        3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122    35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                        1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589    39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                        1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052    3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                        1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979   1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                        1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652   3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                        1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864   3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                        1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207    5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                        1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405   1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060              1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678    1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                        1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356   1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030              1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655   1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                        1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137    1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                        1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888   6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                        5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628    76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                        1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313   5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                         | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                         | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                        1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855   1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                        1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219   3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                        1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339   1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020              1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208   1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                        1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076   6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                        1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766   3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604   3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311   1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162   3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997   1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368   3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949    3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699    3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020              1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214   1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069    3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040              1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567   1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442    3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572   3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745   3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053   1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777   3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167   1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921   3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796    3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597   3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393   1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763   3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686   1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949   3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937   3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872   3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751   1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886     3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                        2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397    10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                         | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                         | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                         | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                        1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988   4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                        1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991   1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                        1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661    6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                         | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                           A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                        3.18586                                                   | 
|    A32/i_17/i_2/CO                              HA_X1         Rise  3.4170 0.0480 0.0140             0.340745   3.44779  3.78854           1       100                    | 
|    A32/i_17/i_3/B                               HA_X1         Rise  3.4170 0.0000 0.0140                        3.44779                                                   | 
|    A32/i_17/i_3/CO                              HA_X1         Rise  3.4560 0.0390 0.0140             0.625458   3.44779  4.07325           1       100                    | 
|    A32/i_17/i_4/B                               HA_X1         Rise  3.4560 0.0000 0.0140                        3.44779                                                   | 
|    A32/i_17/i_4/S                               HA_X1         Fall  3.4700 0.0140 0.0180             0.00731778 0.77983  0.787148          1       100                    | 
|    A32/i_17/spc__c7/A                           CLKBUF_X1     Fall  3.4700 0.0000 0.0180                        0.699202                                                  | 
|    A32/i_17/spc__c7/Z                           CLKBUF_X1     Fall  3.5680 0.0980 0.0600             3.77105    21.7221  25.4931           8       100                    | 
|    A32/i_17/p_1[4]                                            Fall  3.5680 0.0000                                                                           A             | 
|    A32/i_0_533/A1                               NOR3_X4       Fall  3.5690 0.0010 0.0600                        5.11236                                                   | 
|    A32/i_0_533/ZN                               NOR3_X4       Rise  3.6750 0.1060 0.0750             10.0002    22.2464  32.2466           14      100                    | 
|    A32/i_0_23/A2                                AND2_X1       Rise  3.6810 0.0060 0.0750    0.0030              0.97463                                                   | 
|    A32/i_0_23/ZN                                AND2_X1       Rise  3.7460 0.0650 0.0260             1.18461    8.25131  9.43592           5       100                    | 
|    A32/i_0_13/B2                                AOI21_X1      Rise  3.7460 0.0000 0.0260                        1.67685                                                   | 
|    A32/i_0_13/ZN                                AOI21_X1      Fall  3.7660 0.0200 0.0300             0.586759   1.70023  2.28699           1       100                    | 
|    A32/i_0_12/A                                 INV_X1        Fall  3.7660 0.0000 0.0300                        1.54936                                                   | 
|    A32/i_0_12/ZN                                INV_X1        Rise  3.7950 0.0290 0.0160             0.835566   3.37949  4.21506           2       100                    | 
|    A32/i_0_10/A2                                AOI22_X1      Rise  3.7950 0.0000 0.0160                        1.68975                                                   | 
|    A32/i_0_10/ZN                                AOI22_X1      Fall  3.8130 0.0180 0.0360             0.547478   1.67072  2.21819           1       100                    | 
|    A32/i_0_9/A                                  OAI21_X1      Fall  3.8130 0.0000 0.0360                        1.51857                                                   | 
|    A32/i_0_9/ZN                                 OAI21_X1      Rise  3.8450 0.0320 0.0230             0.428247   0.97463  1.40288           1       100                    | 
|    A32/Sum[1]                                                 Rise  3.8450 0.0000                                                                                         | 
|    outRegS/D[1]                                               Rise  3.8450 0.0000                                                                                         | 
|    outRegS/i_0_3/A2                             AND2_X1       Rise  3.8450 0.0000 0.0230                        0.97463                                                   | 
|    outRegS/i_0_3/ZN                             AND2_X1       Rise  3.8800 0.0350 0.0110             0.45993    1.14029  1.60022           1       100                    | 
|    outRegS/Q_reg[1]/D                           DFF_X1        Rise  3.8800 0.0000 0.0110                        1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[1]/CK                DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.8800         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2790         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[3]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073    2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                         | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                        1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675    11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                         | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                         | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                        1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735    30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                                | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                        0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215   3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                         | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                         | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                        1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607   5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                        1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834    4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                        1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696    5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                        2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435   0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                        0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278    37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                        1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373     42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                        3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122    35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                        1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589    39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                        1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052    3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                        1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979   1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                        1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652   3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                        1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864   3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                        1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207    5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                        1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405   1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060              1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678    1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                        1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356   1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030              1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655   1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                        1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137    1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                        1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888   6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                        5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628    76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                        1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313   5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                         | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                         | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                        1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855   1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                        1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219   3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                        1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339   1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020              1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208   1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                        1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076   6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                        1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766   3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604   3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311   1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162   3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997   1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368   3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949    3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699    3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020              1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214   1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069    3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040              1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567   1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442    3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572   3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745   3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053   1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777   3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167   1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921   3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796    3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597   3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393   1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763   3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686   1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949   3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937   3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872   3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751   1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886     3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                        2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397    10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                         | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                         | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                         | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                        1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988   4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                        1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991   1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                        1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661    6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                         | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                           A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                        3.18586                                                   | 
|    A32/i_17/i_2/CO                              HA_X1         Rise  3.4170 0.0480 0.0140             0.340745   3.44779  3.78854           1       100                    | 
|    A32/i_17/i_3/B                               HA_X1         Rise  3.4170 0.0000 0.0140                        3.44779                                                   | 
|    A32/i_17/i_3/CO                              HA_X1         Rise  3.4560 0.0390 0.0140             0.625458   3.44779  4.07325           1       100                    | 
|    A32/i_17/i_4/B                               HA_X1         Rise  3.4560 0.0000 0.0140                        3.44779                                                   | 
|    A32/i_17/i_4/S                               HA_X1         Fall  3.4700 0.0140 0.0180             0.00731778 0.77983  0.787148          1       100                    | 
|    A32/i_17/spc__c7/A                           CLKBUF_X1     Fall  3.4700 0.0000 0.0180                        0.699202                                                  | 
|    A32/i_17/spc__c7/Z                           CLKBUF_X1     Fall  3.5680 0.0980 0.0600             3.77105    21.7221  25.4931           8       100                    | 
|    A32/i_17/p_1[4]                                            Fall  3.5680 0.0000                                                                           A             | 
|    A32/i_0_533/A1                               NOR3_X4       Fall  3.5690 0.0010 0.0600                        5.11236                                                   | 
|    A32/i_0_533/ZN                               NOR3_X4       Rise  3.6750 0.1060 0.0750             10.0002    22.2464  32.2466           14      100                    | 
|    A32/i_0_23/A2                                AND2_X1       Rise  3.6810 0.0060 0.0750    0.0030              0.97463                                                   | 
|    A32/i_0_23/ZN                                AND2_X1       Rise  3.7460 0.0650 0.0260             1.18461    8.25131  9.43592           5       100                    | 
|    A32/i_0_18/B2                                AOI22_X1      Rise  3.7460 0.0000 0.0260                        1.62303                                                   | 
|    A32/i_0_18/ZN                                AOI22_X1      Fall  3.7770 0.0310 0.0400             1.0768     3.18877  4.26557           2       100                    | 
|    A32/i_0_17/B2                                OAI221_X1     Fall  3.7770 0.0000 0.0400                        1.54352                                                   | 
|    A32/i_0_17/ZN                                OAI221_X1     Rise  3.8380 0.0610 0.0350             0.376176   0.97463  1.35081           1       100                    | 
|    A32/Sum[3]                                                 Rise  3.8380 0.0000                                                                                         | 
|    outRegS/D[3]                                               Rise  3.8380 0.0000                                                                                         | 
|    outRegS/i_0_5/A2                             AND2_X1       Rise  3.8380 0.0000 0.0350                        0.97463                                                   | 
|    outRegS/i_0_5/ZN                             AND2_X1       Rise  3.8750 0.0370 0.0110             0.271645   1.14029  1.41193           1       100                    | 
|    outRegS/Q_reg[3]/D                           DFF_X1        Rise  3.8750 0.0000 0.0110                        1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[3]/CK                DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.8750         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2840         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[0]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073    2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                         | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                        1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675    11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                         | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                         | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                        1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735    30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                                | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                        0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215   3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                         | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                         | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                        1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607   5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                        1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834    4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                        1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696    5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                        2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435   0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                        0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278    37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                        1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373     42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                        3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122    35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                        1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589    39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                        1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052    3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                        1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979   1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                        1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652   3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                        1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864   3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                        1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207    5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                        1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405   1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060              1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678    1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                        1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356   1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030              1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655   1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                        1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137    1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                        1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888   6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                        5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628    76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                        1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313   5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                         | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                         | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                        1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855   1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                        1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219   3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                        1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339   1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020              1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208   1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                        1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076   6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                        1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766   3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604   3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311   1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162   3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997   1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368   3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949    3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699    3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020              1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214   1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069    3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040              1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567   1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442    3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572   3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745   3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053   1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777   3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167   1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921   3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796    3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597   3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393   1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763   3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686   1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949   3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937   3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872   3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751   1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886     3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                        2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397    10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                         | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                         | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                         | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                        1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988   4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                        1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991   1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                        1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661    6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                         | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                           A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                        3.18586                                                   | 
|    A32/i_17/i_2/CO                              HA_X1         Rise  3.4170 0.0480 0.0140             0.340745   3.44779  3.78854           1       100                    | 
|    A32/i_17/i_3/B                               HA_X1         Rise  3.4170 0.0000 0.0140                        3.44779                                                   | 
|    A32/i_17/i_3/CO                              HA_X1         Rise  3.4560 0.0390 0.0140             0.625458   3.44779  4.07325           1       100                    | 
|    A32/i_17/i_4/B                               HA_X1         Rise  3.4560 0.0000 0.0140                        3.44779                                                   | 
|    A32/i_17/i_4/S                               HA_X1         Fall  3.4700 0.0140 0.0180             0.00731778 0.77983  0.787148          1       100                    | 
|    A32/i_17/spc__c7/A                           CLKBUF_X1     Fall  3.4700 0.0000 0.0180                        0.699202                                                  | 
|    A32/i_17/spc__c7/Z                           CLKBUF_X1     Fall  3.5680 0.0980 0.0600             3.77105    21.7221  25.4931           8       100                    | 
|    A32/i_17/p_1[4]                                            Fall  3.5680 0.0000                                                                           A             | 
|    A32/i_0_533/A1                               NOR3_X4       Fall  3.5690 0.0010 0.0600                        5.11236                                                   | 
|    A32/i_0_533/ZN                               NOR3_X4       Rise  3.6750 0.1060 0.0750             10.0002    22.2464  32.2466           14      100                    | 
|    A32/i_0_23/A2                                AND2_X1       Rise  3.6810 0.0060 0.0750    0.0030              0.97463                                                   | 
|    A32/i_0_23/ZN                                AND2_X1       Rise  3.7460 0.0650 0.0260             1.18461    8.25131  9.43592           5       100                    | 
|    A32/i_0_13/B2                                AOI21_X1      Rise  3.7460 0.0000 0.0260                        1.67685                                                   | 
|    A32/i_0_13/ZN                                AOI21_X1      Fall  3.7660 0.0200 0.0300             0.586759   1.70023  2.28699           1       100                    | 
|    A32/i_0_12/A                                 INV_X1        Fall  3.7660 0.0000 0.0300                        1.54936                                                   | 
|    A32/i_0_12/ZN                                INV_X1        Rise  3.7950 0.0290 0.0160             0.835566   3.37949  4.21506           2       100                    | 
|    A32/i_0_8/A2                                 AOI22_X1      Rise  3.7950 0.0000 0.0160                        1.68975                                                   | 
|    A32/i_0_8/ZN                                 AOI22_X1      Fall  3.8130 0.0180 0.0360             0.568671   1.70023  2.2689            1       100                    | 
|    A32/i_0_7/A                                  INV_X1        Fall  3.8130 0.0000 0.0360                        1.54936                                                   | 
|    A32/i_0_7/ZN                                 INV_X1        Rise  3.8330 0.0200 0.0110             0.241472   0.97463  1.2161            1       100                    | 
|    A32/Sum[0]                                                 Rise  3.8330 0.0000                                                                                         | 
|    outRegS/D[0]                                               Rise  3.8330 0.0000                                                                                         | 
|    outRegS/i_0_2/A2                             AND2_X1       Rise  3.8330 0.0000 0.0110                        0.97463                                                   | 
|    outRegS/i_0_2/ZN                             AND2_X1       Rise  3.8650 0.0320 0.0110             0.540616   1.14029  1.68091           1       100                    | 
|    outRegS/Q_reg[0]/D                           DFF_X1        Rise  3.8650 0.0000 0.0110                        1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[0]/CK                DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.8650         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.2940         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[2]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.1000             1.55073    2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                                     Rise  0.0000 0.0000                                                                                         | 
|    outRegO/CTS_L1_c_tid1_2/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.1000                        1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z                    CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675    11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                                     Rise  0.0730 0.0000                                                                                         | 
|    inRegA/clk_CTS_1_PP_0                                      Rise  0.0730 0.0000                                                                                         | 
|    inRegA/clk_gate_Q_reg/CK                     CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                        1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK                    CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735    30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                                | 
|    inRegA/Q_reg[24]/CK                          DFF_X1        Rise  0.2360 0.0020 0.1310                        0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                           DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215   3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                               Rise  0.3480 0.0000                                                                                         | 
|    A32/A[24]                                                  Rise  0.3480 0.0000                                                                                         | 
|    A32/i_0_516/A                                INV_X1        Rise  0.3480 0.0000 0.0130                        1.70023                                                   | 
|    A32/i_0_516/ZN                               INV_X1        Fall  0.3620 0.0140 0.0080             0.523607   5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                               NOR2_X1       Fall  0.3620 0.0000 0.0080                        1.56385                                                   | 
|    A32/i_0_633/ZN                               NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834    4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                                AOI21_X1      Rise  0.4120 0.0000 0.0350                        1.62635                                                   | 
|    A32/i_0_630/ZN                               AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696    5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                                XOR2_X1       Fall  0.4400 0.0000 0.0180                        2.41145                                                   | 
|    A32/i_0_617/Z                                XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435   0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                             CLKBUF_X1     Fall  0.4970 0.0000 0.0120                        0.699202                                                  | 
|    A32/drc_ipo_c4/Z                             CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278    37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                                INV_X1        Fall  0.6560 0.0030 0.1130                        1.54936                                                   | 
|    A32/i_0_616/ZN                               INV_X1        Rise  0.8440 0.1880 0.1230             9.5373     42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                               OAI21_X2      Rise  0.8440 0.0000 0.1230                        3.32894                                                   | 
|    A32/i_0_713/ZN                               OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122    35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                                INV_X1        Fall  0.9490 0.0040 0.0630                        1.54936                                                   | 
|    A32/i_0_710/ZN                               INV_X1        Rise  1.1050 0.1560 0.1160             9.98589    39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                               OAI22_X1      Rise  1.1070 0.0020 0.1160                        1.61561                                                   | 
|    A32/i_0_488/ZN                               OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052    3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                               NAND2_X1      Fall  1.1540 0.0000 0.0350                        1.50228                                                   | 
|    A32/i_0_487/ZN                               NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979   1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                                OAI21_X1      Rise  1.1830 0.0000 0.0150                        1.67072                                                   | 
|    A32/i_0_485/ZN                               OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652   3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                               AOI222_X1     Fall  1.2080 0.0000 0.0140                        1.50088                                                   | 
|    A32/i_0_479/ZN                               AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864   3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                                INV_X1        Rise  1.3230 0.0000 0.0660                        1.70023                                                   | 
|    A32/i_0_478/ZN                               INV_X1        Fall  1.3490 0.0260 0.0210             1.66207    5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                               AOI222_X1     Fall  1.3490 0.0000 0.0210                        1.40277                                                   | 
|    A32/i_0_266/ZN                               AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405   1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                                OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060              1.63022                                                   | 
|    A32/i_0_265/ZN                               OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678    1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                                AOI221_X1     Fall  1.4650 0.0000 0.0350                        1.49739                                                   | 
|    A32/i_0_264/ZN                               AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356   1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                                OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030              1.65728                                                   | 
|    A32/i_0_263/ZN                               OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655   1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                                AOI221_X1     Fall  1.5910 0.0000 0.0270                        1.49739                                                   | 
|    A32/i_0_262/ZN                               AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137    1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                                OAI221_X1     Rise  1.6710 0.0000 0.0440                        1.63022                                                   | 
|    A32/i_0_261/ZN                               OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888   6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                               OAI21_X4      Fall  1.7280 0.0000 0.0400                        5.55605                                                   | 
|    A32/i_0_246/ZN                               OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628    76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                               AOI21_X1      Rise  1.8880 0.0110 0.1180                        1.67685                                                   | 
|    A32/i_0_172/ZN                               AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313   5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                         Fall  1.9320 0.0000                                                                                         | 
|    A32/CLA_dut/cla1/a[1]                                      Fall  1.9320 0.0000                                                                                         | 
|    A32/CLA_dut/cla1/i_0_13/A2                   NOR2_X1       Fall  1.9320 0.0000 0.0320                        1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN                   NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855   1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1                   OAI21_X1      Rise  1.9710 0.0000 0.0240                        1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN                   OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219   3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A                     AOI21_X1      Fall  1.9960 0.0000 0.0150                        1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN                    AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339   1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A                     INV_X1        Rise  2.0440 0.0020 0.0260    0.0020              1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN                    INV_X1        Fall  2.0550 0.0110 0.0080             0.845208   1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A                     OAI21_X1      Fall  2.0550 0.0000 0.0080                        1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN                    OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076   6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2                    AOI21_X1      Rise  2.0870 0.0000 0.0430                        1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN                    AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766   3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                                      Fall  2.1160 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_4_cla/cin                              Fall  2.1160 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1          AOI22_X1      Fall  2.1160 0.0000 0.0160                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN          AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604   3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A           INV_X1        Rise  2.1730 0.0000 0.0370                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN          INV_X1        Fall  2.1850 0.0120 0.0100             0.745311   1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1          AOI22_X1      Fall  2.1850 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN          AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162   3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A            INV_X1        Rise  2.2420 0.0000 0.0390                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN           INV_X1        Fall  2.2530 0.0110 0.0100             0.430997   1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1           AOI22_X1      Fall  2.2530 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN           AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368   3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1           OAI21_X1      Rise  2.3090 0.0000 0.0380                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN           OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949    3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                             Fall  2.3370 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_8_cla/cin                              Fall  2.3370 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1          AOI22_X1      Fall  2.3370 0.0000 0.0180                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN          AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699    3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A           INV_X1        Rise  2.4020 0.0020 0.0410    0.0020              1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN          INV_X1        Fall  2.4130 0.0110 0.0110             0.410214   1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1          AOI22_X1      Fall  2.4130 0.0000 0.0110                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN          AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069    3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A            INV_X1        Rise  2.4770 0.0040 0.0410    0.0040              1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN           INV_X1        Fall  2.4880 0.0110 0.0100             0.256567   1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1           AOI22_X1      Fall  2.4880 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN           AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442    3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1           OAI21_X1      Rise  2.5470 0.0000 0.0410                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN           OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572   3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                             Fall  2.5770 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_12_cla/cin                             Fall  2.5770 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1         AOI22_X1      Fall  2.5770 0.0000 0.0180                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN         AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745   3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A          INV_X1        Rise  2.6370 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN         INV_X1        Fall  2.6470 0.0100 0.0100             0.199053   1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1         AOI22_X1      Fall  2.6470 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN         AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777   3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A           INV_X1        Rise  2.7030 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN          INV_X1        Fall  2.7140 0.0110 0.0100             0.285167   1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1          AOI22_X1      Fall  2.7140 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN          AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921   3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1          OAI21_X1      Rise  2.7690 0.0000 0.0370                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN          OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796    3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                            Fall  2.7960 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_16_cla/cin                             Fall  2.7960 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1         AOI22_X1      Fall  2.7960 0.0000 0.0170                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN         AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597   3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A          INV_X1        Rise  2.8550 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN         INV_X1        Fall  2.8650 0.0100 0.0100             0.195393   1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1         AOI22_X1      Fall  2.8650 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN         AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763   3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A           INV_X1        Rise  2.9210 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN          INV_X1        Fall  2.9310 0.0100 0.0100             0.266686   1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1          AOI22_X1      Fall  2.9310 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN          AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949   3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1          OAI21_X1      Rise  2.9860 0.0000 0.0370                        1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN          OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937   3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                            Fall  3.0140 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_20_cla/cin                             Fall  3.0140 0.0000                                                                                         | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1         AOI22_X1      Fall  3.0140 0.0000 0.0170                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN         AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872   3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A          INV_X1        Rise  3.0730 0.0000 0.0380                        1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN         INV_X1        Fall  3.0840 0.0110 0.0100             0.286751   1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1         AOI22_X1      Fall  3.0840 0.0000 0.0100                        1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN         AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886     3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A           XNOR2_X1      Rise  3.1390 0.0000 0.0370                        2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN          XNOR2_X1      Fall  3.1890 0.0500 0.0310             3.32397    10.1488  13.4727           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                          Fall  3.1890 0.0000                                                                                         | 
|    A32/CLA_dut/sum[22]                                        Fall  3.1890 0.0000                                                                                         | 
|    A32/count_leading_zeros_instance/valueIn[22]               Fall  3.1890 0.0000                                                                                         | 
|    A32/count_leading_zeros_instance/i_0_40/A1   NOR4_X1       Fall  3.1890 0.0000 0.0310                        1.34349                                                   | 
|    A32/count_leading_zeros_instance/i_0_40/ZN   NOR4_X1       Rise  3.2800 0.0910 0.0740             0.769988   4.26409  5.03407           3       100                    | 
|    A32/count_leading_zeros_instance/i_0_39/A    INV_X1        Rise  3.2800 0.0000 0.0740                        1.70023                                                   | 
|    A32/count_leading_zeros_instance/i_0_39/ZN   INV_X1        Fall  3.2900 0.0100 0.0160             0.269991   1.62635  1.89634           1       100                    | 
|    A32/count_leading_zeros_instance/i_0_35/A    AOI21_X1      Fall  3.2900 0.0000 0.0160                        1.53534                                                   | 
|    A32/count_leading_zeros_instance/i_0_35/ZN   AOI21_X1      Rise  3.3690 0.0790 0.0550             2.37661    6.42196  8.79857           3       100                    | 
|    A32/count_leading_zeros_instance/result[2]                 Rise  3.3690 0.0000                                                                                         | 
|    A32/i_17/p_0[2]                                            Rise  3.3690 0.0000                                                                           A             | 
|    A32/i_17/i_2/A                               HA_X1         Rise  3.3690 0.0000 0.0550                        3.18586                                                   | 
|    A32/i_17/i_2/CO                              HA_X1         Rise  3.4170 0.0480 0.0140             0.340745   3.44779  3.78854           1       100                    | 
|    A32/i_17/i_3/B                               HA_X1         Rise  3.4170 0.0000 0.0140                        3.44779                                                   | 
|    A32/i_17/i_3/CO                              HA_X1         Rise  3.4560 0.0390 0.0140             0.625458   3.44779  4.07325           1       100                    | 
|    A32/i_17/i_4/B                               HA_X1         Rise  3.4560 0.0000 0.0140                        3.44779                                                   | 
|    A32/i_17/i_4/S                               HA_X1         Fall  3.4700 0.0140 0.0180             0.00731778 0.77983  0.787148          1       100                    | 
|    A32/i_17/spc__c7/A                           CLKBUF_X1     Fall  3.4700 0.0000 0.0180                        0.699202                                                  | 
|    A32/i_17/spc__c7/Z                           CLKBUF_X1     Fall  3.5680 0.0980 0.0600             3.77105    21.7221  25.4931           8       100                    | 
|    A32/i_17/p_1[4]                                            Fall  3.5680 0.0000                                                                           A             | 
|    A32/i_0_533/A1                               NOR3_X4       Fall  3.5690 0.0010 0.0600                        5.11236                                                   | 
|    A32/i_0_533/ZN                               NOR3_X4       Rise  3.6750 0.1060 0.0750             10.0002    22.2464  32.2466           14      100                    | 
|    A32/i_0_23/A2                                AND2_X1       Rise  3.6810 0.0060 0.0750    0.0030              0.97463                                                   | 
|    A32/i_0_23/ZN                                AND2_X1       Rise  3.7460 0.0650 0.0260             1.18461    8.25131  9.43592           5       100                    | 
|    A32/i_0_18/B2                                AOI22_X1      Rise  3.7460 0.0000 0.0260                        1.62303                                                   | 
|    A32/i_0_18/ZN                                AOI22_X1      Fall  3.7770 0.0310 0.0400             1.0768     3.18877  4.26557           2       100                    | 
|    A32/i_0_14/C2                                OAI221_X1     Fall  3.7770 0.0000 0.0400                        1.58335                                                   | 
|    A32/i_0_14/ZN                                OAI221_X1     Rise  3.8200 0.0430 0.0340             0.168774   0.97463  1.1434            1       100                    | 
|    A32/Sum[2]                                                 Rise  3.8200 0.0000                                                                                         | 
|    outRegS/D[2]                                               Rise  3.8200 0.0000                                                                                         | 
|    outRegS/i_0_4/A2                             AND2_X1       Rise  3.8200 0.0000 0.0340                        0.97463                                                   | 
|    outRegS/i_0_4/ZN                             AND2_X1       Rise  3.8570 0.0370 0.0110             0.397386   1.14029  1.53768           1       100                    | 
|    outRegS/Q_reg[2]/D                           DFF_X1        Rise  3.8570 0.0000 0.0110                        1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[2]/CK                DFF_X1        Rise  0.1920 0.0040 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1920 20.1920 | 
| library setup check                       | -0.0330 20.1590 | 
| data required time                        | 20.1590         | 
|                                           |                 | 
| data required time                        | 20.1590         | 
| data arrival time                         | -3.8570         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.3020         | 
---------------------------------------------------------------


 Timing Path to outRegO/Q_reg[0]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegO/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                             Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z            CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                             Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                              Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK             CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK            CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                                      | 
|    inRegA/Q_reg[24]/CK                  DFF_X1        Rise  0.2360 0.0020 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q                   DFF_X1        Rise  0.3480 0.1120 0.0130             0.962215 3.28424  4.24646           2       100      F             | 
|    inRegA/Q[24]                                       Rise  0.3480 0.0000                                                                                       | 
|    A32/A[24]                                          Rise  0.3480 0.0000                                                                                       | 
|    A32/i_0_516/A                        INV_X1        Rise  0.3480 0.0000 0.0130                      1.70023                                                   | 
|    A32/i_0_516/ZN                       INV_X1        Fall  0.3620 0.0140 0.0080             0.523607 5.01794  5.54155           3       100                    | 
|    A32/i_0_633/A2                       NOR2_X1       Fall  0.3620 0.0000 0.0080                      1.56385                                                   | 
|    A32/i_0_633/ZN                       NOR2_X1       Rise  0.4120 0.0500 0.0350             1.02834  4.96718  5.99552           3       100                    | 
|    A32/i_0_630/A                        AOI21_X1      Rise  0.4120 0.0000 0.0350                      1.62635                                                   | 
|    A32/i_0_630/ZN                       AOI21_X1      Fall  0.4400 0.0280 0.0180             1.23696  5.78854  7.0255            3       100                    | 
|    A32/i_0_617/B                        XOR2_X1       Fall  0.4400 0.0000 0.0180                      2.41145                                                   | 
|    A32/i_0_617/Z                        XOR2_X1       Fall  0.4970 0.0570 0.0120             0.296435 0.77983  1.07626           1       100                    | 
|    A32/drc_ipo_c4/A                     CLKBUF_X1     Fall  0.4970 0.0000 0.0120                      0.699202                                                  | 
|    A32/drc_ipo_c4/Z                     CLKBUF_X1     Fall  0.6530 0.1560 0.1130             10.9278  37.7793  48.7071           23      100                    | 
|    A32/i_0_616/A                        INV_X1        Fall  0.6560 0.0030 0.1130                      1.54936                                                   | 
|    A32/i_0_616/ZN                       INV_X1        Rise  0.8440 0.1880 0.1230             9.5373   42.442   51.9793           25      100                    | 
|    A32/i_0_713/B2                       OAI21_X2      Rise  0.8440 0.0000 0.1230                      3.32894                                                   | 
|    A32/i_0_713/ZN                       OAI21_X2      Fall  0.9450 0.1010 0.0630             9.05122  35.9135  44.9647           22      100                    | 
|    A32/i_0_710/A                        INV_X1        Fall  0.9490 0.0040 0.0630                      1.54936                                                   | 
|    A32/i_0_710/ZN                       INV_X1        Rise  1.1050 0.1560 0.1160             9.98589  39.559   49.5449           24      100                    | 
|    A32/i_0_488/B2                       OAI22_X1      Rise  1.1070 0.0020 0.1160                      1.61561                                                   | 
|    A32/i_0_488/ZN                       OAI22_X1      Fall  1.1540 0.0470 0.0350             1.18052  3.3112   4.49172           2       100                    | 
|    A32/i_0_487/A2                       NAND2_X1      Fall  1.1540 0.0000 0.0350                      1.50228                                                   | 
|    A32/i_0_487/ZN                       NAND2_X1      Rise  1.1830 0.0290 0.0150             0.548979 1.67072  2.2197            1       100                    | 
|    A32/i_0_485/A                        OAI21_X1      Rise  1.1830 0.0000 0.0150                      1.67072                                                   | 
|    A32/i_0_485/ZN                       OAI21_X1      Fall  1.2080 0.0250 0.0140             0.776652 3.28198  4.05863           2       100                    | 
|    A32/i_0_479/C2                       AOI222_X1     Fall  1.2080 0.0000 0.0140                      1.50088                                                   | 
|    A32/i_0_479/ZN                       AOI222_X1     Rise  1.3230 0.1150 0.0660             0.994864 3.28185  4.27671           2       100                    | 
|    A32/i_0_478/A                        INV_X1        Rise  1.3230 0.0000 0.0660                      1.70023                                                   | 
|    A32/i_0_478/ZN                       INV_X1        Fall  1.3490 0.0260 0.0210             1.66207  5.55633  7.21841           3       100                    | 
|    A32/i_0_266/A1                       AOI222_X1     Fall  1.3490 0.0000 0.0210                      1.40277                                                   | 
|    A32/i_0_266/ZN                       AOI222_X1     Rise  1.4090 0.0600 0.0500             0.496405 1.63022  2.12663           1       100                    | 
|    A32/i_0_265/A                        OAI221_X1     Rise  1.4150 0.0060 0.0500    0.0060            1.63022                                                   | 
|    A32/i_0_265/ZN                       OAI221_X1     Fall  1.4650 0.0500 0.0350             2.35678  1.67753  4.03431           1       100                    | 
|    A32/i_0_264/A                        AOI221_X1     Fall  1.4650 0.0000 0.0350                      1.49739                                                   | 
|    A32/i_0_264/ZN                       AOI221_X1     Rise  1.5530 0.0880 0.0480             0.970356 1.65728  2.62763           1       100                    | 
|    A32/i_0_263/B                        OAI211_X1     Rise  1.5560 0.0030 0.0480    0.0030            1.65728                                                   | 
|    A32/i_0_263/ZN                       OAI211_X1     Fall  1.5910 0.0350 0.0270             0.328655 1.67753  2.00618           1       100                    | 
|    A32/i_0_262/A                        AOI221_X1     Fall  1.5910 0.0000 0.0270                      1.49739                                                   | 
|    A32/i_0_262/ZN                       AOI221_X1     Rise  1.6710 0.0800 0.0440             0.40137  1.63022  2.03159           1       100                    | 
|    A32/i_0_261/A                        OAI221_X1     Rise  1.6710 0.0000 0.0440                      1.63022                                                   | 
|    A32/i_0_261/ZN                       OAI221_X1     Fall  1.7280 0.0570 0.0400             0.367888 6.35155  6.71944           1       100                    | 
|    A32/i_0_246/B1                       OAI21_X4      Fall  1.7280 0.0000 0.0400                      5.55605                                                   | 
|    A32/i_0_246/ZN                       OAI21_X4      Rise  1.8770 0.1490 0.1180             16.2628  76.5469  92.8098           46      100                    | 
|    A32/i_0_172/B2                       AOI21_X1      Rise  1.8880 0.0110 0.1180                      1.67685                                                   | 
|    A32/i_0_172/ZN                       AOI21_X1      Fall  1.9320 0.0440 0.0320             0.996313 5.727    6.72331           3       100                    | 
|    A32/CLA_dut/in1[1]                                 Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/a[1]                              Fall  1.9320 0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_13/A2           NOR2_X1       Fall  1.9320 0.0000 0.0320                      1.56385                                                   | 
|    A32/CLA_dut/cla1/i_0_13/ZN           NOR2_X1       Rise  1.9710 0.0390 0.0240             0.418855 1.66205  2.08091           1       100                    | 
|    A32/CLA_dut/cla1/i_0_10/B1           OAI21_X1      Rise  1.9710 0.0000 0.0240                      1.66205                                                   | 
|    A32/CLA_dut/cla1/i_0_10/ZN           OAI21_X1      Fall  1.9960 0.0250 0.0150             0.790219 3.85911  4.64932           2       100                    | 
|    A32/CLA_dut/cla1/i_0_9/A             AOI21_X1      Fall  1.9960 0.0000 0.0150                      1.53534                                                   | 
|    A32/CLA_dut/cla1/i_0_9/ZN            AOI21_X1      Rise  2.0420 0.0460 0.0260             0.741339 1.70023  2.44157           1       100                    | 
|    A32/CLA_dut/cla1/i_0_8/A             INV_X1        Rise  2.0440 0.0020 0.0260    0.0020            1.70023                                                   | 
|    A32/CLA_dut/cla1/i_0_8/ZN            INV_X1        Fall  2.0550 0.0110 0.0080             0.845208 1.67072  2.51592           1       100                    | 
|    A32/CLA_dut/cla1/i_0_7/A             OAI21_X1      Fall  2.0550 0.0000 0.0080                      1.51857                                                   | 
|    A32/CLA_dut/cla1/i_0_7/ZN            OAI21_X1      Rise  2.0870 0.0320 0.0430             0.365076 6.51379  6.87887           2       100                    | 
|    A32/CLA_dut/cla1/i_0_0/B2            AOI21_X1      Rise  2.0870 0.0000 0.0430                      1.67685                                                   | 
|    A32/CLA_dut/cla1/i_0_0/ZN            AOI21_X1      Fall  2.1160 0.0290 0.0160             0.870766 3.81615  4.68692           2       100                    | 
|    A32/CLA_dut/cla1/cout                              Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/cin                      Fall  2.1160 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/B1  AOI22_X1      Fall  2.1160 0.0000 0.0160                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_13/ZN  AOI22_X1      Rise  2.1730 0.0570 0.0370             0.379604 3.93298  4.31259           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/A   INV_X1        Rise  2.1730 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_12/ZN  INV_X1        Fall  2.1850 0.0120 0.0100             0.745311 1.58401  2.32932           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/B1  AOI22_X1      Fall  2.1850 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN  AOI22_X1      Rise  2.2420 0.0570 0.0390             0.752162 3.93298  4.68515           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/A    INV_X1        Rise  2.2420 0.0000 0.0390                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_9/ZN   INV_X1        Fall  2.2530 0.0110 0.0100             0.430997 1.58401  2.01501           1       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/B1   AOI22_X1      Fall  2.2530 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_7/ZN   AOI22_X1      Rise  2.3090 0.0560 0.0380             0.727368 3.89419  4.62156           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/B1   OAI21_X1      Rise  2.3090 0.0000 0.0380                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN   OAI21_X1      Fall  2.3370 0.0280 0.0180             0.66949  3.81615  4.48564           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                     Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                      Fall  2.3370 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/B1  AOI22_X1      Fall  2.3370 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN  AOI22_X1      Rise  2.4000 0.0630 0.0410             1.27699  3.93298  5.20998           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/A   INV_X1        Rise  2.4020 0.0020 0.0410    0.0020            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_12/ZN  INV_X1        Fall  2.4130 0.0110 0.0110             0.410214 1.58401  1.99422           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/B1  AOI22_X1      Fall  2.4130 0.0000 0.0110                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_10/ZN  AOI22_X1      Rise  2.4730 0.0600 0.0410             1.27069  3.93298  5.20368           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/A    INV_X1        Rise  2.4770 0.0040 0.0410    0.0040            1.70023                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_9/ZN   INV_X1        Fall  2.4880 0.0110 0.0100             0.256567 1.58401  1.84058           1       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/B1   AOI22_X1      Fall  2.4880 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN   AOI22_X1      Rise  2.5470 0.0590 0.0410             1.32442  3.89419  5.21862           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/B1   OAI21_X1      Rise  2.5470 0.0000 0.0410                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_0/ZN   OAI21_X1      Fall  2.5770 0.0300 0.0180             0.849572 3.81615  4.66573           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/cout                     Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/cin                     Fall  2.5770 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/B1 AOI22_X1      Fall  2.5770 0.0000 0.0180                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN AOI22_X1      Rise  2.6370 0.0600 0.0380             0.694745 3.93298  4.62773           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/A  INV_X1        Rise  2.6370 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_12/ZN INV_X1        Fall  2.6470 0.0100 0.0100             0.199053 1.58401  1.78306           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/B1 AOI22_X1      Fall  2.6470 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_10/ZN AOI22_X1      Rise  2.7030 0.0560 0.0380             0.619777 3.93298  4.55276           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/A   INV_X1        Rise  2.7030 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_9/ZN  INV_X1        Fall  2.7140 0.0110 0.0100             0.285167 1.58401  1.86918           1       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/B1  AOI22_X1      Fall  2.7140 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN  AOI22_X1      Rise  2.7690 0.0550 0.0370             0.456921 3.89419  4.35112           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/B1  OAI21_X1      Rise  2.7690 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN  OAI21_X1      Fall  2.7960 0.0270 0.0170             0.44796  3.81615  4.26411           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                    Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                     Fall  2.7960 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/B1 AOI22_X1      Fall  2.7960 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN AOI22_X1      Rise  2.8550 0.0590 0.0380             0.711597 3.93298  4.64458           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/A  INV_X1        Rise  2.8550 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_12/ZN INV_X1        Fall  2.8650 0.0100 0.0100             0.195393 1.58401  1.7794            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/B1 AOI22_X1      Fall  2.8650 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_10/ZN AOI22_X1      Rise  2.9210 0.0560 0.0380             0.680763 3.93298  4.61375           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/A   INV_X1        Rise  2.9210 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_9/ZN  INV_X1        Fall  2.9310 0.0100 0.0100             0.266686 1.58401  1.8507            1       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/B1  AOI22_X1      Fall  2.9310 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_7/ZN  AOI22_X1      Rise  2.9860 0.0550 0.0370             0.437949 3.89419  4.33214           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/B1  OAI21_X1      Rise  2.9860 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_0/ZN  OAI21_X1      Fall  3.0140 0.0280 0.0170             0.495937 3.81615  4.31209           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/cout                    Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/cin                     Fall  3.0140 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/B1 AOI22_X1      Fall  3.0140 0.0000 0.0170                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN AOI22_X1      Rise  3.0730 0.0590 0.0380             0.522872 3.93298  4.45586           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/A  INV_X1        Rise  3.0730 0.0000 0.0380                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_12/ZN INV_X1        Fall  3.0840 0.0110 0.0100             0.286751 1.58401  1.87076           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/B1 AOI22_X1      Fall  3.0840 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN AOI22_X1      Rise  3.1390 0.0550 0.0370             0.3886   3.93298  4.32158           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_9/A   INV_X1        Rise  3.1390 0.0000 0.0370                      1.70023                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_9/ZN  INV_X1        Fall  3.1500 0.0110 0.0100             0.302186 1.58401  1.8862            1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_7/B1  AOI22_X1      Fall  3.1500 0.0000 0.0100                      1.55298                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_7/ZN  AOI22_X1      Rise  3.2050 0.0550 0.0370             0.446335 3.89419  4.34053           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_0/B1  OAI21_X1      Rise  3.2050 0.0000 0.0370                      1.66205                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_0/ZN  OAI21_X1      Fall  3.2280 0.0230 0.0160             0.442283 2.41145  2.85374           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/cout                    Fall  3.2280 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_24_cla/cin                     Fall  3.2280 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_24_cla/i_0_0/B   XOR2_X1       Fall  3.2280 0.0000 0.0160                      2.41145                                                   | 
|    A32/CLA_dut/genblk1_24_cla/i_0_0/Z   XOR2_X1       Rise  3.3090 0.0810 0.0640             2.20222  8.6885   10.8907           4       100                    | 
|    A32/CLA_dut/genblk1_24_cla/sum[0]                  Rise  3.3090 0.0000                                                                                       | 
|    A32/CLA_dut/sum[24]                                Rise  3.3090 0.0000                                                                                       | 
|    A32/i_0_240/A1                       NAND4_X1      Rise  3.3090 0.0000 0.0640                      1.52136                                                   | 
|    A32/i_0_240/ZN                       NAND4_X1      Fall  3.3580 0.0490 0.0310             1.30084  2.61617  3.91701           2       100                    | 
|    A32/i_0_239/A2                       NOR2_X1       Fall  3.3580 0.0000 0.0310                      1.56385                                                   | 
|    A32/i_0_239/ZN                       NOR2_X1       Rise  3.4010 0.0430 0.0260             1.25959  1.70023  2.95982           1       100                    | 
|    A32/overflow                                       Rise  3.4010 0.0000                                                                                       | 
|    outRegO/D[0]                                       Rise  3.4010 0.0000                                                                                       | 
|    outRegO/i_0_2/A                      INV_X1        Rise  3.4030 0.0020 0.0260    0.0020            1.70023                                                   | 
|    outRegO/i_0_2/ZN                     INV_X1        Fall  3.4150 0.0120 0.0090             1.01774  1.6552   2.67295           1       100                    | 
|    outRegO/i_0_0/C1                     AOI211_X1     Fall  3.4150 0.0000 0.0090                      1.40282                                                   | 
|    outRegO/i_0_0/ZN                     AOI211_X1     Rise  3.4520 0.0370 0.0450             0.449352 1.14029  1.58964           1       100                    | 
|    outRegO/Q_reg[0]/D                   DFF_X1        Rise  3.4520 0.0000 0.0450                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegO/Q_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8              Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3 Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/Q_reg[0]/CK       DFF_X1    Rise  0.0730 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.0730 20.0730 | 
| library setup check                       | -0.0380 20.0350 | 
| data required time                        | 20.0350         | 
|                                           |                 | 
| data required time                        | 20.0350         | 
| data arrival time                         | -3.4520         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 16.5830         | 
---------------------------------------------------------------


 Timing Path to outRegS/Q_reg[31]/D 
  
 Path Start Point : inRegA/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250             13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310             25.0735  30.3889  55.4624           32      100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    inRegA/Q_reg[1]/CK        DFF_X1        Rise  0.2370 0.0030 0.1310                      0.949653                                    F             | 
|    inRegA/Q_reg[1]/Q         DFF_X1        Rise  0.3630 0.1260 0.0270             4.19177  6.30987  10.5016           3       100      F             | 
|    inRegA/Q[1]                             Rise  0.3630 0.0000                                                                                       | 
|    A32/A[1]                                Rise  0.3630 0.0000                                                                                       | 
|    A32/i_0_552/A             INV_X1        Rise  0.3660 0.0030 0.0270    0.0030            1.70023                                                   | 
|    A32/i_0_552/ZN            INV_X1        Fall  0.3820 0.0160 0.0110             1.27982  3.3275   4.60731           2       100                    | 
|    A32/i_0_566/B1            OAI22_X1      Fall  0.3820 0.0000 0.0110                      1.40838                                                   | 
|    A32/i_0_566/ZN            OAI22_X1      Rise  0.4230 0.0410 0.0320             0.46688  1.63022  2.09711           1       100                    | 
|    A32/i_0_567/A             OAI221_X1     Rise  0.4230 0.0000 0.0320                      1.63022                                                   | 
|    A32/i_0_567/ZN            OAI221_X1     Fall  0.4620 0.0390 0.0190             0.497779 1.63022  2.128             1       100                    | 
|    A32/i_0_570/A             OAI221_X1     Fall  0.4620 0.0000 0.0190                      1.53966                                                   | 
|    A32/i_0_570/ZN            OAI221_X1     Rise  0.4900 0.0280 0.0380             0.726934 1.63022  2.35716           1       100                    | 
|    A32/i_0_571/A             OAI221_X1     Rise  0.4930 0.0030 0.0380    0.0030            1.63022                                                   | 
|    A32/i_0_571/ZN            OAI221_X1     Fall  0.5340 0.0410 0.0190             0.471447 1.63022  2.10167           1       100                    | 
|    A32/i_0_572/A             OAI221_X1     Fall  0.5340 0.0000 0.0190                      1.53966                                                   | 
|    A32/i_0_572/ZN            OAI221_X1     Rise  0.5610 0.0270 0.0360             0.244321 1.63022  1.87455           1       100                    | 
|    A32/i_0_574/A             OAI221_X1     Rise  0.5610 0.0000 0.0360                      1.63022                                                   | 
|    A32/i_0_574/ZN            OAI221_X1     Fall  0.6010 0.0400 0.0190             0.595718 1.63022  2.22594           1       100                    | 
|    A32/i_0_575/A             OAI221_X1     Fall  0.6010 0.0000 0.0190                      1.53966                                                   | 
|    A32/i_0_575/ZN            OAI221_X1     Rise  0.6290 0.0280 0.0390             0.697548 1.68751  2.38506           1       100                    | 
|    A32/i_0_577/A1            AOI22_X1      Rise  0.6290 0.0000 0.0390                      1.68751                                                   | 
|    A32/i_0_577/ZN            AOI22_X1      Fall  0.6510 0.0220 0.0170             0.476965 1.67753  2.1545            1       100                    | 
|    A32/i_0_579/A             AOI221_X1     Fall  0.6510 0.0000 0.0170                      1.49739                                                   | 
|    A32/i_0_579/ZN            AOI221_X1     Rise  0.7280 0.0770 0.0450             0.513877 1.67753  2.19141           1       100                    | 
|    A32/i_0_216/A             AOI221_X1     Rise  0.7280 0.0000 0.0450                      1.67753                                                   | 
|    A32/i_0_216/ZN            AOI221_X1     Fall  0.7500 0.0220 0.0180             0.655389 1.70023  2.35562           1       100                    | 
|    A32/i_0_215/A             INV_X1        Fall  0.7500 0.0000 0.0180                      1.54936                                                   | 
|    A32/i_0_215/ZN            INV_X1        Rise  0.7680 0.0180 0.0090             0.333602 1.63022  1.96383           1       100                    | 
|    A32/i_0_214/A             OAI221_X1     Rise  0.7680 0.0000 0.0090                      1.63022                                                   | 
|    A32/i_0_214/ZN            OAI221_X1     Fall  0.8000 0.0320 0.0210             0.705544 1.68751  2.39306           1       100                    | 
|    A32/i_0_212/A1            AOI22_X1      Fall  0.8000 0.0000 0.0210                      1.50384                                                   | 
|    A32/i_0_212/ZN            AOI22_X1      Rise  0.8370 0.0370 0.0260             0.328146 1.62635  1.9545            1       100                    | 
|    A32/i_0_211/A             AOI21_X1      Rise  0.8370 0.0000 0.0260                      1.62635                                                   | 
|    A32/i_0_211/ZN            AOI21_X1      Fall  0.8550 0.0180 0.0110             0.453801 1.67753  2.13133           1       100                    | 
|    A32/i_0_210/A             AOI221_X1     Fall  0.8550 0.0000 0.0110                      1.49739                                                   | 
|    A32/i_0_210/ZN            AOI221_X1     Rise  0.9320 0.0770 0.0460             0.675856 1.70023  2.37609           1       100                    | 
|    A32/i_0_209/A             INV_X1        Rise  0.9320 0.0000 0.0460                      1.70023                                                   | 
|    A32/i_0_209/ZN            INV_X1        Fall  0.9420 0.0100 0.0110             0.210701 1.63022  1.84093           1       100                    | 
|    A32/i_0_208/A             OAI221_X1     Fall  0.9420 0.0000 0.0110                      1.53966                                                   | 
|    A32/i_0_208/ZN            OAI221_X1     Rise  0.9660 0.0240 0.0380             0.480576 1.68751  2.16809           1       100                    | 
|    A32/i_0_206/A1            AOI22_X1      Rise  0.9660 0.0000 0.0380                      1.68751                                                   | 
|    A32/i_0_206/ZN            AOI22_X1      Fall  0.9870 0.0210 0.0170             0.267825 1.62635  1.89418           1       100                    | 
|    A32/i_0_205/A             AOI21_X1      Fall  0.9870 0.0000 0.0170                      1.53534                                                   | 
|    A32/i_0_205/ZN            AOI21_X1      Rise  1.0310 0.0440 0.0230             0.284415 1.67753  1.96194           1       100                    | 
|    A32/i_0_204/A             AOI221_X1     Rise  1.0310 0.0000 0.0230                      1.67753                                                   | 
|    A32/i_0_204/ZN            AOI221_X1     Fall  1.0490 0.0180 0.0180             0.300298 1.67753  1.97783           1       100                    | 
|    A32/i_0_203/A             AOI221_X1     Fall  1.0490 0.0000 0.0180                      1.49739                                                   | 
|    A32/i_0_203/ZN            AOI221_X1     Rise  1.1280 0.0790 0.0460             0.66391  1.67753  2.34144           1       100                    | 
|    A32/i_0_202/A             AOI221_X1     Rise  1.1280 0.0000 0.0460                      1.67753                                                   | 
|    A32/i_0_202/ZN            AOI221_X1     Fall  1.1520 0.0240 0.0190             1.24027  1.67753  2.9178            1       100                    | 
|    A32/i_0_201/A             AOI221_X1     Fall  1.1520 0.0000 0.0190                      1.49739                                                   | 
|    A32/i_0_201/ZN            AOI221_X1     Rise  1.2290 0.0770 0.0440             0.321316 1.66545  1.98676           1       100                    | 
|    A32/i_0_199/B1            OAI22_X1      Rise  1.2290 0.0000 0.0440                      1.66545                                                   | 
|    A32/i_0_199/ZN            OAI22_X1      Fall  1.2590 0.0300 0.0200             1.25183  1.67685  2.92868           1       100                    | 
|    A32/i_0_198/B2            AOI21_X1      Fall  1.2590 0.0000 0.0200                      1.40993                                                   | 
|    A32/i_0_198/ZN            AOI21_X1      Rise  1.3140 0.0550 0.0410             2.20631  3.23609  5.44241           2       100                    | 
|    A32/i_0_197/A2            NAND2_X1      Rise  1.3160 0.0020 0.0410    0.0020            1.6642                                                    | 
|    A32/i_0_197/ZN            NAND2_X1      Fall  1.3360 0.0200 0.0110             0.273616 1.67072  1.94433           1       100                    | 
|    A32/i_0_196/A             OAI21_X1      Fall  1.3360 0.0000 0.0110                      1.51857                                                   | 
|    A32/i_0_196/ZN            OAI21_X1      Rise  1.3570 0.0210 0.0210             0.870339 0.97463  1.84497           1       100                    | 
|    A32/Sum[31]                             Rise  1.3570 0.0000                                                                                       | 
|    outRegS/D[31]                           Rise  1.3570 0.0000                                                                                       | 
|    outRegS/i_0_33/A2         AND2_X1       Rise  1.3570 0.0000 0.0210                      0.97463                                                   | 
|    outRegS/i_0_33/ZN         AND2_X1       Rise  1.3920 0.0350 0.0120             0.654879 1.14029  1.79517           1       100                    | 
|    outRegS/Q_reg[31]/D       DFF_X1        Rise  1.3920 0.0000 0.0120                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759  1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1880 0.1360 0.1140 20.0472  27.4061  47.4533           32      100      FA   K        | 
|    outRegS/Q_reg[31]/CK               DFF_X1        Rise  0.1880 0.0000 0.1140          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1880 20.1880 | 
| library setup check                       | -0.0330 20.1550 | 
| data required time                        | 20.1550         | 
|                                           |                 | 
| data required time                        | 20.1550         | 
| data arrival time                         | -1.3920         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.7630         | 
---------------------------------------------------------------


 Timing Path to inRegB/clk_gate_Q_reg/E 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/clk_gate_Q_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    rst                                   Rise  1.0000 0.0000 0.1000             8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                            Rise  1.0000 0.0000                                                                                       | 
|    inRegB/i_0_0/A2         OR2_X1        Rise  1.0010 0.0010 0.1000                      0.941939                                                  | 
|    inRegB/i_0_0/ZN         OR2_X1        Rise  1.0600 0.0590 0.0260             8.88163  0.901507 9.78314           1       100                    | 
|    inRegB/clk_gate_Q_reg/E CLKGATETST_X8 Rise  1.0630 0.0030 0.0260    0.0030            0.901507                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/clk_gate_Q_reg/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799 3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                          | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                    F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846 24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                          | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                          | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                    FA            | 
-------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.0730 20.0730 | 
| library setup check                       | -0.2030 19.8700 | 
| data required time                        | 19.8700         | 
|                                           |                 | 
| data required time                        | 19.8700         | 
| data arrival time                         | -1.0630         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.8070         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[14]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_16/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_16/ZN   AND2_X1 Fall  1.1550 0.0500 0.0100 0.595505 1.14029  1.7358            1       100                    | 
|    inRegB/Q_reg[14]/D DFF_X1  Fall  1.1550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[14]/CK       DFF_X1        Rise  0.1200 0.0050 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1200 20.1200 | 
| library setup check                       | -0.0340 20.0860 | 
| data required time                        | 20.0860         | 
|                                           |                 | 
| data required time                        | 20.0860         | 
| data arrival time                         | -1.1550         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9310         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[8]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN   INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_10/A1  AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_10/ZN  AND2_X1 Fall  1.1550 0.0500 0.0100 0.42785  1.14029  1.56814           1       100                    | 
|    inRegB/Q_reg[8]/D DFF_X1  Fall  1.1550 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[8]/CK        DFF_X1        Rise  0.1210 0.0060 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1210 20.1210 | 
| library setup check                       | -0.0340 20.0870 | 
| data required time                        | 20.0870         | 
|                                           |                 | 
| data required time                        | 20.0870         | 
| data arrival time                         | -1.1550         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9320         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[12]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_14/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_14/ZN   AND2_X1 Fall  1.1550 0.0500 0.0100 0.48425  1.14029  1.62454           1       100                    | 
|    inRegB/Q_reg[12]/D DFF_X1  Fall  1.1550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[12]/CK       DFF_X1        Rise  0.1210 0.0060 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1210 20.1210 | 
| library setup check                       | -0.0340 20.0870 | 
| data required time                        | 20.0870         | 
|                                           |                 | 
| data required time                        | 20.0870         | 
| data arrival time                         | -1.1550         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9320         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[13]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_15/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_15/ZN   AND2_X1 Fall  1.1550 0.0500 0.0100 0.671836 1.14029  1.81213           1       100                    | 
|    inRegB/Q_reg[13]/D DFF_X1  Fall  1.1550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[13]/CK       DFF_X1        Rise  0.1220 0.0070 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1220 20.1220 | 
| library setup check                       | -0.0340 20.0880 | 
| data required time                        | 20.0880         | 
|                                           |                 | 
| data required time                        | 20.0880         | 
| data arrival time                         | -1.1550         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9330         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[15]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_17/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_17/ZN   AND2_X1 Fall  1.1550 0.0500 0.0100 0.439638 1.14029  1.57993           1       100                    | 
|    inRegB/Q_reg[15]/D DFF_X1  Fall  1.1550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[15]/CK       DFF_X1        Rise  0.1220 0.0070 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1220 20.1220 | 
| library setup check                       | -0.0340 20.0880 | 
| data required time                        | 20.0880         | 
|                                           |                 | 
| data required time                        | 20.0880         | 
| data arrival time                         | -1.1550         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9330         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[10]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_12/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_12/ZN   AND2_X1 Fall  1.1560 0.0510 0.0100 1.13494  1.14029  2.27523           1       100                    | 
|    inRegB/Q_reg[10]/D DFF_X1  Fall  1.1560 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[10]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0340 20.0900 | 
| data required time                        | 20.0900         | 
|                                           |                 | 
| data required time                        | 20.0900         | 
| data arrival time                         | -1.1560         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9340         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[18]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_20/A1   AND2_X1 Fall  1.1060 0.0040 0.0620          0.874832                                                  | 
|    inRegB/i_0_20/ZN   AND2_X1 Fall  1.1560 0.0500 0.0100 0.551623 1.14029  1.69191           1       100                    | 
|    inRegB/Q_reg[18]/D DFF_X1  Fall  1.1560 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[18]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0340 20.0900 | 
| data required time                        | 20.0900         | 
|                                           |                 | 
| data required time                        | 20.0900         | 
| data arrival time                         | -1.1560         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9340         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[0]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN   INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_2/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_2/ZN   AND2_X1 Fall  1.1540 0.0490 0.0090 0.255063 1.14029  1.39535           1       100                    | 
|    inRegB/Q_reg[0]/D DFF_X1  Fall  1.1540 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[0]/CK        DFF_X1        Rise  0.1210 0.0060 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1210 20.1210 | 
| library setup check                       | -0.0330 20.0880 | 
| data required time                        | 20.0880         | 
|                                           |                 | 
| data required time                        | 20.0880         | 
| data arrival time                         | -1.1540         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9340         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[1]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN   INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_3/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_3/ZN   AND2_X1 Fall  1.1540 0.0490 0.0090 0.248066 1.14029  1.38836           1       100                    | 
|    inRegB/Q_reg[1]/D DFF_X1  Fall  1.1540 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[1]/CK        DFF_X1        Rise  0.1220 0.0070 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1220 20.1220 | 
| library setup check                       | -0.0330 20.0890 | 
| data required time                        | 20.0890         | 
|                                           |                 | 
| data required time                        | 20.0890         | 
| data arrival time                         | -1.1540         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9350         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[3]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN   INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_5/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_5/ZN   AND2_X1 Fall  1.1540 0.0490 0.0090 0.333286 1.14029  1.47358           1       100                    | 
|    inRegB/Q_reg[3]/D DFF_X1  Fall  1.1540 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[3]/CK        DFF_X1        Rise  0.1220 0.0070 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1220 20.1220 | 
| library setup check                       | -0.0330 20.0890 | 
| data required time                        | 20.0890         | 
|                                           |                 | 
| data required time                        | 20.0890         | 
| data arrival time                         | -1.1540         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9350         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[9]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN   INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_11/A1  AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_11/ZN  AND2_X1 Fall  1.1540 0.0490 0.0090 0.272877 1.14029  1.41317           1       100                    | 
|    inRegB/Q_reg[9]/D DFF_X1  Fall  1.1540 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[9]/CK        DFF_X1        Rise  0.1220 0.0070 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1220 20.1220 | 
| library setup check                       | -0.0330 20.0890 | 
| data required time                        | 20.0890         | 
|                                           |                 | 
| data required time                        | 20.0890         | 
| data arrival time                         | -1.1540         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9350         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[11]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_13/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_13/ZN   AND2_X1 Fall  1.1540 0.0490 0.0090 0.276413 1.14029  1.4167            1       100                    | 
|    inRegB/Q_reg[11]/D DFF_X1  Fall  1.1540 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[11]/CK       DFF_X1        Rise  0.1220 0.0070 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1220 20.1220 | 
| library setup check                       | -0.0330 20.0890 | 
| data required time                        | 20.0890         | 
|                                           |                 | 
| data required time                        | 20.0890         | 
| data arrival time                         | -1.1540         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9350         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[17]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_19/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_19/ZN   AND2_X1 Fall  1.1540 0.0490 0.0090 0.359334 1.14029  1.49962           1       100                    | 
|    inRegB/Q_reg[17]/D DFF_X1  Fall  1.1540 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[17]/CK       DFF_X1        Rise  0.1220 0.0070 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1220 20.1220 | 
| library setup check                       | -0.0330 20.0890 | 
| data required time                        | 20.0890         | 
|                                           |                 | 
| data required time                        | 20.0890         | 
| data arrival time                         | -1.1540         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9350         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[20]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_22/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_22/ZN   AND2_X1 Fall  1.1540 0.0490 0.0090 0.350283 1.14029  1.49057           1       100                    | 
|    inRegB/Q_reg[20]/D DFF_X1  Fall  1.1540 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[20]/CK       DFF_X1        Rise  0.1220 0.0070 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1220 20.1220 | 
| library setup check                       | -0.0330 20.0890 | 
| data required time                        | 20.0890         | 
|                                           |                 | 
| data required time                        | 20.0890         | 
| data arrival time                         | -1.1540         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9350         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[5]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN   INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_7/A1   AND2_X1 Fall  1.1060 0.0040 0.0620          0.874832                                                  | 
|    inRegB/i_0_7/ZN   AND2_X1 Fall  1.1550 0.0490 0.0090 0.255252 1.14029  1.39554           1       100                    | 
|    inRegB/Q_reg[5]/D DFF_X1  Fall  1.1550 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[5]/CK        DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0330 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1550         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9360         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[7]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN   INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_9/A1   AND2_X1 Fall  1.1060 0.0040 0.0620          0.874832                                                  | 
|    inRegB/i_0_9/ZN   AND2_X1 Fall  1.1550 0.0490 0.0090 0.294719 1.14029  1.43501           1       100                    | 
|    inRegB/Q_reg[7]/D DFF_X1  Fall  1.1550 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[7]/CK        DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0330 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1550         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9360         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[16]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_18/A1   AND2_X1 Fall  1.1060 0.0040 0.0620          0.874832                                                  | 
|    inRegB/i_0_18/ZN   AND2_X1 Fall  1.1550 0.0490 0.0090 0.224074 1.14029  1.36436           1       100                    | 
|    inRegB/Q_reg[16]/D DFF_X1  Fall  1.1550 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[16]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0330 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1550         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9360         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[19]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_21/A1   AND2_X1 Fall  1.1060 0.0040 0.0620          0.874832                                                  | 
|    inRegB/i_0_21/ZN   AND2_X1 Fall  1.1550 0.0490 0.0090 0.208739 1.14029  1.34903           1       100                    | 
|    inRegB/Q_reg[19]/D DFF_X1  Fall  1.1550 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[19]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0330 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1550         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9360         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[21]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_23/A1   AND2_X1 Fall  1.1040 0.0020 0.0620          0.874832                                                  | 
|    inRegB/i_0_23/ZN   AND2_X1 Fall  1.1530 0.0490 0.0090 0.287523 1.14029  1.42781           1       100                    | 
|    inRegB/Q_reg[21]/D DFF_X1  Fall  1.1530 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[21]/CK       DFF_X1        Rise  0.1220 0.0070 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1220 20.1220 | 
| library setup check                       | -0.0330 20.0890 | 
| data required time                        | 20.0890         | 
|                                           |                 | 
| data required time                        | 20.0890         | 
| data arrival time                         | -1.1530         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9360         | 
---------------------------------------------------------------


 Timing Path to outRegS/clk_gate_Q_reg/E 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/clk_gate_Q_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    rst                                    Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    outRegS/rst                            Rise  1.0000 0.0000                                                                           | 
|    outRegS/i_0_0/A2         OR2_X1        Rise  1.0010 0.0010 0.1000          0.941939                                                  | 
|    outRegS/i_0_0/ZN         OR2_X1        Rise  1.0380 0.0370 0.0100 0.369998 0.87798  1.24798           1       100                    | 
|    outRegS/clk_gate_Q_reg/E CLKGATETST_X1 Rise  1.0380 0.0000 0.0100          0.87798                                     FA            | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/clk_gate_Q_reg/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55072  1.94799 3.49871           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                          | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                    F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.66759 1.84511           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                     FA            | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.0520 20.0520 | 
| library setup check                       | -0.0780 19.9740 | 
| data required time                        | 19.9740         | 
|                                           |                 | 
| data required time                        | 19.9740         | 
| data arrival time                         | -1.0380         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9360         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[2]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN   INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_4/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_4/ZN   AND2_X1 Fall  1.1540 0.0490 0.0090 0.259271 1.14029  1.39956           1       100                    | 
|    inRegB/Q_reg[2]/D DFF_X1  Fall  1.1540 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[2]/CK        DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0330 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1540         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9370         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[4]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN   INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_6/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_6/ZN   AND2_X1 Fall  1.1540 0.0490 0.0090 0.281755 1.14029  1.42205           1       100                    | 
|    inRegB/Q_reg[4]/D DFF_X1  Fall  1.1540 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[4]/CK        DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0330 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1540         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9370         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[6]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN   INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_8/A1   AND2_X1 Fall  1.1050 0.0030 0.0620          0.874832                                                  | 
|    inRegB/i_0_8/ZN   AND2_X1 Fall  1.1540 0.0490 0.0090 0.233253 1.14029  1.37354           1       100                    | 
|    inRegB/Q_reg[6]/D DFF_X1  Fall  1.1540 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[6]/CK        DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0330 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1540         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9370         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[27]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_29/A1   AND2_X1 Fall  1.1030 0.0010 0.0620          0.874832                                                  | 
|    inRegB/i_0_29/ZN   AND2_X1 Fall  1.1540 0.0510 0.0100 0.78595  1.14029  1.92624           1       100                    | 
|    inRegB/Q_reg[27]/D DFF_X1  Fall  1.1540 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[27]/CK       DFF_X1        Rise  0.1250 0.0100 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1250 20.1250 | 
| library setup check                       | -0.0340 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1540         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9370         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[23]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_25/A1   AND2_X1 Fall  1.1030 0.0010 0.0620          0.874832                                                  | 
|    inRegB/i_0_25/ZN   AND2_X1 Fall  1.1530 0.0500 0.0100 0.489872 1.14029  1.63016           1       100                    | 
|    inRegB/Q_reg[23]/D DFF_X1  Fall  1.1530 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[23]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0340 20.0900 | 
| data required time                        | 20.0900         | 
|                                           |                 | 
| data required time                        | 20.0900         | 
| data arrival time                         | -1.1530         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9370         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[30]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_32/A1   AND2_X1 Fall  1.1030 0.0010 0.0620          0.874832                                                  | 
|    inRegB/i_0_32/ZN   AND2_X1 Fall  1.1530 0.0500 0.0100 0.429924 1.14029  1.57021           1       100                    | 
|    inRegB/Q_reg[30]/D DFF_X1  Fall  1.1530 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[30]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0340 20.0900 | 
| data required time                        | 20.0900         | 
|                                           |                 | 
| data required time                        | 20.0900         | 
| data arrival time                         | -1.1530         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9370         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[26]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_28/A1   AND2_X1 Fall  1.1030 0.0010 0.0620          0.874832                                                  | 
|    inRegB/i_0_28/ZN   AND2_X1 Fall  1.1530 0.0500 0.0100 0.569746 1.14029  1.71004           1       100                    | 
|    inRegB/Q_reg[26]/D DFF_X1  Fall  1.1530 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[26]/CK       DFF_X1        Rise  0.1250 0.0100 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1250 20.1250 | 
| library setup check                       | -0.0340 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1530         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9380         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[28]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_30/A1   AND2_X1 Fall  1.1030 0.0010 0.0620          0.874832                                                  | 
|    inRegB/i_0_30/ZN   AND2_X1 Fall  1.1530 0.0500 0.0100 0.705927 1.14029  1.84622           1       100                    | 
|    inRegB/Q_reg[28]/D DFF_X1  Fall  1.1530 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[28]/CK       DFF_X1        Rise  0.1250 0.0100 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1250 20.1250 | 
| library setup check                       | -0.0340 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1530         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9380         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[29]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_31/A1   AND2_X1 Fall  1.1030 0.0010 0.0620          0.874832                                                  | 
|    inRegB/i_0_31/ZN   AND2_X1 Fall  1.1530 0.0500 0.0100 0.699943 1.14029  1.84023           1       100                    | 
|    inRegB/Q_reg[29]/D DFF_X1  Fall  1.1530 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[29]/CK       DFF_X1        Rise  0.1250 0.0100 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1250 20.1250 | 
| library setup check                       | -0.0340 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1530         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9380         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[31]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_33/A1   AND2_X1 Fall  1.1030 0.0010 0.0620          0.874832                                                  | 
|    inRegB/i_0_33/ZN   AND2_X1 Fall  1.1530 0.0500 0.0090 0.386551 1.14029  1.52684           1       100                    | 
|    inRegB/Q_reg[31]/D DFF_X1  Fall  1.1530 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[31]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0330 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1530         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9380         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[22]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_24/A1   AND2_X1 Fall  1.1030 0.0010 0.0620          0.874832                                                  | 
|    inRegB/i_0_24/ZN   AND2_X1 Fall  1.1520 0.0490 0.0090 0.216273 1.14029  1.35656           1       100                    | 
|    inRegB/Q_reg[22]/D DFF_X1  Fall  1.1520 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[22]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0330 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1520         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9390         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[24]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_26/A1   AND2_X1 Fall  1.1030 0.0010 0.0620          0.874832                                                  | 
|    inRegB/i_0_26/ZN   AND2_X1 Fall  1.1520 0.0490 0.0090 0.245323 1.14029  1.38561           1       100                    | 
|    inRegB/Q_reg[24]/D DFF_X1  Fall  1.1520 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[24]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0330 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1520         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9390         | 
---------------------------------------------------------------


 Timing Path to inRegB/Q_reg[25]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegB/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegB/i_0_1/ZN    INV_X1  Fall  1.1020 0.1020 0.0620 18.6964  29.3806  48.0771           32      100                    | 
|    inRegB/i_0_27/A1   AND2_X1 Fall  1.1030 0.0010 0.0620          0.874832                                                  | 
|    inRegB/i_0_27/ZN   AND2_X1 Fall  1.1520 0.0490 0.0090 0.161222 1.14029  1.30151           1       100                    | 
|    inRegB/Q_reg[25]/D DFF_X1  Fall  1.1520 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
|    inRegB/Q_reg[25]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.1240 20.1240 | 
| library setup check                       | -0.0330 20.0910 | 
| data required time                        | 20.0910         | 
|                                           |                 | 
| data required time                        | 20.0910         | 
| data arrival time                         | -1.1520         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9390         | 
---------------------------------------------------------------


 Timing Path to inRegA/clk_gate_Q_reg/E 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/clk_gate_Q_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    rst                                   Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                            Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_0/A2         OR2_X1        Rise  1.0010 0.0010 0.1000          0.941939                                                  | 
|    inRegA/i_0_0/ZN         OR2_X1        Rise  1.0400 0.0390 0.0110 1.0509   0.87798  1.92888           1       100                    | 
|    inRegA/clk_gate_Q_reg/E CLKGATETST_X1 Rise  1.0400 0.0000 0.0110          0.87798                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/clk_gate_Q_reg/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799 3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                          | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                    F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846 24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                          | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                          | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730 0.0010 0.0240          1.8122                                     FA            | 
-------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.0730 20.0730 | 
| library setup check                       | -0.0760 19.9970 | 
| data required time                        | 19.9970         | 
|                                           |                 | 
| data required time                        | 19.9970         | 
| data arrival time                         | -1.0400         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 18.9570         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[30]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_32/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_32/ZN   AND2_X1 Fall  1.1390 0.0490 0.0100 0.877481 1.14029  2.01777           1       100                    | 
|    inRegA/Q_reg[30]/D DFF_X1  Fall  1.1390 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[30]/CK       DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0230 20.2010 | 
| data required time                        | 20.2010         | 
|                                           |                 | 
| data required time                        | 20.2010         | 
| data arrival time                         | -1.1390         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0620         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[27]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_29/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_29/ZN   AND2_X1 Fall  1.1390 0.0490 0.0100 1.05876  1.14029  2.19905           1       100                    | 
|    inRegA/Q_reg[27]/D DFF_X1  Fall  1.1390 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[27]/CK       DFF_X1        Rise  0.2250 -0.0010 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2250 20.2250 | 
| library setup check                       | -0.0230 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1390         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0630         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[7]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN   INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_9/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_9/ZN   AND2_X1 Fall  1.1380 0.0480 0.0100 0.575992 1.14029  1.71628           1       100                    | 
|    inRegA/Q_reg[7]/D DFF_X1  Fall  1.1380 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[7]/CK        DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0230 20.2010 | 
| data required time                        | 20.2010         | 
|                                           |                 | 
| data required time                        | 20.2010         | 
| data arrival time                         | -1.1380         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0630         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[24]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_26/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_26/ZN   AND2_X1 Fall  1.1380 0.0480 0.0100 0.48419  1.14029  1.62448           1       100                    | 
|    inRegA/Q_reg[24]/D DFF_X1  Fall  1.1380 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0230 20.2010 | 
| data required time                        | 20.2010         | 
|                                           |                 | 
| data required time                        | 20.2010         | 
| data arrival time                         | -1.1380         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0630         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[1]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN   INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_3/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_3/ZN   AND2_X1 Fall  1.1380 0.0480 0.0100 0.492249 1.14029  1.63254           1       100                    | 
|    inRegA/Q_reg[1]/D DFF_X1  Fall  1.1380 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[1]/CK        DFF_X1        Rise  0.2250 -0.0010 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2250 20.2250 | 
| library setup check                       | -0.0230 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1380         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0640         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[2]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN   INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_4/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_4/ZN   AND2_X1 Fall  1.1380 0.0480 0.0100 0.660957 1.14029  1.80125           1       100                    | 
|    inRegA/Q_reg[2]/D DFF_X1  Fall  1.1380 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[2]/CK        DFF_X1        Rise  0.2250 -0.0010 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2250 20.2250 | 
| library setup check                       | -0.0230 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1380         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0640         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[4]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN   INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_6/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_6/ZN   AND2_X1 Fall  1.1380 0.0480 0.0100 0.793147 1.14029  1.93344           1       100                    | 
|    inRegA/Q_reg[4]/D DFF_X1  Fall  1.1380 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[4]/CK        DFF_X1        Rise  0.2250 -0.0010 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2250 20.2250 | 
| library setup check                       | -0.0230 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1380         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0640         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[5]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN   INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_7/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_7/ZN   AND2_X1 Fall  1.1380 0.0480 0.0100 0.445859 1.14029  1.58615           1       100                    | 
|    inRegA/Q_reg[5]/D DFF_X1  Fall  1.1380 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[5]/CK        DFF_X1        Rise  0.2250 -0.0010 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2250 20.2250 | 
| library setup check                       | -0.0230 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1380         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0640         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[15]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_17/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_17/ZN   AND2_X1 Fall  1.1380 0.0480 0.0100 0.739794 1.14029  1.88008           1       100                    | 
|    inRegA/Q_reg[15]/D DFF_X1  Fall  1.1380 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[15]/CK       DFF_X1        Rise  0.2250 -0.0010 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2250 20.2250 | 
| library setup check                       | -0.0230 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1380         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0640         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[31]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_33/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_33/ZN   AND2_X1 Fall  1.1380 0.0480 0.0100 0.726078 1.14029  1.86637           1       100                    | 
|    inRegA/Q_reg[31]/D DFF_X1  Fall  1.1380 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[31]/CK       DFF_X1        Rise  0.2250 -0.0010 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2250 20.2250 | 
| library setup check                       | -0.0230 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1380         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0640         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[8]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN   INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_10/A1  AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_10/ZN  AND2_X1 Fall  1.1370 0.0470 0.0100 0.41621  1.14029  1.5565            1       100                    | 
|    inRegA/Q_reg[8]/D DFF_X1  Fall  1.1370 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[8]/CK        DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0230 20.2010 | 
| data required time                        | 20.2010         | 
|                                           |                 | 
| data required time                        | 20.2010         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0640         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[28]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_30/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_30/ZN   AND2_X1 Fall  1.1370 0.0470 0.0090 0.275927 1.14029  1.41622           1       100                    | 
|    inRegA/Q_reg[28]/D DFF_X1  Fall  1.1370 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[28]/CK       DFF_X1        Rise  0.2230 -0.0030 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2230 20.2230 | 
| library setup check                       | -0.0220 20.2010 | 
| data required time                        | 20.2010         | 
|                                           |                 | 
| data required time                        | 20.2010         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0640         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[0]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN   INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_2/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_2/ZN   AND2_X1 Fall  1.1370 0.0470 0.0090 0.155612 1.14029  1.2959            1       100                    | 
|    inRegA/Q_reg[0]/D DFF_X1  Fall  1.1370 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[0]/CK        DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0650         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[3]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN   INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_5/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_5/ZN   AND2_X1 Fall  1.1370 0.0470 0.0090 0.22283  1.14029  1.36312           1       100                    | 
|    inRegA/Q_reg[3]/D DFF_X1  Fall  1.1370 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0650         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[6]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN   INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_8/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_8/ZN   AND2_X1 Fall  1.1370 0.0470 0.0090 0.394017 1.14029  1.53431           1       100                    | 
|    inRegA/Q_reg[6]/D DFF_X1  Fall  1.1370 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[6]/CK        DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0650         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[9]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    rst                       Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A    INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN   INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_11/A1  AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_11/ZN  AND2_X1 Fall  1.1370 0.0470 0.0090 0.337202 1.14029  1.47749           1       100                    | 
|    inRegA/Q_reg[9]/D DFF_X1  Fall  1.1370 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[9]/CK        DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0650         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[10]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_12/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_12/ZN   AND2_X1 Fall  1.1370 0.0470 0.0090 0.289573 1.14029  1.42986           1       100                    | 
|    inRegA/Q_reg[10]/D DFF_X1  Fall  1.1370 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[10]/CK       DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0650         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[11]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_13/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_13/ZN   AND2_X1 Fall  1.1370 0.0470 0.0090 0.238467 1.14029  1.37876           1       100                    | 
|    inRegA/Q_reg[11]/D DFF_X1  Fall  1.1370 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[11]/CK       DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0650         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[14]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_16/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_16/ZN   AND2_X1 Fall  1.1370 0.0470 0.0100 0.424901 1.14029  1.56519           1       100                    | 
|    inRegA/Q_reg[14]/D DFF_X1  Fall  1.1370 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[14]/CK       DFF_X1        Rise  0.2250 -0.0010 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2250 20.2250 | 
| library setup check                       | -0.0230 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0650         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[21]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_23/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_23/ZN   AND2_X1 Fall  1.1370 0.0470 0.0090 0.267528 1.14029  1.40782           1       100                    | 
|    inRegA/Q_reg[21]/D DFF_X1  Fall  1.1370 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[21]/CK       DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0650         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[25]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_27/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_27/ZN   AND2_X1 Fall  1.1370 0.0470 0.0090 0.248033 1.14029  1.38832           1       100                    | 
|    inRegA/Q_reg[25]/D DFF_X1  Fall  1.1370 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[25]/CK       DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0650         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[26]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_28/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_28/ZN   AND2_X1 Fall  1.1370 0.0470 0.0090 0.365922 1.14029  1.50621           1       100                    | 
|    inRegA/Q_reg[26]/D DFF_X1  Fall  1.1370 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[26]/CK       DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0650         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[29]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_31/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_31/ZN   AND2_X1 Fall  1.1370 0.0470 0.0100 0.431782 1.14029  1.57207           1       100                    | 
|    inRegA/Q_reg[29]/D DFF_X1  Fall  1.1370 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[29]/CK       DFF_X1        Rise  0.2250 -0.0010 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2250 20.2250 | 
| library setup check                       | -0.0230 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0650         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[23]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_25/A1   AND2_X1 Fall  1.0900 0.0010 0.0550          0.874832                                                  | 
|    inRegA/i_0_25/ZN   AND2_X1 Fall  1.1370 0.0470 0.0090 0.310662 1.14029  1.45095           1       100                    | 
|    inRegA/Q_reg[23]/D DFF_X1  Fall  1.1370 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[23]/CK       DFF_X1        Rise  0.2250 -0.0010 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2250 20.2250 | 
| library setup check                       | -0.0220 20.2030 | 
| data required time                        | 20.2030         | 
|                                           |                 | 
| data required time                        | 20.2030         | 
| data arrival time                         | -1.1370         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0660         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[12]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_14/A1   AND2_X1 Fall  1.0890 0.0000 0.0550          0.874832                                                  | 
|    inRegA/i_0_14/ZN   AND2_X1 Fall  1.1360 0.0470 0.0090 0.184379 1.14029  1.32467           1       100                    | 
|    inRegA/Q_reg[12]/D DFF_X1  Fall  1.1360 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[12]/CK       DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1360         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0660         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[13]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_15/A1   AND2_X1 Fall  1.0890 0.0000 0.0550          0.874832                                                  | 
|    inRegA/i_0_15/ZN   AND2_X1 Fall  1.1360 0.0470 0.0090 0.314417 1.14029  1.45471           1       100                    | 
|    inRegA/Q_reg[13]/D DFF_X1  Fall  1.1360 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[13]/CK       DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1360         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0660         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[16]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_18/A1   AND2_X1 Fall  1.0890 0.0000 0.0550          0.874832                                                  | 
|    inRegA/i_0_18/ZN   AND2_X1 Fall  1.1360 0.0470 0.0100 0.428679 1.14029  1.56897           1       100                    | 
|    inRegA/Q_reg[16]/D DFF_X1  Fall  1.1360 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[16]/CK       DFF_X1        Rise  0.2250 -0.0010 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2250 20.2250 | 
| library setup check                       | -0.0230 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1360         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0660         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[18]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_20/A1   AND2_X1 Fall  1.0890 0.0000 0.0550          0.874832                                                  | 
|    inRegA/i_0_20/ZN   AND2_X1 Fall  1.1360 0.0470 0.0090 0.284493 1.14029  1.42478           1       100                    | 
|    inRegA/Q_reg[18]/D DFF_X1  Fall  1.1360 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[18]/CK       DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1360         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0660         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[19]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_21/A1   AND2_X1 Fall  1.0890 0.0000 0.0550          0.874832                                                  | 
|    inRegA/i_0_21/ZN   AND2_X1 Fall  1.1360 0.0470 0.0090 0.159428 1.14029  1.29972           1       100                    | 
|    inRegA/Q_reg[19]/D DFF_X1  Fall  1.1360 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[19]/CK       DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1360         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0660         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[20]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_22/A1   AND2_X1 Fall  1.0890 0.0000 0.0550          0.874832                                                  | 
|    inRegA/i_0_22/ZN   AND2_X1 Fall  1.1360 0.0470 0.0090 0.277472 1.14029  1.41776           1       100                    | 
|    inRegA/Q_reg[20]/D DFF_X1  Fall  1.1360 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[20]/CK       DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1360         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0660         | 
---------------------------------------------------------------


 Timing Path to inRegA/Q_reg[22]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    rst                        Rise  1.0000 0.0000 0.1000 8.8418   11.1672  20.009            8       100      c             | 
|    inRegA/rst                 Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_1/A     INV_X1  Rise  1.0000 0.0000 0.1000          1.70023                                                   | 
|    inRegA/i_0_1/ZN    INV_X1  Fall  1.0890 0.0890 0.0550 9.48534  29.3806  38.866            32      100                    | 
|    inRegA/i_0_24/A1   AND2_X1 Fall  1.0890 0.0000 0.0550          0.874832                                                  | 
|    inRegA/i_0_24/ZN   AND2_X1 Fall  1.1360 0.0470 0.0090 0.269899 1.14029  1.41019           1       100                    | 
|    inRegA/Q_reg[22]/D DFF_X1  Fall  1.1360 0.0000 0.0090          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0730  0.0010 0.0240                      1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2260  0.1530 0.1240             25.0735  27.4061  52.4796           32      100      FA   K        | 
|    inRegA/Q_reg[22]/CK       DFF_X1        Rise  0.2240 -0.0020 0.1240    -0.0040           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  | 20.0000 20.0000 | 
| target clock propagated network latency   |  0.2240 20.2240 | 
| library setup check                       | -0.0220 20.2020 | 
| data required time                        | 20.2020         | 
|                                           |                 | 
| data required time                        | 20.2020         | 
| data arrival time                         | -1.1360         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     | 19.0660         | 
---------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1773M, PVMEM - 2633M)
