$date
	Sat Oct 22 23:16:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#480474
b100 &
b100 %
1$
b100 !
1"
#480475
0"
#480478
b10 &
b10 %
#480482
b1 &
b1 %
1#
#480486
b0 &
0#
b0 %
0$
#1482837
b10110 !
1"
#1482838
b10110 &
b10110 %
1$
#1482839
0"
#1482842
b1011 &
b1011 %
#1482846
b100010 &
b100010 %
#1482850
b10001 &
b10001 %
#1482854
b110100 &
b110100 %
#1482858
b11010 &
b11010 %
#1482862
b1101 &
b1101 %
#1482866
b101000 &
b101000 %
#1482870
b10100 &
b10100 %
#1482874
b1010 &
b1010 %
#1482878
b101 &
b101 %
#1482882
b10000 &
b10000 %
#1482886
b1000 &
b1000 %
#1482890
b100 &
b100 %
#1482894
b10 &
b10 %
#1482898
b1 &
b1 %
1#
#1482902
b0 &
0#
b0 %
0$
#2438379
b100 !
1"
#2438382
b100 &
b100 %
1$
#2438383
0"
#2438386
b10 &
b10 %
#2438390
b1 &
1#
b1 %
#2438394
b0 &
b0 %
0#
0$
#4500012
