{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572878153559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572878153567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 22:35:53 2019 " "Processing started: Mon Nov 04 22:35:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572878153567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878153567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878153567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572878153993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572878153993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-behav " "Found design unit 1: div-behav" {  } { { "div.vhd" "" { Text "D:/FPGA/clock/div.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165372 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.vhd" "" { Text "D:/FPGA/clock/div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878165372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second-behav " "Found design unit 1: second-behav" {  } { { "sec.vhd" "" { Text "D:/FPGA/clock/sec.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165374 ""} { "Info" "ISGN_ENTITY_NAME" "1 second " "Found entity 1: second" {  } { { "sec.vhd" "" { Text "D:/FPGA/clock/sec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878165374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 min-behav " "Found design unit 1: min-behav" {  } { { "min.vhd" "" { Text "D:/FPGA/clock/min.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165376 ""} { "Info" "ISGN_ENTITY_NAME" "1 min " "Found entity 1: min" {  } { { "min.vhd" "" { Text "D:/FPGA/clock/min.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878165376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour-behav " "Found design unit 1: hour-behav" {  } { { "hour.vhd" "" { Text "D:/FPGA/clock/hour.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165378 ""} { "Info" "ISGN_ENTITY_NAME" "1 hour " "Found entity 1: hour" {  } { { "hour.vhd" "" { Text "D:/FPGA/clock/hour.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878165378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behav " "Found design unit 1: main-behav" {  } { { "main.vhd" "" { Text "D:/FPGA/clock/main.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165380 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/FPGA/clock/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878165380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trans-behav " "Found design unit 1: trans-behav" {  } { { "trans.vhd" "" { Text "D:/FPGA/clock/trans.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165381 ""} { "Info" "ISGN_ENTITY_NAME" "1 trans " "Found entity 1: trans" {  } { { "trans.vhd" "" { Text "D:/FPGA/clock/trans.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878165381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "D:/FPGA/clock/clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878165383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode38-behav " "Found design unit 1: decode38-behav" {  } { { "decode38.vhd" "" { Text "D:/FPGA/clock/decode38.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165385 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode38 " "Found entity 1: decode38" {  } { { "decode38.vhd" "" { Text "D:/FPGA/clock/decode38.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878165385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_select-behav " "Found design unit 1: count_select-behav" {  } { { "count_select.vhd" "" { Text "D:/FPGA/clock/count_select.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165388 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_select " "Found entity 1: count_select" {  } { { "count_select.vhd" "" { Text "D:/FPGA/clock/count_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878165388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_count-behav " "Found design unit 1: div_count-behav" {  } { { "div_count.vhd" "" { Text "D:/FPGA/clock/div_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165390 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_count " "Found entity 1: div_count" {  } { { "div_count.vhd" "" { Text "D:/FPGA/clock/div_count.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878165390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock2 " "Found entity 1: clock2" {  } { { "clock2.bdf" "" { Schematic "D:/FPGA/clock/clock2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572878165391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878165391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock2 " "Elaborating entity \"clock2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572878165421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trans trans:inst93 " "Elaborating entity \"trans\" for hierarchy \"trans:inst93\"" {  } { { "clock2.bdf" "inst93" { Schematic "D:/FPGA/clock/clock2.bdf" { { 16 640 824 96 "inst93" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572878165427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour hour:inst2 " "Elaborating entity \"hour\" for hierarchy \"hour:inst2\"" {  } { { "clock2.bdf" "inst2" { Schematic "D:/FPGA/clock/clock2.bdf" { { 48 400 552 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572878165428 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr hour.vhd(19) " "VHDL Process Statement warning at hour.vhd(19): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "D:/FPGA/clock/hour.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572878165430 "|clock|hour:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt1 hour.vhd(36) " "VHDL Process Statement warning at hour.vhd(36): signal \"cnt1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "D:/FPGA/clock/hour.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572878165430 "|clock|hour:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt0 hour.vhd(37) " "VHDL Process Statement warning at hour.vhd(37): signal \"cnt0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "D:/FPGA/clock/hour.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572878165430 "|clock|hour:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "min min:inst1 " "Elaborating entity \"min\" for hierarchy \"min:inst1\"" {  } { { "clock2.bdf" "inst1" { Schematic "D:/FPGA/clock/clock2.bdf" { { 176 400 552 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572878165431 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr min.vhd(19) " "VHDL Process Statement warning at min.vhd(19): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "min.vhd" "" { Text "D:/FPGA/clock/min.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572878165432 "|clock|min:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt1 min.vhd(36) " "VHDL Process Statement warning at min.vhd(36): signal \"cnt1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "min.vhd" "" { Text "D:/FPGA/clock/min.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572878165432 "|clock|min:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt0 min.vhd(37) " "VHDL Process Statement warning at min.vhd(37): signal \"cnt0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "min.vhd" "" { Text "D:/FPGA/clock/min.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572878165432 "|clock|min:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second second:inst " "Elaborating entity \"second\" for hierarchy \"second:inst\"" {  } { { "clock2.bdf" "inst" { Schematic "D:/FPGA/clock/clock2.bdf" { { 304 400 552 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572878165433 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr sec.vhd(19) " "VHDL Process Statement warning at sec.vhd(19): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sec.vhd" "" { Text "D:/FPGA/clock/sec.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572878165434 "|clock|second:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt1 sec.vhd(37) " "VHDL Process Statement warning at sec.vhd(37): signal \"cnt1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sec.vhd" "" { Text "D:/FPGA/clock/sec.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572878165434 "|clock|second:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt0 sec.vhd(38) " "VHDL Process Statement warning at sec.vhd(38): signal \"cnt0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sec.vhd" "" { Text "D:/FPGA/clock/sec.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572878165434 "|clock|second:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:inst998 " "Elaborating entity \"div\" for hierarchy \"div:inst998\"" {  } { { "clock2.bdf" "inst998" { Schematic "D:/FPGA/clock/clock2.bdf" { { 304 160 296 384 "inst998" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572878165435 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[0\] VCC " "Pin \"seg1\[0\]\" is stuck at VCC" {  } { { "clock2.bdf" "" { Schematic "D:/FPGA/clock/clock2.bdf" { { 40 848 1024 56 "seg1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572878165943 "|clock2|seg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[0\] VCC " "Pin \"seg2\[0\]\" is stuck at VCC" {  } { { "clock2.bdf" "" { Schematic "D:/FPGA/clock/clock2.bdf" { { 120 848 1024 136 "seg2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572878165943 "|clock2|seg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] VCC " "Pin \"seg3\[0\]\" is stuck at VCC" {  } { { "clock2.bdf" "" { Schematic "D:/FPGA/clock/clock2.bdf" { { 200 848 1024 216 "seg3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572878165943 "|clock2|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] VCC " "Pin \"seg4\[0\]\" is stuck at VCC" {  } { { "clock2.bdf" "" { Schematic "D:/FPGA/clock/clock2.bdf" { { 280 848 1024 296 "seg4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572878165943 "|clock2|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] VCC " "Pin \"seg5\[0\]\" is stuck at VCC" {  } { { "clock2.bdf" "" { Schematic "D:/FPGA/clock/clock2.bdf" { { 360 848 1024 376 "seg5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572878165943 "|clock2|seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[0\] VCC " "Pin \"seg6\[0\]\" is stuck at VCC" {  } { { "clock2.bdf" "" { Schematic "D:/FPGA/clock/clock2.bdf" { { 440 848 1024 456 "seg6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572878165943 "|clock2|seg6[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572878165943 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572878166030 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572878166330 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572878166330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572878166363 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572878166363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572878166363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572878166363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572878166375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 22:36:06 2019 " "Processing ended: Mon Nov 04 22:36:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572878166375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572878166375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572878166375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572878166375 ""}
