ARM GAS  /tmp/ccqZzJ1P.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32l4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32l4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32l4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32l4xx_hal_msp.c ****   *
  18:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32l4xx_hal_msp.c ****   */
  20:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32l4xx_hal_msp.c **** 
  22:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_hal_msp.c **** 
  26:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccqZzJ1P.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** /**
  62:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32l4xx_hal_msp.c ****   */
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32l4xx_hal_msp.c **** 
  68:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32l4xx_hal_msp.c **** 
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40              		.loc 1 70 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6E     		ldr	r2, [r3, #96]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 1A66     		str	r2, [r3, #96]
  45              		.loc 1 70 3 view .LVU4
ARM GAS  /tmp/ccqZzJ1P.s 			page 3


  46 000c 1A6E     		ldr	r2, [r3, #96]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 70 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 71 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 71 3 view .LVU8
  56              		.loc 1 71 3 view .LVU9
  57 0016 9A6D     		ldr	r2, [r3, #88]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c 9A65     		str	r2, [r3, #88]
  60              		.loc 1 71 3 view .LVU10
  61 001e 9B6D     		ldr	r3, [r3, #88]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32l4xx_hal_msp.c **** 
  73:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32l4xx_hal_msp.c **** 
  75:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32l4xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE132:
  81              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_RTC_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	HAL_RTC_MspInit:
  90              	.LVL0:
  91              	.LFB133:
  79:Core/Src/stm32l4xx_hal_msp.c **** 
  80:Core/Src/stm32l4xx_hal_msp.c **** /**
  81:Core/Src/stm32l4xx_hal_msp.c **** * @brief RTC MSP Initialization
  82:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32l4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
ARM GAS  /tmp/ccqZzJ1P.s 			page 4


  84:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32l4xx_hal_msp.c **** */
  86:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  87:Core/Src/stm32l4xx_hal_msp.c **** {
  92              		.loc 1 87 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 87 1 is_stmt 0 view .LVU15
  97 0000 08B5     		push	{r3, lr}
  98              	.LCFI2:
  99              		.cfi_def_cfa_offset 8
 100              		.cfi_offset 3, -8
 101              		.cfi_offset 14, -4
  88:Core/Src/stm32l4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 102              		.loc 1 88 3 is_stmt 1 view .LVU16
 103              		.loc 1 88 10 is_stmt 0 view .LVU17
 104 0002 0268     		ldr	r2, [r0]
 105              		.loc 1 88 5 view .LVU18
 106 0004 094B     		ldr	r3, .L9
 107 0006 9A42     		cmp	r2, r3
 108 0008 00D0     		beq	.L8
 109              	.LVL1:
 110              	.L5:
  89:Core/Src/stm32l4xx_hal_msp.c ****   {
  90:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  91:Core/Src/stm32l4xx_hal_msp.c **** 
  92:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  93:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
  95:Core/Src/stm32l4xx_hal_msp.c ****     /* RTC interrupt Init */
  96:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
  97:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
  98:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 100:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 101:Core/Src/stm32l4xx_hal_msp.c ****   }
 102:Core/Src/stm32l4xx_hal_msp.c **** 
 103:Core/Src/stm32l4xx_hal_msp.c **** }
 111              		.loc 1 103 1 view .LVU19
 112 000a 08BD     		pop	{r3, pc}
 113              	.LVL2:
 114              	.L8:
  94:Core/Src/stm32l4xx_hal_msp.c ****     /* RTC interrupt Init */
 115              		.loc 1 94 5 is_stmt 1 view .LVU20
 116 000c 084A     		ldr	r2, .L9+4
 117 000e D2F89030 		ldr	r3, [r2, #144]
 118 0012 43F40043 		orr	r3, r3, #32768
 119 0016 C2F89030 		str	r3, [r2, #144]
  96:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 120              		.loc 1 96 5 view .LVU21
 121 001a 0022     		movs	r2, #0
 122 001c 1146     		mov	r1, r2
 123 001e 2920     		movs	r0, #41
 124              	.LVL3:
  96:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 125              		.loc 1 96 5 is_stmt 0 view .LVU22
ARM GAS  /tmp/ccqZzJ1P.s 			page 5


 126 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 127              	.LVL4:
  97:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 128              		.loc 1 97 5 is_stmt 1 view .LVU23
 129 0024 2920     		movs	r0, #41
 130 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 131              	.LVL5:
 132              		.loc 1 103 1 is_stmt 0 view .LVU24
 133 002a EEE7     		b	.L5
 134              	.L10:
 135              		.align	2
 136              	.L9:
 137 002c 00280040 		.word	1073752064
 138 0030 00100240 		.word	1073876992
 139              		.cfi_endproc
 140              	.LFE133:
 142              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 143              		.align	1
 144              		.global	HAL_RTC_MspDeInit
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 148              		.fpu fpv4-sp-d16
 150              	HAL_RTC_MspDeInit:
 151              	.LVL6:
 152              	.LFB134:
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 105:Core/Src/stm32l4xx_hal_msp.c **** /**
 106:Core/Src/stm32l4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 107:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 108:Core/Src/stm32l4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 109:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 110:Core/Src/stm32l4xx_hal_msp.c **** */
 111:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 112:Core/Src/stm32l4xx_hal_msp.c **** {
 153              		.loc 1 112 1 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 0
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157              		.loc 1 112 1 is_stmt 0 view .LVU26
 158 0000 08B5     		push	{r3, lr}
 159              	.LCFI3:
 160              		.cfi_def_cfa_offset 8
 161              		.cfi_offset 3, -8
 162              		.cfi_offset 14, -4
 113:Core/Src/stm32l4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 163              		.loc 1 113 3 is_stmt 1 view .LVU27
 164              		.loc 1 113 10 is_stmt 0 view .LVU28
 165 0002 0268     		ldr	r2, [r0]
 166              		.loc 1 113 5 view .LVU29
 167 0004 074B     		ldr	r3, .L15
 168 0006 9A42     		cmp	r2, r3
 169 0008 00D0     		beq	.L14
 170              	.LVL7:
 171              	.L11:
 114:Core/Src/stm32l4xx_hal_msp.c ****   {
 115:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
ARM GAS  /tmp/ccqZzJ1P.s 			page 6


 116:Core/Src/stm32l4xx_hal_msp.c **** 
 117:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 118:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 119:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 121:Core/Src/stm32l4xx_hal_msp.c ****     /* RTC interrupt DeInit */
 122:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 123:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 124:Core/Src/stm32l4xx_hal_msp.c **** 
 125:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 126:Core/Src/stm32l4xx_hal_msp.c ****   }
 127:Core/Src/stm32l4xx_hal_msp.c **** 
 128:Core/Src/stm32l4xx_hal_msp.c **** }
 172              		.loc 1 128 1 view .LVU30
 173 000a 08BD     		pop	{r3, pc}
 174              	.LVL8:
 175              	.L14:
 119:Core/Src/stm32l4xx_hal_msp.c **** 
 176              		.loc 1 119 5 is_stmt 1 view .LVU31
 177 000c 064A     		ldr	r2, .L15+4
 178 000e D2F89030 		ldr	r3, [r2, #144]
 179 0012 23F40043 		bic	r3, r3, #32768
 180 0016 C2F89030 		str	r3, [r2, #144]
 122:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 181              		.loc 1 122 5 view .LVU32
 182 001a 2920     		movs	r0, #41
 183              	.LVL9:
 122:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 184              		.loc 1 122 5 is_stmt 0 view .LVU33
 185 001c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 186              	.LVL10:
 187              		.loc 1 128 1 view .LVU34
 188 0020 F3E7     		b	.L11
 189              	.L16:
 190 0022 00BF     		.align	2
 191              	.L15:
 192 0024 00280040 		.word	1073752064
 193 0028 00100240 		.word	1073876992
 194              		.cfi_endproc
 195              	.LFE134:
 197              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 198              		.align	1
 199              		.global	HAL_UART_MspInit
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu fpv4-sp-d16
 205              	HAL_UART_MspInit:
 206              	.LVL11:
 207              	.LFB135:
 129:Core/Src/stm32l4xx_hal_msp.c **** 
 130:Core/Src/stm32l4xx_hal_msp.c **** /**
 131:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 132:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 133:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 134:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 135:Core/Src/stm32l4xx_hal_msp.c **** */
ARM GAS  /tmp/ccqZzJ1P.s 			page 7


 136:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 137:Core/Src/stm32l4xx_hal_msp.c **** {
 208              		.loc 1 137 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 32
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		.loc 1 137 1 is_stmt 0 view .LVU36
 213 0000 30B5     		push	{r4, r5, lr}
 214              	.LCFI4:
 215              		.cfi_def_cfa_offset 12
 216              		.cfi_offset 4, -12
 217              		.cfi_offset 5, -8
 218              		.cfi_offset 14, -4
 219 0002 89B0     		sub	sp, sp, #36
 220              	.LCFI5:
 221              		.cfi_def_cfa_offset 48
 138:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 222              		.loc 1 138 3 is_stmt 1 view .LVU37
 223              		.loc 1 138 20 is_stmt 0 view .LVU38
 224 0004 0023     		movs	r3, #0
 225 0006 0393     		str	r3, [sp, #12]
 226 0008 0493     		str	r3, [sp, #16]
 227 000a 0593     		str	r3, [sp, #20]
 228 000c 0693     		str	r3, [sp, #24]
 229 000e 0793     		str	r3, [sp, #28]
 139:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 230              		.loc 1 139 3 is_stmt 1 view .LVU39
 231              		.loc 1 139 11 is_stmt 0 view .LVU40
 232 0010 0268     		ldr	r2, [r0]
 233              		.loc 1 139 5 view .LVU41
 234 0012 1E4B     		ldr	r3, .L21
 235 0014 9A42     		cmp	r2, r3
 236 0016 01D0     		beq	.L20
 237              	.LVL12:
 238              	.L17:
 140:Core/Src/stm32l4xx_hal_msp.c ****   {
 141:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 142:Core/Src/stm32l4xx_hal_msp.c **** 
 143:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 144:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 145:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 148:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 149:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 150:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> USART2_RX
 151:Core/Src/stm32l4xx_hal_msp.c ****     */
 152:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_TX_Pin;
 153:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 154:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 155:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 156:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 157:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 158:Core/Src/stm32l4xx_hal_msp.c **** 
 159:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_RX_Pin;
 160:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccqZzJ1P.s 			page 8


 162:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 163:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 164:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 165:Core/Src/stm32l4xx_hal_msp.c **** 
 166:Core/Src/stm32l4xx_hal_msp.c ****     /* USART2 interrupt Init */
 167:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 168:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 169:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 170:Core/Src/stm32l4xx_hal_msp.c **** 
 171:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 172:Core/Src/stm32l4xx_hal_msp.c ****   }
 173:Core/Src/stm32l4xx_hal_msp.c **** 
 174:Core/Src/stm32l4xx_hal_msp.c **** }
 239              		.loc 1 174 1 view .LVU42
 240 0018 09B0     		add	sp, sp, #36
 241              	.LCFI6:
 242              		.cfi_remember_state
 243              		.cfi_def_cfa_offset 12
 244              		@ sp needed
 245 001a 30BD     		pop	{r4, r5, pc}
 246              	.LVL13:
 247              	.L20:
 248              	.LCFI7:
 249              		.cfi_restore_state
 145:Core/Src/stm32l4xx_hal_msp.c **** 
 250              		.loc 1 145 5 is_stmt 1 view .LVU43
 251              	.LBB4:
 145:Core/Src/stm32l4xx_hal_msp.c **** 
 252              		.loc 1 145 5 view .LVU44
 145:Core/Src/stm32l4xx_hal_msp.c **** 
 253              		.loc 1 145 5 view .LVU45
 254 001c 03F5E633 		add	r3, r3, #117760
 255 0020 9A6D     		ldr	r2, [r3, #88]
 256 0022 42F40032 		orr	r2, r2, #131072
 257 0026 9A65     		str	r2, [r3, #88]
 145:Core/Src/stm32l4xx_hal_msp.c **** 
 258              		.loc 1 145 5 view .LVU46
 259 0028 9A6D     		ldr	r2, [r3, #88]
 260 002a 02F40032 		and	r2, r2, #131072
 261 002e 0192     		str	r2, [sp, #4]
 145:Core/Src/stm32l4xx_hal_msp.c **** 
 262              		.loc 1 145 5 view .LVU47
 263 0030 019A     		ldr	r2, [sp, #4]
 264              	.LBE4:
 145:Core/Src/stm32l4xx_hal_msp.c **** 
 265              		.loc 1 145 5 view .LVU48
 147:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 266              		.loc 1 147 5 view .LVU49
 267              	.LBB5:
 147:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 268              		.loc 1 147 5 view .LVU50
 147:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 269              		.loc 1 147 5 view .LVU51
 270 0032 DA6C     		ldr	r2, [r3, #76]
 271 0034 42F00102 		orr	r2, r2, #1
 272 0038 DA64     		str	r2, [r3, #76]
 147:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  /tmp/ccqZzJ1P.s 			page 9


 273              		.loc 1 147 5 view .LVU52
 274 003a DB6C     		ldr	r3, [r3, #76]
 275 003c 03F00103 		and	r3, r3, #1
 276 0040 0293     		str	r3, [sp, #8]
 147:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 277              		.loc 1 147 5 view .LVU53
 278 0042 029B     		ldr	r3, [sp, #8]
 279              	.LBE5:
 147:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 280              		.loc 1 147 5 view .LVU54
 152:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 281              		.loc 1 152 5 view .LVU55
 152:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 282              		.loc 1 152 25 is_stmt 0 view .LVU56
 283 0044 0423     		movs	r3, #4
 284 0046 0393     		str	r3, [sp, #12]
 153:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 285              		.loc 1 153 5 is_stmt 1 view .LVU57
 153:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 153 26 is_stmt 0 view .LVU58
 287 0048 0224     		movs	r4, #2
 288 004a 0494     		str	r4, [sp, #16]
 154:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 289              		.loc 1 154 5 is_stmt 1 view .LVU59
 155:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 290              		.loc 1 155 5 view .LVU60
 155:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 291              		.loc 1 155 27 is_stmt 0 view .LVU61
 292 004c 0325     		movs	r5, #3
 293 004e 0695     		str	r5, [sp, #24]
 156:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 294              		.loc 1 156 5 is_stmt 1 view .LVU62
 156:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 295              		.loc 1 156 31 is_stmt 0 view .LVU63
 296 0050 0723     		movs	r3, #7
 297 0052 0793     		str	r3, [sp, #28]
 157:Core/Src/stm32l4xx_hal_msp.c **** 
 298              		.loc 1 157 5 is_stmt 1 view .LVU64
 299 0054 03A9     		add	r1, sp, #12
 300 0056 4FF09040 		mov	r0, #1207959552
 301              	.LVL14:
 157:Core/Src/stm32l4xx_hal_msp.c **** 
 302              		.loc 1 157 5 is_stmt 0 view .LVU65
 303 005a FFF7FEFF 		bl	HAL_GPIO_Init
 304              	.LVL15:
 159:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 305              		.loc 1 159 5 is_stmt 1 view .LVU66
 159:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 306              		.loc 1 159 25 is_stmt 0 view .LVU67
 307 005e 4FF40043 		mov	r3, #32768
 308 0062 0393     		str	r3, [sp, #12]
 160:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 309              		.loc 1 160 5 is_stmt 1 view .LVU68
 160:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 310              		.loc 1 160 26 is_stmt 0 view .LVU69
 311 0064 0494     		str	r4, [sp, #16]
 161:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccqZzJ1P.s 			page 10


 312              		.loc 1 161 5 is_stmt 1 view .LVU70
 161:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 313              		.loc 1 161 26 is_stmt 0 view .LVU71
 314 0066 0024     		movs	r4, #0
 315 0068 0594     		str	r4, [sp, #20]
 162:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 316              		.loc 1 162 5 is_stmt 1 view .LVU72
 162:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 317              		.loc 1 162 27 is_stmt 0 view .LVU73
 318 006a 0695     		str	r5, [sp, #24]
 163:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 319              		.loc 1 163 5 is_stmt 1 view .LVU74
 163:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 320              		.loc 1 163 31 is_stmt 0 view .LVU75
 321 006c 0795     		str	r5, [sp, #28]
 164:Core/Src/stm32l4xx_hal_msp.c **** 
 322              		.loc 1 164 5 is_stmt 1 view .LVU76
 323 006e 03A9     		add	r1, sp, #12
 324 0070 4FF09040 		mov	r0, #1207959552
 325 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 326              	.LVL16:
 167:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 327              		.loc 1 167 5 view .LVU77
 328 0078 2246     		mov	r2, r4
 329 007a 2146     		mov	r1, r4
 330 007c 2620     		movs	r0, #38
 331 007e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 332              	.LVL17:
 168:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 333              		.loc 1 168 5 view .LVU78
 334 0082 2620     		movs	r0, #38
 335 0084 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 336              	.LVL18:
 337              		.loc 1 174 1 is_stmt 0 view .LVU79
 338 0088 C6E7     		b	.L17
 339              	.L22:
 340 008a 00BF     		.align	2
 341              	.L21:
 342 008c 00440040 		.word	1073759232
 343              		.cfi_endproc
 344              	.LFE135:
 346              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 347              		.align	1
 348              		.global	HAL_UART_MspDeInit
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 352              		.fpu fpv4-sp-d16
 354              	HAL_UART_MspDeInit:
 355              	.LVL19:
 356              	.LFB136:
 175:Core/Src/stm32l4xx_hal_msp.c **** 
 176:Core/Src/stm32l4xx_hal_msp.c **** /**
 177:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 178:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 179:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 180:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccqZzJ1P.s 			page 11


 181:Core/Src/stm32l4xx_hal_msp.c **** */
 182:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 183:Core/Src/stm32l4xx_hal_msp.c **** {
 357              		.loc 1 183 1 is_stmt 1 view -0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 361              		.loc 1 183 1 is_stmt 0 view .LVU81
 362 0000 08B5     		push	{r3, lr}
 363              	.LCFI8:
 364              		.cfi_def_cfa_offset 8
 365              		.cfi_offset 3, -8
 366              		.cfi_offset 14, -4
 184:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 367              		.loc 1 184 3 is_stmt 1 view .LVU82
 368              		.loc 1 184 11 is_stmt 0 view .LVU83
 369 0002 0268     		ldr	r2, [r0]
 370              		.loc 1 184 5 view .LVU84
 371 0004 094B     		ldr	r3, .L27
 372 0006 9A42     		cmp	r2, r3
 373 0008 00D0     		beq	.L26
 374              	.LVL20:
 375              	.L23:
 185:Core/Src/stm32l4xx_hal_msp.c ****   {
 186:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 187:Core/Src/stm32l4xx_hal_msp.c **** 
 188:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 189:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 190:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 191:Core/Src/stm32l4xx_hal_msp.c **** 
 192:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 193:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 194:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> USART2_RX
 195:Core/Src/stm32l4xx_hal_msp.c ****     */
 196:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, VCP_TX_Pin|VCP_RX_Pin);
 197:Core/Src/stm32l4xx_hal_msp.c **** 
 198:Core/Src/stm32l4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 199:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 200:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 201:Core/Src/stm32l4xx_hal_msp.c **** 
 202:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 203:Core/Src/stm32l4xx_hal_msp.c ****   }
 204:Core/Src/stm32l4xx_hal_msp.c **** 
 205:Core/Src/stm32l4xx_hal_msp.c **** }
 376              		.loc 1 205 1 view .LVU85
 377 000a 08BD     		pop	{r3, pc}
 378              	.LVL21:
 379              	.L26:
 190:Core/Src/stm32l4xx_hal_msp.c **** 
 380              		.loc 1 190 5 is_stmt 1 view .LVU86
 381 000c 084A     		ldr	r2, .L27+4
 382 000e 936D     		ldr	r3, [r2, #88]
 383 0010 23F40033 		bic	r3, r3, #131072
 384 0014 9365     		str	r3, [r2, #88]
 196:Core/Src/stm32l4xx_hal_msp.c **** 
 385              		.loc 1 196 5 view .LVU87
 386 0016 48F20401 		movw	r1, #32772
ARM GAS  /tmp/ccqZzJ1P.s 			page 12


 387 001a 4FF09040 		mov	r0, #1207959552
 388              	.LVL22:
 196:Core/Src/stm32l4xx_hal_msp.c **** 
 389              		.loc 1 196 5 is_stmt 0 view .LVU88
 390 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 391              	.LVL23:
 199:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 392              		.loc 1 199 5 is_stmt 1 view .LVU89
 393 0022 2620     		movs	r0, #38
 394 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 395              	.LVL24:
 396              		.loc 1 205 1 is_stmt 0 view .LVU90
 397 0028 EFE7     		b	.L23
 398              	.L28:
 399 002a 00BF     		.align	2
 400              	.L27:
 401 002c 00440040 		.word	1073759232
 402 0030 00100240 		.word	1073876992
 403              		.cfi_endproc
 404              	.LFE136:
 406              		.text
 407              	.Letext0:
 408              		.file 2 "/opt/gcc-arm-none-eabi/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_
 409              		.file 3 "/opt/gcc-arm-none-eabi/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdi
 410              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
 411              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 412              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 413              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 414              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h"
 415              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 416              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  /tmp/ccqZzJ1P.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccqZzJ1P.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccqZzJ1P.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccqZzJ1P.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccqZzJ1P.s:82     .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/ccqZzJ1P.s:89     .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/ccqZzJ1P.s:137    .text.HAL_RTC_MspInit:000000000000002c $d
     /tmp/ccqZzJ1P.s:143    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/ccqZzJ1P.s:150    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/ccqZzJ1P.s:192    .text.HAL_RTC_MspDeInit:0000000000000024 $d
     /tmp/ccqZzJ1P.s:198    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccqZzJ1P.s:205    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccqZzJ1P.s:342    .text.HAL_UART_MspInit:000000000000008c $d
     /tmp/ccqZzJ1P.s:347    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccqZzJ1P.s:354    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccqZzJ1P.s:401    .text.HAL_UART_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
