INTSTYLE=ise
INFILE=C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\Verilog\ASICTesterVerilog\UART_CTRL.ncd
OUTFILE=C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\Verilog\ASICTesterVerilog\UART_CTRL.bit
FAMILY=Artix7
PART=xc7a100t-3csg324
WORKINGDIR=C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\Verilog\ASICTesterVerilog
LICENSE=WebPack
USER_INFO=210721438_0_0_800
