$date
	Mon Nov 24 20:37:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_imem $end
$var wire 32 ! inst [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$scope module dut $end
$var wire 32 $ addr [31:0] $end
$var wire 1 # clk $end
$var reg 32 % inst [31:0] $end
$upscope $end
$scope task step $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
b0 $
0#
b0 "
bx !
$end
#5000
b10011 !
b10011 %
1#
#10000
0#
#15000
1#
#20000
0#
b100 "
b100 $
#25000
1#
#30000
0#
b1000 "
b1000 $
#35000
b1101111 !
b1101111 %
1#
#40000
0#
b1100 "
b1100 $
#45000
bx !
bx %
1#
#50000
0#
b10000 "
b10000 $
#55000
1#
#60000
0#
b10100 "
b10100 $
#65000
1#
#70000
0#
b11000 "
b11000 $
#75000
1#
#80000
0#
b11100 "
b11100 $
#85000
1#
#90000
0#
b100000 "
b100000 $
#95000
1#
#100000
0#
b100100 "
b100100 $
#105000
1#
#110000
0#
b101000 "
b101000 $
#115000
1#
#120000
0#
b101100 "
b101100 $
#125000
1#
#130000
0#
b110000 "
b110000 $
#135000
1#
#140000
0#
b110100 "
b110100 $
#145000
1#
#150000
0#
b111000 "
b111000 $
#155000
1#
#160000
0#
b111100 "
b111100 $
#165000
1#
#170000
0#
b1000000 "
b1000000 $
#175000
1#
#180000
0#
