
09_uart2_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abc0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  0800ad50  0800ad50  0001ad50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aed8  0800aed8  00020198  2**0
                  CONTENTS
  4 .ARM          00000008  0800aed8  0800aed8  0001aed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aee0  0800aee0  00020198  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aee0  0800aee0  0001aee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aee4  0800aee4  0001aee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000198  20000000  0800aee8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020198  2**0
                  CONTENTS
 10 .bss          00002a84  20000198  20000198  00020198  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002c1c  20002c1c  00020198  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020198  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000201c2  2**0
                  CONTENTS, READONLY
 14 .debug_info   00014793  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003e45  00000000  00000000  00034998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000010d0  00000000  00000000  000387e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000c92  00000000  00000000  000398b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025eb8  00000000  00000000  0003a542  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001d3d3  00000000  00000000  000603fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ce85f  00000000  00000000  0007d7cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000046f8  00000000  00000000  0014c02c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  00150724  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000198 	.word	0x20000198
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ad38 	.word	0x0800ad38

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000019c 	.word	0x2000019c
 80001cc:	0800ad38 	.word	0x0800ad38

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811b 	bcs.w	800052e <__udivmoddi4+0x28e>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8118 	bls.w	800052e <__udivmoddi4+0x28e>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8106 	bcs.w	8000532 <__udivmoddi4+0x292>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8103 	bls.w	8000532 <__udivmoddi4+0x292>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ec 	beq.w	8000528 <__udivmoddi4+0x288>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f7 	bhi.w	800055c <__udivmoddi4+0x2bc>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 808f 	bne.w	80004ae <__udivmoddi4+0x20e>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80ca 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80ba 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	4323      	orrs	r3, r4
 8000412:	fa00 f901 	lsl.w	r9, r0, r1
 8000416:	ea4f 401c 	mov.w	r0, ip, lsr #16
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fbb5 f8f0 	udiv	r8, r5, r0
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	fb00 5518 	mls	r5, r0, r8, r5
 8000428:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800042c:	fb08 f50e 	mul.w	r5, r8, lr
 8000430:	42a5      	cmp	r5, r4
 8000432:	fa02 f201 	lsl.w	r2, r2, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f0 	udiv	r3, r4, r0
 8000458:	fb00 4413 	mls	r4, r0, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800047e:	fba0 8302 	umull	r8, r3, r0, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	429c      	cmp	r4, r3
 8000488:	46c6      	mov	lr, r8
 800048a:	461d      	mov	r5, r3
 800048c:	d355      	bcc.n	800053a <__udivmoddi4+0x29a>
 800048e:	d052      	beq.n	8000536 <__udivmoddi4+0x296>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb9 030e 	subs.w	r3, r9, lr
 8000496:	eb64 0405 	sbc.w	r4, r4, r5
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40cb      	lsrs	r3, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	431f      	orrs	r7, r3
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	2100      	movs	r1, #0
 80004aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ae:	f1c3 0120 	rsb	r1, r3, #32
 80004b2:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b6:	fa20 f201 	lsr.w	r2, r0, r1
 80004ba:	fa25 f101 	lsr.w	r1, r5, r1
 80004be:	409d      	lsls	r5, r3
 80004c0:	432a      	orrs	r2, r5
 80004c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c6:	fa1f fe8c 	uxth.w	lr, ip
 80004ca:	fbb1 f0f7 	udiv	r0, r1, r7
 80004ce:	fb07 1510 	mls	r5, r7, r0, r1
 80004d2:	0c11      	lsrs	r1, r2, #16
 80004d4:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004d8:	fb00 f50e 	mul.w	r5, r0, lr
 80004dc:	428d      	cmp	r5, r1
 80004de:	fa04 f403 	lsl.w	r4, r4, r3
 80004e2:	d908      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e4:	eb1c 0101 	adds.w	r1, ip, r1
 80004e8:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428d      	cmp	r5, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3802      	subs	r0, #2
 80004f4:	4461      	add	r1, ip
 80004f6:	1b49      	subs	r1, r1, r5
 80004f8:	b292      	uxth	r2, r2
 80004fa:	fbb1 f5f7 	udiv	r5, r1, r7
 80004fe:	fb07 1115 	mls	r1, r7, r5, r1
 8000502:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000506:	fb05 f10e 	mul.w	r1, r5, lr
 800050a:	4291      	cmp	r1, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x280>
 800050e:	eb1c 0202 	adds.w	r2, ip, r2
 8000512:	f105 38ff 	add.w	r8, r5, #4294967295
 8000516:	d216      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000518:	4291      	cmp	r1, r2
 800051a:	d914      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051c:	3d02      	subs	r5, #2
 800051e:	4462      	add	r2, ip
 8000520:	1a52      	subs	r2, r2, r1
 8000522:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000526:	e739      	b.n	800039c <__udivmoddi4+0xfc>
 8000528:	4631      	mov	r1, r6
 800052a:	4630      	mov	r0, r6
 800052c:	e709      	b.n	8000342 <__udivmoddi4+0xa2>
 800052e:	4639      	mov	r1, r7
 8000530:	e6e7      	b.n	8000302 <__udivmoddi4+0x62>
 8000532:	4610      	mov	r0, r2
 8000534:	e6fc      	b.n	8000330 <__udivmoddi4+0x90>
 8000536:	45c1      	cmp	r9, r8
 8000538:	d2aa      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053a:	ebb8 0e02 	subs.w	lr, r8, r2
 800053e:	eb63 050c 	sbc.w	r5, r3, ip
 8000542:	3801      	subs	r0, #1
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4645      	mov	r5, r8
 8000548:	e7ea      	b.n	8000520 <__udivmoddi4+0x280>
 800054a:	4603      	mov	r3, r0
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4640      	mov	r0, r8
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	46d0      	mov	r8, sl
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3d02      	subs	r5, #2
 8000558:	4462      	add	r2, ip
 800055a:	e733      	b.n	80003c4 <__udivmoddi4+0x124>
 800055c:	4608      	mov	r0, r1
 800055e:	e70b      	b.n	8000378 <__udivmoddi4+0xd8>
 8000560:	4464      	add	r4, ip
 8000562:	3802      	subs	r0, #2
 8000564:	e743      	b.n	80003ee <__udivmoddi4+0x14e>
 8000566:	bf00      	nop

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <apInit>:
{
  ledToggle(_DEF_LED3);     //led3 토글한다
}

void apInit(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0

  //h_led_timer = swtimerGetHandle();             //타이머 인덱스값을 받아서 변수에 저장
  //swtimerSet(h_led_timer, 500, LOOP_TIME, ledISR, NULL);  //500ms 주기로 ledISR함수가 동작하도록 swtimer 설정
  //swtimerStart(h_led_timer);    //swtimer 시작

  uartOpen(_DEF_UART1, 115200);
 8000570:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000574:	2000      	movs	r0, #0
 8000576:	f000 fca3 	bl	8000ec0 <uartOpen>
  //uartOpen(_DEF_UART2, 115200);
  //uartOpen(_DEF_UART3, 115200);
  uartOpen(_DEF_UART4, 115200);
 800057a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800057e:	2003      	movs	r0, #3
 8000580:	f000 fc9e 	bl	8000ec0 <uartOpen>

  uartPrintf(_DEF_UART1, "UART 1(USART) OPEN \r\n");
 8000584:	4908      	ldr	r1, [pc, #32]	; (80005a8 <apInit+0x3c>)
 8000586:	2000      	movs	r0, #0
 8000588:	f000 ffe6 	bl	8001558 <uartPrintf>
  uartPrintf(_DEF_UART2, "UART 2(USART) OPEN \r\n");
 800058c:	4907      	ldr	r1, [pc, #28]	; (80005ac <apInit+0x40>)
 800058e:	2001      	movs	r0, #1
 8000590:	f000 ffe2 	bl	8001558 <uartPrintf>
  uartPrintf(_DEF_UART3, "UART 3(USART) OPEN \r\n");
 8000594:	4906      	ldr	r1, [pc, #24]	; (80005b0 <apInit+0x44>)
 8000596:	2002      	movs	r0, #2
 8000598:	f000 ffde 	bl	8001558 <uartPrintf>
  uartPrintf(_DEF_UART4, "UART 4(USB)   OPEN \r\n");
 800059c:	4905      	ldr	r1, [pc, #20]	; (80005b4 <apInit+0x48>)
 800059e:	2003      	movs	r0, #3
 80005a0:	f000 ffda 	bl	8001558 <uartPrintf>
}
 80005a4:	bf00      	nop
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	0800ad50 	.word	0x0800ad50
 80005ac:	0800ad68 	.word	0x0800ad68
 80005b0:	0800ad80 	.word	0x0800ad80
 80005b4:	0800ad98 	.word	0x0800ad98

080005b8 <apMain>:

void apMain(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
  uint32_t pre_time;
  uint32_t pre_baud;  //baudrate값 저장변수

  pre_time = millis();
 80005be:	f000 f8d4 	bl	800076a <millis>
 80005c2:	60f8      	str	r0, [r7, #12]

  //usb cdc의 baudrate값을 저장한다.
  pre_baud = uartGetBaud(_DEF_UART4);
 80005c4:	2003      	movs	r0, #3
 80005c6:	f001 f841 	bl	800164c <uartGetBaud>
 80005ca:	60b8      	str	r0, [r7, #8]
  uint8_t rx_data1, rx_data2, rx_data3;

  while(1)
  {
    //최초의 usb baudrate와 현재 usb baudrate가 다르다면
    if(pre_baud != uartGetBaud(_DEF_UART4))
 80005cc:	2003      	movs	r0, #3
 80005ce:	f001 f83d 	bl	800164c <uartGetBaud>
 80005d2:	4602      	mov	r2, r0
 80005d4:	68bb      	ldr	r3, [r7, #8]
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d00c      	beq.n	80005f4 <apMain+0x3c>
    {
      //현재 설정한 baudrate값을 다시 저장하고,
      pre_baud = uartGetBaud(_DEF_UART4);
 80005da:	2003      	movs	r0, #3
 80005dc:	f001 f836 	bl	800164c <uartGetBaud>
 80005e0:	60b8      	str	r0, [r7, #8]
      //변경된 baudrate값을 출력한다.
      uartPrintf(_DEF_UART4, "USB BaudRate Changed To %d \r\n", uartGetBaud(_DEF_UART4));
 80005e2:	2003      	movs	r0, #3
 80005e4:	f001 f832 	bl	800164c <uartGetBaud>
 80005e8:	4603      	mov	r3, r0
 80005ea:	461a      	mov	r2, r3
 80005ec:	491a      	ldr	r1, [pc, #104]	; (8000658 <apMain+0xa0>)
 80005ee:	2003      	movs	r0, #3
 80005f0:	f000 ffb2 	bl	8001558 <uartPrintf>
    }
    if(millis() - pre_time >= 500)
 80005f4:	f000 f8b9 	bl	800076a <millis>
 80005f8:	4602      	mov	r2, r0
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	1ad3      	subs	r3, r2, r3
 80005fe:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000602:	d305      	bcc.n	8000610 <apMain+0x58>
    {
      pre_time = millis();
 8000604:	f000 f8b1 	bl	800076a <millis>
 8000608:	60f8      	str	r0, [r7, #12]
      ledToggle(_DEF_LED1);
 800060a:	2000      	movs	r0, #0
 800060c:	f000 fb82 	bl	8000d14 <ledToggle>
    }

    //usb cdc로 입력되는 데이터가 있다면
    if(uartAvailable(_DEF_UART4) > 0)
 8000610:	2003      	movs	r0, #3
 8000612:	f000 fe45 	bl	80012a0 <uartAvailable>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d00a      	beq.n	8000632 <apMain+0x7a>
    {
      //usb로 수신된 데이터를 변수에 저장
      rx_data = uartRead(_DEF_UART4);
 800061c:	2003      	movs	r0, #3
 800061e:	f000 ff41 	bl	80014a4 <uartRead>
 8000622:	4603      	mov	r3, r0
 8000624:	71fb      	strb	r3, [r7, #7]

      uartPrintf(_DEF_UART4, "rx_data : 0x%X [%c] --->> \r\n", rx_data, rx_data);
 8000626:	79fa      	ldrb	r2, [r7, #7]
 8000628:	79fb      	ldrb	r3, [r7, #7]
 800062a:	490c      	ldr	r1, [pc, #48]	; (800065c <apMain+0xa4>)
 800062c:	2003      	movs	r0, #3
 800062e:	f000 ff93 	bl	8001558 <uartPrintf>
    }

    if(uartAvailable(_DEF_UART1) > 0)   //물리적 uart
 8000632:	2000      	movs	r0, #0
 8000634:	f000 fe34 	bl	80012a0 <uartAvailable>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d0c6      	beq.n	80005cc <apMain+0x14>
    {
      //usb로 수신된 데이터를 변수에 저장
      rx_data1 = uartRead(_DEF_UART1);
 800063e:	2000      	movs	r0, #0
 8000640:	f000 ff30 	bl	80014a4 <uartRead>
 8000644:	4603      	mov	r3, r0
 8000646:	71bb      	strb	r3, [r7, #6]

      uartPrintf(_DEF_UART1, "rx_data1 : 0x%X [%c] \r\n", rx_data1, rx_data1);
 8000648:	79ba      	ldrb	r2, [r7, #6]
 800064a:	79bb      	ldrb	r3, [r7, #6]
 800064c:	4904      	ldr	r1, [pc, #16]	; (8000660 <apMain+0xa8>)
 800064e:	2000      	movs	r0, #0
 8000650:	f000 ff82 	bl	8001558 <uartPrintf>
    if(pre_baud != uartGetBaud(_DEF_UART4))
 8000654:	e7ba      	b.n	80005cc <apMain+0x14>
 8000656:	bf00      	nop
 8000658:	0800adb0 	.word	0x0800adb0
 800065c:	0800add0 	.word	0x0800add0
 8000660:	0800adf0 	.word	0x0800adf0

08000664 <bspInit>:
static void SystemClock_Config(void);
static void Error_Handler(void);


void bspInit(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08a      	sub	sp, #40	; 0x28
 8000668:	af00      	add	r7, sp, #0
  HAL_Init();
 800066a:	f001 fa25 	bl	8001ab8 <HAL_Init>

  SystemClock_Config();
 800066e:	f000 f883 	bl	8000778 <SystemClock_Config>

  GPIO_InitTypeDef    GPIO_InitStruct = {0,};
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]
 800067a:	605a      	str	r2, [r3, #4]
 800067c:	609a      	str	r2, [r3, #8]
 800067e:	60da      	str	r2, [r3, #12]
 8000680:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000682:	2300      	movs	r3, #0
 8000684:	613b      	str	r3, [r7, #16]
 8000686:	4b31      	ldr	r3, [pc, #196]	; (800074c <bspInit+0xe8>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068a:	4a30      	ldr	r2, [pc, #192]	; (800074c <bspInit+0xe8>)
 800068c:	f043 0310 	orr.w	r3, r3, #16
 8000690:	6313      	str	r3, [r2, #48]	; 0x30
 8000692:	4b2e      	ldr	r3, [pc, #184]	; (800074c <bspInit+0xe8>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000696:	f003 0310 	and.w	r3, r3, #16
 800069a:	613b      	str	r3, [r7, #16]
 800069c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800069e:	2300      	movs	r3, #0
 80006a0:	60fb      	str	r3, [r7, #12]
 80006a2:	4b2a      	ldr	r3, [pc, #168]	; (800074c <bspInit+0xe8>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a6:	4a29      	ldr	r2, [pc, #164]	; (800074c <bspInit+0xe8>)
 80006a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006ac:	6313      	str	r3, [r2, #48]	; 0x30
 80006ae:	4b27      	ldr	r3, [pc, #156]	; (800074c <bspInit+0xe8>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	2300      	movs	r3, #0
 80006bc:	60bb      	str	r3, [r7, #8]
 80006be:	4b23      	ldr	r3, [pc, #140]	; (800074c <bspInit+0xe8>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c2:	4a22      	ldr	r2, [pc, #136]	; (800074c <bspInit+0xe8>)
 80006c4:	f043 0301 	orr.w	r3, r3, #1
 80006c8:	6313      	str	r3, [r2, #48]	; 0x30
 80006ca:	4b20      	ldr	r3, [pc, #128]	; (800074c <bspInit+0xe8>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ce:	f003 0301 	and.w	r3, r3, #1
 80006d2:	60bb      	str	r3, [r7, #8]
 80006d4:	68bb      	ldr	r3, [r7, #8]

  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d6:	2300      	movs	r3, #0
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	4b1c      	ldr	r3, [pc, #112]	; (800074c <bspInit+0xe8>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006de:	4a1b      	ldr	r2, [pc, #108]	; (800074c <bspInit+0xe8>)
 80006e0:	f043 0302 	orr.w	r3, r3, #2
 80006e4:	6313      	str	r3, [r2, #48]	; 0x30
 80006e6:	4b19      	ldr	r3, [pc, #100]	; (800074c <bspInit+0xe8>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ea:	f003 0302 	and.w	r3, r3, #2
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]

  //mcu reset 이후 usb가 정상적으로 실행되지 않을 경우가 있어서
  //usb dp 핀을 low -> 100ms -> high 로 제어해준다.
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80006f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80006f8:	2311      	movs	r3, #17
 80006fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	2300      	movs	r3, #0
 80006fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000700:	2302      	movs	r3, #2
 8000702:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000704:	f107 0314 	add.w	r3, r7, #20
 8000708:	4619      	mov	r1, r3
 800070a:	4811      	ldr	r0, [pc, #68]	; (8000750 <bspInit+0xec>)
 800070c:	f002 f802 	bl	8002714 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000710:	2200      	movs	r2, #0
 8000712:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000716:	480e      	ldr	r0, [pc, #56]	; (8000750 <bspInit+0xec>)
 8000718:	f002 fa90 	bl	8002c3c <HAL_GPIO_WritePin>
  delay(100);
 800071c:	2064      	movs	r0, #100	; 0x64
 800071e:	f000 f819 	bl	8000754 <delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8000722:	2201      	movs	r2, #1
 8000724:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000728:	4809      	ldr	r0, [pc, #36]	; (8000750 <bspInit+0xec>)
 800072a:	f002 fa87 	bl	8002c3c <HAL_GPIO_WritePin>

  //usb dp를 입력핀으로 설정해준다.
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800072e:	2300      	movs	r3, #0
 8000730:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000732:	f107 0314 	add.w	r3, r7, #20
 8000736:	4619      	mov	r1, r3
 8000738:	4805      	ldr	r0, [pc, #20]	; (8000750 <bspInit+0xec>)
 800073a:	f001 ffeb 	bl	8002714 <HAL_GPIO_Init>

  MX_USB_DEVICE_Init();
 800073e:	f009 f80f 	bl	8009760 <MX_USB_DEVICE_Init>
}
 8000742:	bf00      	nop
 8000744:	3728      	adds	r7, #40	; 0x28
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40023800 	.word	0x40023800
 8000750:	40020000 	.word	0x40020000

08000754 <delay>:

void delay(uint32_t ms)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 800075c:	6878      	ldr	r0, [r7, #4]
 800075e:	f001 fa19 	bl	8001b94 <HAL_Delay>
}
 8000762:	bf00      	nop
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <millis>:

uint32_t millis(void)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800076e:	f001 fa07 	bl	8001b80 <HAL_GetTick>
 8000772:	4603      	mov	r3, r0
}
 8000774:	4618      	mov	r0, r3
 8000776:	bd80      	pop	{r7, pc}

08000778 <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b094      	sub	sp, #80	; 0x50
 800077c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077e:	f107 0320 	add.w	r3, r7, #32
 8000782:	2230      	movs	r2, #48	; 0x30
 8000784:	2100      	movs	r1, #0
 8000786:	4618      	mov	r0, r3
 8000788:	f009 fe54 	bl	800a434 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800078c:	f107 030c 	add.w	r3, r7, #12
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
 800079a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800079c:	2300      	movs	r3, #0
 800079e:	60bb      	str	r3, [r7, #8]
 80007a0:	4b28      	ldr	r3, [pc, #160]	; (8000844 <SystemClock_Config+0xcc>)
 80007a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a4:	4a27      	ldr	r2, [pc, #156]	; (8000844 <SystemClock_Config+0xcc>)
 80007a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007aa:	6413      	str	r3, [r2, #64]	; 0x40
 80007ac:	4b25      	ldr	r3, [pc, #148]	; (8000844 <SystemClock_Config+0xcc>)
 80007ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007b4:	60bb      	str	r3, [r7, #8]
 80007b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007b8:	2300      	movs	r3, #0
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	4b22      	ldr	r3, [pc, #136]	; (8000848 <SystemClock_Config+0xd0>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a21      	ldr	r2, [pc, #132]	; (8000848 <SystemClock_Config+0xd0>)
 80007c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007c6:	6013      	str	r3, [r2, #0]
 80007c8:	4b1f      	ldr	r3, [pc, #124]	; (8000848 <SystemClock_Config+0xd0>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007d0:	607b      	str	r3, [r7, #4]
 80007d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007d4:	2301      	movs	r3, #1
 80007d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007dc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007de:	2302      	movs	r3, #2
 80007e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007e2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80007e8:	2319      	movs	r3, #25
 80007ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007ec:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80007f0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007f2:	2302      	movs	r3, #2
 80007f4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007f6:	2307      	movs	r3, #7
 80007f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007fa:	f107 0320 	add.w	r3, r7, #32
 80007fe:	4618      	mov	r0, r3
 8000800:	f003 fcc8 	bl	8004194 <HAL_RCC_OscConfig>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800080a:	f000 f81f 	bl	800084c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800080e:	230f      	movs	r3, #15
 8000810:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000812:	2302      	movs	r3, #2
 8000814:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000816:	2300      	movs	r3, #0
 8000818:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800081a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800081e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000820:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000824:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000826:	f107 030c 	add.w	r3, r7, #12
 800082a:	2105      	movs	r1, #5
 800082c:	4618      	mov	r0, r3
 800082e:	f003 ff29 	bl	8004684 <HAL_RCC_ClockConfig>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000838:	f000 f808 	bl	800084c <Error_Handler>
  }
}
 800083c:	bf00      	nop
 800083e:	3750      	adds	r7, #80	; 0x50
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40023800 	.word	0x40023800
 8000848:	40007000 	.word	0x40007000

0800084c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  /* User may add here some code to deal with this error */
  while(1)
 8000850:	e7fe      	b.n	8000850 <Error_Handler+0x4>
	...

08000854 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	607b      	str	r3, [r7, #4]
 800085e:	4b0f      	ldr	r3, [pc, #60]	; (800089c <HAL_MspInit+0x48>)
 8000860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000862:	4a0e      	ldr	r2, [pc, #56]	; (800089c <HAL_MspInit+0x48>)
 8000864:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000868:	6453      	str	r3, [r2, #68]	; 0x44
 800086a:	4b0c      	ldr	r3, [pc, #48]	; (800089c <HAL_MspInit+0x48>)
 800086c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800086e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	603b      	str	r3, [r7, #0]
 800087a:	4b08      	ldr	r3, [pc, #32]	; (800089c <HAL_MspInit+0x48>)
 800087c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800087e:	4a07      	ldr	r2, [pc, #28]	; (800089c <HAL_MspInit+0x48>)
 8000880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000884:	6413      	str	r3, [r2, #64]	; 0x40
 8000886:	4b05      	ldr	r3, [pc, #20]	; (800089c <HAL_MspInit+0x48>)
 8000888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800088a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800088e:	603b      	str	r3, [r7, #0]
 8000890:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000892:	bf00      	nop
 8000894:	370c      	adds	r7, #12
 8000896:	46bd      	mov	sp, r7
 8000898:	bc80      	pop	{r7}
 800089a:	4770      	bx	lr
 800089c:	40023800 	.word	0x40023800

080008a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008a4:	e7fe      	b.n	80008a4 <NMI_Handler+0x4>

080008a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a6:	b480      	push	{r7}
 80008a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008aa:	e7fe      	b.n	80008aa <HardFault_Handler+0x4>

080008ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b0:	e7fe      	b.n	80008b0 <MemManage_Handler+0x4>

080008b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b2:	b480      	push	{r7}
 80008b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b6:	e7fe      	b.n	80008b6 <BusFault_Handler+0x4>

080008b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008bc:	e7fe      	b.n	80008bc <UsageFault_Handler+0x4>

080008be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c2:	bf00      	nop
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bc80      	pop	{r7}
 80008c8:	4770      	bx	lr

080008ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008ca:	b480      	push	{r7}
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ce:	bf00      	nop
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bc80      	pop	{r7}
 80008d4:	4770      	bx	lr

080008d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008d6:	b480      	push	{r7}
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008da:	bf00      	nop
 80008dc:	46bd      	mov	sp, r7
 80008de:	bc80      	pop	{r7}
 80008e0:	4770      	bx	lr

080008e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008e6:	f001 f939 	bl	8001b5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}
	...

080008f0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80008f4:	4802      	ldr	r0, [pc, #8]	; (8000900 <DMA1_Stream1_IRQHandler+0x10>)
 80008f6:	f001 fca7 	bl	8002248 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	200004dc 	.word	0x200004dc

08000904 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000908:	4802      	ldr	r0, [pc, #8]	; (8000914 <DMA1_Stream5_IRQHandler+0x10>)
 800090a:	f001 fc9d 	bl	8002248 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800090e:	bf00      	nop
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	2000047c 	.word	0x2000047c

08000918 <USART1_IRQHandler>:
#endif
/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800091c:	4802      	ldr	r0, [pc, #8]	; (8000928 <USART1_IRQHandler+0x10>)
 800091e:	f004 f9fd 	bl	8004d1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000922:	bf00      	nop
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	20000350 	.word	0x20000350

0800092c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000930:	4802      	ldr	r0, [pc, #8]	; (800093c <USART2_IRQHandler+0x10>)
 8000932:	f004 f9f3 	bl	8004d1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	20000394 	.word	0x20000394

08000940 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000944:	4802      	ldr	r0, [pc, #8]	; (8000950 <USART3_IRQHandler+0x10>)
 8000946:	f004 f9e9 	bl	8004d1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200003d8 	.word	0x200003d8

08000954 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000958:	4802      	ldr	r0, [pc, #8]	; (8000964 <DMA2_Stream2_IRQHandler+0x10>)
 800095a:	f001 fc75 	bl	8002248 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	2000041c 	.word	0x2000041c

08000968 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800096c:	4802      	ldr	r0, [pc, #8]	; (8000978 <OTG_FS_IRQHandler+0x10>)
 800096e:	f002 fae6 	bl	8002f3e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	200023a8 	.word	0x200023a8

0800097c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000984:	4a14      	ldr	r2, [pc, #80]	; (80009d8 <_sbrk+0x5c>)
 8000986:	4b15      	ldr	r3, [pc, #84]	; (80009dc <_sbrk+0x60>)
 8000988:	1ad3      	subs	r3, r2, r3
 800098a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000990:	4b13      	ldr	r3, [pc, #76]	; (80009e0 <_sbrk+0x64>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d102      	bne.n	800099e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000998:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <_sbrk+0x64>)
 800099a:	4a12      	ldr	r2, [pc, #72]	; (80009e4 <_sbrk+0x68>)
 800099c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800099e:	4b10      	ldr	r3, [pc, #64]	; (80009e0 <_sbrk+0x64>)
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	4413      	add	r3, r2
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	d207      	bcs.n	80009bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009ac:	f009 fd4a 	bl	800a444 <__errno>
 80009b0:	4603      	mov	r3, r0
 80009b2:	220c      	movs	r2, #12
 80009b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009b6:	f04f 33ff 	mov.w	r3, #4294967295
 80009ba:	e009      	b.n	80009d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009bc:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <_sbrk+0x64>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009c2:	4b07      	ldr	r3, [pc, #28]	; (80009e0 <_sbrk+0x64>)
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4413      	add	r3, r2
 80009ca:	4a05      	ldr	r2, [pc, #20]	; (80009e0 <_sbrk+0x64>)
 80009cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ce:	68fb      	ldr	r3, [r7, #12]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3718      	adds	r7, #24
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	20020000 	.word	0x20020000
 80009dc:	00000400 	.word	0x00000400
 80009e0:	200001b4 	.word	0x200001b4
 80009e4:	20002c20 	.word	0x20002c20

080009e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bc80      	pop	{r7}
 80009f2:	4770      	bx	lr

080009f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80009f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009f8:	480d      	ldr	r0, [pc, #52]	; (8000a30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80009fa:	490e      	ldr	r1, [pc, #56]	; (8000a34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80009fc:	4a0e      	ldr	r2, [pc, #56]	; (8000a38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a00:	e002      	b.n	8000a08 <LoopCopyDataInit>

08000a02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a06:	3304      	adds	r3, #4

08000a08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a0c:	d3f9      	bcc.n	8000a02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a0e:	4a0b      	ldr	r2, [pc, #44]	; (8000a3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a10:	4c0b      	ldr	r4, [pc, #44]	; (8000a40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a14:	e001      	b.n	8000a1a <LoopFillZerobss>

08000a16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a18:	3204      	adds	r2, #4

08000a1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a1c:	d3fb      	bcc.n	8000a16 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a1e:	f7ff ffe3 	bl	80009e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a22:	f009 fd15 	bl	800a450 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a26:	f009 fcbb 	bl	800a3a0 <main>
  bx  lr    
 8000a2a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000a2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a34:	20000198 	.word	0x20000198
  ldr r2, =_sidata
 8000a38:	0800aee8 	.word	0x0800aee8
  ldr r2, =_sbss
 8000a3c:	20000198 	.word	0x20000198
  ldr r4, =_ebss
 8000a40:	20002c1c 	.word	0x20002c1c

08000a44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a44:	e7fe      	b.n	8000a44 <ADC_IRQHandler>

08000a46 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8000a46:	b480      	push	{r7}
 8000a48:	b087      	sub	sp, #28
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	60f8      	str	r0, [r7, #12]
 8000a4e:	60b9      	str	r1, [r7, #8]
 8000a50:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8000a52:	2301      	movs	r3, #1
 8000a54:	75fb      	strb	r3, [r7, #23]

  //q buffer 입/출력 인덱스 초기화
  p_node->ptr_in    = 0;
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
  p_node->ptr_out   = 0;
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	2200      	movs	r2, #0
 8000a60:	605a      	str	r2, [r3, #4]
  p_node->p_buf     = p_buf;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	68ba      	ldr	r2, [r7, #8]
 8000a66:	60da      	str	r2, [r3, #12]
  p_node->length    = length;
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	687a      	ldr	r2, [r7, #4]
 8000a6c:	609a      	str	r2, [r3, #8]

  if(p_node->p_buf == NULL)   //생성할 버퍼가 null이면 비정상 리턴
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	68db      	ldr	r3, [r3, #12]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d104      	bne.n	8000a80 <qbufferCreate+0x3a>
  {
    p_node->length = 0;
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
    ret = false;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8000a80:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	371c      	adds	r7, #28
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bc80      	pop	{r7}
 8000a8a:	4770      	bx	lr

08000a8c <qbufferWrite>:

bool qbufferWrite(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b089      	sub	sp, #36	; 0x24
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	60f8      	str	r0, [r7, #12]
 8000a94:	60b9      	str	r1, [r7, #8]
 8000a96:	607a      	str	r2, [r7, #4]
#if 1

  bool ret = true;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	77fb      	strb	r3, [r7, #31]
  uint32_t next_in;

  for(int i=0;i<length;i++)
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61bb      	str	r3, [r7, #24]
 8000aa0:	e027      	b.n	8000af2 <qbufferWrite+0x66>
  {
    //next_in 변수에 in 인덱스에 +1 증가한 인덱스값을 저장한다.
    next_in = (p_node->ptr_in + 1) % p_node->length;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	68fa      	ldr	r2, [r7, #12]
 8000aaa:	6892      	ldr	r2, [r2, #8]
 8000aac:	fbb3 f1f2 	udiv	r1, r3, r2
 8000ab0:	fb01 f202 	mul.w	r2, r1, r2
 8000ab4:	1a9b      	subs	r3, r3, r2
 8000ab6:	617b      	str	r3, [r7, #20]

    //next_index(현재 인덱스에서 1증가한 인덱스값)이 out인덱스와 다르다면
    //  -> write할 공간이 있다면
    if(next_in != p_node->ptr_out)
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	697a      	ldr	r2, [r7, #20]
 8000abe:	429a      	cmp	r2, r3
 8000ac0:	d011      	beq.n	8000ae6 <qbufferWrite+0x5a>
    {
      //큐버퍼가 null이 아니면
      if(p_node->p_buf != NULL)
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	68db      	ldr	r3, [r3, #12]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d009      	beq.n	8000ade <qbufferWrite+0x52>
      {
        //수신데이터를 큐버퍼에 write한다.
        p_node->p_buf[p_node->ptr_in] = p_buf[i];
 8000aca:	69bb      	ldr	r3, [r7, #24]
 8000acc:	68ba      	ldr	r2, [r7, #8]
 8000ace:	441a      	add	r2, r3
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	68d9      	ldr	r1, [r3, #12]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	440b      	add	r3, r1
 8000ada:	7812      	ldrb	r2, [r2, #0]
 8000adc:	701a      	strb	r2, [r3, #0]
      }
      p_node->ptr_in = next_in;
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	697a      	ldr	r2, [r7, #20]
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	e002      	b.n	8000aec <qbufferWrite+0x60>
    }
    else
    {
      //write할 공간이 없다면(buffer full status)
      ret = false;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	77fb      	strb	r3, [r7, #31]
      break;
 8000aea:	e006      	b.n	8000afa <qbufferWrite+0x6e>
  for(int i=0;i<length;i++)
 8000aec:	69bb      	ldr	r3, [r7, #24]
 8000aee:	3301      	adds	r3, #1
 8000af0:	61bb      	str	r3, [r7, #24]
 8000af2:	69bb      	ldr	r3, [r7, #24]
 8000af4:	687a      	ldr	r2, [r7, #4]
 8000af6:	429a      	cmp	r2, r3
 8000af8:	d8d3      	bhi.n	8000aa2 <qbufferWrite+0x16>
        ret = false;    // buffer full error
        break;          // stop loop
      }
    }
#endif
  return ret;
 8000afa:	7ffb      	ldrb	r3, [r7, #31]
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	3724      	adds	r7, #36	; 0x24
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bc80      	pop	{r7}
 8000b04:	4770      	bx	lr

08000b06 <qbufferRead>:

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8000b06:	b480      	push	{r7}
 8000b08:	b087      	sub	sp, #28
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	60f8      	str	r0, [r7, #12]
 8000b0e:	60b9      	str	r1, [r7, #8]
 8000b10:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8000b12:	2301      	movs	r3, #1
 8000b14:	75fb      	strb	r3, [r7, #23]
      break;          //stop loop
    }
  }
  #endif

  for(int i=0;i<length;i++)
 8000b16:	2300      	movs	r3, #0
 8000b18:	613b      	str	r3, [r7, #16]
 8000b1a:	e02a      	b.n	8000b72 <qbufferRead+0x6c>
  {
    if(p_node->p_buf != NULL)
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d010      	beq.n	8000b46 <qbufferRead+0x40>
    {
      p_data[i] = p_node->p_buf[p_node->ptr_out];
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	68da      	ldr	r2, [r3, #12]
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	441a      	add	r2, r3
 8000b2e:	693b      	ldr	r3, [r7, #16]
 8000b30:	68b9      	ldr	r1, [r7, #8]
 8000b32:	440b      	add	r3, r1
 8000b34:	7812      	ldrb	r2, [r2, #0]
 8000b36:	701a      	strb	r2, [r3, #0]
    {
      ret = false;
      break;
    }

    if(p_node->ptr_out != p_node->ptr_in) // 꺼낼 데이터 존재한다면??
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	685a      	ldr	r2, [r3, #4]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d010      	beq.n	8000b66 <qbufferRead+0x60>
 8000b44:	e002      	b.n	8000b4c <qbufferRead+0x46>
      ret = false;
 8000b46:	2300      	movs	r3, #0
 8000b48:	75fb      	strb	r3, [r7, #23]
      break;
 8000b4a:	e016      	b.n	8000b7a <qbufferRead+0x74>
    {
      p_node->ptr_out = (p_node->ptr_out + 1) % p_node->length; //out 인덱스 1 증가
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	3301      	adds	r3, #1
 8000b52:	68fa      	ldr	r2, [r7, #12]
 8000b54:	6892      	ldr	r2, [r2, #8]
 8000b56:	fbb3 f1f2 	udiv	r1, r3, r2
 8000b5a:	fb01 f202 	mul.w	r2, r1, r2
 8000b5e:	1a9a      	subs	r2, r3, r2
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	605a      	str	r2, [r3, #4]
 8000b64:	e002      	b.n	8000b6c <qbufferRead+0x66>
    }
    else  //꺼낼 데이터가 없다면??
    {
      ret = false;
 8000b66:	2300      	movs	r3, #0
 8000b68:	75fb      	strb	r3, [r7, #23]
      break;
 8000b6a:	e006      	b.n	8000b7a <qbufferRead+0x74>
  for(int i=0;i<length;i++)
 8000b6c:	693b      	ldr	r3, [r7, #16]
 8000b6e:	3301      	adds	r3, #1
 8000b70:	613b      	str	r3, [r7, #16]
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	687a      	ldr	r2, [r7, #4]
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d8d0      	bhi.n	8000b1c <qbufferRead+0x16>
    }
  }

  return ret;
 8000b7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	371c      	adds	r7, #28
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bc80      	pop	{r7}
 8000b84:	4770      	bx	lr

08000b86 <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8000b86:	b480      	push	{r7}
 8000b88:	b085      	sub	sp, #20
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
  uint32_t length = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	60fb      	str	r3, [r7, #12]

  //최초 초기상태라면 length 0을 반환
  length = (p_node->length + p_node->ptr_in - p_node->ptr_out) % p_node->length;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	689a      	ldr	r2, [r3, #8]
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	441a      	add	r2, r3
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	687a      	ldr	r2, [r7, #4]
 8000ba4:	6892      	ldr	r2, [r2, #8]
 8000ba6:	fbb3 f1f2 	udiv	r1, r3, r2
 8000baa:	fb01 f202 	mul.w	r2, r1, r2
 8000bae:	1a9b      	subs	r3, r3, r2
 8000bb0:	60fb      	str	r3, [r7, #12]
  //length = (p_node->ptr_in - p_node->ptr_out) % p_node->length;

  return length;
 8000bb2:	68fb      	ldr	r3, [r7, #12]
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3714      	adds	r7, #20
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bc80      	pop	{r7}
 8000bbc:	4770      	bx	lr
	...

08000bc0 <buttonInit>:
        {GPIOC, GPIO_PIN_0, GPIO_PIN_RESET, GPIO_PIN_SET},
        {GPIOC, GPIO_PIN_1, GPIO_PIN_RESET, GPIO_PIN_SET}
    };

void buttonInit(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
  uint8_t i = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	71fb      	strb	r3, [r7, #7]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	603b      	str	r3, [r7, #0]
 8000bce:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <buttonInit+0x64>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	4a14      	ldr	r2, [pc, #80]	; (8000c24 <buttonInit+0x64>)
 8000bd4:	f043 0304 	orr.w	r3, r3, #4
 8000bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bda:	4b12      	ldr	r3, [pc, #72]	; (8000c24 <buttonInit+0x64>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	f003 0304 	and.w	r3, r3, #4
 8000be2:	603b      	str	r3, [r7, #0]
 8000be4:	683b      	ldr	r3, [r7, #0]

  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <buttonInit+0x68>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	605a      	str	r2, [r3, #4]

  for(i=0; i<HW_BUTTON_MAX_CH; i++)
 8000bec:	2300      	movs	r3, #0
 8000bee:	71fb      	strb	r3, [r7, #7]
 8000bf0:	e010      	b.n	8000c14 <buttonInit+0x54>
  {
    GPIO_InitStruct.Pin = button_tbl[i].pin;
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	4a0d      	ldr	r2, [pc, #52]	; (8000c2c <buttonInit+0x6c>)
 8000bf6:	00db      	lsls	r3, r3, #3
 8000bf8:	4413      	add	r3, r2
 8000bfa:	889b      	ldrh	r3, [r3, #4]
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	4b0a      	ldr	r3, [pc, #40]	; (8000c28 <buttonInit+0x68>)
 8000c00:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(button_tbl[HW_BUTTON_MAX_CH].port, &GPIO_InitStruct);
 8000c02:	4b0a      	ldr	r3, [pc, #40]	; (8000c2c <buttonInit+0x6c>)
 8000c04:	699b      	ldr	r3, [r3, #24]
 8000c06:	4908      	ldr	r1, [pc, #32]	; (8000c28 <buttonInit+0x68>)
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f001 fd83 	bl	8002714 <HAL_GPIO_Init>
  for(i=0; i<HW_BUTTON_MAX_CH; i++)
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	3301      	adds	r3, #1
 8000c12:	71fb      	strb	r3, [r7, #7]
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	2b02      	cmp	r3, #2
 8000c18:	d9eb      	bls.n	8000bf2 <buttonInit+0x32>
  }
}
 8000c1a:	bf00      	nop
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40023800 	.word	0x40023800
 8000c28:	200001b8 	.word	0x200001b8
 8000c2c:	20000004 	.word	0x20000004

08000c30 <ledInit>:
        {GPIOE, GPIO_PIN_5, GPIO_PIN_RESET, GPIO_PIN_SET},
        {GPIOB, GPIO_PIN_9, GPIO_PIN_SET  , GPIO_PIN_RESET}
    };

void ledInit(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
  uint8_t i = 0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	73fb      	strb	r3, [r7, #15]

  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60bb      	str	r3, [r7, #8]
 8000c3e:	4b22      	ldr	r3, [pc, #136]	; (8000cc8 <ledInit+0x98>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	4a21      	ldr	r2, [pc, #132]	; (8000cc8 <ledInit+0x98>)
 8000c44:	f043 0302 	orr.w	r3, r3, #2
 8000c48:	6313      	str	r3, [r2, #48]	; 0x30
 8000c4a:	4b1f      	ldr	r3, [pc, #124]	; (8000cc8 <ledInit+0x98>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	60bb      	str	r3, [r7, #8]
 8000c54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	607b      	str	r3, [r7, #4]
 8000c5a:	4b1b      	ldr	r3, [pc, #108]	; (8000cc8 <ledInit+0x98>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	4a1a      	ldr	r2, [pc, #104]	; (8000cc8 <ledInit+0x98>)
 8000c60:	f043 0310 	orr.w	r3, r3, #16
 8000c64:	6313      	str	r3, [r2, #48]	; 0x30
 8000c66:	4b18      	ldr	r3, [pc, #96]	; (8000cc8 <ledInit+0x98>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	f003 0310 	and.w	r3, r3, #16
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]

  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c72:	4b16      	ldr	r3, [pc, #88]	; (8000ccc <ledInit+0x9c>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	4b14      	ldr	r3, [pc, #80]	; (8000ccc <ledInit+0x9c>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000c7e:	4b13      	ldr	r3, [pc, #76]	; (8000ccc <ledInit+0x9c>)
 8000c80:	2202      	movs	r2, #2
 8000c82:	60da      	str	r2, [r3, #12]

  for(i=0;i<MAX_HW_LED_CH;i++)
 8000c84:	2300      	movs	r3, #0
 8000c86:	73fb      	strb	r3, [r7, #15]
 8000c88:	e016      	b.n	8000cb8 <ledInit+0x88>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 8000c8a:	7bfb      	ldrb	r3, [r7, #15]
 8000c8c:	4a10      	ldr	r2, [pc, #64]	; (8000cd0 <ledInit+0xa0>)
 8000c8e:	00db      	lsls	r3, r3, #3
 8000c90:	4413      	add	r3, r2
 8000c92:	889b      	ldrh	r3, [r3, #4]
 8000c94:	461a      	mov	r2, r3
 8000c96:	4b0d      	ldr	r3, [pc, #52]	; (8000ccc <ledInit+0x9c>)
 8000c98:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8000c9a:	7bfb      	ldrb	r3, [r7, #15]
 8000c9c:	4a0c      	ldr	r2, [pc, #48]	; (8000cd0 <ledInit+0xa0>)
 8000c9e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000ca2:	490a      	ldr	r1, [pc, #40]	; (8000ccc <ledInit+0x9c>)
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f001 fd35 	bl	8002714 <HAL_GPIO_Init>

    ledOff(i);
 8000caa:	7bfb      	ldrb	r3, [r7, #15]
 8000cac:	4618      	mov	r0, r3
 8000cae:	f000 f811 	bl	8000cd4 <ledOff>
  for(i=0;i<MAX_HW_LED_CH;i++)
 8000cb2:	7bfb      	ldrb	r3, [r7, #15]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	73fb      	strb	r3, [r7, #15]
 8000cb8:	7bfb      	ldrb	r3, [r7, #15]
 8000cba:	2b04      	cmp	r3, #4
 8000cbc:	d9e5      	bls.n	8000c8a <ledInit+0x5a>
  }


}
 8000cbe:	bf00      	nop
 8000cc0:	bf00      	nop
 8000cc2:	3710      	adds	r7, #16
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40023800 	.word	0x40023800
 8000ccc:	200001cc 	.word	0x200001cc
 8000cd0:	2000001c 	.word	0x2000001c

08000cd4 <ledOff>:

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	71fb      	strb	r3, [r7, #7]
  if(ch > MAX_HW_LED_CH)    return;
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	2b05      	cmp	r3, #5
 8000ce2:	d811      	bhi.n	8000d08 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	4a0a      	ldr	r2, [pc, #40]	; (8000d10 <ledOff+0x3c>)
 8000ce8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	4a08      	ldr	r2, [pc, #32]	; (8000d10 <ledOff+0x3c>)
 8000cf0:	00db      	lsls	r3, r3, #3
 8000cf2:	4413      	add	r3, r2
 8000cf4:	8899      	ldrh	r1, [r3, #4]
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	4a05      	ldr	r2, [pc, #20]	; (8000d10 <ledOff+0x3c>)
 8000cfa:	00db      	lsls	r3, r3, #3
 8000cfc:	4413      	add	r3, r2
 8000cfe:	79db      	ldrb	r3, [r3, #7]
 8000d00:	461a      	mov	r2, r3
 8000d02:	f001 ff9b 	bl	8002c3c <HAL_GPIO_WritePin>
 8000d06:	e000      	b.n	8000d0a <ledOff+0x36>
  if(ch > MAX_HW_LED_CH)    return;
 8000d08:	bf00      	nop
}
 8000d0a:	3708      	adds	r7, #8
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	2000001c 	.word	0x2000001c

08000d14 <ledToggle>:

void ledToggle(uint8_t ch)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	71fb      	strb	r3, [r7, #7]
  if(ch > MAX_HW_LED_CH)    return;
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	2b05      	cmp	r3, #5
 8000d22:	d80d      	bhi.n	8000d40 <ledToggle+0x2c>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8000d24:	79fb      	ldrb	r3, [r7, #7]
 8000d26:	4a08      	ldr	r2, [pc, #32]	; (8000d48 <ledToggle+0x34>)
 8000d28:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	4906      	ldr	r1, [pc, #24]	; (8000d48 <ledToggle+0x34>)
 8000d30:	00db      	lsls	r3, r3, #3
 8000d32:	440b      	add	r3, r1
 8000d34:	889b      	ldrh	r3, [r3, #4]
 8000d36:	4619      	mov	r1, r3
 8000d38:	4610      	mov	r0, r2
 8000d3a:	f001 ff97 	bl	8002c6c <HAL_GPIO_TogglePin>
 8000d3e:	e000      	b.n	8000d42 <ledToggle+0x2e>
  if(ch > MAX_HW_LED_CH)    return;
 8000d40:	bf00      	nop
}
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	2000001c 	.word	0x2000001c

08000d4c <swtimerInit>:
static volatile uint32_t sw_timer_counter         = 0;
static volatile uint16_t sw_timer_handle_index    = 0;
static swtimer_t    swtimer_tbl[SW_TIMER_MAX];            //타이머 배열 선언

bool swtimerInit(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
  uint8_t i;
  static uint8_t excute = 0;

  if(excute == 1)
 8000d52:	4b1f      	ldr	r3, [pc, #124]	; (8000dd0 <swtimerInit+0x84>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	d101      	bne.n	8000d5e <swtimerInit+0x12>
  {
    return false;           //이미 한번 실행했다면 정지
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	e033      	b.n	8000dc6 <swtimerInit+0x7a>
  }

  //구조체 초기화
  for(i=0;i<SW_TIMER_MAX;i++)
 8000d5e:	2300      	movs	r3, #0
 8000d60:	71fb      	strb	r3, [r7, #7]
 8000d62:	e029      	b.n	8000db8 <swtimerInit+0x6c>
  {
    swtimer_tbl[i].Timer_Cnt      = 0;          //현재 타이머값 0으로 초기화
 8000d64:	79fa      	ldrb	r2, [r7, #7]
 8000d66:	491b      	ldr	r1, [pc, #108]	; (8000dd4 <swtimerInit+0x88>)
 8000d68:	4613      	mov	r3, r2
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	4413      	add	r3, r2
 8000d6e:	009b      	lsls	r3, r3, #2
 8000d70:	440b      	add	r3, r1
 8000d72:	3304      	adds	r3, #4
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
    swtimer_tbl[i].Timer_En       = OFF;        //타이머는 초기에 비활성화
 8000d78:	79fa      	ldrb	r2, [r7, #7]
 8000d7a:	4916      	ldr	r1, [pc, #88]	; (8000dd4 <swtimerInit+0x88>)
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	009b      	lsls	r3, r3, #2
 8000d80:	4413      	add	r3, r2
 8000d82:	009b      	lsls	r3, r3, #2
 8000d84:	440b      	add	r3, r1
 8000d86:	2200      	movs	r2, #0
 8000d88:	701a      	strb	r2, [r3, #0]
    swtimer_tbl[i].Timer_Init     = 0;          //타이머 초기화될때 타이머값 변수 초기화
 8000d8a:	79fa      	ldrb	r2, [r7, #7]
 8000d8c:	4911      	ldr	r1, [pc, #68]	; (8000dd4 <swtimerInit+0x88>)
 8000d8e:	4613      	mov	r3, r2
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	4413      	add	r3, r2
 8000d94:	009b      	lsls	r3, r3, #2
 8000d96:	440b      	add	r3, r1
 8000d98:	3308      	adds	r3, #8
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
    swtimer_tbl[i].TmrFunt        = NULL;       //타이머 만료시 실행할 함수는 Null로 초기화
 8000d9e:	79fa      	ldrb	r2, [r7, #7]
 8000da0:	490c      	ldr	r1, [pc, #48]	; (8000dd4 <swtimerInit+0x88>)
 8000da2:	4613      	mov	r3, r2
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	4413      	add	r3, r2
 8000da8:	009b      	lsls	r3, r3, #2
 8000daa:	440b      	add	r3, r1
 8000dac:	330c      	adds	r3, #12
 8000dae:	2200      	movs	r2, #0
 8000db0:	601a      	str	r2, [r3, #0]
  for(i=0;i<SW_TIMER_MAX;i++)
 8000db2:	79fb      	ldrb	r3, [r7, #7]
 8000db4:	3301      	adds	r3, #1
 8000db6:	71fb      	strb	r3, [r7, #7]
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	2b07      	cmp	r3, #7
 8000dbc:	d9d2      	bls.n	8000d64 <swtimerInit+0x18>
  }

  //한번 실행됬으므로 변수 1로 설정
  excute = 1;
 8000dbe:	4b04      	ldr	r3, [pc, #16]	; (8000dd0 <swtimerInit+0x84>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	701a      	strb	r2, [r3, #0]

  return true;
 8000dc4:	2301      	movs	r3, #1
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bc80      	pop	{r7}
 8000dce:	4770      	bx	lr
 8000dd0:	20000280 	.word	0x20000280
 8000dd4:	200001e0 	.word	0x200001e0

08000dd8 <timerInit>:
    };

static hwtimer_t          timer_tbl[HWTIMER_MAX_CH];

void timerInit(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  timer_tbl[HWTIMER_TIMER1].freq                        = 1000000;      //인터럽트 발샐시키고자 하는 최소 단위 주파수 => 1MHz ==> 1us
 8000ddc:	4b18      	ldr	r3, [pc, #96]	; (8000e40 <timerInit+0x68>)
 8000dde:	4a19      	ldr	r2, [pc, #100]	; (8000e44 <timerInit+0x6c>)
 8000de0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
                                                                        //Period와 곱하면 최종 인터럽트 발생주기(주파수)가 됨
  timer_tbl[HWTIMER_TIMER1].hTIM.Instance               = TIM3;         //TIM3 사용 설정
 8000de4:	4b16      	ldr	r3, [pc, #88]	; (8000e40 <timerInit+0x68>)
 8000de6:	4a18      	ldr	r2, [pc, #96]	; (8000e48 <timerInit+0x70>)
 8000de8:	601a      	str	r2, [r3, #0]
   *  TIM3 Timer Max Clock : 84Mhz (System Clock / 2)
   *  (TIM3 Timer Max Clock / Prescaler)
   *
   *  84,000,000Hz / 4000Hz = 21,000
   */
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.Prescaler         = ((uint32_t)(SystemCoreClock / 2) / timer_tbl[HWTIMER_TIMER1].freq) - 1;
 8000dea:	4b18      	ldr	r3, [pc, #96]	; (8000e4c <timerInit+0x74>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	085a      	lsrs	r2, r3, #1
 8000df0:	4b13      	ldr	r3, [pc, #76]	; (8000e40 <timerInit+0x68>)
 8000df2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8000df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dfa:	3b01      	subs	r3, #1
 8000dfc:	4a10      	ldr	r2, [pc, #64]	; (8000e40 <timerInit+0x68>)
 8000dfe:	6053      	str	r3, [r2, #4]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.ClockDivision     = 0;
 8000e00:	4b0f      	ldr	r3, [pc, #60]	; (8000e40 <timerInit+0x68>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	611a      	str	r2, [r3, #16]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8000e06:	4b0e      	ldr	r3, [pc, #56]	; (8000e40 <timerInit+0x68>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	609a      	str	r2, [r3, #8]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e0c:	4b0c      	ldr	r3, [pc, #48]	; (8000e40 <timerInit+0x68>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	619a      	str	r2, [r3, #24]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.RepetitionCounter = 0;
 8000e12:	4b0b      	ldr	r3, [pc, #44]	; (8000e40 <timerInit+0x68>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	615a      	str	r2, [r3, #20]

  timer_tbl[HWTIMER_TIMER1].p_func[0]                   = NULL;
 8000e18:	4b09      	ldr	r3, [pc, #36]	; (8000e40 <timerInit+0x68>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  timer_tbl[HWTIMER_TIMER1].p_func[1]                   = NULL;
 8000e20:	4b07      	ldr	r3, [pc, #28]	; (8000e40 <timerInit+0x68>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  timer_tbl[HWTIMER_TIMER1].p_func[2]                   = NULL;
 8000e28:	4b05      	ldr	r3, [pc, #20]	; (8000e40 <timerInit+0x68>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  timer_tbl[HWTIMER_TIMER1].p_func[3]                   = NULL;
 8000e30:	4b03      	ldr	r3, [pc, #12]	; (8000e40 <timerInit+0x68>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bc80      	pop	{r7}
 8000e3e:	4770      	bx	lr
 8000e40:	20000284 	.word	0x20000284
 8000e44:	000f4240 	.word	0x000f4240
 8000e48:	40000400 	.word	0x40000400
 8000e4c:	20000000 	.word	0x20000000

08000e50 <uartInit>:

void uartStartRx(uint8_t ch);         //uart 수신시작 설정 함수
void uartRxHandler(uint8_t ch);       //uart 수신 핸들러 함수

void uartInit(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
  uint8_t i;
  for(i=0;i<UART_MAX_CH;i++)
 8000e56:	2300      	movs	r3, #0
 8000e58:	71fb      	strb	r3, [r7, #7]
 8000e5a:	e025      	b.n	8000ea8 <uartInit+0x58>
  {
    uart_tbl[i].is_open   = false;
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	4a17      	ldr	r2, [pc, #92]	; (8000ebc <uartInit+0x6c>)
 8000e60:	21d0      	movs	r1, #208	; 0xd0
 8000e62:	fb01 f303 	mul.w	r3, r1, r3
 8000e66:	4413      	add	r3, r2
 8000e68:	2200      	movs	r2, #0
 8000e6a:	701a      	strb	r2, [r3, #0]
    uart_tbl[i].vcp_mode  = false;
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	4a13      	ldr	r2, [pc, #76]	; (8000ebc <uartInit+0x6c>)
 8000e70:	21d0      	movs	r1, #208	; 0xd0
 8000e72:	fb01 f303 	mul.w	r3, r1, r3
 8000e76:	4413      	add	r3, r2
 8000e78:	3308      	adds	r3, #8
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	701a      	strb	r2, [r3, #0]
    //uart_tbl[i].rx_mode   = UART_MODE_INTERRUPT;
    //uart_tbl[i].tx_mode   = UART_MODE_INTERRUPT;
    uart_tbl[i].rx_mode   = UART_MODE_DMA;
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
 8000e80:	4a0e      	ldr	r2, [pc, #56]	; (8000ebc <uartInit+0x6c>)
 8000e82:	21d0      	movs	r1, #208	; 0xd0
 8000e84:	fb01 f303 	mul.w	r3, r1, r3
 8000e88:	4413      	add	r3, r2
 8000e8a:	330a      	adds	r3, #10
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	701a      	strb	r2, [r3, #0]
    uart_tbl[i].tx_mode   = UART_MODE_DMA;
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	4a0a      	ldr	r2, [pc, #40]	; (8000ebc <uartInit+0x6c>)
 8000e94:	21d0      	movs	r1, #208	; 0xd0
 8000e96:	fb01 f303 	mul.w	r3, r1, r3
 8000e9a:	4413      	add	r3, r2
 8000e9c:	3309      	adds	r3, #9
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	701a      	strb	r2, [r3, #0]
  for(i=0;i<UART_MAX_CH;i++)
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	71fb      	strb	r3, [r7, #7]
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	2b03      	cmp	r3, #3
 8000eac:	d9d6      	bls.n	8000e5c <uartInit+0xc>
  }
}
 8000eae:	bf00      	nop
 8000eb0:	bf00      	nop
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bc80      	pop	{r7}
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	2000057c 	.word	0x2000057c

08000ec0 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b088      	sub	sp, #32
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	6039      	str	r1, [r7, #0]
 8000eca:	71fb      	strb	r3, [r7, #7]
  bool ret = true;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	77fb      	strb	r3, [r7, #31]
  uart_t  *p_uart;        //uart 핸들용 구조체 포인터 변수 선언

  if(ch > UART_MAX_CH)    return false;
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	2b04      	cmp	r3, #4
 8000ed4:	d901      	bls.n	8000eda <uartOpen+0x1a>
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	e160      	b.n	800119c <uartOpen+0x2dc>

  switch(ch)
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	2b03      	cmp	r3, #3
 8000ede:	f200 815c 	bhi.w	800119a <uartOpen+0x2da>
 8000ee2:	a201      	add	r2, pc, #4	; (adr r2, 8000ee8 <uartOpen+0x28>)
 8000ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ee8:	08000ef9 	.word	0x08000ef9
 8000eec:	08000fcd 	.word	0x08000fcd
 8000ef0:	080010a9 	.word	0x080010a9
 8000ef4:	08001185 	.word	0x08001185
  {
    case _DEF_UART1:
      p_uart = &uart_tbl[ch];
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	22d0      	movs	r2, #208	; 0xd0
 8000efc:	fb02 f303 	mul.w	r3, r2, r3
 8000f00:	4aa8      	ldr	r2, [pc, #672]	; (80011a4 <uartOpen+0x2e4>)
 8000f02:	4413      	add	r3, r2
 8000f04:	61bb      	str	r3, [r7, #24]

      p_uart->baud = baud;
 8000f06:	69bb      	ldr	r3, [r7, #24]
 8000f08:	683a      	ldr	r2, [r7, #0]
 8000f0a:	605a      	str	r2, [r3, #4]
      p_uart->is_open = true;
 8000f0c:	69bb      	ldr	r3, [r7, #24]
 8000f0e:	2201      	movs	r2, #1
 8000f10:	701a      	strb	r2, [r3, #0]
      p_uart->vcp_mode  = false;
 8000f12:	69bb      	ldr	r3, [r7, #24]
 8000f14:	2200      	movs	r2, #0
 8000f16:	721a      	strb	r2, [r3, #8]
      p_uart->rx_mode   = UART_MODE_DMA;
 8000f18:	69bb      	ldr	r3, [r7, #24]
 8000f1a:	2202      	movs	r2, #2
 8000f1c:	729a      	strb	r2, [r3, #10]

      p_uart->handle.Instance           = USART1;
 8000f1e:	69bb      	ldr	r3, [r7, #24]
 8000f20:	4aa1      	ldr	r2, [pc, #644]	; (80011a8 <uartOpen+0x2e8>)
 8000f22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      p_uart->handle.Init.BaudRate      = baud;
 8000f26:	69bb      	ldr	r3, [r7, #24]
 8000f28:	683a      	ldr	r2, [r7, #0]
 8000f2a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      p_uart->handle.Init.WordLength    = UART_WORDLENGTH_8B;
 8000f2e:	69bb      	ldr	r3, [r7, #24]
 8000f30:	2200      	movs	r2, #0
 8000f32:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      p_uart->handle.Init.StopBits      = UART_STOPBITS_1;
 8000f36:	69bb      	ldr	r3, [r7, #24]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      p_uart->handle.Init.Parity        = UART_PARITY_NONE;
 8000f3e:	69bb      	ldr	r3, [r7, #24]
 8000f40:	2200      	movs	r2, #0
 8000f42:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      p_uart->handle.Init.Mode          = UART_MODE_TX_RX;
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	220c      	movs	r2, #12
 8000f4a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      p_uart->handle.Init.HwFlowCtl     = UART_HWCONTROL_NONE;
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	2200      	movs	r2, #0
 8000f52:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      p_uart->handle.Init.OverSampling  = UART_OVERSAMPLING_16;
 8000f56:	69bb      	ldr	r3, [r7, #24]
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

      HAL_UART_DeInit(&p_uart->handle);         //p_uart->qbuffer_rx.p_buf
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	338c      	adds	r3, #140	; 0x8c
 8000f62:	4618      	mov	r0, r3
 8000f64:	f003 fdb9 	bl	8004ada <HAL_UART_DeInit>
      qbufferCreate(&p_uart->qbuffer_rx , (uint8_t*)&uart_rx_qbuf[0], UART_RX_QBUF_LENGTH);    //큐 버퍼 생성
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	331c      	adds	r3, #28
 8000f6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f70:	498e      	ldr	r1, [pc, #568]	; (80011ac <uartOpen+0x2ec>)
 8000f72:	4618      	mov	r0, r3
 8000f74:	f7ff fd67 	bl	8000a46 <qbufferCreate>
      if(p_uart->rx_mode == UART_MODE_DMA)
 8000f78:	69bb      	ldr	r3, [r7, #24]
 8000f7a:	7a9b      	ldrb	r3, [r3, #10]
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d115      	bne.n	8000fac <uartOpen+0xec>
      {
        /* DMA controller clock enable */
        __HAL_RCC_DMA2_CLK_ENABLE();
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	4b8a      	ldr	r3, [pc, #552]	; (80011b0 <uartOpen+0x2f0>)
 8000f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f88:	4a89      	ldr	r2, [pc, #548]	; (80011b0 <uartOpen+0x2f0>)
 8000f8a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f8e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f90:	4b87      	ldr	r3, [pc, #540]	; (80011b0 <uartOpen+0x2f0>)
 8000f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f98:	617b      	str	r3, [r7, #20]
 8000f9a:	697b      	ldr	r3, [r7, #20]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	203a      	movs	r0, #58	; 0x3a
 8000fa2:	f000 ff16 	bl	8001dd2 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000fa6:	203a      	movs	r0, #58	; 0x3a
 8000fa8:	f000 ff2f 	bl	8001e0a <HAL_NVIC_EnableIRQ>
      }

      if(HAL_UART_Init(&p_uart->handle) != HAL_OK)         //uart 초기화
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	338c      	adds	r3, #140	; 0x8c
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f003 fd45 	bl	8004a40 <HAL_UART_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d002      	beq.n	8000fc2 <uartOpen+0x102>
      {
        ret = false;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	77fb      	strb	r3, [r7, #31]
      else
      {
        uartStartRx(ch);
      }

      break;
 8000fc0:	e0eb      	b.n	800119a <uartOpen+0x2da>
        uartStartRx(ch);
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f000 f8f9 	bl	80011bc <uartStartRx>
      break;
 8000fca:	e0e6      	b.n	800119a <uartOpen+0x2da>

    case _DEF_UART2:
      p_uart = &uart_tbl[ch];
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	22d0      	movs	r2, #208	; 0xd0
 8000fd0:	fb02 f303 	mul.w	r3, r2, r3
 8000fd4:	4a73      	ldr	r2, [pc, #460]	; (80011a4 <uartOpen+0x2e4>)
 8000fd6:	4413      	add	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]

      p_uart->baud = baud;
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	683a      	ldr	r2, [r7, #0]
 8000fde:	605a      	str	r2, [r3, #4]
      p_uart->is_open = true;
 8000fe0:	69bb      	ldr	r3, [r7, #24]
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	701a      	strb	r2, [r3, #0]
      p_uart->vcp_mode  = false;
 8000fe6:	69bb      	ldr	r3, [r7, #24]
 8000fe8:	2200      	movs	r2, #0
 8000fea:	721a      	strb	r2, [r3, #8]
      p_uart->rx_mode   = UART_MODE_DMA;
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	2202      	movs	r2, #2
 8000ff0:	729a      	strb	r2, [r3, #10]

      p_uart->handle.Instance           = USART2;
 8000ff2:	69bb      	ldr	r3, [r7, #24]
 8000ff4:	4a6f      	ldr	r2, [pc, #444]	; (80011b4 <uartOpen+0x2f4>)
 8000ff6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      p_uart->handle.Init.BaudRate      = baud;
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	683a      	ldr	r2, [r7, #0]
 8000ffe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      p_uart->handle.Init.WordLength    = UART_WORDLENGTH_8B;
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	2200      	movs	r2, #0
 8001006:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      p_uart->handle.Init.StopBits      = UART_STOPBITS_1;
 800100a:	69bb      	ldr	r3, [r7, #24]
 800100c:	2200      	movs	r2, #0
 800100e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      p_uart->handle.Init.Parity        = UART_PARITY_NONE;
 8001012:	69bb      	ldr	r3, [r7, #24]
 8001014:	2200      	movs	r2, #0
 8001016:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      p_uart->handle.Init.Mode          = UART_MODE_TX_RX;
 800101a:	69bb      	ldr	r3, [r7, #24]
 800101c:	220c      	movs	r2, #12
 800101e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      p_uart->handle.Init.HwFlowCtl     = UART_HWCONTROL_NONE;
 8001022:	69bb      	ldr	r3, [r7, #24]
 8001024:	2200      	movs	r2, #0
 8001026:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      p_uart->handle.Init.OverSampling  = UART_OVERSAMPLING_16;
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	2200      	movs	r2, #0
 800102e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

      HAL_UART_DeInit(&p_uart->handle);
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	338c      	adds	r3, #140	; 0x8c
 8001036:	4618      	mov	r0, r3
 8001038:	f003 fd4f 	bl	8004ada <HAL_UART_DeInit>

      qbufferCreate(&p_uart->qbuffer_rx , uart_rx_qbuf[ch], UART_RX_QBUF_LENGTH);    //큐 버퍼 생성
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	f103 001c 	add.w	r0, r3, #28
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	021b      	lsls	r3, r3, #8
 8001046:	4a59      	ldr	r2, [pc, #356]	; (80011ac <uartOpen+0x2ec>)
 8001048:	4413      	add	r3, r2
 800104a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800104e:	4619      	mov	r1, r3
 8001050:	f7ff fcf9 	bl	8000a46 <qbufferCreate>

      if(p_uart->rx_mode == UART_MODE_DMA)
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	7a9b      	ldrb	r3, [r3, #10]
 8001058:	2b02      	cmp	r3, #2
 800105a:	d115      	bne.n	8001088 <uartOpen+0x1c8>
      {
        /* DMA controller clock enable */
        __HAL_RCC_DMA1_CLK_ENABLE();
 800105c:	2300      	movs	r3, #0
 800105e:	613b      	str	r3, [r7, #16]
 8001060:	4b53      	ldr	r3, [pc, #332]	; (80011b0 <uartOpen+0x2f0>)
 8001062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001064:	4a52      	ldr	r2, [pc, #328]	; (80011b0 <uartOpen+0x2f0>)
 8001066:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800106a:	6313      	str	r3, [r2, #48]	; 0x30
 800106c:	4b50      	ldr	r3, [pc, #320]	; (80011b0 <uartOpen+0x2f0>)
 800106e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001070:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001074:	613b      	str	r3, [r7, #16]
 8001076:	693b      	ldr	r3, [r7, #16]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001078:	2200      	movs	r2, #0
 800107a:	2100      	movs	r1, #0
 800107c:	2010      	movs	r0, #16
 800107e:	f000 fea8 	bl	8001dd2 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001082:	2010      	movs	r0, #16
 8001084:	f000 fec1 	bl	8001e0a <HAL_NVIC_EnableIRQ>
      }

      if(HAL_UART_Init(&p_uart->handle) != HAL_OK)                                          //uart 초기화
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	338c      	adds	r3, #140	; 0x8c
 800108c:	4618      	mov	r0, r3
 800108e:	f003 fcd7 	bl	8004a40 <HAL_UART_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d002      	beq.n	800109e <uartOpen+0x1de>
      {
        ret = false;
 8001098:	2300      	movs	r3, #0
 800109a:	77fb      	strb	r3, [r7, #31]
      }
      else
      {
        uartStartRx(ch);
      }
      break;
 800109c:	e07d      	b.n	800119a <uartOpen+0x2da>
        uartStartRx(ch);
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 f88b 	bl	80011bc <uartStartRx>
      break;
 80010a6:	e078      	b.n	800119a <uartOpen+0x2da>

    case _DEF_UART3:
      p_uart = &uart_tbl[ch];
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	22d0      	movs	r2, #208	; 0xd0
 80010ac:	fb02 f303 	mul.w	r3, r2, r3
 80010b0:	4a3c      	ldr	r2, [pc, #240]	; (80011a4 <uartOpen+0x2e4>)
 80010b2:	4413      	add	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]

      p_uart->baud = baud;
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	683a      	ldr	r2, [r7, #0]
 80010ba:	605a      	str	r2, [r3, #4]
      p_uart->is_open = true;
 80010bc:	69bb      	ldr	r3, [r7, #24]
 80010be:	2201      	movs	r2, #1
 80010c0:	701a      	strb	r2, [r3, #0]
      p_uart->vcp_mode  = false;
 80010c2:	69bb      	ldr	r3, [r7, #24]
 80010c4:	2200      	movs	r2, #0
 80010c6:	721a      	strb	r2, [r3, #8]
      p_uart->rx_mode   = UART_MODE_DMA;
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	2202      	movs	r2, #2
 80010cc:	729a      	strb	r2, [r3, #10]

      p_uart->handle.Instance           = USART3;
 80010ce:	69bb      	ldr	r3, [r7, #24]
 80010d0:	4a39      	ldr	r2, [pc, #228]	; (80011b8 <uartOpen+0x2f8>)
 80010d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      p_uart->handle.Init.BaudRate      = baud;
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	683a      	ldr	r2, [r7, #0]
 80010da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      p_uart->handle.Init.WordLength    = UART_WORDLENGTH_8B;
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	2200      	movs	r2, #0
 80010e2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      p_uart->handle.Init.StopBits      = UART_STOPBITS_1;
 80010e6:	69bb      	ldr	r3, [r7, #24]
 80010e8:	2200      	movs	r2, #0
 80010ea:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      p_uart->handle.Init.Parity        = UART_PARITY_NONE;
 80010ee:	69bb      	ldr	r3, [r7, #24]
 80010f0:	2200      	movs	r2, #0
 80010f2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      p_uart->handle.Init.Mode          = UART_MODE_TX_RX;
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	220c      	movs	r2, #12
 80010fa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      p_uart->handle.Init.HwFlowCtl     = UART_HWCONTROL_NONE;
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	2200      	movs	r2, #0
 8001102:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      p_uart->handle.Init.OverSampling  = UART_OVERSAMPLING_16;
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	2200      	movs	r2, #0
 800110a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

      HAL_UART_DeInit(&p_uart->handle);
 800110e:	69bb      	ldr	r3, [r7, #24]
 8001110:	338c      	adds	r3, #140	; 0x8c
 8001112:	4618      	mov	r0, r3
 8001114:	f003 fce1 	bl	8004ada <HAL_UART_DeInit>

      qbufferCreate(&p_uart->qbuffer_rx , uart_rx_qbuf[ch], UART_RX_QBUF_LENGTH);    //큐 버퍼 생성
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	f103 001c 	add.w	r0, r3, #28
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	021b      	lsls	r3, r3, #8
 8001122:	4a22      	ldr	r2, [pc, #136]	; (80011ac <uartOpen+0x2ec>)
 8001124:	4413      	add	r3, r2
 8001126:	f44f 7280 	mov.w	r2, #256	; 0x100
 800112a:	4619      	mov	r1, r3
 800112c:	f7ff fc8b 	bl	8000a46 <qbufferCreate>

      if(p_uart->rx_mode == UART_MODE_DMA)
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	7a9b      	ldrb	r3, [r3, #10]
 8001134:	2b02      	cmp	r3, #2
 8001136:	d115      	bne.n	8001164 <uartOpen+0x2a4>
      {
        /* DMA controller clock enable */
        __HAL_RCC_DMA1_CLK_ENABLE();
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	4b1c      	ldr	r3, [pc, #112]	; (80011b0 <uartOpen+0x2f0>)
 800113e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001140:	4a1b      	ldr	r2, [pc, #108]	; (80011b0 <uartOpen+0x2f0>)
 8001142:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001146:	6313      	str	r3, [r2, #48]	; 0x30
 8001148:	4b19      	ldr	r3, [pc, #100]	; (80011b0 <uartOpen+0x2f0>)
 800114a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001150:	60fb      	str	r3, [r7, #12]
 8001152:	68fb      	ldr	r3, [r7, #12]

        HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001154:	2200      	movs	r2, #0
 8001156:	2100      	movs	r1, #0
 8001158:	200c      	movs	r0, #12
 800115a:	f000 fe3a 	bl	8001dd2 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800115e:	200c      	movs	r0, #12
 8001160:	f000 fe53 	bl	8001e0a <HAL_NVIC_EnableIRQ>
      }

      if(HAL_UART_Init(&p_uart->handle) != HAL_OK)                                          //uart 초기화
 8001164:	69bb      	ldr	r3, [r7, #24]
 8001166:	338c      	adds	r3, #140	; 0x8c
 8001168:	4618      	mov	r0, r3
 800116a:	f003 fc69 	bl	8004a40 <HAL_UART_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d002      	beq.n	800117a <uartOpen+0x2ba>
      {
        ret = false;
 8001174:	2300      	movs	r3, #0
 8001176:	77fb      	strb	r3, [r7, #31]
      }
      else
      {
        uartStartRx(ch);
      }
      break;
 8001178:	e00f      	b.n	800119a <uartOpen+0x2da>
        uartStartRx(ch);
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	4618      	mov	r0, r3
 800117e:	f000 f81d 	bl	80011bc <uartStartRx>
      break;
 8001182:	e00a      	b.n	800119a <uartOpen+0x2da>


    case _DEF_UART4:            //usb
      p_uart = &uart_tbl[ch];
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	22d0      	movs	r2, #208	; 0xd0
 8001188:	fb02 f303 	mul.w	r3, r2, r3
 800118c:	4a05      	ldr	r2, [pc, #20]	; (80011a4 <uartOpen+0x2e4>)
 800118e:	4413      	add	r3, r2
 8001190:	61bb      	str	r3, [r7, #24]
      p_uart->is_open = true;   //usb 통신채널이 오픈됨.
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	2201      	movs	r2, #1
 8001196:	701a      	strb	r2, [r3, #0]

      break;
 8001198:	bf00      	nop
  }
  return ret;
 800119a:	7ffb      	ldrb	r3, [r7, #31]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3720      	adds	r7, #32
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	2000057c 	.word	0x2000057c
 80011a8:	40011000 	.word	0x40011000
 80011ac:	200008bc 	.word	0x200008bc
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40004400 	.word	0x40004400
 80011b8:	40004800 	.word	0x40004800

080011bc <uartStartRx>:

/**
 * @uart 수신시작 설정 함수
 */
void uartStartRx(uint8_t ch)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
  uart_t        *p_uart;

  p_uart = &uart_tbl[ch];
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	22d0      	movs	r2, #208	; 0xd0
 80011ca:	fb02 f303 	mul.w	r3, r2, r3
 80011ce:	4a32      	ldr	r2, [pc, #200]	; (8001298 <uartStartRx+0xdc>)
 80011d0:	4413      	add	r3, r2
 80011d2:	60fb      	str	r3, [r7, #12]

  switch(ch)
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d041      	beq.n	800125e <uartStartRx+0xa2>
 80011da:	2b02      	cmp	r3, #2
 80011dc:	dc58      	bgt.n	8001290 <uartStartRx+0xd4>
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d002      	beq.n	80011e8 <uartStartRx+0x2c>
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d029      	beq.n	800123a <uartStartRx+0x7e>
 80011e6:	e053      	b.n	8001290 <uartStartRx+0xd4>
  {
    case _DEF_UART1:
      if(p_uart->rx_mode == UART_MODE_INTERRUPT)
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	7a9b      	ldrb	r3, [r3, #10]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d106      	bne.n	80011fe <uartStartRx+0x42>
      {
        HAL_UART_Receive_IT(&p_uart->handle, (uint8_t*)&uart_rx_qbuf[0], 1);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	338c      	adds	r3, #140	; 0x8c
 80011f4:	2201      	movs	r2, #1
 80011f6:	4929      	ldr	r1, [pc, #164]	; (800129c <uartStartRx+0xe0>)
 80011f8:	4618      	mov	r0, r3
 80011fa:	f003 fd2f 	bl	8004c5c <HAL_UART_Receive_IT>
      }

      if(p_uart->rx_mode == UART_MODE_DMA)
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	7a9b      	ldrb	r3, [r3, #10]
 8001202:	2b02      	cmp	r3, #2
 8001204:	d13d      	bne.n	8001282 <uartStartRx+0xc6>
      {
        if(HAL_UART_Receive_DMA(&p_uart->handle, (uint8_t*)&uart_rx_qbuf[0], p_uart->qbuffer_rx.length) != HAL_OK)
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001210:	b29b      	uxth	r3, r3
 8001212:	461a      	mov	r2, r3
 8001214:	4921      	ldr	r1, [pc, #132]	; (800129c <uartStartRx+0xe0>)
 8001216:	f003 fd51 	bl	8004cbc <HAL_UART_Receive_DMA>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d132      	bne.n	8001286 <uartStartRx+0xca>
        {
          return;
        }
        p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma_rx.Instance->NDTR;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	1ad2      	subs	r2, r2, r3
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	61da      	str	r2, [r3, #28]
        p_uart->qbuffer_rx.ptr_out = p_uart->qbuffer_rx.ptr_in;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	69da      	ldr	r2, [r3, #28]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	621a      	str	r2, [r3, #32]
      }
      break;
 8001238:	e023      	b.n	8001282 <uartStartRx+0xc6>

    case _DEF_UART2:
      if(p_uart->rx_mode == UART_MODE_DMA)
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	7a9b      	ldrb	r3, [r3, #10]
 800123e:	2b02      	cmp	r3, #2
 8001240:	d123      	bne.n	800128a <uartStartRx+0xce>
      {
        if(HAL_UART_Receive_DMA(&p_uart->handle, (uint8_t*)p_uart->qbuffer_rx.p_buf, p_uart->qbuffer_rx.length) != HAL_OK)
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001250:	b29b      	uxth	r3, r3
 8001252:	461a      	mov	r2, r3
 8001254:	f003 fd32 	bl	8004cbc <HAL_UART_Receive_DMA>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
        {
          return;
        }
      }
      break;
 800125c:	e015      	b.n	800128a <uartStartRx+0xce>

    case _DEF_UART3:
      if(p_uart->rx_mode == UART_MODE_DMA)
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	7a9b      	ldrb	r3, [r3, #10]
 8001262:	2b02      	cmp	r3, #2
 8001264:	d113      	bne.n	800128e <uartStartRx+0xd2>
      {
        if(HAL_UART_Receive_DMA(&p_uart->handle, (uint8_t*)p_uart->qbuffer_rx.p_buf, p_uart->qbuffer_rx.length) != HAL_OK)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001274:	b29b      	uxth	r3, r3
 8001276:	461a      	mov	r2, r3
 8001278:	f003 fd20 	bl	8004cbc <HAL_UART_Receive_DMA>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
        {
          return;
        }
      }
      break;
 8001280:	e005      	b.n	800128e <uartStartRx+0xd2>
      break;
 8001282:	bf00      	nop
 8001284:	e004      	b.n	8001290 <uartStartRx+0xd4>
          return;
 8001286:	bf00      	nop
 8001288:	e002      	b.n	8001290 <uartStartRx+0xd4>
      break;
 800128a:	bf00      	nop
 800128c:	e000      	b.n	8001290 <uartStartRx+0xd4>
      break;
 800128e:	bf00      	nop
  }
}
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	2000057c 	.word	0x2000057c
 800129c:	200008bc 	.word	0x200008bc

080012a0 <uartAvailable>:

  return ret;
}

uint32_t uartAvailable(uint8_t ch)
{
 80012a0:	b590      	push	{r4, r7, lr}
 80012a2:	b089      	sub	sp, #36	; 0x24
 80012a4:	af04      	add	r7, sp, #16
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
  uint32_t ret;

  uart_t    *p_uart;

  p_uart = &uart_tbl[ch];
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	22d0      	movs	r2, #208	; 0xd0
 80012ae:	fb02 f303 	mul.w	r3, r2, r3
 80012b2:	4a3b      	ldr	r2, [pc, #236]	; (80013a0 <uartAvailable+0x100>)
 80012b4:	4413      	add	r3, r2
 80012b6:	60bb      	str	r3, [r7, #8]

  switch(ch)
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	2b03      	cmp	r3, #3
 80012bc:	d86b      	bhi.n	8001396 <uartAvailable+0xf6>
 80012be:	a201      	add	r2, pc, #4	; (adr r2, 80012c4 <uartAvailable+0x24>)
 80012c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012c4:	080012d5 	.word	0x080012d5
 80012c8:	08001339 	.word	0x08001339
 80012cc:	0800135f 	.word	0x0800135f
 80012d0:	08001385 	.word	0x08001385
  {
    case _DEF_UART1:    //uart
      if(p_uart->rx_mode == UART_MODE_DMA)
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	7a9b      	ldrb	r3, [r3, #10]
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d120      	bne.n	800131e <uartAvailable+0x7e>
      {
        p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma_rx.Instance->NDTR;
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	1ad2      	subs	r2, r2, r3
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	61da      	str	r2, [r3, #28]
        ret = qbufferAvailable(&p_uart->qbuffer_rx);
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	331c      	adds	r3, #28
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fc48 	bl	8000b86 <qbufferAvailable>
 80012f6:	60f8      	str	r0, [r7, #12]
        uartPrintf(_DEF_UART4, "IN : %d OUT : %d  LEN : %d NDTR : %d RET :  %d\r\n",
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	69d8      	ldr	r0, [r3, #28]
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	6a1c      	ldr	r4, [r3, #32]
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                   p_uart->qbuffer_rx.ptr_in, p_uart->qbuffer_rx.ptr_out, p_uart->qbuffer_rx.length, p_uart->hdma_rx.Instance->NDTR, ret);
 8001304:	68ba      	ldr	r2, [r7, #8]
 8001306:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001308:	6852      	ldr	r2, [r2, #4]
        uartPrintf(_DEF_UART4, "IN : %d OUT : %d  LEN : %d NDTR : %d RET :  %d\r\n",
 800130a:	68f9      	ldr	r1, [r7, #12]
 800130c:	9102      	str	r1, [sp, #8]
 800130e:	9201      	str	r2, [sp, #4]
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	4623      	mov	r3, r4
 8001314:	4602      	mov	r2, r0
 8001316:	4923      	ldr	r1, [pc, #140]	; (80013a4 <uartAvailable+0x104>)
 8001318:	2003      	movs	r0, #3
 800131a:	f000 f91d 	bl	8001558 <uartPrintf>
      }

      if(p_uart->rx_mode == UART_MODE_INTERRUPT)
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	7a9b      	ldrb	r3, [r3, #10]
 8001322:	2b01      	cmp	r3, #1
 8001324:	d132      	bne.n	800138c <uartAvailable+0xec>
      {
        ret = qbufferAvailable(&qbuffer[ch]);
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	011b      	lsls	r3, r3, #4
 800132a:	4a1f      	ldr	r2, [pc, #124]	; (80013a8 <uartAvailable+0x108>)
 800132c:	4413      	add	r3, r2
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff fc29 	bl	8000b86 <qbufferAvailable>
 8001334:	60f8      	str	r0, [r7, #12]
      }
      break;
 8001336:	e029      	b.n	800138c <uartAvailable+0xec>

    case _DEF_UART2:
      if(p_uart->rx_mode == UART_MODE_DMA)
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	7a9b      	ldrb	r3, [r3, #10]
 800133c:	2b02      	cmp	r3, #2
 800133e:	d127      	bne.n	8001390 <uartAvailable+0xf0>
      {
        p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma_rx.Instance->NDTR;
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	1ad2      	subs	r2, r2, r3
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	61da      	str	r2, [r3, #28]
        ret = qbufferAvailable(&p_uart->qbuffer_rx);
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	331c      	adds	r3, #28
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff fc16 	bl	8000b86 <qbufferAvailable>
 800135a:	60f8      	str	r0, [r7, #12]
      }
      break;
 800135c:	e018      	b.n	8001390 <uartAvailable+0xf0>

    case _DEF_UART3:
      if(p_uart->rx_mode == UART_MODE_DMA)
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	7a9b      	ldrb	r3, [r3, #10]
 8001362:	2b02      	cmp	r3, #2
 8001364:	d116      	bne.n	8001394 <uartAvailable+0xf4>
      {
        p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma_rx.Instance->NDTR;
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	1ad2      	subs	r2, r2, r3
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	61da      	str	r2, [r3, #28]
        ret = qbufferAvailable(&p_uart->qbuffer_rx);
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	331c      	adds	r3, #28
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff fc03 	bl	8000b86 <qbufferAvailable>
 8001380:	60f8      	str	r0, [r7, #12]
      }
      break;
 8001382:	e007      	b.n	8001394 <uartAvailable+0xf4>

    case _DEF_UART4:            //usb
      ret = cdcAvailable();     //usb 수신버퍼 사용가능한지 확인
 8001384:	f008 fa1c 	bl	80097c0 <cdcAvailable>
 8001388:	60f8      	str	r0, [r7, #12]
      break;
 800138a:	e004      	b.n	8001396 <uartAvailable+0xf6>
      break;
 800138c:	bf00      	nop
 800138e:	e002      	b.n	8001396 <uartAvailable+0xf6>
      break;
 8001390:	bf00      	nop
 8001392:	e000      	b.n	8001396 <uartAvailable+0xf6>
      break;
 8001394:	bf00      	nop
  }
  return ret;
 8001396:	68fb      	ldr	r3, [r7, #12]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3714      	adds	r7, #20
 800139c:	46bd      	mov	sp, r7
 800139e:	bd90      	pop	{r4, r7, pc}
 80013a0:	2000057c 	.word	0x2000057c
 80013a4:	0800ae08 	.word	0x0800ae08
 80013a8:	2000053c 	.word	0x2000053c

080013ac <uartWrite>:

  return ret;
}

int32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	60b9      	str	r1, [r7, #8]
 80013b6:	607a      	str	r2, [r7, #4]
 80013b8:	73fb      	strb	r3, [r7, #15]
  int32_t ret = 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	617b      	str	r3, [r7, #20]

  uart_t    *p_uart;
  p_uart = &uart_tbl[ch];
 80013be:	7bfb      	ldrb	r3, [r7, #15]
 80013c0:	22d0      	movs	r2, #208	; 0xd0
 80013c2:	fb02 f303 	mul.w	r3, r2, r3
 80013c6:	4a36      	ldr	r2, [pc, #216]	; (80014a0 <uartWrite+0xf4>)
 80013c8:	4413      	add	r3, r2
 80013ca:	613b      	str	r3, [r7, #16]

  switch(ch)
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
 80013ce:	2b03      	cmp	r3, #3
 80013d0:	d861      	bhi.n	8001496 <uartWrite+0xea>
 80013d2:	a201      	add	r2, pc, #4	; (adr r2, 80013d8 <uartWrite+0x2c>)
 80013d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d8:	080013e9 	.word	0x080013e9
 80013dc:	08001433 	.word	0x08001433
 80013e0:	08001459 	.word	0x08001459
 80013e4:	0800147f 	.word	0x0800147f
  {
    case _DEF_UART1:
      if(p_uart->rx_mode == UART_MODE_DMA)
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	7a9b      	ldrb	r3, [r3, #10]
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d10d      	bne.n	800140c <uartWrite+0x60>
      {
        if(HAL_UART_Transmit(&p_uart->handle, p_data, length, 100) == HAL_OK)
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	b29a      	uxth	r2, r3
 80013fa:	2364      	movs	r3, #100	; 0x64
 80013fc:	68b9      	ldr	r1, [r7, #8]
 80013fe:	f003 fb9b 	bl	8004b38 <HAL_UART_Transmit>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d101      	bne.n	800140c <uartWrite+0x60>
        {
          ret = length;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	617b      	str	r3, [r7, #20]
        }
      }

      if(p_uart->rx_mode == UART_MODE_INTERRUPT)
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	7a9b      	ldrb	r3, [r3, #10]
 8001410:	2b01      	cmp	r3, #1
 8001412:	d13b      	bne.n	800148c <uartWrite+0xe0>
      {
        if(HAL_UART_Transmit(&p_uart->handle, p_data, length, 100) == HAL_OK)
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	b29a      	uxth	r2, r3
 800141e:	2364      	movs	r3, #100	; 0x64
 8001420:	68b9      	ldr	r1, [r7, #8]
 8001422:	f003 fb89 	bl	8004b38 <HAL_UART_Transmit>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d12f      	bne.n	800148c <uartWrite+0xe0>
        {
          ret = length;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	617b      	str	r3, [r7, #20]
        }
      }
      break;
 8001430:	e02c      	b.n	800148c <uartWrite+0xe0>

    case _DEF_UART2:
      if(p_uart->rx_mode == UART_MODE_DMA)
 8001432:	693b      	ldr	r3, [r7, #16]
 8001434:	7a9b      	ldrb	r3, [r3, #10]
 8001436:	2b02      	cmp	r3, #2
 8001438:	d12a      	bne.n	8001490 <uartWrite+0xe4>
      {
        if(HAL_UART_Transmit(&p_uart->handle, p_data, length, 100) == HAL_OK)
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	b29a      	uxth	r2, r3
 8001444:	2364      	movs	r3, #100	; 0x64
 8001446:	68b9      	ldr	r1, [r7, #8]
 8001448:	f003 fb76 	bl	8004b38 <HAL_UART_Transmit>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d11e      	bne.n	8001490 <uartWrite+0xe4>
        {
          ret = length;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	617b      	str	r3, [r7, #20]
        }
      }
      break;
 8001456:	e01b      	b.n	8001490 <uartWrite+0xe4>

    case _DEF_UART3:
      if(p_uart->rx_mode == UART_MODE_DMA)
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	7a9b      	ldrb	r3, [r3, #10]
 800145c:	2b02      	cmp	r3, #2
 800145e:	d119      	bne.n	8001494 <uartWrite+0xe8>
      {
        if(HAL_UART_Transmit(&p_uart->handle, p_data, length, 100) == HAL_OK)
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	b29a      	uxth	r2, r3
 800146a:	2364      	movs	r3, #100	; 0x64
 800146c:	68b9      	ldr	r1, [r7, #8]
 800146e:	f003 fb63 	bl	8004b38 <HAL_UART_Transmit>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d10d      	bne.n	8001494 <uartWrite+0xe8>
        {
          ret = length;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	617b      	str	r3, [r7, #20]
        }
      }
      break;
 800147c:	e00a      	b.n	8001494 <uartWrite+0xe8>

    case _DEF_UART4:      //usb
      //usb로 수신된 데이터를 길이만큼 write한다.
      ret = cdcWrite(p_data, length);
 800147e:	6879      	ldr	r1, [r7, #4]
 8001480:	68b8      	ldr	r0, [r7, #8]
 8001482:	f008 fa0b 	bl	800989c <cdcWrite>
 8001486:	4603      	mov	r3, r0
 8001488:	617b      	str	r3, [r7, #20]
      break;
 800148a:	e004      	b.n	8001496 <uartWrite+0xea>
      break;
 800148c:	bf00      	nop
 800148e:	e002      	b.n	8001496 <uartWrite+0xea>
      break;
 8001490:	bf00      	nop
 8001492:	e000      	b.n	8001496 <uartWrite+0xea>
      break;
 8001494:	bf00      	nop
  }

  return ret;
 8001496:	697b      	ldr	r3, [r7, #20]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	2000057c 	.word	0x2000057c

080014a4 <uartRead>:
uint8_t uartRead(uint8_t ch)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	72fb      	strb	r3, [r7, #11]

  uart_t  *p_uart;

  switch(ch)
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	2b03      	cmp	r3, #3
 80014b6:	d847      	bhi.n	8001548 <uartRead+0xa4>
 80014b8:	a201      	add	r2, pc, #4	; (adr r2, 80014c0 <uartRead+0x1c>)
 80014ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014be:	bf00      	nop
 80014c0:	080014d1 	.word	0x080014d1
 80014c4:	080014f1 	.word	0x080014f1
 80014c8:	08001511 	.word	0x08001511
 80014cc:	08001531 	.word	0x08001531
  {
    case _DEF_UART1:
      p_uart = &uart_tbl[ch];
 80014d0:	79fb      	ldrb	r3, [r7, #7]
 80014d2:	22d0      	movs	r2, #208	; 0xd0
 80014d4:	fb02 f303 	mul.w	r3, r2, r3
 80014d8:	4a1e      	ldr	r2, [pc, #120]	; (8001554 <uartRead+0xb0>)
 80014da:	4413      	add	r3, r2
 80014dc:	60fb      	str	r3, [r7, #12]
      qbufferRead(&p_uart->qbuffer_rx, &ret, 1);
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	331c      	adds	r3, #28
 80014e2:	f107 010b 	add.w	r1, r7, #11
 80014e6:	2201      	movs	r2, #1
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff fb0c 	bl	8000b06 <qbufferRead>
      break;
 80014ee:	e02b      	b.n	8001548 <uartRead+0xa4>

    case _DEF_UART2:
      p_uart = &uart_tbl[ch];
 80014f0:	79fb      	ldrb	r3, [r7, #7]
 80014f2:	22d0      	movs	r2, #208	; 0xd0
 80014f4:	fb02 f303 	mul.w	r3, r2, r3
 80014f8:	4a16      	ldr	r2, [pc, #88]	; (8001554 <uartRead+0xb0>)
 80014fa:	4413      	add	r3, r2
 80014fc:	60fb      	str	r3, [r7, #12]
      qbufferRead(&p_uart->qbuffer_rx, &ret, 1);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	331c      	adds	r3, #28
 8001502:	f107 010b 	add.w	r1, r7, #11
 8001506:	2201      	movs	r2, #1
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff fafc 	bl	8000b06 <qbufferRead>
      break;
 800150e:	e01b      	b.n	8001548 <uartRead+0xa4>

    case _DEF_UART3:
      p_uart = &uart_tbl[ch];
 8001510:	79fb      	ldrb	r3, [r7, #7]
 8001512:	22d0      	movs	r2, #208	; 0xd0
 8001514:	fb02 f303 	mul.w	r3, r2, r3
 8001518:	4a0e      	ldr	r2, [pc, #56]	; (8001554 <uartRead+0xb0>)
 800151a:	4413      	add	r3, r2
 800151c:	60fb      	str	r3, [r7, #12]
      qbufferRead(&p_uart->qbuffer_rx, &ret, 1);
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	331c      	adds	r3, #28
 8001522:	f107 010b 	add.w	r1, r7, #11
 8001526:	2201      	movs	r2, #1
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff faec 	bl	8000b06 <qbufferRead>
      break;
 800152e:	e00b      	b.n	8001548 <uartRead+0xa4>

    case _DEF_UART4:      //usb
      p_uart = &uart_tbl[ch];
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	22d0      	movs	r2, #208	; 0xd0
 8001534:	fb02 f303 	mul.w	r3, r2, r3
 8001538:	4a06      	ldr	r2, [pc, #24]	; (8001554 <uartRead+0xb0>)
 800153a:	4413      	add	r3, r2
 800153c:	60fb      	str	r3, [r7, #12]
      //usb로 수신된 데이터를 읽어서 변수에 저장한다.
      ret = cdcRead();
 800153e:	f008 f95b 	bl	80097f8 <cdcRead>
 8001542:	4603      	mov	r3, r0
 8001544:	72fb      	strb	r3, [r7, #11]
      break;
 8001546:	bf00      	nop
  }

  return ret;
 8001548:	7afb      	ldrb	r3, [r7, #11]
}
 800154a:	4618      	mov	r0, r3
 800154c:	3710      	adds	r7, #16
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	2000057c 	.word	0x2000057c

08001558 <uartPrintf>:

int32_t uartPrintf(uint8_t ch, const char *fmt, ...)
{
 8001558:	b40e      	push	{r1, r2, r3}
 800155a:	b580      	push	{r7, lr}
 800155c:	b0c7      	sub	sp, #284	; 0x11c
 800155e:	af00      	add	r7, sp, #0
 8001560:	4602      	mov	r2, r0
 8001562:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001566:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 800156a:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list   args;
  int len;
  int32_t ret = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  va_start(args, fmt);
 8001572:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8001576:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800157a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800157e:	601a      	str	r2, [r3, #0]

  len = vsnprintf(buf, 256, fmt, args);
 8001580:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001584:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001588:	f107 0010 	add.w	r0, r7, #16
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001592:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001596:	f008 ff3f 	bl	800a418 <vsniprintf>
 800159a:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

  switch(ch)
 800159e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80015a2:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b03      	cmp	r3, #3
 80015aa:	d844      	bhi.n	8001636 <uartPrintf+0xde>
 80015ac:	a201      	add	r2, pc, #4	; (adr r2, 80015b4 <uartPrintf+0x5c>)
 80015ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b2:	bf00      	nop
 80015b4:	080015c5 	.word	0x080015c5
 80015b8:	080015e3 	.word	0x080015e3
 80015bc:	08001601 	.word	0x08001601
 80015c0:	0800161f 	.word	0x0800161f
  {
    case _DEF_UART1:
      ret = uartWrite(ch, (uint8_t*)buf, len);
 80015c4:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80015c8:	f107 0110 	add.w	r1, r7, #16
 80015cc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80015d0:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff fee8 	bl	80013ac <uartWrite>
 80015dc:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
      break;
 80015e0:	e029      	b.n	8001636 <uartPrintf+0xde>

    case _DEF_UART2:
      ret = uartWrite(ch, (uint8_t*)buf, len);
 80015e2:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80015e6:	f107 0110 	add.w	r1, r7, #16
 80015ea:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80015ee:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff fed9 	bl	80013ac <uartWrite>
 80015fa:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
      break;
 80015fe:	e01a      	b.n	8001636 <uartPrintf+0xde>

    case _DEF_UART3:
      ret = uartWrite(ch, (uint8_t*)buf, len);
 8001600:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001604:	f107 0110 	add.w	r1, r7, #16
 8001608:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800160c:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff feca 	bl	80013ac <uartWrite>
 8001618:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
      break;
 800161c:	e00b      	b.n	8001636 <uartPrintf+0xde>

    case _DEF_UART4:  //usb
      //usb로 print한다.
      ret = cdcWrite((uint8_t*)buf, len);
 800161e:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001622:	f107 0310 	add.w	r3, r7, #16
 8001626:	4611      	mov	r1, r2
 8001628:	4618      	mov	r0, r3
 800162a:	f008 f937 	bl	800989c <cdcWrite>
 800162e:	4603      	mov	r3, r0
 8001630:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
      break;
 8001634:	bf00      	nop
  }

  va_end(args);

  return ret;
 8001636:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
}
 800163a:	4618      	mov	r0, r3
 800163c:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8001640:	46bd      	mov	sp, r7
 8001642:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001646:	b003      	add	sp, #12
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop

0800164c <uartGetBaud>:

uint32_t uartGetBaud(uint8_t ch)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	71fb      	strb	r3, [r7, #7]
  uint32_t baud;
  switch(ch)
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	2b03      	cmp	r3, #3
 800165a:	d80f      	bhi.n	800167c <uartGetBaud+0x30>
 800165c:	a201      	add	r2, pc, #4	; (adr r2, 8001664 <uartGetBaud+0x18>)
 800165e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001662:	bf00      	nop
 8001664:	0800167d 	.word	0x0800167d
 8001668:	0800167d 	.word	0x0800167d
 800166c:	0800167d 	.word	0x0800167d
 8001670:	08001675 	.word	0x08001675

    case _DEF_UART3:
      break;

    case _DEF_UART4:      //usb cdc
      baud = cdcGetBaud();
 8001674:	f008 f93a 	bl	80098ec <cdcGetBaud>
 8001678:	60f8      	str	r0, [r7, #12]
      break;
 800167a:	bf00      	nop
  }

  return baud;
 800167c:	68fb      	ldr	r3, [r7, #12]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop

08001688 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  if(uart_tbl[_DEF_UART1].rx_mode == UART_MODE_INTERRUPT)
 8001690:	4b0a      	ldr	r3, [pc, #40]	; (80016bc <HAL_UART_RxCpltCallback+0x34>)
 8001692:	7a9b      	ldrb	r3, [r3, #10]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d10c      	bne.n	80016b2 <HAL_UART_RxCpltCallback+0x2a>
  {
    qbufferWrite(&qbuffer[_DEF_UART1], &qbuffer[_DEF_UART1].p_buf[0], 1); //uart rx 수신데이터를 큐버퍼에 쓴다.
 8001698:	4b09      	ldr	r3, [pc, #36]	; (80016c0 <HAL_UART_RxCpltCallback+0x38>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	2201      	movs	r2, #1
 800169e:	4619      	mov	r1, r3
 80016a0:	4807      	ldr	r0, [pc, #28]	; (80016c0 <HAL_UART_RxCpltCallback+0x38>)
 80016a2:	f7ff f9f3 	bl	8000a8c <qbufferWrite>

    HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_qbuf[0], 1);  //수신인터럽트를 다시 활성화 한다.
 80016a6:	2201      	movs	r2, #1
 80016a8:	4906      	ldr	r1, [pc, #24]	; (80016c4 <HAL_UART_RxCpltCallback+0x3c>)
 80016aa:	4807      	ldr	r0, [pc, #28]	; (80016c8 <HAL_UART_RxCpltCallback+0x40>)
 80016ac:	f003 fad6 	bl	8004c5c <HAL_UART_Receive_IT>
 80016b0:	e000      	b.n	80016b4 <HAL_UART_RxCpltCallback+0x2c>
  }
  else
  {
    return;
 80016b2:	bf00      	nop
  }
}
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	2000057c 	.word	0x2000057c
 80016c0:	2000053c 	.word	0x2000053c
 80016c4:	200008bc 	.word	0x200008bc
 80016c8:	20000350 	.word	0x20000350

080016cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08e      	sub	sp, #56	; 0x38
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d4:	f107 0320 	add.w	r3, r7, #32
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]

  uart_t *p_uart;

  if(uartHandle->Instance==USART1)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a71      	ldr	r2, [pc, #452]	; (80018b0 <HAL_UART_MspInit+0x1e4>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d16d      	bne.n	80017ca <HAL_UART_MspInit+0xfe>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	61fb      	str	r3, [r7, #28]
 80016f2:	4b70      	ldr	r3, [pc, #448]	; (80018b4 <HAL_UART_MspInit+0x1e8>)
 80016f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f6:	4a6f      	ldr	r2, [pc, #444]	; (80018b4 <HAL_UART_MspInit+0x1e8>)
 80016f8:	f043 0310 	orr.w	r3, r3, #16
 80016fc:	6453      	str	r3, [r2, #68]	; 0x44
 80016fe:	4b6d      	ldr	r3, [pc, #436]	; (80018b4 <HAL_UART_MspInit+0x1e8>)
 8001700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001702:	f003 0310 	and.w	r3, r3, #16
 8001706:	61fb      	str	r3, [r7, #28]
 8001708:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	61bb      	str	r3, [r7, #24]
 800170e:	4b69      	ldr	r3, [pc, #420]	; (80018b4 <HAL_UART_MspInit+0x1e8>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a68      	ldr	r2, [pc, #416]	; (80018b4 <HAL_UART_MspInit+0x1e8>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b66      	ldr	r3, [pc, #408]	; (80018b4 <HAL_UART_MspInit+0x1e8>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	61bb      	str	r3, [r7, #24]
 8001724:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001726:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800172a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	2302      	movs	r3, #2
 800172e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001734:	2303      	movs	r3, #3
 8001736:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001738:	2307      	movs	r3, #7
 800173a:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800173c:	f107 0320 	add.w	r3, r7, #32
 8001740:	4619      	mov	r1, r3
 8001742:	485d      	ldr	r0, [pc, #372]	; (80018b8 <HAL_UART_MspInit+0x1ec>)
 8001744:	f000 ffe6 	bl	8002714 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */

    p_uart = &uart_tbl[_DEF_UART1];
 8001748:	4b5c      	ldr	r3, [pc, #368]	; (80018bc <HAL_UART_MspInit+0x1f0>)
 800174a:	637b      	str	r3, [r7, #52]	; 0x34

    p_uart->hdma_rx.Instance = DMA2_Stream2;
 800174c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800174e:	4a5c      	ldr	r2, [pc, #368]	; (80018c0 <HAL_UART_MspInit+0x1f4>)
 8001750:	62da      	str	r2, [r3, #44]	; 0x2c
    p_uart->hdma_rx.Init.Channel = DMA_CHANNEL_4;
 8001752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001754:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001758:	631a      	str	r2, [r3, #48]	; 0x30
    p_uart->hdma_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800175a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800175c:	2200      	movs	r2, #0
 800175e:	635a      	str	r2, [r3, #52]	; 0x34
    p_uart->hdma_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001762:	2200      	movs	r2, #0
 8001764:	639a      	str	r2, [r3, #56]	; 0x38
    p_uart->hdma_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001768:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800176c:	63da      	str	r2, [r3, #60]	; 0x3c
    p_uart->hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800176e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001770:	2200      	movs	r2, #0
 8001772:	641a      	str	r2, [r3, #64]	; 0x40
    p_uart->hdma_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001776:	2200      	movs	r2, #0
 8001778:	645a      	str	r2, [r3, #68]	; 0x44
    p_uart->hdma_rx.Init.Mode = DMA_CIRCULAR;
 800177a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800177c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001780:	649a      	str	r2, [r3, #72]	; 0x48
    p_uart->hdma_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001784:	2200      	movs	r2, #0
 8001786:	64da      	str	r2, [r3, #76]	; 0x4c
    p_uart->hdma_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001788:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800178a:	2200      	movs	r2, #0
 800178c:	651a      	str	r2, [r3, #80]	; 0x50
    if (HAL_DMA_Init(&p_uart->hdma_rx) != HAL_OK)
 800178e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001790:	332c      	adds	r3, #44	; 0x2c
 8001792:	4618      	mov	r0, r3
 8001794:	f000 fb62 	bl	8001e5c <HAL_DMA_Init>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <HAL_UART_MspInit+0xd6>
    {
      Error_Handler();
 800179e:	f000 f975 	bl	8001a8c <Error_Handler>
    }

    __HAL_LINKDMA(&p_uart->handle,hdmarx,p_uart->hdma_rx);
 80017a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017a4:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 80017a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017aa:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 80017ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017b0:	f103 028c 	add.w	r2, r3, #140	; 0x8c
 80017b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017b6:	665a      	str	r2, [r3, #100]	; 0x64

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80017b8:	2200      	movs	r2, #0
 80017ba:	2100      	movs	r1, #0
 80017bc:	2025      	movs	r0, #37	; 0x25
 80017be:	f000 fb08 	bl	8001dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80017c2:	2025      	movs	r0, #37	; 0x25
 80017c4:	f000 fb21 	bl	8001e0a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80017c8:	e0f4      	b.n	80019b4 <HAL_UART_MspInit+0x2e8>
  else if(uartHandle->Instance==USART2)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a3d      	ldr	r2, [pc, #244]	; (80018c4 <HAL_UART_MspInit+0x1f8>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d17d      	bne.n	80018d0 <HAL_UART_MspInit+0x204>
    __HAL_RCC_USART2_CLK_ENABLE();
 80017d4:	2300      	movs	r3, #0
 80017d6:	617b      	str	r3, [r7, #20]
 80017d8:	4b36      	ldr	r3, [pc, #216]	; (80018b4 <HAL_UART_MspInit+0x1e8>)
 80017da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017dc:	4a35      	ldr	r2, [pc, #212]	; (80018b4 <HAL_UART_MspInit+0x1e8>)
 80017de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017e2:	6413      	str	r3, [r2, #64]	; 0x40
 80017e4:	4b33      	ldr	r3, [pc, #204]	; (80018b4 <HAL_UART_MspInit+0x1e8>)
 80017e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ec:	617b      	str	r3, [r7, #20]
 80017ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f0:	2300      	movs	r3, #0
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	4b2f      	ldr	r3, [pc, #188]	; (80018b4 <HAL_UART_MspInit+0x1e8>)
 80017f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f8:	4a2e      	ldr	r2, [pc, #184]	; (80018b4 <HAL_UART_MspInit+0x1e8>)
 80017fa:	f043 0301 	orr.w	r3, r3, #1
 80017fe:	6313      	str	r3, [r2, #48]	; 0x30
 8001800:	4b2c      	ldr	r3, [pc, #176]	; (80018b4 <HAL_UART_MspInit+0x1e8>)
 8001802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	613b      	str	r3, [r7, #16]
 800180a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800180c:	230c      	movs	r3, #12
 800180e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001810:	2302      	movs	r3, #2
 8001812:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001814:	2300      	movs	r3, #0
 8001816:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001818:	2303      	movs	r3, #3
 800181a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800181c:	2307      	movs	r3, #7
 800181e:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001820:	f107 0320 	add.w	r3, r7, #32
 8001824:	4619      	mov	r1, r3
 8001826:	4824      	ldr	r0, [pc, #144]	; (80018b8 <HAL_UART_MspInit+0x1ec>)
 8001828:	f000 ff74 	bl	8002714 <HAL_GPIO_Init>
    p_uart = &uart_tbl[_DEF_UART2];
 800182c:	4b26      	ldr	r3, [pc, #152]	; (80018c8 <HAL_UART_MspInit+0x1fc>)
 800182e:	637b      	str	r3, [r7, #52]	; 0x34
    p_uart->hdma_rx.Instance = DMA1_Stream5;
 8001830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001832:	4a26      	ldr	r2, [pc, #152]	; (80018cc <HAL_UART_MspInit+0x200>)
 8001834:	62da      	str	r2, [r3, #44]	; 0x2c
    p_uart->hdma_rx.Init.Channel = DMA_CHANNEL_4;
 8001836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001838:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800183c:	631a      	str	r2, [r3, #48]	; 0x30
    p_uart->hdma_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800183e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001840:	2200      	movs	r2, #0
 8001842:	635a      	str	r2, [r3, #52]	; 0x34
    p_uart->hdma_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001846:	2200      	movs	r2, #0
 8001848:	639a      	str	r2, [r3, #56]	; 0x38
    p_uart->hdma_rx.Init.MemInc = DMA_MINC_ENABLE;
 800184a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800184c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001850:	63da      	str	r2, [r3, #60]	; 0x3c
    p_uart->hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001852:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001854:	2200      	movs	r2, #0
 8001856:	641a      	str	r2, [r3, #64]	; 0x40
    p_uart->hdma_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001858:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800185a:	2200      	movs	r2, #0
 800185c:	645a      	str	r2, [r3, #68]	; 0x44
    p_uart->hdma_rx.Init.Mode = DMA_CIRCULAR;
 800185e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001860:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001864:	649a      	str	r2, [r3, #72]	; 0x48
    p_uart->hdma_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001866:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001868:	2200      	movs	r2, #0
 800186a:	64da      	str	r2, [r3, #76]	; 0x4c
    p_uart->hdma_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800186c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800186e:	2200      	movs	r2, #0
 8001870:	651a      	str	r2, [r3, #80]	; 0x50
    if (HAL_DMA_Init(&p_uart->hdma_rx) != HAL_OK)
 8001872:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001874:	332c      	adds	r3, #44	; 0x2c
 8001876:	4618      	mov	r0, r3
 8001878:	f000 faf0 	bl	8001e5c <HAL_DMA_Init>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <HAL_UART_MspInit+0x1ba>
      Error_Handler();
 8001882:	f000 f903 	bl	8001a8c <Error_Handler>
    __HAL_LINKDMA(&p_uart->handle,hdmarx,p_uart->hdma_rx);
 8001886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001888:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800188c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800188e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 8001892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001894:	f103 028c 	add.w	r2, r3, #140	; 0x8c
 8001898:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800189a:	665a      	str	r2, [r3, #100]	; 0x64
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800189c:	2200      	movs	r2, #0
 800189e:	2100      	movs	r1, #0
 80018a0:	2026      	movs	r0, #38	; 0x26
 80018a2:	f000 fa96 	bl	8001dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80018a6:	2026      	movs	r0, #38	; 0x26
 80018a8:	f000 faaf 	bl	8001e0a <HAL_NVIC_EnableIRQ>
}
 80018ac:	e082      	b.n	80019b4 <HAL_UART_MspInit+0x2e8>
 80018ae:	bf00      	nop
 80018b0:	40011000 	.word	0x40011000
 80018b4:	40023800 	.word	0x40023800
 80018b8:	40020000 	.word	0x40020000
 80018bc:	2000057c 	.word	0x2000057c
 80018c0:	40026440 	.word	0x40026440
 80018c4:	40004400 	.word	0x40004400
 80018c8:	2000064c 	.word	0x2000064c
 80018cc:	40026088 	.word	0x40026088
  else if(uartHandle->Instance==USART3)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a39      	ldr	r2, [pc, #228]	; (80019bc <HAL_UART_MspInit+0x2f0>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d16c      	bne.n	80019b4 <HAL_UART_MspInit+0x2e8>
    __HAL_RCC_USART3_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	4b38      	ldr	r3, [pc, #224]	; (80019c0 <HAL_UART_MspInit+0x2f4>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e2:	4a37      	ldr	r2, [pc, #220]	; (80019c0 <HAL_UART_MspInit+0x2f4>)
 80018e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018e8:	6413      	str	r3, [r2, #64]	; 0x40
 80018ea:	4b35      	ldr	r3, [pc, #212]	; (80019c0 <HAL_UART_MspInit+0x2f4>)
 80018ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	4b31      	ldr	r3, [pc, #196]	; (80019c0 <HAL_UART_MspInit+0x2f4>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	4a30      	ldr	r2, [pc, #192]	; (80019c0 <HAL_UART_MspInit+0x2f4>)
 8001900:	f043 0302 	orr.w	r3, r3, #2
 8001904:	6313      	str	r3, [r2, #48]	; 0x30
 8001906:	4b2e      	ldr	r3, [pc, #184]	; (80019c0 <HAL_UART_MspInit+0x2f4>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001912:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001918:	2302      	movs	r3, #2
 800191a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001920:	2303      	movs	r3, #3
 8001922:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001924:	2307      	movs	r3, #7
 8001926:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001928:	f107 0320 	add.w	r3, r7, #32
 800192c:	4619      	mov	r1, r3
 800192e:	4825      	ldr	r0, [pc, #148]	; (80019c4 <HAL_UART_MspInit+0x2f8>)
 8001930:	f000 fef0 	bl	8002714 <HAL_GPIO_Init>
    p_uart = &uart_tbl[_DEF_UART3];
 8001934:	4b24      	ldr	r3, [pc, #144]	; (80019c8 <HAL_UART_MspInit+0x2fc>)
 8001936:	637b      	str	r3, [r7, #52]	; 0x34
    p_uart->hdma_rx.Instance = DMA1_Stream1;
 8001938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800193a:	4a24      	ldr	r2, [pc, #144]	; (80019cc <HAL_UART_MspInit+0x300>)
 800193c:	62da      	str	r2, [r3, #44]	; 0x2c
    p_uart->hdma_rx.Init.Channel = DMA_CHANNEL_4;
 800193e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001940:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001944:	631a      	str	r2, [r3, #48]	; 0x30
    p_uart->hdma_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001948:	2200      	movs	r2, #0
 800194a:	635a      	str	r2, [r3, #52]	; 0x34
    p_uart->hdma_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800194c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800194e:	2200      	movs	r2, #0
 8001950:	639a      	str	r2, [r3, #56]	; 0x38
    p_uart->hdma_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001952:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001954:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001958:	63da      	str	r2, [r3, #60]	; 0x3c
    p_uart->hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800195a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800195c:	2200      	movs	r2, #0
 800195e:	641a      	str	r2, [r3, #64]	; 0x40
    p_uart->hdma_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001962:	2200      	movs	r2, #0
 8001964:	645a      	str	r2, [r3, #68]	; 0x44
    p_uart->hdma_rx.Init.Mode = DMA_CIRCULAR;
 8001966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001968:	f44f 7280 	mov.w	r2, #256	; 0x100
 800196c:	649a      	str	r2, [r3, #72]	; 0x48
    p_uart->hdma_rx.Init.Priority = DMA_PRIORITY_LOW;
 800196e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001970:	2200      	movs	r2, #0
 8001972:	64da      	str	r2, [r3, #76]	; 0x4c
    p_uart->hdma_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001976:	2200      	movs	r2, #0
 8001978:	651a      	str	r2, [r3, #80]	; 0x50
    if (HAL_DMA_Init(&p_uart->hdma_rx) != HAL_OK)
 800197a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800197c:	332c      	adds	r3, #44	; 0x2c
 800197e:	4618      	mov	r0, r3
 8001980:	f000 fa6c 	bl	8001e5c <HAL_DMA_Init>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <HAL_UART_MspInit+0x2c2>
      Error_Handler();
 800198a:	f000 f87f 	bl	8001a8c <Error_Handler>
    __HAL_LINKDMA(&p_uart->handle,hdmarx,p_uart->hdma_rx);
 800198e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001990:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8001994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001996:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 800199a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800199c:	f103 028c 	add.w	r2, r3, #140	; 0x8c
 80019a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019a2:	665a      	str	r2, [r3, #100]	; 0x64
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80019a4:	2200      	movs	r2, #0
 80019a6:	2100      	movs	r1, #0
 80019a8:	2027      	movs	r0, #39	; 0x27
 80019aa:	f000 fa12 	bl	8001dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80019ae:	2027      	movs	r0, #39	; 0x27
 80019b0:	f000 fa2b 	bl	8001e0a <HAL_NVIC_EnableIRQ>
}
 80019b4:	bf00      	nop
 80019b6:	3738      	adds	r7, #56	; 0x38
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40004800 	.word	0x40004800
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40020400 	.word	0x40020400
 80019c8:	2000071c 	.word	0x2000071c
 80019cc:	40026028 	.word	0x40026028

080019d0 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a25      	ldr	r2, [pc, #148]	; (8001a74 <HAL_UART_MspDeInit+0xa4>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d113      	bne.n	8001a0a <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80019e2:	4b25      	ldr	r3, [pc, #148]	; (8001a78 <HAL_UART_MspDeInit+0xa8>)
 80019e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e6:	4a24      	ldr	r2, [pc, #144]	; (8001a78 <HAL_UART_MspDeInit+0xa8>)
 80019e8:	f023 0310 	bic.w	r3, r3, #16
 80019ec:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 80019ee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80019f2:	4822      	ldr	r0, [pc, #136]	; (8001a7c <HAL_UART_MspDeInit+0xac>)
 80019f4:	f001 f828 	bl	8002a48 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019fc:	4618      	mov	r0, r3
 80019fe:	f000 fadb 	bl	8001fb8 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8001a02:	2025      	movs	r0, #37	; 0x25
 8001a04:	f000 fa0f 	bl	8001e26 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8001a08:	e02f      	b.n	8001a6a <HAL_UART_MspDeInit+0x9a>
  else if(uartHandle->Instance==USART2)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a1c      	ldr	r2, [pc, #112]	; (8001a80 <HAL_UART_MspDeInit+0xb0>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d112      	bne.n	8001a3a <HAL_UART_MspDeInit+0x6a>
    __HAL_RCC_USART2_CLK_DISABLE();
 8001a14:	4b18      	ldr	r3, [pc, #96]	; (8001a78 <HAL_UART_MspDeInit+0xa8>)
 8001a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a18:	4a17      	ldr	r2, [pc, #92]	; (8001a78 <HAL_UART_MspDeInit+0xa8>)
 8001a1a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001a1e:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001a20:	210c      	movs	r1, #12
 8001a22:	4816      	ldr	r0, [pc, #88]	; (8001a7c <HAL_UART_MspDeInit+0xac>)
 8001a24:	f001 f810 	bl	8002a48 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f000 fac3 	bl	8001fb8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001a32:	2026      	movs	r0, #38	; 0x26
 8001a34:	f000 f9f7 	bl	8001e26 <HAL_NVIC_DisableIRQ>
}
 8001a38:	e017      	b.n	8001a6a <HAL_UART_MspDeInit+0x9a>
  else if(uartHandle->Instance==USART3)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a11      	ldr	r2, [pc, #68]	; (8001a84 <HAL_UART_MspDeInit+0xb4>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d112      	bne.n	8001a6a <HAL_UART_MspDeInit+0x9a>
    __HAL_RCC_USART3_CLK_DISABLE();
 8001a44:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <HAL_UART_MspDeInit+0xa8>)
 8001a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a48:	4a0b      	ldr	r2, [pc, #44]	; (8001a78 <HAL_UART_MspDeInit+0xa8>)
 8001a4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a4e:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 8001a50:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001a54:	480c      	ldr	r0, [pc, #48]	; (8001a88 <HAL_UART_MspDeInit+0xb8>)
 8001a56:	f000 fff7 	bl	8002a48 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f000 faaa 	bl	8001fb8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8001a64:	2027      	movs	r0, #39	; 0x27
 8001a66:	f000 f9de 	bl	8001e26 <HAL_NVIC_DisableIRQ>
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40011000 	.word	0x40011000
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	40020000 	.word	0x40020000
 8001a80:	40004400 	.word	0x40004400
 8001a84:	40004800 	.word	0x40004800
 8001a88:	40020400 	.word	0x40020400

08001a8c <Error_Handler>:
void Error_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a90:	b672      	cpsid	i
}
 8001a92:	bf00      	nop
  __disable_irq();
  while (1)
 8001a94:	e7fe      	b.n	8001a94 <Error_Handler+0x8>

08001a96 <hwInit>:


#include "hw.h"

void hwInit(void)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	af00      	add	r7, sp, #0
  bspInit();
 8001a9a:	f7fe fde3 	bl	8000664 <bspInit>
  ledInit();
 8001a9e:	f7ff f8c7 	bl	8000c30 <ledInit>
  buttonInit();
 8001aa2:	f7ff f88d 	bl	8000bc0 <buttonInit>
  timerInit();
 8001aa6:	f7ff f997 	bl	8000dd8 <timerInit>
  swtimerInit();
 8001aaa:	f7ff f94f 	bl	8000d4c <swtimerInit>
  uartInit();
 8001aae:	f7ff f9cf 	bl	8000e50 <uartInit>
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
	...

08001ab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001abc:	4b0e      	ldr	r3, [pc, #56]	; (8001af8 <HAL_Init+0x40>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a0d      	ldr	r2, [pc, #52]	; (8001af8 <HAL_Init+0x40>)
 8001ac2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ac6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ac8:	4b0b      	ldr	r3, [pc, #44]	; (8001af8 <HAL_Init+0x40>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a0a      	ldr	r2, [pc, #40]	; (8001af8 <HAL_Init+0x40>)
 8001ace:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ad2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ad4:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <HAL_Init+0x40>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a07      	ldr	r2, [pc, #28]	; (8001af8 <HAL_Init+0x40>)
 8001ada:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ade:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae0:	2003      	movs	r0, #3
 8001ae2:	f000 f96b 	bl	8001dbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ae6:	200f      	movs	r0, #15
 8001ae8:	f000 f808 	bl	8001afc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001aec:	f7fe feb2 	bl	8000854 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40023c00 	.word	0x40023c00

08001afc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b04:	4b12      	ldr	r3, [pc, #72]	; (8001b50 <HAL_InitTick+0x54>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <HAL_InitTick+0x58>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 f991 	bl	8001e42 <HAL_SYSTICK_Config>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e00e      	b.n	8001b48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2b0f      	cmp	r3, #15
 8001b2e:	d80a      	bhi.n	8001b46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b30:	2200      	movs	r2, #0
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	f04f 30ff 	mov.w	r0, #4294967295
 8001b38:	f000 f94b 	bl	8001dd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b3c:	4a06      	ldr	r2, [pc, #24]	; (8001b58 <HAL_InitTick+0x5c>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b42:	2300      	movs	r3, #0
 8001b44:	e000      	b.n	8001b48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000000 	.word	0x20000000
 8001b54:	20000048 	.word	0x20000048
 8001b58:	20000044 	.word	0x20000044

08001b5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b60:	4b05      	ldr	r3, [pc, #20]	; (8001b78 <HAL_IncTick+0x1c>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	461a      	mov	r2, r3
 8001b66:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <HAL_IncTick+0x20>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a03      	ldr	r2, [pc, #12]	; (8001b7c <HAL_IncTick+0x20>)
 8001b6e:	6013      	str	r3, [r2, #0]
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr
 8001b78:	20000048 	.word	0x20000048
 8001b7c:	20000cbc 	.word	0x20000cbc

08001b80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  return uwTick;
 8001b84:	4b02      	ldr	r3, [pc, #8]	; (8001b90 <HAL_GetTick+0x10>)
 8001b86:	681b      	ldr	r3, [r3, #0]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bc80      	pop	{r7}
 8001b8e:	4770      	bx	lr
 8001b90:	20000cbc 	.word	0x20000cbc

08001b94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b9c:	f7ff fff0 	bl	8001b80 <HAL_GetTick>
 8001ba0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bac:	d005      	beq.n	8001bba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bae:	4b0a      	ldr	r3, [pc, #40]	; (8001bd8 <HAL_Delay+0x44>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bba:	bf00      	nop
 8001bbc:	f7ff ffe0 	bl	8001b80 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d8f7      	bhi.n	8001bbc <HAL_Delay+0x28>
  {
  }
}
 8001bcc:	bf00      	nop
 8001bce:	bf00      	nop
 8001bd0:	3710      	adds	r7, #16
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20000048 	.word	0x20000048

08001bdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b085      	sub	sp, #20
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f003 0307 	and.w	r3, r3, #7
 8001bea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bec:	4b0c      	ldr	r3, [pc, #48]	; (8001c20 <__NVIC_SetPriorityGrouping+0x44>)
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bf2:	68ba      	ldr	r2, [r7, #8]
 8001bf4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c0e:	4a04      	ldr	r2, [pc, #16]	; (8001c20 <__NVIC_SetPriorityGrouping+0x44>)
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	60d3      	str	r3, [r2, #12]
}
 8001c14:	bf00      	nop
 8001c16:	3714      	adds	r7, #20
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bc80      	pop	{r7}
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	e000ed00 	.word	0xe000ed00

08001c24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c28:	4b04      	ldr	r3, [pc, #16]	; (8001c3c <__NVIC_GetPriorityGrouping+0x18>)
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	0a1b      	lsrs	r3, r3, #8
 8001c2e:	f003 0307 	and.w	r3, r3, #7
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bc80      	pop	{r7}
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	e000ed00 	.word	0xe000ed00

08001c40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	db0b      	blt.n	8001c6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	f003 021f 	and.w	r2, r3, #31
 8001c58:	4906      	ldr	r1, [pc, #24]	; (8001c74 <__NVIC_EnableIRQ+0x34>)
 8001c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5e:	095b      	lsrs	r3, r3, #5
 8001c60:	2001      	movs	r0, #1
 8001c62:	fa00 f202 	lsl.w	r2, r0, r2
 8001c66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc80      	pop	{r7}
 8001c72:	4770      	bx	lr
 8001c74:	e000e100 	.word	0xe000e100

08001c78 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	db12      	blt.n	8001cb0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	f003 021f 	and.w	r2, r3, #31
 8001c90:	490a      	ldr	r1, [pc, #40]	; (8001cbc <__NVIC_DisableIRQ+0x44>)
 8001c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c96:	095b      	lsrs	r3, r3, #5
 8001c98:	2001      	movs	r0, #1
 8001c9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c9e:	3320      	adds	r3, #32
 8001ca0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001ca4:	f3bf 8f4f 	dsb	sy
}
 8001ca8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001caa:	f3bf 8f6f 	isb	sy
}
 8001cae:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bc80      	pop	{r7}
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	e000e100 	.word	0xe000e100

08001cc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	6039      	str	r1, [r7, #0]
 8001cca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	db0a      	blt.n	8001cea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	490c      	ldr	r1, [pc, #48]	; (8001d0c <__NVIC_SetPriority+0x4c>)
 8001cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cde:	0112      	lsls	r2, r2, #4
 8001ce0:	b2d2      	uxtb	r2, r2
 8001ce2:	440b      	add	r3, r1
 8001ce4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ce8:	e00a      	b.n	8001d00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	b2da      	uxtb	r2, r3
 8001cee:	4908      	ldr	r1, [pc, #32]	; (8001d10 <__NVIC_SetPriority+0x50>)
 8001cf0:	79fb      	ldrb	r3, [r7, #7]
 8001cf2:	f003 030f 	and.w	r3, r3, #15
 8001cf6:	3b04      	subs	r3, #4
 8001cf8:	0112      	lsls	r2, r2, #4
 8001cfa:	b2d2      	uxtb	r2, r2
 8001cfc:	440b      	add	r3, r1
 8001cfe:	761a      	strb	r2, [r3, #24]
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	e000e100 	.word	0xe000e100
 8001d10:	e000ed00 	.word	0xe000ed00

08001d14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b089      	sub	sp, #36	; 0x24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f003 0307 	and.w	r3, r3, #7
 8001d26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	f1c3 0307 	rsb	r3, r3, #7
 8001d2e:	2b04      	cmp	r3, #4
 8001d30:	bf28      	it	cs
 8001d32:	2304      	movcs	r3, #4
 8001d34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	3304      	adds	r3, #4
 8001d3a:	2b06      	cmp	r3, #6
 8001d3c:	d902      	bls.n	8001d44 <NVIC_EncodePriority+0x30>
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	3b03      	subs	r3, #3
 8001d42:	e000      	b.n	8001d46 <NVIC_EncodePriority+0x32>
 8001d44:	2300      	movs	r3, #0
 8001d46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d48:	f04f 32ff 	mov.w	r2, #4294967295
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	43da      	mvns	r2, r3
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	401a      	ands	r2, r3
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	fa01 f303 	lsl.w	r3, r1, r3
 8001d66:	43d9      	mvns	r1, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d6c:	4313      	orrs	r3, r2
         );
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3724      	adds	r7, #36	; 0x24
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bc80      	pop	{r7}
 8001d76:	4770      	bx	lr

08001d78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	3b01      	subs	r3, #1
 8001d84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d88:	d301      	bcc.n	8001d8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e00f      	b.n	8001dae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d8e:	4a0a      	ldr	r2, [pc, #40]	; (8001db8 <SysTick_Config+0x40>)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	3b01      	subs	r3, #1
 8001d94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d96:	210f      	movs	r1, #15
 8001d98:	f04f 30ff 	mov.w	r0, #4294967295
 8001d9c:	f7ff ff90 	bl	8001cc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001da0:	4b05      	ldr	r3, [pc, #20]	; (8001db8 <SysTick_Config+0x40>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001da6:	4b04      	ldr	r3, [pc, #16]	; (8001db8 <SysTick_Config+0x40>)
 8001da8:	2207      	movs	r2, #7
 8001daa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	e000e010 	.word	0xe000e010

08001dbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f7ff ff09 	bl	8001bdc <__NVIC_SetPriorityGrouping>
}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b086      	sub	sp, #24
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	4603      	mov	r3, r0
 8001dda:	60b9      	str	r1, [r7, #8]
 8001ddc:	607a      	str	r2, [r7, #4]
 8001dde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001de4:	f7ff ff1e 	bl	8001c24 <__NVIC_GetPriorityGrouping>
 8001de8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	68b9      	ldr	r1, [r7, #8]
 8001dee:	6978      	ldr	r0, [r7, #20]
 8001df0:	f7ff ff90 	bl	8001d14 <NVIC_EncodePriority>
 8001df4:	4602      	mov	r2, r0
 8001df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dfa:	4611      	mov	r1, r2
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff ff5f 	bl	8001cc0 <__NVIC_SetPriority>
}
 8001e02:	bf00      	nop
 8001e04:	3718      	adds	r7, #24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b082      	sub	sp, #8
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	4603      	mov	r3, r0
 8001e12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff ff11 	bl	8001c40 <__NVIC_EnableIRQ>
}
 8001e1e:	bf00      	nop
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b082      	sub	sp, #8
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff ff1f 	bl	8001c78 <__NVIC_DisableIRQ>
}
 8001e3a:	bf00      	nop
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b082      	sub	sp, #8
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7ff ff94 	bl	8001d78 <SysTick_Config>
 8001e50:	4603      	mov	r3, r0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
	...

08001e5c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e68:	f7ff fe8a 	bl	8001b80 <HAL_GetTick>
 8001e6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d101      	bne.n	8001e78 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e099      	b.n	8001fac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2202      	movs	r2, #2
 8001e7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f022 0201 	bic.w	r2, r2, #1
 8001e96:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e98:	e00f      	b.n	8001eba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e9a:	f7ff fe71 	bl	8001b80 <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	2b05      	cmp	r3, #5
 8001ea6:	d908      	bls.n	8001eba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2220      	movs	r2, #32
 8001eac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2203      	movs	r2, #3
 8001eb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e078      	b.n	8001fac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d1e8      	bne.n	8001e9a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ed0:	697a      	ldr	r2, [r7, #20]
 8001ed2:	4b38      	ldr	r3, [pc, #224]	; (8001fb4 <HAL_DMA_Init+0x158>)
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ee6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	691b      	ldr	r3, [r3, #16]
 8001eec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ef2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001efe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a1b      	ldr	r3, [r3, #32]
 8001f04:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f06:	697a      	ldr	r2, [r7, #20]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f10:	2b04      	cmp	r3, #4
 8001f12:	d107      	bne.n	8001f24 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	697a      	ldr	r2, [r7, #20]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	697a      	ldr	r2, [r7, #20]
 8001f2a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	695b      	ldr	r3, [r3, #20]
 8001f32:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	f023 0307 	bic.w	r3, r3, #7
 8001f3a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f40:	697a      	ldr	r2, [r7, #20]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4a:	2b04      	cmp	r3, #4
 8001f4c:	d117      	bne.n	8001f7e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f52:	697a      	ldr	r2, [r7, #20]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d00e      	beq.n	8001f7e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f000 fb5d 	bl	8002620 <DMA_CheckFifoParam>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d008      	beq.n	8001f7e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2240      	movs	r2, #64	; 0x40
 8001f70:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2201      	movs	r2, #1
 8001f76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e016      	b.n	8001fac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	697a      	ldr	r2, [r7, #20]
 8001f84:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 fb16 	bl	80025b8 <DMA_CalcBaseAndBitshift>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f94:	223f      	movs	r2, #63	; 0x3f
 8001f96:	409a      	lsls	r2, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	f010803f 	.word	0xf010803f

08001fb8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d101      	bne.n	8001fca <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e050      	b.n	800206c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d101      	bne.n	8001fda <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	e048      	b.n	800206c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f022 0201 	bic.w	r2, r2, #1
 8001fe8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	2200      	movs	r2, #0
 8002000:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2200      	movs	r2, #0
 8002008:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2200      	movs	r2, #0
 8002010:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2221      	movs	r2, #33	; 0x21
 8002018:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 facc 	bl	80025b8 <DMA_CalcBaseAndBitshift>
 8002020:	4603      	mov	r3, r0
 8002022:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800204c:	223f      	movs	r2, #63	; 0x3f
 800204e:	409a      	lsls	r2, r3
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800206a:	2300      	movs	r3, #0
}
 800206c:	4618      	mov	r0, r3
 800206e:	3710      	adds	r7, #16
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
 8002080:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002082:	2300      	movs	r3, #0
 8002084:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800208a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002092:	2b01      	cmp	r3, #1
 8002094:	d101      	bne.n	800209a <HAL_DMA_Start_IT+0x26>
 8002096:	2302      	movs	r3, #2
 8002098:	e040      	b.n	800211c <HAL_DMA_Start_IT+0xa8>
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2201      	movs	r2, #1
 800209e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d12f      	bne.n	800210e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2202      	movs	r2, #2
 80020b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2200      	movs	r2, #0
 80020ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	68b9      	ldr	r1, [r7, #8]
 80020c2:	68f8      	ldr	r0, [r7, #12]
 80020c4:	f000 fa4a 	bl	800255c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020cc:	223f      	movs	r2, #63	; 0x3f
 80020ce:	409a      	lsls	r2, r3
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f042 0216 	orr.w	r2, r2, #22
 80020e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d007      	beq.n	80020fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f042 0208 	orr.w	r2, r2, #8
 80020fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f042 0201 	orr.w	r2, r2, #1
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	e005      	b.n	800211a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002116:	2302      	movs	r3, #2
 8002118:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800211a:	7dfb      	ldrb	r3, [r7, #23]
}
 800211c:	4618      	mov	r0, r3
 800211e:	3718      	adds	r7, #24
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002130:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002132:	f7ff fd25 	bl	8001b80 <HAL_GetTick>
 8002136:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800213e:	b2db      	uxtb	r3, r3
 8002140:	2b02      	cmp	r3, #2
 8002142:	d008      	beq.n	8002156 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2280      	movs	r2, #128	; 0x80
 8002148:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e052      	b.n	80021fc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f022 0216 	bic.w	r2, r2, #22
 8002164:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	695a      	ldr	r2, [r3, #20]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002174:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217a:	2b00      	cmp	r3, #0
 800217c:	d103      	bne.n	8002186 <HAL_DMA_Abort+0x62>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002182:	2b00      	cmp	r3, #0
 8002184:	d007      	beq.n	8002196 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f022 0208 	bic.w	r2, r2, #8
 8002194:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f022 0201 	bic.w	r2, r2, #1
 80021a4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021a6:	e013      	b.n	80021d0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021a8:	f7ff fcea 	bl	8001b80 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	2b05      	cmp	r3, #5
 80021b4:	d90c      	bls.n	80021d0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2220      	movs	r2, #32
 80021ba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2203      	movs	r2, #3
 80021c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e015      	b.n	80021fc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d1e4      	bne.n	80021a8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021e2:	223f      	movs	r2, #63	; 0x3f
 80021e4:	409a      	lsls	r2, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2201      	movs	r2, #1
 80021ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3710      	adds	r7, #16
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002212:	b2db      	uxtb	r3, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d004      	beq.n	8002222 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2280      	movs	r2, #128	; 0x80
 800221c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e00c      	b.n	800223c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2205      	movs	r2, #5
 8002226:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f022 0201 	bic.w	r2, r2, #1
 8002238:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr
	...

08002248 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002250:	2300      	movs	r3, #0
 8002252:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002254:	4b8e      	ldr	r3, [pc, #568]	; (8002490 <HAL_DMA_IRQHandler+0x248>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a8e      	ldr	r2, [pc, #568]	; (8002494 <HAL_DMA_IRQHandler+0x24c>)
 800225a:	fba2 2303 	umull	r2, r3, r2, r3
 800225e:	0a9b      	lsrs	r3, r3, #10
 8002260:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002266:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002272:	2208      	movs	r2, #8
 8002274:	409a      	lsls	r2, r3
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	4013      	ands	r3, r2
 800227a:	2b00      	cmp	r3, #0
 800227c:	d01a      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	2b00      	cmp	r3, #0
 800228a:	d013      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f022 0204 	bic.w	r2, r2, #4
 800229a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022a0:	2208      	movs	r2, #8
 80022a2:	409a      	lsls	r2, r3
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ac:	f043 0201 	orr.w	r2, r3, #1
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b8:	2201      	movs	r2, #1
 80022ba:	409a      	lsls	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4013      	ands	r3, r2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d012      	beq.n	80022ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d00b      	beq.n	80022ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022d6:	2201      	movs	r2, #1
 80022d8:	409a      	lsls	r2, r3
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022e2:	f043 0202 	orr.w	r2, r3, #2
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ee:	2204      	movs	r2, #4
 80022f0:	409a      	lsls	r2, r3
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	4013      	ands	r3, r2
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d012      	beq.n	8002320 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0302 	and.w	r3, r3, #2
 8002304:	2b00      	cmp	r3, #0
 8002306:	d00b      	beq.n	8002320 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800230c:	2204      	movs	r2, #4
 800230e:	409a      	lsls	r2, r3
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002318:	f043 0204 	orr.w	r2, r3, #4
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002324:	2210      	movs	r2, #16
 8002326:	409a      	lsls	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	4013      	ands	r3, r2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d043      	beq.n	80023b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0308 	and.w	r3, r3, #8
 800233a:	2b00      	cmp	r3, #0
 800233c:	d03c      	beq.n	80023b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002342:	2210      	movs	r2, #16
 8002344:	409a      	lsls	r2, r3
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d018      	beq.n	800238a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d108      	bne.n	8002378 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236a:	2b00      	cmp	r3, #0
 800236c:	d024      	beq.n	80023b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	4798      	blx	r3
 8002376:	e01f      	b.n	80023b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800237c:	2b00      	cmp	r3, #0
 800237e:	d01b      	beq.n	80023b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	4798      	blx	r3
 8002388:	e016      	b.n	80023b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002394:	2b00      	cmp	r3, #0
 8002396:	d107      	bne.n	80023a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f022 0208 	bic.w	r2, r2, #8
 80023a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d003      	beq.n	80023b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023bc:	2220      	movs	r2, #32
 80023be:	409a      	lsls	r2, r3
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	4013      	ands	r3, r2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	f000 808f 	beq.w	80024e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0310 	and.w	r3, r3, #16
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	f000 8087 	beq.w	80024e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023de:	2220      	movs	r2, #32
 80023e0:	409a      	lsls	r2, r3
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b05      	cmp	r3, #5
 80023f0:	d136      	bne.n	8002460 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f022 0216 	bic.w	r2, r2, #22
 8002400:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	695a      	ldr	r2, [r3, #20]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002410:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002416:	2b00      	cmp	r3, #0
 8002418:	d103      	bne.n	8002422 <HAL_DMA_IRQHandler+0x1da>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800241e:	2b00      	cmp	r3, #0
 8002420:	d007      	beq.n	8002432 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f022 0208 	bic.w	r2, r2, #8
 8002430:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002436:	223f      	movs	r2, #63	; 0x3f
 8002438:	409a      	lsls	r2, r3
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2201      	movs	r2, #1
 8002442:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002452:	2b00      	cmp	r3, #0
 8002454:	d07e      	beq.n	8002554 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	4798      	blx	r3
        }
        return;
 800245e:	e079      	b.n	8002554 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d01d      	beq.n	80024aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d10d      	bne.n	8002498 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002480:	2b00      	cmp	r3, #0
 8002482:	d031      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	4798      	blx	r3
 800248c:	e02c      	b.n	80024e8 <HAL_DMA_IRQHandler+0x2a0>
 800248e:	bf00      	nop
 8002490:	20000000 	.word	0x20000000
 8002494:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800249c:	2b00      	cmp	r3, #0
 800249e:	d023      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	4798      	blx	r3
 80024a8:	e01e      	b.n	80024e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d10f      	bne.n	80024d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f022 0210 	bic.w	r2, r2, #16
 80024c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d003      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d032      	beq.n	8002556 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d022      	beq.n	8002542 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2205      	movs	r2, #5
 8002500:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f022 0201 	bic.w	r2, r2, #1
 8002512:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	3301      	adds	r3, #1
 8002518:	60bb      	str	r3, [r7, #8]
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	429a      	cmp	r2, r3
 800251e:	d307      	bcc.n	8002530 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	2b00      	cmp	r3, #0
 800252c:	d1f2      	bne.n	8002514 <HAL_DMA_IRQHandler+0x2cc>
 800252e:	e000      	b.n	8002532 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002530:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2201      	movs	r2, #1
 8002536:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002546:	2b00      	cmp	r3, #0
 8002548:	d005      	beq.n	8002556 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	4798      	blx	r3
 8002552:	e000      	b.n	8002556 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002554:	bf00      	nop
    }
  }
}
 8002556:	3718      	adds	r7, #24
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
 8002568:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002578:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	683a      	ldr	r2, [r7, #0]
 8002580:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	2b40      	cmp	r3, #64	; 0x40
 8002588:	d108      	bne.n	800259c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68ba      	ldr	r2, [r7, #8]
 8002598:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800259a:	e007      	b.n	80025ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68ba      	ldr	r2, [r7, #8]
 80025a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	60da      	str	r2, [r3, #12]
}
 80025ac:	bf00      	nop
 80025ae:	3714      	adds	r7, #20
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bc80      	pop	{r7}
 80025b4:	4770      	bx	lr
	...

080025b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	3b10      	subs	r3, #16
 80025c8:	4a13      	ldr	r2, [pc, #76]	; (8002618 <DMA_CalcBaseAndBitshift+0x60>)
 80025ca:	fba2 2303 	umull	r2, r3, r2, r3
 80025ce:	091b      	lsrs	r3, r3, #4
 80025d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80025d2:	4a12      	ldr	r2, [pc, #72]	; (800261c <DMA_CalcBaseAndBitshift+0x64>)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4413      	add	r3, r2
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	461a      	mov	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2b03      	cmp	r3, #3
 80025e4:	d909      	bls.n	80025fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80025ee:	f023 0303 	bic.w	r3, r3, #3
 80025f2:	1d1a      	adds	r2, r3, #4
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	659a      	str	r2, [r3, #88]	; 0x58
 80025f8:	e007      	b.n	800260a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002602:	f023 0303 	bic.w	r3, r3, #3
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800260e:	4618      	mov	r0, r3
 8002610:	3714      	adds	r7, #20
 8002612:	46bd      	mov	sp, r7
 8002614:	bc80      	pop	{r7}
 8002616:	4770      	bx	lr
 8002618:	aaaaaaab 	.word	0xaaaaaaab
 800261c:	0800ae9c 	.word	0x0800ae9c

08002620 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002628:	2300      	movs	r3, #0
 800262a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002630:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	699b      	ldr	r3, [r3, #24]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d11f      	bne.n	800267a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	2b03      	cmp	r3, #3
 800263e:	d856      	bhi.n	80026ee <DMA_CheckFifoParam+0xce>
 8002640:	a201      	add	r2, pc, #4	; (adr r2, 8002648 <DMA_CheckFifoParam+0x28>)
 8002642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002646:	bf00      	nop
 8002648:	08002659 	.word	0x08002659
 800264c:	0800266b 	.word	0x0800266b
 8002650:	08002659 	.word	0x08002659
 8002654:	080026ef 	.word	0x080026ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800265c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d046      	beq.n	80026f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002668:	e043      	b.n	80026f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002672:	d140      	bne.n	80026f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002678:	e03d      	b.n	80026f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002682:	d121      	bne.n	80026c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	2b03      	cmp	r3, #3
 8002688:	d837      	bhi.n	80026fa <DMA_CheckFifoParam+0xda>
 800268a:	a201      	add	r2, pc, #4	; (adr r2, 8002690 <DMA_CheckFifoParam+0x70>)
 800268c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002690:	080026a1 	.word	0x080026a1
 8002694:	080026a7 	.word	0x080026a7
 8002698:	080026a1 	.word	0x080026a1
 800269c:	080026b9 	.word	0x080026b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	73fb      	strb	r3, [r7, #15]
      break;
 80026a4:	e030      	b.n	8002708 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d025      	beq.n	80026fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026b6:	e022      	b.n	80026fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80026c0:	d11f      	bne.n	8002702 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80026c6:	e01c      	b.n	8002702 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d903      	bls.n	80026d6 <DMA_CheckFifoParam+0xb6>
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	2b03      	cmp	r3, #3
 80026d2:	d003      	beq.n	80026dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80026d4:	e018      	b.n	8002708 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	73fb      	strb	r3, [r7, #15]
      break;
 80026da:	e015      	b.n	8002708 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d00e      	beq.n	8002706 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	73fb      	strb	r3, [r7, #15]
      break;
 80026ec:	e00b      	b.n	8002706 <DMA_CheckFifoParam+0xe6>
      break;
 80026ee:	bf00      	nop
 80026f0:	e00a      	b.n	8002708 <DMA_CheckFifoParam+0xe8>
      break;
 80026f2:	bf00      	nop
 80026f4:	e008      	b.n	8002708 <DMA_CheckFifoParam+0xe8>
      break;
 80026f6:	bf00      	nop
 80026f8:	e006      	b.n	8002708 <DMA_CheckFifoParam+0xe8>
      break;
 80026fa:	bf00      	nop
 80026fc:	e004      	b.n	8002708 <DMA_CheckFifoParam+0xe8>
      break;
 80026fe:	bf00      	nop
 8002700:	e002      	b.n	8002708 <DMA_CheckFifoParam+0xe8>
      break;   
 8002702:	bf00      	nop
 8002704:	e000      	b.n	8002708 <DMA_CheckFifoParam+0xe8>
      break;
 8002706:	bf00      	nop
    }
  } 
  
  return status; 
 8002708:	7bfb      	ldrb	r3, [r7, #15]
}
 800270a:	4618      	mov	r0, r3
 800270c:	3714      	adds	r7, #20
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr

08002714 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002714:	b480      	push	{r7}
 8002716:	b089      	sub	sp, #36	; 0x24
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800271e:	2300      	movs	r3, #0
 8002720:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002722:	2300      	movs	r3, #0
 8002724:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002726:	2300      	movs	r3, #0
 8002728:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800272a:	2300      	movs	r3, #0
 800272c:	61fb      	str	r3, [r7, #28]
 800272e:	e16b      	b.n	8002a08 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002730:	2201      	movs	r2, #1
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	697a      	ldr	r2, [r7, #20]
 8002740:	4013      	ands	r3, r2
 8002742:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	429a      	cmp	r2, r3
 800274a:	f040 815a 	bne.w	8002a02 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f003 0303 	and.w	r3, r3, #3
 8002756:	2b01      	cmp	r3, #1
 8002758:	d005      	beq.n	8002766 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002762:	2b02      	cmp	r3, #2
 8002764:	d130      	bne.n	80027c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	2203      	movs	r2, #3
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	43db      	mvns	r3, r3
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	4013      	ands	r3, r2
 800277c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	68da      	ldr	r2, [r3, #12]
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	4313      	orrs	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800279c:	2201      	movs	r2, #1
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	091b      	lsrs	r3, r3, #4
 80027b2:	f003 0201 	and.w	r2, r3, #1
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4313      	orrs	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	69ba      	ldr	r2, [r7, #24]
 80027c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f003 0303 	and.w	r3, r3, #3
 80027d0:	2b03      	cmp	r3, #3
 80027d2:	d017      	beq.n	8002804 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	2203      	movs	r2, #3
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	43db      	mvns	r3, r3
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	4013      	ands	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f003 0303 	and.w	r3, r3, #3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d123      	bne.n	8002858 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	08da      	lsrs	r2, r3, #3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	3208      	adds	r2, #8
 8002818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800281c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	f003 0307 	and.w	r3, r3, #7
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	220f      	movs	r2, #15
 8002828:	fa02 f303 	lsl.w	r3, r2, r3
 800282c:	43db      	mvns	r3, r3
 800282e:	69ba      	ldr	r2, [r7, #24]
 8002830:	4013      	ands	r3, r2
 8002832:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	691a      	ldr	r2, [r3, #16]
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	f003 0307 	and.w	r3, r3, #7
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	4313      	orrs	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	08da      	lsrs	r2, r3, #3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	3208      	adds	r2, #8
 8002852:	69b9      	ldr	r1, [r7, #24]
 8002854:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	2203      	movs	r2, #3
 8002864:	fa02 f303 	lsl.w	r3, r2, r3
 8002868:	43db      	mvns	r3, r3
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	4013      	ands	r3, r2
 800286e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f003 0203 	and.w	r2, r3, #3
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	4313      	orrs	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002894:	2b00      	cmp	r3, #0
 8002896:	f000 80b4 	beq.w	8002a02 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	4b5f      	ldr	r3, [pc, #380]	; (8002a1c <HAL_GPIO_Init+0x308>)
 80028a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a2:	4a5e      	ldr	r2, [pc, #376]	; (8002a1c <HAL_GPIO_Init+0x308>)
 80028a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028a8:	6453      	str	r3, [r2, #68]	; 0x44
 80028aa:	4b5c      	ldr	r3, [pc, #368]	; (8002a1c <HAL_GPIO_Init+0x308>)
 80028ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028b6:	4a5a      	ldr	r2, [pc, #360]	; (8002a20 <HAL_GPIO_Init+0x30c>)
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	089b      	lsrs	r3, r3, #2
 80028bc:	3302      	adds	r3, #2
 80028be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	f003 0303 	and.w	r3, r3, #3
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	220f      	movs	r2, #15
 80028ce:	fa02 f303 	lsl.w	r3, r2, r3
 80028d2:	43db      	mvns	r3, r3
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	4013      	ands	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a51      	ldr	r2, [pc, #324]	; (8002a24 <HAL_GPIO_Init+0x310>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d02b      	beq.n	800293a <HAL_GPIO_Init+0x226>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a50      	ldr	r2, [pc, #320]	; (8002a28 <HAL_GPIO_Init+0x314>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d025      	beq.n	8002936 <HAL_GPIO_Init+0x222>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a4f      	ldr	r2, [pc, #316]	; (8002a2c <HAL_GPIO_Init+0x318>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d01f      	beq.n	8002932 <HAL_GPIO_Init+0x21e>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a4e      	ldr	r2, [pc, #312]	; (8002a30 <HAL_GPIO_Init+0x31c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d019      	beq.n	800292e <HAL_GPIO_Init+0x21a>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a4d      	ldr	r2, [pc, #308]	; (8002a34 <HAL_GPIO_Init+0x320>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d013      	beq.n	800292a <HAL_GPIO_Init+0x216>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a4c      	ldr	r2, [pc, #304]	; (8002a38 <HAL_GPIO_Init+0x324>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d00d      	beq.n	8002926 <HAL_GPIO_Init+0x212>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a4b      	ldr	r2, [pc, #300]	; (8002a3c <HAL_GPIO_Init+0x328>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d007      	beq.n	8002922 <HAL_GPIO_Init+0x20e>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a4a      	ldr	r2, [pc, #296]	; (8002a40 <HAL_GPIO_Init+0x32c>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d101      	bne.n	800291e <HAL_GPIO_Init+0x20a>
 800291a:	2307      	movs	r3, #7
 800291c:	e00e      	b.n	800293c <HAL_GPIO_Init+0x228>
 800291e:	2308      	movs	r3, #8
 8002920:	e00c      	b.n	800293c <HAL_GPIO_Init+0x228>
 8002922:	2306      	movs	r3, #6
 8002924:	e00a      	b.n	800293c <HAL_GPIO_Init+0x228>
 8002926:	2305      	movs	r3, #5
 8002928:	e008      	b.n	800293c <HAL_GPIO_Init+0x228>
 800292a:	2304      	movs	r3, #4
 800292c:	e006      	b.n	800293c <HAL_GPIO_Init+0x228>
 800292e:	2303      	movs	r3, #3
 8002930:	e004      	b.n	800293c <HAL_GPIO_Init+0x228>
 8002932:	2302      	movs	r3, #2
 8002934:	e002      	b.n	800293c <HAL_GPIO_Init+0x228>
 8002936:	2301      	movs	r3, #1
 8002938:	e000      	b.n	800293c <HAL_GPIO_Init+0x228>
 800293a:	2300      	movs	r3, #0
 800293c:	69fa      	ldr	r2, [r7, #28]
 800293e:	f002 0203 	and.w	r2, r2, #3
 8002942:	0092      	lsls	r2, r2, #2
 8002944:	4093      	lsls	r3, r2
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4313      	orrs	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800294c:	4934      	ldr	r1, [pc, #208]	; (8002a20 <HAL_GPIO_Init+0x30c>)
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	089b      	lsrs	r3, r3, #2
 8002952:	3302      	adds	r3, #2
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800295a:	4b3a      	ldr	r3, [pc, #232]	; (8002a44 <HAL_GPIO_Init+0x330>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	43db      	mvns	r3, r3
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	4013      	ands	r3, r2
 8002968:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d003      	beq.n	800297e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	4313      	orrs	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800297e:	4a31      	ldr	r2, [pc, #196]	; (8002a44 <HAL_GPIO_Init+0x330>)
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002984:	4b2f      	ldr	r3, [pc, #188]	; (8002a44 <HAL_GPIO_Init+0x330>)
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	43db      	mvns	r3, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4013      	ands	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d003      	beq.n	80029a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029a8:	4a26      	ldr	r2, [pc, #152]	; (8002a44 <HAL_GPIO_Init+0x330>)
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029ae:	4b25      	ldr	r3, [pc, #148]	; (8002a44 <HAL_GPIO_Init+0x330>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	43db      	mvns	r3, r3
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	4013      	ands	r3, r2
 80029bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029d2:	4a1c      	ldr	r2, [pc, #112]	; (8002a44 <HAL_GPIO_Init+0x330>)
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029d8:	4b1a      	ldr	r3, [pc, #104]	; (8002a44 <HAL_GPIO_Init+0x330>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	43db      	mvns	r3, r3
 80029e2:	69ba      	ldr	r2, [r7, #24]
 80029e4:	4013      	ands	r3, r2
 80029e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d003      	beq.n	80029fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029fc:	4a11      	ldr	r2, [pc, #68]	; (8002a44 <HAL_GPIO_Init+0x330>)
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	3301      	adds	r3, #1
 8002a06:	61fb      	str	r3, [r7, #28]
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	2b0f      	cmp	r3, #15
 8002a0c:	f67f ae90 	bls.w	8002730 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a10:	bf00      	nop
 8002a12:	bf00      	nop
 8002a14:	3724      	adds	r7, #36	; 0x24
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr
 8002a1c:	40023800 	.word	0x40023800
 8002a20:	40013800 	.word	0x40013800
 8002a24:	40020000 	.word	0x40020000
 8002a28:	40020400 	.word	0x40020400
 8002a2c:	40020800 	.word	0x40020800
 8002a30:	40020c00 	.word	0x40020c00
 8002a34:	40021000 	.word	0x40021000
 8002a38:	40021400 	.word	0x40021400
 8002a3c:	40021800 	.word	0x40021800
 8002a40:	40021c00 	.word	0x40021c00
 8002a44:	40013c00 	.word	0x40013c00

08002a48 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b087      	sub	sp, #28
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a52:	2300      	movs	r3, #0
 8002a54:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002a56:	2300      	movs	r3, #0
 8002a58:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a5e:	2300      	movs	r3, #0
 8002a60:	617b      	str	r3, [r7, #20]
 8002a62:	e0cd      	b.n	8002c00 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a64:	2201      	movs	r2, #1
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002a6e:	683a      	ldr	r2, [r7, #0]
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	4013      	ands	r3, r2
 8002a74:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	f040 80bd 	bne.w	8002bfa <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002a80:	4a64      	ldr	r2, [pc, #400]	; (8002c14 <HAL_GPIO_DeInit+0x1cc>)
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	089b      	lsrs	r3, r3, #2
 8002a86:	3302      	adds	r3, #2
 8002a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a8c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	f003 0303 	and.w	r3, r3, #3
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	220f      	movs	r2, #15
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	68ba      	ldr	r2, [r7, #8]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a5c      	ldr	r2, [pc, #368]	; (8002c18 <HAL_GPIO_DeInit+0x1d0>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d02b      	beq.n	8002b02 <HAL_GPIO_DeInit+0xba>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a5b      	ldr	r2, [pc, #364]	; (8002c1c <HAL_GPIO_DeInit+0x1d4>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d025      	beq.n	8002afe <HAL_GPIO_DeInit+0xb6>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a5a      	ldr	r2, [pc, #360]	; (8002c20 <HAL_GPIO_DeInit+0x1d8>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d01f      	beq.n	8002afa <HAL_GPIO_DeInit+0xb2>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a59      	ldr	r2, [pc, #356]	; (8002c24 <HAL_GPIO_DeInit+0x1dc>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d019      	beq.n	8002af6 <HAL_GPIO_DeInit+0xae>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a58      	ldr	r2, [pc, #352]	; (8002c28 <HAL_GPIO_DeInit+0x1e0>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d013      	beq.n	8002af2 <HAL_GPIO_DeInit+0xaa>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a57      	ldr	r2, [pc, #348]	; (8002c2c <HAL_GPIO_DeInit+0x1e4>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d00d      	beq.n	8002aee <HAL_GPIO_DeInit+0xa6>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a56      	ldr	r2, [pc, #344]	; (8002c30 <HAL_GPIO_DeInit+0x1e8>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d007      	beq.n	8002aea <HAL_GPIO_DeInit+0xa2>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a55      	ldr	r2, [pc, #340]	; (8002c34 <HAL_GPIO_DeInit+0x1ec>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d101      	bne.n	8002ae6 <HAL_GPIO_DeInit+0x9e>
 8002ae2:	2307      	movs	r3, #7
 8002ae4:	e00e      	b.n	8002b04 <HAL_GPIO_DeInit+0xbc>
 8002ae6:	2308      	movs	r3, #8
 8002ae8:	e00c      	b.n	8002b04 <HAL_GPIO_DeInit+0xbc>
 8002aea:	2306      	movs	r3, #6
 8002aec:	e00a      	b.n	8002b04 <HAL_GPIO_DeInit+0xbc>
 8002aee:	2305      	movs	r3, #5
 8002af0:	e008      	b.n	8002b04 <HAL_GPIO_DeInit+0xbc>
 8002af2:	2304      	movs	r3, #4
 8002af4:	e006      	b.n	8002b04 <HAL_GPIO_DeInit+0xbc>
 8002af6:	2303      	movs	r3, #3
 8002af8:	e004      	b.n	8002b04 <HAL_GPIO_DeInit+0xbc>
 8002afa:	2302      	movs	r3, #2
 8002afc:	e002      	b.n	8002b04 <HAL_GPIO_DeInit+0xbc>
 8002afe:	2301      	movs	r3, #1
 8002b00:	e000      	b.n	8002b04 <HAL_GPIO_DeInit+0xbc>
 8002b02:	2300      	movs	r3, #0
 8002b04:	697a      	ldr	r2, [r7, #20]
 8002b06:	f002 0203 	and.w	r2, r2, #3
 8002b0a:	0092      	lsls	r2, r2, #2
 8002b0c:	4093      	lsls	r3, r2
 8002b0e:	68ba      	ldr	r2, [r7, #8]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d132      	bne.n	8002b7a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002b14:	4b48      	ldr	r3, [pc, #288]	; (8002c38 <HAL_GPIO_DeInit+0x1f0>)
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	4946      	ldr	r1, [pc, #280]	; (8002c38 <HAL_GPIO_DeInit+0x1f0>)
 8002b1e:	4013      	ands	r3, r2
 8002b20:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002b22:	4b45      	ldr	r3, [pc, #276]	; (8002c38 <HAL_GPIO_DeInit+0x1f0>)
 8002b24:	685a      	ldr	r2, [r3, #4]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	4943      	ldr	r1, [pc, #268]	; (8002c38 <HAL_GPIO_DeInit+0x1f0>)
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002b30:	4b41      	ldr	r3, [pc, #260]	; (8002c38 <HAL_GPIO_DeInit+0x1f0>)
 8002b32:	68da      	ldr	r2, [r3, #12]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	43db      	mvns	r3, r3
 8002b38:	493f      	ldr	r1, [pc, #252]	; (8002c38 <HAL_GPIO_DeInit+0x1f0>)
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002b3e:	4b3e      	ldr	r3, [pc, #248]	; (8002c38 <HAL_GPIO_DeInit+0x1f0>)
 8002b40:	689a      	ldr	r2, [r3, #8]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	43db      	mvns	r3, r3
 8002b46:	493c      	ldr	r1, [pc, #240]	; (8002c38 <HAL_GPIO_DeInit+0x1f0>)
 8002b48:	4013      	ands	r3, r2
 8002b4a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	f003 0303 	and.w	r3, r3, #3
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	220f      	movs	r2, #15
 8002b56:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002b5c:	4a2d      	ldr	r2, [pc, #180]	; (8002c14 <HAL_GPIO_DeInit+0x1cc>)
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	089b      	lsrs	r3, r3, #2
 8002b62:	3302      	adds	r3, #2
 8002b64:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	43da      	mvns	r2, r3
 8002b6c:	4829      	ldr	r0, [pc, #164]	; (8002c14 <HAL_GPIO_DeInit+0x1cc>)
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	089b      	lsrs	r3, r3, #2
 8002b72:	400a      	ands	r2, r1
 8002b74:	3302      	adds	r3, #2
 8002b76:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	2103      	movs	r1, #3
 8002b84:	fa01 f303 	lsl.w	r3, r1, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	401a      	ands	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	08da      	lsrs	r2, r3, #3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	3208      	adds	r2, #8
 8002b98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	220f      	movs	r2, #15
 8002ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8002baa:	43db      	mvns	r3, r3
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	08d2      	lsrs	r2, r2, #3
 8002bb0:	4019      	ands	r1, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	3208      	adds	r2, #8
 8002bb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	68da      	ldr	r2, [r3, #12]
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	2103      	movs	r1, #3
 8002bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	401a      	ands	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	401a      	ands	r2, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	2103      	movs	r1, #3
 8002bee:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	401a      	ands	r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	617b      	str	r3, [r7, #20]
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	2b0f      	cmp	r3, #15
 8002c04:	f67f af2e 	bls.w	8002a64 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002c08:	bf00      	nop
 8002c0a:	bf00      	nop
 8002c0c:	371c      	adds	r7, #28
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr
 8002c14:	40013800 	.word	0x40013800
 8002c18:	40020000 	.word	0x40020000
 8002c1c:	40020400 	.word	0x40020400
 8002c20:	40020800 	.word	0x40020800
 8002c24:	40020c00 	.word	0x40020c00
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	40021400 	.word	0x40021400
 8002c30:	40021800 	.word	0x40021800
 8002c34:	40021c00 	.word	0x40021c00
 8002c38:	40013c00 	.word	0x40013c00

08002c3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	460b      	mov	r3, r1
 8002c46:	807b      	strh	r3, [r7, #2]
 8002c48:	4613      	mov	r3, r2
 8002c4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c4c:	787b      	ldrb	r3, [r7, #1]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c52:	887a      	ldrh	r2, [r7, #2]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c58:	e003      	b.n	8002c62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c5a:	887b      	ldrh	r3, [r7, #2]
 8002c5c:	041a      	lsls	r2, r3, #16
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	619a      	str	r2, [r3, #24]
}
 8002c62:	bf00      	nop
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bc80      	pop	{r7}
 8002c6a:	4770      	bx	lr

08002c6c <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	695b      	ldr	r3, [r3, #20]
 8002c7c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c7e:	887a      	ldrh	r2, [r7, #2]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	4013      	ands	r3, r2
 8002c84:	041a      	lsls	r2, r3, #16
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	43d9      	mvns	r1, r3
 8002c8a:	887b      	ldrh	r3, [r7, #2]
 8002c8c:	400b      	ands	r3, r1
 8002c8e:	431a      	orrs	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	619a      	str	r2, [r3, #24]
}
 8002c94:	bf00      	nop
 8002c96:	3714      	adds	r7, #20
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bc80      	pop	{r7}
 8002c9c:	4770      	bx	lr

08002c9e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ca0:	b08f      	sub	sp, #60	; 0x3c
 8002ca2:	af0a      	add	r7, sp, #40	; 0x28
 8002ca4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d101      	bne.n	8002cb0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e10f      	b.n	8002ed0 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d106      	bne.n	8002cd0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f007 f856 	bl	8009d7c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2203      	movs	r2, #3
 8002cd4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d102      	bne.n	8002cea <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f003 fa5a 	bl	80061a8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	603b      	str	r3, [r7, #0]
 8002cfa:	687e      	ldr	r6, [r7, #4]
 8002cfc:	466d      	mov	r5, sp
 8002cfe:	f106 0410 	add.w	r4, r6, #16
 8002d02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d0a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002d0e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002d12:	1d33      	adds	r3, r6, #4
 8002d14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d16:	6838      	ldr	r0, [r7, #0]
 8002d18:	f003 f932 	bl	8005f80 <USB_CoreInit>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d005      	beq.n	8002d2e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2202      	movs	r2, #2
 8002d26:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e0d0      	b.n	8002ed0 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2100      	movs	r1, #0
 8002d34:	4618      	mov	r0, r3
 8002d36:	f003 fa47 	bl	80061c8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	73fb      	strb	r3, [r7, #15]
 8002d3e:	e04a      	b.n	8002dd6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002d40:	7bfa      	ldrb	r2, [r7, #15]
 8002d42:	6879      	ldr	r1, [r7, #4]
 8002d44:	4613      	mov	r3, r2
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	4413      	add	r3, r2
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	440b      	add	r3, r1
 8002d4e:	333d      	adds	r3, #61	; 0x3d
 8002d50:	2201      	movs	r2, #1
 8002d52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002d54:	7bfa      	ldrb	r2, [r7, #15]
 8002d56:	6879      	ldr	r1, [r7, #4]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	4413      	add	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	440b      	add	r3, r1
 8002d62:	333c      	adds	r3, #60	; 0x3c
 8002d64:	7bfa      	ldrb	r2, [r7, #15]
 8002d66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002d68:	7bfa      	ldrb	r2, [r7, #15]
 8002d6a:	7bfb      	ldrb	r3, [r7, #15]
 8002d6c:	b298      	uxth	r0, r3
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	4613      	mov	r3, r2
 8002d72:	00db      	lsls	r3, r3, #3
 8002d74:	4413      	add	r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	440b      	add	r3, r1
 8002d7a:	3344      	adds	r3, #68	; 0x44
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d80:	7bfa      	ldrb	r2, [r7, #15]
 8002d82:	6879      	ldr	r1, [r7, #4]
 8002d84:	4613      	mov	r3, r2
 8002d86:	00db      	lsls	r3, r3, #3
 8002d88:	4413      	add	r3, r2
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	440b      	add	r3, r1
 8002d8e:	3340      	adds	r3, #64	; 0x40
 8002d90:	2200      	movs	r2, #0
 8002d92:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d94:	7bfa      	ldrb	r2, [r7, #15]
 8002d96:	6879      	ldr	r1, [r7, #4]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	4413      	add	r3, r2
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	440b      	add	r3, r1
 8002da2:	3348      	adds	r3, #72	; 0x48
 8002da4:	2200      	movs	r2, #0
 8002da6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002da8:	7bfa      	ldrb	r2, [r7, #15]
 8002daa:	6879      	ldr	r1, [r7, #4]
 8002dac:	4613      	mov	r3, r2
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	4413      	add	r3, r2
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	440b      	add	r3, r1
 8002db6:	334c      	adds	r3, #76	; 0x4c
 8002db8:	2200      	movs	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002dbc:	7bfa      	ldrb	r2, [r7, #15]
 8002dbe:	6879      	ldr	r1, [r7, #4]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	00db      	lsls	r3, r3, #3
 8002dc4:	4413      	add	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	440b      	add	r3, r1
 8002dca:	3354      	adds	r3, #84	; 0x54
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dd0:	7bfb      	ldrb	r3, [r7, #15]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	73fb      	strb	r3, [r7, #15]
 8002dd6:	7bfa      	ldrb	r2, [r7, #15]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d3af      	bcc.n	8002d40 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002de0:	2300      	movs	r3, #0
 8002de2:	73fb      	strb	r3, [r7, #15]
 8002de4:	e044      	b.n	8002e70 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002de6:	7bfa      	ldrb	r2, [r7, #15]
 8002de8:	6879      	ldr	r1, [r7, #4]
 8002dea:	4613      	mov	r3, r2
 8002dec:	00db      	lsls	r3, r3, #3
 8002dee:	4413      	add	r3, r2
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	440b      	add	r3, r1
 8002df4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002df8:	2200      	movs	r2, #0
 8002dfa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002dfc:	7bfa      	ldrb	r2, [r7, #15]
 8002dfe:	6879      	ldr	r1, [r7, #4]
 8002e00:	4613      	mov	r3, r2
 8002e02:	00db      	lsls	r3, r3, #3
 8002e04:	4413      	add	r3, r2
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	440b      	add	r3, r1
 8002e0a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002e0e:	7bfa      	ldrb	r2, [r7, #15]
 8002e10:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002e12:	7bfa      	ldrb	r2, [r7, #15]
 8002e14:	6879      	ldr	r1, [r7, #4]
 8002e16:	4613      	mov	r3, r2
 8002e18:	00db      	lsls	r3, r3, #3
 8002e1a:	4413      	add	r3, r2
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	440b      	add	r3, r1
 8002e20:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002e24:	2200      	movs	r2, #0
 8002e26:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002e28:	7bfa      	ldrb	r2, [r7, #15]
 8002e2a:	6879      	ldr	r1, [r7, #4]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	4413      	add	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002e3e:	7bfa      	ldrb	r2, [r7, #15]
 8002e40:	6879      	ldr	r1, [r7, #4]
 8002e42:	4613      	mov	r3, r2
 8002e44:	00db      	lsls	r3, r3, #3
 8002e46:	4413      	add	r3, r2
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	440b      	add	r3, r1
 8002e4c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002e54:	7bfa      	ldrb	r2, [r7, #15]
 8002e56:	6879      	ldr	r1, [r7, #4]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	4413      	add	r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	440b      	add	r3, r1
 8002e62:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002e66:	2200      	movs	r2, #0
 8002e68:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e6a:	7bfb      	ldrb	r3, [r7, #15]
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	73fb      	strb	r3, [r7, #15]
 8002e70:	7bfa      	ldrb	r2, [r7, #15]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d3b5      	bcc.n	8002de6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	603b      	str	r3, [r7, #0]
 8002e80:	687e      	ldr	r6, [r7, #4]
 8002e82:	466d      	mov	r5, sp
 8002e84:	f106 0410 	add.w	r4, r6, #16
 8002e88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e90:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e94:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e98:	1d33      	adds	r3, r6, #4
 8002e9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e9c:	6838      	ldr	r0, [r7, #0]
 8002e9e:	f003 f9df 	bl	8006260 <USB_DevInit>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d005      	beq.n	8002eb4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2202      	movs	r2, #2
 8002eac:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e00d      	b.n	8002ed0 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f004 fb22 	bl	8007512 <USB_DevDisconnect>

  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3714      	adds	r7, #20
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002ed8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d101      	bne.n	8002ef4 <HAL_PCD_Start+0x1c>
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	e020      	b.n	8002f36 <HAL_PCD_Start+0x5e>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d109      	bne.n	8002f18 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d005      	beq.n	8002f18 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f10:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f003 f933 	bl	8006188 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f004 fad3 	bl	80074d2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002f3e:	b590      	push	{r4, r7, lr}
 8002f40:	b08d      	sub	sp, #52	; 0x34
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f4c:	6a3b      	ldr	r3, [r7, #32]
 8002f4e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f004 fb8a 	bl	800766e <USB_GetMode>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	f040 848a 	bne.w	8003876 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f004 faf3 	bl	8007552 <USB_ReadInterrupts>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	f000 8480 	beq.w	8003874 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	0a1b      	lsrs	r3, r3, #8
 8002f7e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f004 fae0 	bl	8007552 <USB_ReadInterrupts>
 8002f92:	4603      	mov	r3, r0
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d107      	bne.n	8002fac <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	695a      	ldr	r2, [r3, #20]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f002 0202 	and.w	r2, r2, #2
 8002faa:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f004 face 	bl	8007552 <USB_ReadInterrupts>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	f003 0310 	and.w	r3, r3, #16
 8002fbc:	2b10      	cmp	r3, #16
 8002fbe:	d161      	bne.n	8003084 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	699a      	ldr	r2, [r3, #24]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 0210 	bic.w	r2, r2, #16
 8002fce:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002fd0:	6a3b      	ldr	r3, [r7, #32]
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	f003 020f 	and.w	r2, r3, #15
 8002fdc:	4613      	mov	r3, r2
 8002fde:	00db      	lsls	r3, r3, #3
 8002fe0:	4413      	add	r3, r2
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	4413      	add	r3, r2
 8002fec:	3304      	adds	r3, #4
 8002fee:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	0c5b      	lsrs	r3, r3, #17
 8002ff4:	f003 030f 	and.w	r3, r3, #15
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d124      	bne.n	8003046 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003002:	4013      	ands	r3, r2
 8003004:	2b00      	cmp	r3, #0
 8003006:	d035      	beq.n	8003074 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	091b      	lsrs	r3, r3, #4
 8003010:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003012:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003016:	b29b      	uxth	r3, r3
 8003018:	461a      	mov	r2, r3
 800301a:	6a38      	ldr	r0, [r7, #32]
 800301c:	f004 f90b 	bl	8007236 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	691a      	ldr	r2, [r3, #16]
 8003024:	69bb      	ldr	r3, [r7, #24]
 8003026:	091b      	lsrs	r3, r3, #4
 8003028:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800302c:	441a      	add	r2, r3
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	6a1a      	ldr	r2, [r3, #32]
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	091b      	lsrs	r3, r3, #4
 800303a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800303e:	441a      	add	r2, r3
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	621a      	str	r2, [r3, #32]
 8003044:	e016      	b.n	8003074 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	0c5b      	lsrs	r3, r3, #17
 800304a:	f003 030f 	and.w	r3, r3, #15
 800304e:	2b06      	cmp	r3, #6
 8003050:	d110      	bne.n	8003074 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003058:	2208      	movs	r2, #8
 800305a:	4619      	mov	r1, r3
 800305c:	6a38      	ldr	r0, [r7, #32]
 800305e:	f004 f8ea 	bl	8007236 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	6a1a      	ldr	r2, [r3, #32]
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	091b      	lsrs	r3, r3, #4
 800306a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800306e:	441a      	add	r2, r3
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	699a      	ldr	r2, [r3, #24]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f042 0210 	orr.w	r2, r2, #16
 8003082:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4618      	mov	r0, r3
 800308a:	f004 fa62 	bl	8007552 <USB_ReadInterrupts>
 800308e:	4603      	mov	r3, r0
 8003090:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003094:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003098:	f040 80a7 	bne.w	80031ea <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800309c:	2300      	movs	r3, #0
 800309e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f004 fa66 	bl	8007576 <USB_ReadDevAllOutEpInterrupt>
 80030aa:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80030ac:	e099      	b.n	80031e2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80030ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 808e 	beq.w	80031d6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030c0:	b2d2      	uxtb	r2, r2
 80030c2:	4611      	mov	r1, r2
 80030c4:	4618      	mov	r0, r3
 80030c6:	f004 fa88 	bl	80075da <USB_ReadDevOutEPInterrupt>
 80030ca:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00c      	beq.n	80030f0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80030d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d8:	015a      	lsls	r2, r3, #5
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	4413      	add	r3, r2
 80030de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030e2:	461a      	mov	r2, r3
 80030e4:	2301      	movs	r3, #1
 80030e6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80030e8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 fec2 	bl	8003e74 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	f003 0308 	and.w	r3, r3, #8
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00c      	beq.n	8003114 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80030fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fc:	015a      	lsls	r2, r3, #5
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	4413      	add	r3, r2
 8003102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003106:	461a      	mov	r2, r3
 8003108:	2308      	movs	r3, #8
 800310a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800310c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 ff98 	bl	8004044 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	f003 0310 	and.w	r3, r3, #16
 800311a:	2b00      	cmp	r3, #0
 800311c:	d008      	beq.n	8003130 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800311e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003120:	015a      	lsls	r2, r3, #5
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	4413      	add	r3, r2
 8003126:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800312a:	461a      	mov	r2, r3
 800312c:	2310      	movs	r3, #16
 800312e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b00      	cmp	r3, #0
 8003138:	d030      	beq.n	800319c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800313a:	6a3b      	ldr	r3, [r7, #32]
 800313c:	695b      	ldr	r3, [r3, #20]
 800313e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003142:	2b80      	cmp	r3, #128	; 0x80
 8003144:	d109      	bne.n	800315a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	69fa      	ldr	r2, [r7, #28]
 8003150:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003154:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003158:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800315a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800315c:	4613      	mov	r3, r2
 800315e:	00db      	lsls	r3, r3, #3
 8003160:	4413      	add	r3, r2
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	4413      	add	r3, r2
 800316c:	3304      	adds	r3, #4
 800316e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	78db      	ldrb	r3, [r3, #3]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d108      	bne.n	800318a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	2200      	movs	r2, #0
 800317c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800317e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003180:	b2db      	uxtb	r3, r3
 8003182:	4619      	mov	r1, r3
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f006 feff 	bl	8009f88 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800318a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318c:	015a      	lsls	r2, r3, #5
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	4413      	add	r3, r2
 8003192:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003196:	461a      	mov	r2, r3
 8003198:	2302      	movs	r3, #2
 800319a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	f003 0320 	and.w	r3, r3, #32
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d008      	beq.n	80031b8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80031a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a8:	015a      	lsls	r2, r3, #5
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	4413      	add	r3, r2
 80031ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031b2:	461a      	mov	r2, r3
 80031b4:	2320      	movs	r3, #32
 80031b6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d009      	beq.n	80031d6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80031c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c4:	015a      	lsls	r2, r3, #5
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	4413      	add	r3, r2
 80031ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031ce:	461a      	mov	r2, r3
 80031d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80031d4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80031d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d8:	3301      	adds	r3, #1
 80031da:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80031dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031de:	085b      	lsrs	r3, r3, #1
 80031e0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80031e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	f47f af62 	bne.w	80030ae <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f004 f9af 	bl	8007552 <USB_ReadInterrupts>
 80031f4:	4603      	mov	r3, r0
 80031f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031fe:	f040 80db 	bne.w	80033b8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f004 f9ce 	bl	80075a8 <USB_ReadDevAllInEpInterrupt>
 800320c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800320e:	2300      	movs	r3, #0
 8003210:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003212:	e0cd      	b.n	80033b0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b00      	cmp	r3, #0
 800321c:	f000 80c2 	beq.w	80033a4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003226:	b2d2      	uxtb	r2, r2
 8003228:	4611      	mov	r1, r2
 800322a:	4618      	mov	r0, r3
 800322c:	f004 f9f2 	bl	8007614 <USB_ReadDevInEPInterrupt>
 8003230:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	2b00      	cmp	r3, #0
 800323a:	d057      	beq.n	80032ec <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800323c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	2201      	movs	r2, #1
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003250:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	43db      	mvns	r3, r3
 8003256:	69f9      	ldr	r1, [r7, #28]
 8003258:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800325c:	4013      	ands	r3, r2
 800325e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003262:	015a      	lsls	r2, r3, #5
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	4413      	add	r3, r2
 8003268:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800326c:	461a      	mov	r2, r3
 800326e:	2301      	movs	r3, #1
 8003270:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d132      	bne.n	80032e0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800327a:	6879      	ldr	r1, [r7, #4]
 800327c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800327e:	4613      	mov	r3, r2
 8003280:	00db      	lsls	r3, r3, #3
 8003282:	4413      	add	r3, r2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	440b      	add	r3, r1
 8003288:	334c      	adds	r3, #76	; 0x4c
 800328a:	6819      	ldr	r1, [r3, #0]
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003290:	4613      	mov	r3, r2
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	4413      	add	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4403      	add	r3, r0
 800329a:	3348      	adds	r3, #72	; 0x48
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4419      	add	r1, r3
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032a4:	4613      	mov	r3, r2
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	4413      	add	r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	4403      	add	r3, r0
 80032ae:	334c      	adds	r3, #76	; 0x4c
 80032b0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80032b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d113      	bne.n	80032e0 <HAL_PCD_IRQHandler+0x3a2>
 80032b8:	6879      	ldr	r1, [r7, #4]
 80032ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032bc:	4613      	mov	r3, r2
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	4413      	add	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	440b      	add	r3, r1
 80032c6:	3354      	adds	r3, #84	; 0x54
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d108      	bne.n	80032e0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6818      	ldr	r0, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80032d8:	461a      	mov	r2, r3
 80032da:	2101      	movs	r1, #1
 80032dc:	f004 f9f6 	bl	80076cc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80032e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	4619      	mov	r1, r3
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f006 fdc9 	bl	8009e7e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	f003 0308 	and.w	r3, r3, #8
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d008      	beq.n	8003308 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80032f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f8:	015a      	lsls	r2, r3, #5
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	4413      	add	r3, r2
 80032fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003302:	461a      	mov	r2, r3
 8003304:	2308      	movs	r3, #8
 8003306:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	f003 0310 	and.w	r3, r3, #16
 800330e:	2b00      	cmp	r3, #0
 8003310:	d008      	beq.n	8003324 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003314:	015a      	lsls	r2, r3, #5
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	4413      	add	r3, r2
 800331a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800331e:	461a      	mov	r2, r3
 8003320:	2310      	movs	r3, #16
 8003322:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800332a:	2b00      	cmp	r3, #0
 800332c:	d008      	beq.n	8003340 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800332e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003330:	015a      	lsls	r2, r3, #5
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	4413      	add	r3, r2
 8003336:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800333a:	461a      	mov	r2, r3
 800333c:	2340      	movs	r3, #64	; 0x40
 800333e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d023      	beq.n	8003392 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800334a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800334c:	6a38      	ldr	r0, [r7, #32]
 800334e:	f003 f8eb 	bl	8006528 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003352:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003354:	4613      	mov	r3, r2
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	4413      	add	r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	3338      	adds	r3, #56	; 0x38
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	4413      	add	r3, r2
 8003362:	3304      	adds	r3, #4
 8003364:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	78db      	ldrb	r3, [r3, #3]
 800336a:	2b01      	cmp	r3, #1
 800336c:	d108      	bne.n	8003380 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	2200      	movs	r2, #0
 8003372:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003376:	b2db      	uxtb	r3, r3
 8003378:	4619      	mov	r1, r3
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f006 fe16 	bl	8009fac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003382:	015a      	lsls	r2, r3, #5
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	4413      	add	r3, r2
 8003388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800338c:	461a      	mov	r2, r3
 800338e:	2302      	movs	r3, #2
 8003390:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003398:	2b00      	cmp	r3, #0
 800339a:	d003      	beq.n	80033a4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800339c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f000 fcda 	bl	8003d58 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80033a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a6:	3301      	adds	r3, #1
 80033a8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80033aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ac:	085b      	lsrs	r3, r3, #1
 80033ae:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80033b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	f47f af2e 	bne.w	8003214 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4618      	mov	r0, r3
 80033be:	f004 f8c8 	bl	8007552 <USB_ReadInterrupts>
 80033c2:	4603      	mov	r3, r0
 80033c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80033c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80033cc:	d122      	bne.n	8003414 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	69fa      	ldr	r2, [r7, #28]
 80033d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80033dc:	f023 0301 	bic.w	r3, r3, #1
 80033e0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d108      	bne.n	80033fe <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80033f4:	2100      	movs	r1, #0
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 fec0 	bl	800417c <HAL_PCDEx_LPM_Callback>
 80033fc:	e002      	b.n	8003404 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f006 fdb4 	bl	8009f6c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	695a      	ldr	r2, [r3, #20]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003412:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4618      	mov	r0, r3
 800341a:	f004 f89a 	bl	8007552 <USB_ReadInterrupts>
 800341e:	4603      	mov	r3, r0
 8003420:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003424:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003428:	d112      	bne.n	8003450 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b01      	cmp	r3, #1
 8003438:	d102      	bne.n	8003440 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f006 fd70 	bl	8009f20 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	695a      	ldr	r2, [r3, #20]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800344e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4618      	mov	r0, r3
 8003456:	f004 f87c 	bl	8007552 <USB_ReadInterrupts>
 800345a:	4603      	mov	r3, r0
 800345c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003460:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003464:	f040 80b7 	bne.w	80035d6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	69fa      	ldr	r2, [r7, #28]
 8003472:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003476:	f023 0301 	bic.w	r3, r3, #1
 800347a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2110      	movs	r1, #16
 8003482:	4618      	mov	r0, r3
 8003484:	f003 f850 	bl	8006528 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003488:	2300      	movs	r3, #0
 800348a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800348c:	e046      	b.n	800351c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800348e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003490:	015a      	lsls	r2, r3, #5
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	4413      	add	r3, r2
 8003496:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800349a:	461a      	mov	r2, r3
 800349c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80034a0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80034a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a4:	015a      	lsls	r2, r3, #5
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	4413      	add	r3, r2
 80034aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034b2:	0151      	lsls	r1, r2, #5
 80034b4:	69fa      	ldr	r2, [r7, #28]
 80034b6:	440a      	add	r2, r1
 80034b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80034bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80034c0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80034c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034c4:	015a      	lsls	r2, r3, #5
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	4413      	add	r3, r2
 80034ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034ce:	461a      	mov	r2, r3
 80034d0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80034d4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80034d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034d8:	015a      	lsls	r2, r3, #5
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	4413      	add	r3, r2
 80034de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034e6:	0151      	lsls	r1, r2, #5
 80034e8:	69fa      	ldr	r2, [r7, #28]
 80034ea:	440a      	add	r2, r1
 80034ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80034f0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80034f4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80034f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034f8:	015a      	lsls	r2, r3, #5
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	4413      	add	r3, r2
 80034fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003506:	0151      	lsls	r1, r2, #5
 8003508:	69fa      	ldr	r2, [r7, #28]
 800350a:	440a      	add	r2, r1
 800350c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003510:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003514:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003518:	3301      	adds	r3, #1
 800351a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003522:	429a      	cmp	r2, r3
 8003524:	d3b3      	bcc.n	800348e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800352c:	69db      	ldr	r3, [r3, #28]
 800352e:	69fa      	ldr	r2, [r7, #28]
 8003530:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003534:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003538:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353e:	2b00      	cmp	r3, #0
 8003540:	d016      	beq.n	8003570 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003548:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800354c:	69fa      	ldr	r2, [r7, #28]
 800354e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003552:	f043 030b 	orr.w	r3, r3, #11
 8003556:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003562:	69fa      	ldr	r2, [r7, #28]
 8003564:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003568:	f043 030b 	orr.w	r3, r3, #11
 800356c:	6453      	str	r3, [r2, #68]	; 0x44
 800356e:	e015      	b.n	800359c <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003576:	695b      	ldr	r3, [r3, #20]
 8003578:	69fa      	ldr	r2, [r7, #28]
 800357a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800357e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003582:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003586:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	69fa      	ldr	r2, [r7, #28]
 8003592:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003596:	f043 030b 	orr.w	r3, r3, #11
 800359a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	69fa      	ldr	r2, [r7, #28]
 80035a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80035aa:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80035ae:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6818      	ldr	r0, [r3, #0]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80035c0:	461a      	mov	r2, r3
 80035c2:	f004 f883 	bl	80076cc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	695a      	ldr	r2, [r3, #20]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80035d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4618      	mov	r0, r3
 80035dc:	f003 ffb9 	bl	8007552 <USB_ReadInterrupts>
 80035e0:	4603      	mov	r3, r0
 80035e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035ea:	d124      	bne.n	8003636 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f004 f849 	bl	8007688 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f003 f810 	bl	8006620 <USB_GetDevSpeed>
 8003600:	4603      	mov	r3, r0
 8003602:	461a      	mov	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681c      	ldr	r4, [r3, #0]
 800360c:	f001 f9e6 	bl	80049dc <HAL_RCC_GetHCLKFreq>
 8003610:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003616:	b2db      	uxtb	r3, r3
 8003618:	461a      	mov	r2, r3
 800361a:	4620      	mov	r0, r4
 800361c:	f002 fd12 	bl	8006044 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f006 fc54 	bl	8009ece <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	695a      	ldr	r2, [r3, #20]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003634:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4618      	mov	r0, r3
 800363c:	f003 ff89 	bl	8007552 <USB_ReadInterrupts>
 8003640:	4603      	mov	r3, r0
 8003642:	f003 0308 	and.w	r3, r3, #8
 8003646:	2b08      	cmp	r3, #8
 8003648:	d10a      	bne.n	8003660 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f006 fc31 	bl	8009eb2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695a      	ldr	r2, [r3, #20]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f002 0208 	and.w	r2, r2, #8
 800365e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4618      	mov	r0, r3
 8003666:	f003 ff74 	bl	8007552 <USB_ReadInterrupts>
 800366a:	4603      	mov	r3, r0
 800366c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003670:	2b80      	cmp	r3, #128	; 0x80
 8003672:	d122      	bne.n	80036ba <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003674:	6a3b      	ldr	r3, [r7, #32]
 8003676:	699b      	ldr	r3, [r3, #24]
 8003678:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800367c:	6a3b      	ldr	r3, [r7, #32]
 800367e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003680:	2301      	movs	r3, #1
 8003682:	627b      	str	r3, [r7, #36]	; 0x24
 8003684:	e014      	b.n	80036b0 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003686:	6879      	ldr	r1, [r7, #4]
 8003688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800368a:	4613      	mov	r3, r2
 800368c:	00db      	lsls	r3, r3, #3
 800368e:	4413      	add	r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	440b      	add	r3, r1
 8003694:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d105      	bne.n	80036aa <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800369e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	4619      	mov	r1, r3
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 fb26 	bl	8003cf6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80036aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ac:	3301      	adds	r3, #1
 80036ae:	627b      	str	r3, [r7, #36]	; 0x24
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d3e5      	bcc.n	8003686 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4618      	mov	r0, r3
 80036c0:	f003 ff47 	bl	8007552 <USB_ReadInterrupts>
 80036c4:	4603      	mov	r3, r0
 80036c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036ce:	d13b      	bne.n	8003748 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80036d0:	2301      	movs	r3, #1
 80036d2:	627b      	str	r3, [r7, #36]	; 0x24
 80036d4:	e02b      	b.n	800372e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80036d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d8:	015a      	lsls	r2, r3, #5
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	4413      	add	r3, r2
 80036de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80036e6:	6879      	ldr	r1, [r7, #4]
 80036e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036ea:	4613      	mov	r3, r2
 80036ec:	00db      	lsls	r3, r3, #3
 80036ee:	4413      	add	r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	440b      	add	r3, r1
 80036f4:	3340      	adds	r3, #64	; 0x40
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d115      	bne.n	8003728 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80036fc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80036fe:	2b00      	cmp	r3, #0
 8003700:	da12      	bge.n	8003728 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003702:	6879      	ldr	r1, [r7, #4]
 8003704:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003706:	4613      	mov	r3, r2
 8003708:	00db      	lsls	r3, r3, #3
 800370a:	4413      	add	r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	440b      	add	r3, r1
 8003710:	333f      	adds	r3, #63	; 0x3f
 8003712:	2201      	movs	r2, #1
 8003714:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003718:	b2db      	uxtb	r3, r3
 800371a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800371e:	b2db      	uxtb	r3, r3
 8003720:	4619      	mov	r1, r3
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 fae7 	bl	8003cf6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372a:	3301      	adds	r3, #1
 800372c:	627b      	str	r3, [r7, #36]	; 0x24
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003734:	429a      	cmp	r2, r3
 8003736:	d3ce      	bcc.n	80036d6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	695a      	ldr	r2, [r3, #20]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003746:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4618      	mov	r0, r3
 800374e:	f003 ff00 	bl	8007552 <USB_ReadInterrupts>
 8003752:	4603      	mov	r3, r0
 8003754:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003758:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800375c:	d155      	bne.n	800380a <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800375e:	2301      	movs	r3, #1
 8003760:	627b      	str	r3, [r7, #36]	; 0x24
 8003762:	e045      	b.n	80037f0 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003766:	015a      	lsls	r2, r3, #5
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	4413      	add	r3, r2
 800376c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003778:	4613      	mov	r3, r2
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	4413      	add	r3, r2
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	2b01      	cmp	r3, #1
 800378a:	d12e      	bne.n	80037ea <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800378c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800378e:	2b00      	cmp	r3, #0
 8003790:	da2b      	bge.n	80037ea <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800379e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d121      	bne.n	80037ea <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80037a6:	6879      	ldr	r1, [r7, #4]
 80037a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037aa:	4613      	mov	r3, r2
 80037ac:	00db      	lsls	r3, r3, #3
 80037ae:	4413      	add	r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	440b      	add	r3, r1
 80037b4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80037b8:	2201      	movs	r2, #1
 80037ba:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80037bc:	6a3b      	ldr	r3, [r7, #32]
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80037c4:	6a3b      	ldr	r3, [r7, #32]
 80037c6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80037c8:	6a3b      	ldr	r3, [r7, #32]
 80037ca:	695b      	ldr	r3, [r3, #20]
 80037cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d10a      	bne.n	80037ea <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	69fa      	ldr	r2, [r7, #28]
 80037de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80037e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037e6:	6053      	str	r3, [r2, #4]
            break;
 80037e8:	e007      	b.n	80037fa <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	3301      	adds	r3, #1
 80037ee:	627b      	str	r3, [r7, #36]	; 0x24
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d3b4      	bcc.n	8003764 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	695a      	ldr	r2, [r3, #20]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003808:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4618      	mov	r0, r3
 8003810:	f003 fe9f 	bl	8007552 <USB_ReadInterrupts>
 8003814:	4603      	mov	r3, r0
 8003816:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800381a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800381e:	d10a      	bne.n	8003836 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f006 fbd5 	bl	8009fd0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	695a      	ldr	r2, [r3, #20]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003834:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4618      	mov	r0, r3
 800383c:	f003 fe89 	bl	8007552 <USB_ReadInterrupts>
 8003840:	4603      	mov	r3, r0
 8003842:	f003 0304 	and.w	r3, r3, #4
 8003846:	2b04      	cmp	r3, #4
 8003848:	d115      	bne.n	8003876 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	f003 0304 	and.w	r3, r3, #4
 8003858:	2b00      	cmp	r3, #0
 800385a:	d002      	beq.n	8003862 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f006 fbc5 	bl	8009fec <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6859      	ldr	r1, [r3, #4]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	430a      	orrs	r2, r1
 8003870:	605a      	str	r2, [r3, #4]
 8003872:	e000      	b.n	8003876 <HAL_PCD_IRQHandler+0x938>
      return;
 8003874:	bf00      	nop
    }
  }
}
 8003876:	3734      	adds	r7, #52	; 0x34
 8003878:	46bd      	mov	sp, r7
 800387a:	bd90      	pop	{r4, r7, pc}

0800387c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	460b      	mov	r3, r1
 8003886:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800388e:	2b01      	cmp	r3, #1
 8003890:	d101      	bne.n	8003896 <HAL_PCD_SetAddress+0x1a>
 8003892:	2302      	movs	r3, #2
 8003894:	e013      	b.n	80038be <HAL_PCD_SetAddress+0x42>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	78fa      	ldrb	r2, [r7, #3]
 80038a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	78fa      	ldrb	r2, [r7, #3]
 80038ac:	4611      	mov	r1, r2
 80038ae:	4618      	mov	r0, r3
 80038b0:	f003 fdea 	bl	8007488 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3708      	adds	r7, #8
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b084      	sub	sp, #16
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
 80038ce:	4608      	mov	r0, r1
 80038d0:	4611      	mov	r1, r2
 80038d2:	461a      	mov	r2, r3
 80038d4:	4603      	mov	r3, r0
 80038d6:	70fb      	strb	r3, [r7, #3]
 80038d8:	460b      	mov	r3, r1
 80038da:	803b      	strh	r3, [r7, #0]
 80038dc:	4613      	mov	r3, r2
 80038de:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80038e0:	2300      	movs	r3, #0
 80038e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80038e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	da0f      	bge.n	800390c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038ec:	78fb      	ldrb	r3, [r7, #3]
 80038ee:	f003 020f 	and.w	r2, r3, #15
 80038f2:	4613      	mov	r3, r2
 80038f4:	00db      	lsls	r3, r3, #3
 80038f6:	4413      	add	r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	3338      	adds	r3, #56	; 0x38
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	4413      	add	r3, r2
 8003900:	3304      	adds	r3, #4
 8003902:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2201      	movs	r2, #1
 8003908:	705a      	strb	r2, [r3, #1]
 800390a:	e00f      	b.n	800392c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800390c:	78fb      	ldrb	r3, [r7, #3]
 800390e:	f003 020f 	and.w	r2, r3, #15
 8003912:	4613      	mov	r3, r2
 8003914:	00db      	lsls	r3, r3, #3
 8003916:	4413      	add	r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	4413      	add	r3, r2
 8003922:	3304      	adds	r3, #4
 8003924:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800392c:	78fb      	ldrb	r3, [r7, #3]
 800392e:	f003 030f 	and.w	r3, r3, #15
 8003932:	b2da      	uxtb	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003938:	883a      	ldrh	r2, [r7, #0]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	78ba      	ldrb	r2, [r7, #2]
 8003942:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	785b      	ldrb	r3, [r3, #1]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d004      	beq.n	8003956 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	b29a      	uxth	r2, r3
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003956:	78bb      	ldrb	r3, [r7, #2]
 8003958:	2b02      	cmp	r3, #2
 800395a:	d102      	bne.n	8003962 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2200      	movs	r2, #0
 8003960:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003968:	2b01      	cmp	r3, #1
 800396a:	d101      	bne.n	8003970 <HAL_PCD_EP_Open+0xaa>
 800396c:	2302      	movs	r3, #2
 800396e:	e00e      	b.n	800398e <HAL_PCD_EP_Open+0xc8>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68f9      	ldr	r1, [r7, #12]
 800397e:	4618      	mov	r0, r3
 8003980:	f002 fe72 	bl	8006668 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800398c:	7afb      	ldrb	r3, [r7, #11]
}
 800398e:	4618      	mov	r0, r3
 8003990:	3710      	adds	r7, #16
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003996:	b580      	push	{r7, lr}
 8003998:	b084      	sub	sp, #16
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
 800399e:	460b      	mov	r3, r1
 80039a0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80039a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	da0f      	bge.n	80039ca <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039aa:	78fb      	ldrb	r3, [r7, #3]
 80039ac:	f003 020f 	and.w	r2, r3, #15
 80039b0:	4613      	mov	r3, r2
 80039b2:	00db      	lsls	r3, r3, #3
 80039b4:	4413      	add	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	3338      	adds	r3, #56	; 0x38
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	4413      	add	r3, r2
 80039be:	3304      	adds	r3, #4
 80039c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2201      	movs	r2, #1
 80039c6:	705a      	strb	r2, [r3, #1]
 80039c8:	e00f      	b.n	80039ea <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039ca:	78fb      	ldrb	r3, [r7, #3]
 80039cc:	f003 020f 	and.w	r2, r3, #15
 80039d0:	4613      	mov	r3, r2
 80039d2:	00db      	lsls	r3, r3, #3
 80039d4:	4413      	add	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	4413      	add	r3, r2
 80039e0:	3304      	adds	r3, #4
 80039e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80039ea:	78fb      	ldrb	r3, [r7, #3]
 80039ec:	f003 030f 	and.w	r3, r3, #15
 80039f0:	b2da      	uxtb	r2, r3
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d101      	bne.n	8003a04 <HAL_PCD_EP_Close+0x6e>
 8003a00:	2302      	movs	r3, #2
 8003a02:	e00e      	b.n	8003a22 <HAL_PCD_EP_Close+0x8c>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	68f9      	ldr	r1, [r7, #12]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f002 feae 	bl	8006774 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b086      	sub	sp, #24
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	60f8      	str	r0, [r7, #12]
 8003a32:	607a      	str	r2, [r7, #4]
 8003a34:	603b      	str	r3, [r7, #0]
 8003a36:	460b      	mov	r3, r1
 8003a38:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a3a:	7afb      	ldrb	r3, [r7, #11]
 8003a3c:	f003 020f 	and.w	r2, r3, #15
 8003a40:	4613      	mov	r3, r2
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	4413      	add	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003a4c:	68fa      	ldr	r2, [r7, #12]
 8003a4e:	4413      	add	r3, r2
 8003a50:	3304      	adds	r3, #4
 8003a52:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	2200      	movs	r2, #0
 8003a64:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a6c:	7afb      	ldrb	r3, [r7, #11]
 8003a6e:	f003 030f 	and.w	r3, r3, #15
 8003a72:	b2da      	uxtb	r2, r3
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	691b      	ldr	r3, [r3, #16]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d102      	bne.n	8003a86 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003a86:	7afb      	ldrb	r3, [r7, #11]
 8003a88:	f003 030f 	and.w	r3, r3, #15
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d109      	bne.n	8003aa4 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6818      	ldr	r0, [r3, #0]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	6979      	ldr	r1, [r7, #20]
 8003a9e:	f003 f98d 	bl	8006dbc <USB_EP0StartXfer>
 8003aa2:	e008      	b.n	8003ab6 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6818      	ldr	r0, [r3, #0]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	461a      	mov	r2, r3
 8003ab0:	6979      	ldr	r1, [r7, #20]
 8003ab2:	f002 ff3b 	bl	800692c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3718      	adds	r7, #24
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	460b      	mov	r3, r1
 8003aca:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003acc:	78fb      	ldrb	r3, [r7, #3]
 8003ace:	f003 020f 	and.w	r2, r3, #15
 8003ad2:	6879      	ldr	r1, [r7, #4]
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	00db      	lsls	r3, r3, #3
 8003ad8:	4413      	add	r3, r2
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	440b      	add	r3, r1
 8003ade:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8003ae2:	681b      	ldr	r3, [r3, #0]
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	370c      	adds	r7, #12
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bc80      	pop	{r7}
 8003aec:	4770      	bx	lr

08003aee <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b086      	sub	sp, #24
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	60f8      	str	r0, [r7, #12]
 8003af6:	607a      	str	r2, [r7, #4]
 8003af8:	603b      	str	r3, [r7, #0]
 8003afa:	460b      	mov	r3, r1
 8003afc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003afe:	7afb      	ldrb	r3, [r7, #11]
 8003b00:	f003 020f 	and.w	r2, r3, #15
 8003b04:	4613      	mov	r3, r2
 8003b06:	00db      	lsls	r3, r3, #3
 8003b08:	4413      	add	r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	3338      	adds	r3, #56	; 0x38
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	4413      	add	r3, r2
 8003b12:	3304      	adds	r3, #4
 8003b14:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	683a      	ldr	r2, [r7, #0]
 8003b20:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	2200      	movs	r2, #0
 8003b26:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b2e:	7afb      	ldrb	r3, [r7, #11]
 8003b30:	f003 030f 	and.w	r3, r3, #15
 8003b34:	b2da      	uxtb	r2, r3
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d102      	bne.n	8003b48 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b48:	7afb      	ldrb	r3, [r7, #11]
 8003b4a:	f003 030f 	and.w	r3, r3, #15
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d109      	bne.n	8003b66 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6818      	ldr	r0, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	6979      	ldr	r1, [r7, #20]
 8003b60:	f003 f92c 	bl	8006dbc <USB_EP0StartXfer>
 8003b64:	e008      	b.n	8003b78 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6818      	ldr	r0, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	461a      	mov	r2, r3
 8003b72:	6979      	ldr	r1, [r7, #20]
 8003b74:	f002 feda 	bl	800692c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3718      	adds	r7, #24
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}

08003b82 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b084      	sub	sp, #16
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003b8e:	78fb      	ldrb	r3, [r7, #3]
 8003b90:	f003 020f 	and.w	r2, r3, #15
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d901      	bls.n	8003ba0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e050      	b.n	8003c42 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003ba0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	da0f      	bge.n	8003bc8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ba8:	78fb      	ldrb	r3, [r7, #3]
 8003baa:	f003 020f 	and.w	r2, r3, #15
 8003bae:	4613      	mov	r3, r2
 8003bb0:	00db      	lsls	r3, r3, #3
 8003bb2:	4413      	add	r3, r2
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	3338      	adds	r3, #56	; 0x38
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	4413      	add	r3, r2
 8003bbc:	3304      	adds	r3, #4
 8003bbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	705a      	strb	r2, [r3, #1]
 8003bc6:	e00d      	b.n	8003be4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003bc8:	78fa      	ldrb	r2, [r7, #3]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	4413      	add	r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	4413      	add	r3, r2
 8003bda:	3304      	adds	r3, #4
 8003bdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2201      	movs	r2, #1
 8003be8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003bea:	78fb      	ldrb	r3, [r7, #3]
 8003bec:	f003 030f 	and.w	r3, r3, #15
 8003bf0:	b2da      	uxtb	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d101      	bne.n	8003c04 <HAL_PCD_EP_SetStall+0x82>
 8003c00:	2302      	movs	r3, #2
 8003c02:	e01e      	b.n	8003c42 <HAL_PCD_EP_SetStall+0xc0>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68f9      	ldr	r1, [r7, #12]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f003 fb66 	bl	80072e4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003c18:	78fb      	ldrb	r3, [r7, #3]
 8003c1a:	f003 030f 	and.w	r3, r3, #15
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10a      	bne.n	8003c38 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6818      	ldr	r0, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	691b      	ldr	r3, [r3, #16]
 8003c2a:	b2d9      	uxtb	r1, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003c32:	461a      	mov	r2, r3
 8003c34:	f003 fd4a 	bl	80076cc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3710      	adds	r7, #16
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}

08003c4a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	b084      	sub	sp, #16
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
 8003c52:	460b      	mov	r3, r1
 8003c54:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003c56:	78fb      	ldrb	r3, [r7, #3]
 8003c58:	f003 020f 	and.w	r2, r3, #15
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d901      	bls.n	8003c68 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e042      	b.n	8003cee <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003c68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	da0f      	bge.n	8003c90 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c70:	78fb      	ldrb	r3, [r7, #3]
 8003c72:	f003 020f 	and.w	r2, r3, #15
 8003c76:	4613      	mov	r3, r2
 8003c78:	00db      	lsls	r3, r3, #3
 8003c7a:	4413      	add	r3, r2
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	3338      	adds	r3, #56	; 0x38
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	4413      	add	r3, r2
 8003c84:	3304      	adds	r3, #4
 8003c86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	705a      	strb	r2, [r3, #1]
 8003c8e:	e00f      	b.n	8003cb0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c90:	78fb      	ldrb	r3, [r7, #3]
 8003c92:	f003 020f 	and.w	r2, r3, #15
 8003c96:	4613      	mov	r3, r2
 8003c98:	00db      	lsls	r3, r3, #3
 8003c9a:	4413      	add	r3, r2
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	4413      	add	r3, r2
 8003ca6:	3304      	adds	r3, #4
 8003ca8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003cb6:	78fb      	ldrb	r3, [r7, #3]
 8003cb8:	f003 030f 	and.w	r3, r3, #15
 8003cbc:	b2da      	uxtb	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d101      	bne.n	8003cd0 <HAL_PCD_EP_ClrStall+0x86>
 8003ccc:	2302      	movs	r3, #2
 8003cce:	e00e      	b.n	8003cee <HAL_PCD_EP_ClrStall+0xa4>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68f9      	ldr	r1, [r7, #12]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f003 fb6d 	bl	80073be <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003cf6:	b580      	push	{r7, lr}
 8003cf8:	b084      	sub	sp, #16
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
 8003cfe:	460b      	mov	r3, r1
 8003d00:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003d02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	da0c      	bge.n	8003d24 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d0a:	78fb      	ldrb	r3, [r7, #3]
 8003d0c:	f003 020f 	and.w	r2, r3, #15
 8003d10:	4613      	mov	r3, r2
 8003d12:	00db      	lsls	r3, r3, #3
 8003d14:	4413      	add	r3, r2
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	3338      	adds	r3, #56	; 0x38
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	3304      	adds	r3, #4
 8003d20:	60fb      	str	r3, [r7, #12]
 8003d22:	e00c      	b.n	8003d3e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d24:	78fb      	ldrb	r3, [r7, #3]
 8003d26:	f003 020f 	and.w	r2, r3, #15
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	00db      	lsls	r3, r3, #3
 8003d2e:	4413      	add	r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	4413      	add	r3, r2
 8003d3a:	3304      	adds	r3, #4
 8003d3c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	68f9      	ldr	r1, [r7, #12]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f003 f990 	bl	800706a <USB_EPStopXfer>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003d4e:	7afb      	ldrb	r3, [r7, #11]
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3710      	adds	r7, #16
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b08a      	sub	sp, #40	; 0x28
 8003d5c:	af02      	add	r7, sp, #8
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003d6c:	683a      	ldr	r2, [r7, #0]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	00db      	lsls	r3, r3, #3
 8003d72:	4413      	add	r3, r2
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	3338      	adds	r3, #56	; 0x38
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	4413      	add	r3, r2
 8003d7c:	3304      	adds	r3, #4
 8003d7e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6a1a      	ldr	r2, [r3, #32]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d901      	bls.n	8003d90 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e06c      	b.n	8003e6a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	699a      	ldr	r2, [r3, #24]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	69fa      	ldr	r2, [r7, #28]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d902      	bls.n	8003dac <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	3303      	adds	r3, #3
 8003db0:	089b      	lsrs	r3, r3, #2
 8003db2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003db4:	e02b      	b.n	8003e0e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	699a      	ldr	r2, [r3, #24]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6a1b      	ldr	r3, [r3, #32]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	69fa      	ldr	r2, [r7, #28]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d902      	bls.n	8003dd2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	3303      	adds	r3, #3
 8003dd6:	089b      	lsrs	r3, r3, #2
 8003dd8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6919      	ldr	r1, [r3, #16]
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	b2da      	uxtb	r2, r3
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	4603      	mov	r3, r0
 8003df0:	6978      	ldr	r0, [r7, #20]
 8003df2:	f003 f9e3 	bl	80071bc <USB_WritePacket>

    ep->xfer_buff  += len;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	691a      	ldr	r2, [r3, #16]
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	441a      	add	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6a1a      	ldr	r2, [r3, #32]
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	441a      	add	r2, r3
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	015a      	lsls	r2, r3, #5
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	4413      	add	r3, r2
 8003e16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d809      	bhi.n	8003e38 <PCD_WriteEmptyTxFifo+0xe0>
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a1a      	ldr	r2, [r3, #32]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d203      	bcs.n	8003e38 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	699b      	ldr	r3, [r3, #24]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1be      	bne.n	8003db6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	699a      	ldr	r2, [r3, #24]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6a1b      	ldr	r3, [r3, #32]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d811      	bhi.n	8003e68 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	f003 030f 	and.w	r3, r3, #15
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e50:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	43db      	mvns	r3, r3
 8003e5e:	6939      	ldr	r1, [r7, #16]
 8003e60:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003e64:	4013      	ands	r3, r2
 8003e66:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3720      	adds	r7, #32
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
	...

08003e74 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b088      	sub	sp, #32
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	333c      	adds	r3, #60	; 0x3c
 8003e8c:	3304      	adds	r3, #4
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	015a      	lsls	r2, r3, #5
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	4413      	add	r3, r2
 8003e9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d17b      	bne.n	8003fa2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	f003 0308 	and.w	r3, r3, #8
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d015      	beq.n	8003ee0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	4a61      	ldr	r2, [pc, #388]	; (800403c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	f240 80b9 	bls.w	8004030 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f000 80b3 	beq.w	8004030 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	015a      	lsls	r2, r3, #5
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	4413      	add	r3, r2
 8003ed2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003edc:	6093      	str	r3, [r2, #8]
 8003ede:	e0a7      	b.n	8004030 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	f003 0320 	and.w	r3, r3, #32
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d009      	beq.n	8003efe <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	015a      	lsls	r2, r3, #5
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	2320      	movs	r3, #32
 8003efa:	6093      	str	r3, [r2, #8]
 8003efc:	e098      	b.n	8004030 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f040 8093 	bne.w	8004030 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	4a4b      	ldr	r2, [pc, #300]	; (800403c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d90f      	bls.n	8003f32 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00a      	beq.n	8003f32 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	015a      	lsls	r2, r3, #5
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	4413      	add	r3, r2
 8003f24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f28:	461a      	mov	r2, r3
 8003f2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f2e:	6093      	str	r3, [r2, #8]
 8003f30:	e07e      	b.n	8004030 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003f32:	683a      	ldr	r2, [r7, #0]
 8003f34:	4613      	mov	r3, r2
 8003f36:	00db      	lsls	r3, r3, #3
 8003f38:	4413      	add	r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	4413      	add	r3, r2
 8003f44:	3304      	adds	r3, #4
 8003f46:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	69da      	ldr	r2, [r3, #28]
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	0159      	lsls	r1, r3, #5
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	440b      	add	r3, r1
 8003f54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f5e:	1ad2      	subs	r2, r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d114      	bne.n	8003f94 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d109      	bne.n	8003f86 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6818      	ldr	r0, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	2101      	movs	r1, #1
 8003f80:	f003 fba4 	bl	80076cc <USB_EP0_OutStart>
 8003f84:	e006      	b.n	8003f94 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	691a      	ldr	r2, [r3, #16]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	441a      	add	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	4619      	mov	r1, r3
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f005 ff54 	bl	8009e48 <HAL_PCD_DataOutStageCallback>
 8003fa0:	e046      	b.n	8004030 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	4a26      	ldr	r2, [pc, #152]	; (8004040 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d124      	bne.n	8003ff4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00a      	beq.n	8003fca <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	015a      	lsls	r2, r3, #5
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	4413      	add	r3, r2
 8003fbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fc6:	6093      	str	r3, [r2, #8]
 8003fc8:	e032      	b.n	8004030 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	f003 0320 	and.w	r3, r3, #32
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d008      	beq.n	8003fe6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	015a      	lsls	r2, r3, #5
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	4413      	add	r3, r2
 8003fdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	2320      	movs	r3, #32
 8003fe4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	4619      	mov	r1, r3
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f005 ff2b 	bl	8009e48 <HAL_PCD_DataOutStageCallback>
 8003ff2:	e01d      	b.n	8004030 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d114      	bne.n	8004024 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003ffa:	6879      	ldr	r1, [r7, #4]
 8003ffc:	683a      	ldr	r2, [r7, #0]
 8003ffe:	4613      	mov	r3, r2
 8004000:	00db      	lsls	r3, r3, #3
 8004002:	4413      	add	r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	440b      	add	r3, r1
 8004008:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d108      	bne.n	8004024 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6818      	ldr	r0, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800401c:	461a      	mov	r2, r3
 800401e:	2100      	movs	r1, #0
 8004020:	f003 fb54 	bl	80076cc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	b2db      	uxtb	r3, r3
 8004028:	4619      	mov	r1, r3
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f005 ff0c 	bl	8009e48 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004030:	2300      	movs	r3, #0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3720      	adds	r7, #32
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	4f54300a 	.word	0x4f54300a
 8004040:	4f54310a 	.word	0x4f54310a

08004044 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b086      	sub	sp, #24
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	333c      	adds	r3, #60	; 0x3c
 800405c:	3304      	adds	r3, #4
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	015a      	lsls	r2, r3, #5
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	4413      	add	r3, r2
 800406a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	4a15      	ldr	r2, [pc, #84]	; (80040cc <PCD_EP_OutSetupPacket_int+0x88>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d90e      	bls.n	8004098 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004080:	2b00      	cmp	r3, #0
 8004082:	d009      	beq.n	8004098 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	015a      	lsls	r2, r3, #5
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	4413      	add	r3, r2
 800408c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004090:	461a      	mov	r2, r3
 8004092:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004096:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f005 fec3 	bl	8009e24 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	4a0a      	ldr	r2, [pc, #40]	; (80040cc <PCD_EP_OutSetupPacket_int+0x88>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d90c      	bls.n	80040c0 <PCD_EP_OutSetupPacket_int+0x7c>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d108      	bne.n	80040c0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6818      	ldr	r0, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80040b8:	461a      	mov	r2, r3
 80040ba:	2101      	movs	r1, #1
 80040bc:	f003 fb06 	bl	80076cc <USB_EP0_OutStart>
  }

  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3718      	adds	r7, #24
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	4f54300a 	.word	0x4f54300a

080040d0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b085      	sub	sp, #20
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	460b      	mov	r3, r1
 80040da:	70fb      	strb	r3, [r7, #3]
 80040dc:	4613      	mov	r3, r2
 80040de:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80040e8:	78fb      	ldrb	r3, [r7, #3]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d107      	bne.n	80040fe <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80040ee:	883b      	ldrh	r3, [r7, #0]
 80040f0:	0419      	lsls	r1, r3, #16
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68ba      	ldr	r2, [r7, #8]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	629a      	str	r2, [r3, #40]	; 0x28
 80040fc:	e028      	b.n	8004150 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004104:	0c1b      	lsrs	r3, r3, #16
 8004106:	68ba      	ldr	r2, [r7, #8]
 8004108:	4413      	add	r3, r2
 800410a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800410c:	2300      	movs	r3, #0
 800410e:	73fb      	strb	r3, [r7, #15]
 8004110:	e00d      	b.n	800412e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	7bfb      	ldrb	r3, [r7, #15]
 8004118:	3340      	adds	r3, #64	; 0x40
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	4413      	add	r3, r2
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	0c1b      	lsrs	r3, r3, #16
 8004122:	68ba      	ldr	r2, [r7, #8]
 8004124:	4413      	add	r3, r2
 8004126:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004128:	7bfb      	ldrb	r3, [r7, #15]
 800412a:	3301      	adds	r3, #1
 800412c:	73fb      	strb	r3, [r7, #15]
 800412e:	7bfa      	ldrb	r2, [r7, #15]
 8004130:	78fb      	ldrb	r3, [r7, #3]
 8004132:	3b01      	subs	r3, #1
 8004134:	429a      	cmp	r2, r3
 8004136:	d3ec      	bcc.n	8004112 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004138:	883b      	ldrh	r3, [r7, #0]
 800413a:	0418      	lsls	r0, r3, #16
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6819      	ldr	r1, [r3, #0]
 8004140:	78fb      	ldrb	r3, [r7, #3]
 8004142:	3b01      	subs	r3, #1
 8004144:	68ba      	ldr	r2, [r7, #8]
 8004146:	4302      	orrs	r2, r0
 8004148:	3340      	adds	r3, #64	; 0x40
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	440b      	add	r3, r1
 800414e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3714      	adds	r7, #20
 8004156:	46bd      	mov	sp, r7
 8004158:	bc80      	pop	{r7}
 800415a:	4770      	bx	lr

0800415c <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	460b      	mov	r3, r1
 8004166:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	887a      	ldrh	r2, [r7, #2]
 800416e:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004170:	2300      	movs	r3, #0
}
 8004172:	4618      	mov	r0, r3
 8004174:	370c      	adds	r7, #12
 8004176:	46bd      	mov	sp, r7
 8004178:	bc80      	pop	{r7}
 800417a:	4770      	bx	lr

0800417c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800417c:	b480      	push	{r7}
 800417e:	b083      	sub	sp, #12
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	460b      	mov	r3, r1
 8004186:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	bc80      	pop	{r7}
 8004190:	4770      	bx	lr
	...

08004194 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e267      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d075      	beq.n	800429e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041b2:	4b88      	ldr	r3, [pc, #544]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f003 030c 	and.w	r3, r3, #12
 80041ba:	2b04      	cmp	r3, #4
 80041bc:	d00c      	beq.n	80041d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041be:	4b85      	ldr	r3, [pc, #532]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041c6:	2b08      	cmp	r3, #8
 80041c8:	d112      	bne.n	80041f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041ca:	4b82      	ldr	r3, [pc, #520]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041d6:	d10b      	bne.n	80041f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041d8:	4b7e      	ldr	r3, [pc, #504]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d05b      	beq.n	800429c <HAL_RCC_OscConfig+0x108>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d157      	bne.n	800429c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e242      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041f8:	d106      	bne.n	8004208 <HAL_RCC_OscConfig+0x74>
 80041fa:	4b76      	ldr	r3, [pc, #472]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a75      	ldr	r2, [pc, #468]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 8004200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004204:	6013      	str	r3, [r2, #0]
 8004206:	e01d      	b.n	8004244 <HAL_RCC_OscConfig+0xb0>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004210:	d10c      	bne.n	800422c <HAL_RCC_OscConfig+0x98>
 8004212:	4b70      	ldr	r3, [pc, #448]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a6f      	ldr	r2, [pc, #444]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 8004218:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800421c:	6013      	str	r3, [r2, #0]
 800421e:	4b6d      	ldr	r3, [pc, #436]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a6c      	ldr	r2, [pc, #432]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 8004224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004228:	6013      	str	r3, [r2, #0]
 800422a:	e00b      	b.n	8004244 <HAL_RCC_OscConfig+0xb0>
 800422c:	4b69      	ldr	r3, [pc, #420]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a68      	ldr	r2, [pc, #416]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 8004232:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004236:	6013      	str	r3, [r2, #0]
 8004238:	4b66      	ldr	r3, [pc, #408]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a65      	ldr	r2, [pc, #404]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 800423e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004242:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d013      	beq.n	8004274 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800424c:	f7fd fc98 	bl	8001b80 <HAL_GetTick>
 8004250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004252:	e008      	b.n	8004266 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004254:	f7fd fc94 	bl	8001b80 <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	2b64      	cmp	r3, #100	; 0x64
 8004260:	d901      	bls.n	8004266 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e207      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004266:	4b5b      	ldr	r3, [pc, #364]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d0f0      	beq.n	8004254 <HAL_RCC_OscConfig+0xc0>
 8004272:	e014      	b.n	800429e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004274:	f7fd fc84 	bl	8001b80 <HAL_GetTick>
 8004278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800427a:	e008      	b.n	800428e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800427c:	f7fd fc80 	bl	8001b80 <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	2b64      	cmp	r3, #100	; 0x64
 8004288:	d901      	bls.n	800428e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e1f3      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800428e:	4b51      	ldr	r3, [pc, #324]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d1f0      	bne.n	800427c <HAL_RCC_OscConfig+0xe8>
 800429a:	e000      	b.n	800429e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800429c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d063      	beq.n	8004372 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042aa:	4b4a      	ldr	r3, [pc, #296]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f003 030c 	and.w	r3, r3, #12
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00b      	beq.n	80042ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042b6:	4b47      	ldr	r3, [pc, #284]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042be:	2b08      	cmp	r3, #8
 80042c0:	d11c      	bne.n	80042fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042c2:	4b44      	ldr	r3, [pc, #272]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d116      	bne.n	80042fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042ce:	4b41      	ldr	r3, [pc, #260]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0302 	and.w	r3, r3, #2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d005      	beq.n	80042e6 <HAL_RCC_OscConfig+0x152>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d001      	beq.n	80042e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e1c7      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042e6:	4b3b      	ldr	r3, [pc, #236]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	00db      	lsls	r3, r3, #3
 80042f4:	4937      	ldr	r1, [pc, #220]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042fa:	e03a      	b.n	8004372 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d020      	beq.n	8004346 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004304:	4b34      	ldr	r3, [pc, #208]	; (80043d8 <HAL_RCC_OscConfig+0x244>)
 8004306:	2201      	movs	r2, #1
 8004308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800430a:	f7fd fc39 	bl	8001b80 <HAL_GetTick>
 800430e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004310:	e008      	b.n	8004324 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004312:	f7fd fc35 	bl	8001b80 <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	2b02      	cmp	r3, #2
 800431e:	d901      	bls.n	8004324 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e1a8      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004324:	4b2b      	ldr	r3, [pc, #172]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0302 	and.w	r3, r3, #2
 800432c:	2b00      	cmp	r3, #0
 800432e:	d0f0      	beq.n	8004312 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004330:	4b28      	ldr	r3, [pc, #160]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	4925      	ldr	r1, [pc, #148]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 8004340:	4313      	orrs	r3, r2
 8004342:	600b      	str	r3, [r1, #0]
 8004344:	e015      	b.n	8004372 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004346:	4b24      	ldr	r3, [pc, #144]	; (80043d8 <HAL_RCC_OscConfig+0x244>)
 8004348:	2200      	movs	r2, #0
 800434a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800434c:	f7fd fc18 	bl	8001b80 <HAL_GetTick>
 8004350:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004352:	e008      	b.n	8004366 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004354:	f7fd fc14 	bl	8001b80 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	2b02      	cmp	r3, #2
 8004360:	d901      	bls.n	8004366 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e187      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004366:	4b1b      	ldr	r3, [pc, #108]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0302 	and.w	r3, r3, #2
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1f0      	bne.n	8004354 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0308 	and.w	r3, r3, #8
 800437a:	2b00      	cmp	r3, #0
 800437c:	d036      	beq.n	80043ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d016      	beq.n	80043b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004386:	4b15      	ldr	r3, [pc, #84]	; (80043dc <HAL_RCC_OscConfig+0x248>)
 8004388:	2201      	movs	r2, #1
 800438a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800438c:	f7fd fbf8 	bl	8001b80 <HAL_GetTick>
 8004390:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004392:	e008      	b.n	80043a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004394:	f7fd fbf4 	bl	8001b80 <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d901      	bls.n	80043a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e167      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043a6:	4b0b      	ldr	r3, [pc, #44]	; (80043d4 <HAL_RCC_OscConfig+0x240>)
 80043a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d0f0      	beq.n	8004394 <HAL_RCC_OscConfig+0x200>
 80043b2:	e01b      	b.n	80043ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043b4:	4b09      	ldr	r3, [pc, #36]	; (80043dc <HAL_RCC_OscConfig+0x248>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043ba:	f7fd fbe1 	bl	8001b80 <HAL_GetTick>
 80043be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043c0:	e00e      	b.n	80043e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043c2:	f7fd fbdd 	bl	8001b80 <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d907      	bls.n	80043e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043d0:	2303      	movs	r3, #3
 80043d2:	e150      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
 80043d4:	40023800 	.word	0x40023800
 80043d8:	42470000 	.word	0x42470000
 80043dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043e0:	4b88      	ldr	r3, [pc, #544]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 80043e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1ea      	bne.n	80043c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0304 	and.w	r3, r3, #4
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 8097 	beq.w	8004528 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043fa:	2300      	movs	r3, #0
 80043fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043fe:	4b81      	ldr	r3, [pc, #516]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 8004400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10f      	bne.n	800442a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800440a:	2300      	movs	r3, #0
 800440c:	60bb      	str	r3, [r7, #8]
 800440e:	4b7d      	ldr	r3, [pc, #500]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 8004410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004412:	4a7c      	ldr	r2, [pc, #496]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 8004414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004418:	6413      	str	r3, [r2, #64]	; 0x40
 800441a:	4b7a      	ldr	r3, [pc, #488]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 800441c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004422:	60bb      	str	r3, [r7, #8]
 8004424:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004426:	2301      	movs	r3, #1
 8004428:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800442a:	4b77      	ldr	r3, [pc, #476]	; (8004608 <HAL_RCC_OscConfig+0x474>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004432:	2b00      	cmp	r3, #0
 8004434:	d118      	bne.n	8004468 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004436:	4b74      	ldr	r3, [pc, #464]	; (8004608 <HAL_RCC_OscConfig+0x474>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a73      	ldr	r2, [pc, #460]	; (8004608 <HAL_RCC_OscConfig+0x474>)
 800443c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004440:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004442:	f7fd fb9d 	bl	8001b80 <HAL_GetTick>
 8004446:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004448:	e008      	b.n	800445c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800444a:	f7fd fb99 	bl	8001b80 <HAL_GetTick>
 800444e:	4602      	mov	r2, r0
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	2b02      	cmp	r3, #2
 8004456:	d901      	bls.n	800445c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004458:	2303      	movs	r3, #3
 800445a:	e10c      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800445c:	4b6a      	ldr	r3, [pc, #424]	; (8004608 <HAL_RCC_OscConfig+0x474>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004464:	2b00      	cmp	r3, #0
 8004466:	d0f0      	beq.n	800444a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d106      	bne.n	800447e <HAL_RCC_OscConfig+0x2ea>
 8004470:	4b64      	ldr	r3, [pc, #400]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 8004472:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004474:	4a63      	ldr	r2, [pc, #396]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 8004476:	f043 0301 	orr.w	r3, r3, #1
 800447a:	6713      	str	r3, [r2, #112]	; 0x70
 800447c:	e01c      	b.n	80044b8 <HAL_RCC_OscConfig+0x324>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	2b05      	cmp	r3, #5
 8004484:	d10c      	bne.n	80044a0 <HAL_RCC_OscConfig+0x30c>
 8004486:	4b5f      	ldr	r3, [pc, #380]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 8004488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800448a:	4a5e      	ldr	r2, [pc, #376]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 800448c:	f043 0304 	orr.w	r3, r3, #4
 8004490:	6713      	str	r3, [r2, #112]	; 0x70
 8004492:	4b5c      	ldr	r3, [pc, #368]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 8004494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004496:	4a5b      	ldr	r2, [pc, #364]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 8004498:	f043 0301 	orr.w	r3, r3, #1
 800449c:	6713      	str	r3, [r2, #112]	; 0x70
 800449e:	e00b      	b.n	80044b8 <HAL_RCC_OscConfig+0x324>
 80044a0:	4b58      	ldr	r3, [pc, #352]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 80044a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044a4:	4a57      	ldr	r2, [pc, #348]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 80044a6:	f023 0301 	bic.w	r3, r3, #1
 80044aa:	6713      	str	r3, [r2, #112]	; 0x70
 80044ac:	4b55      	ldr	r3, [pc, #340]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 80044ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b0:	4a54      	ldr	r2, [pc, #336]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 80044b2:	f023 0304 	bic.w	r3, r3, #4
 80044b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d015      	beq.n	80044ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c0:	f7fd fb5e 	bl	8001b80 <HAL_GetTick>
 80044c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044c6:	e00a      	b.n	80044de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044c8:	f7fd fb5a 	bl	8001b80 <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e0cb      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044de:	4b49      	ldr	r3, [pc, #292]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 80044e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d0ee      	beq.n	80044c8 <HAL_RCC_OscConfig+0x334>
 80044ea:	e014      	b.n	8004516 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044ec:	f7fd fb48 	bl	8001b80 <HAL_GetTick>
 80044f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044f2:	e00a      	b.n	800450a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044f4:	f7fd fb44 	bl	8001b80 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004502:	4293      	cmp	r3, r2
 8004504:	d901      	bls.n	800450a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e0b5      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800450a:	4b3e      	ldr	r3, [pc, #248]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 800450c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	2b00      	cmp	r3, #0
 8004514:	d1ee      	bne.n	80044f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004516:	7dfb      	ldrb	r3, [r7, #23]
 8004518:	2b01      	cmp	r3, #1
 800451a:	d105      	bne.n	8004528 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800451c:	4b39      	ldr	r3, [pc, #228]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 800451e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004520:	4a38      	ldr	r2, [pc, #224]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 8004522:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004526:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	699b      	ldr	r3, [r3, #24]
 800452c:	2b00      	cmp	r3, #0
 800452e:	f000 80a1 	beq.w	8004674 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004532:	4b34      	ldr	r3, [pc, #208]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f003 030c 	and.w	r3, r3, #12
 800453a:	2b08      	cmp	r3, #8
 800453c:	d05c      	beq.n	80045f8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	2b02      	cmp	r3, #2
 8004544:	d141      	bne.n	80045ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004546:	4b31      	ldr	r3, [pc, #196]	; (800460c <HAL_RCC_OscConfig+0x478>)
 8004548:	2200      	movs	r2, #0
 800454a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800454c:	f7fd fb18 	bl	8001b80 <HAL_GetTick>
 8004550:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004552:	e008      	b.n	8004566 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004554:	f7fd fb14 	bl	8001b80 <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	2b02      	cmp	r3, #2
 8004560:	d901      	bls.n	8004566 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e087      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004566:	4b27      	ldr	r3, [pc, #156]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d1f0      	bne.n	8004554 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69da      	ldr	r2, [r3, #28]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a1b      	ldr	r3, [r3, #32]
 800457a:	431a      	orrs	r2, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004580:	019b      	lsls	r3, r3, #6
 8004582:	431a      	orrs	r2, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004588:	085b      	lsrs	r3, r3, #1
 800458a:	3b01      	subs	r3, #1
 800458c:	041b      	lsls	r3, r3, #16
 800458e:	431a      	orrs	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004594:	061b      	lsls	r3, r3, #24
 8004596:	491b      	ldr	r1, [pc, #108]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 8004598:	4313      	orrs	r3, r2
 800459a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800459c:	4b1b      	ldr	r3, [pc, #108]	; (800460c <HAL_RCC_OscConfig+0x478>)
 800459e:	2201      	movs	r2, #1
 80045a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045a2:	f7fd faed 	bl	8001b80 <HAL_GetTick>
 80045a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045a8:	e008      	b.n	80045bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045aa:	f7fd fae9 	bl	8001b80 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d901      	bls.n	80045bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80045b8:	2303      	movs	r3, #3
 80045ba:	e05c      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045bc:	4b11      	ldr	r3, [pc, #68]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d0f0      	beq.n	80045aa <HAL_RCC_OscConfig+0x416>
 80045c8:	e054      	b.n	8004674 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045ca:	4b10      	ldr	r3, [pc, #64]	; (800460c <HAL_RCC_OscConfig+0x478>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045d0:	f7fd fad6 	bl	8001b80 <HAL_GetTick>
 80045d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045d6:	e008      	b.n	80045ea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045d8:	f7fd fad2 	bl	8001b80 <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e045      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ea:	4b06      	ldr	r3, [pc, #24]	; (8004604 <HAL_RCC_OscConfig+0x470>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1f0      	bne.n	80045d8 <HAL_RCC_OscConfig+0x444>
 80045f6:	e03d      	b.n	8004674 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d107      	bne.n	8004610 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e038      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
 8004604:	40023800 	.word	0x40023800
 8004608:	40007000 	.word	0x40007000
 800460c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004610:	4b1b      	ldr	r3, [pc, #108]	; (8004680 <HAL_RCC_OscConfig+0x4ec>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d028      	beq.n	8004670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004628:	429a      	cmp	r2, r3
 800462a:	d121      	bne.n	8004670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004636:	429a      	cmp	r2, r3
 8004638:	d11a      	bne.n	8004670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800463a:	68fa      	ldr	r2, [r7, #12]
 800463c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004640:	4013      	ands	r3, r2
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004646:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004648:	4293      	cmp	r3, r2
 800464a:	d111      	bne.n	8004670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004656:	085b      	lsrs	r3, r3, #1
 8004658:	3b01      	subs	r3, #1
 800465a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800465c:	429a      	cmp	r2, r3
 800465e:	d107      	bne.n	8004670 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800466a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800466c:	429a      	cmp	r2, r3
 800466e:	d001      	beq.n	8004674 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e000      	b.n	8004676 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3718      	adds	r7, #24
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	40023800 	.word	0x40023800

08004684 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e0cc      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004698:	4b68      	ldr	r3, [pc, #416]	; (800483c <HAL_RCC_ClockConfig+0x1b8>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0307 	and.w	r3, r3, #7
 80046a0:	683a      	ldr	r2, [r7, #0]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d90c      	bls.n	80046c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046a6:	4b65      	ldr	r3, [pc, #404]	; (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	b2d2      	uxtb	r2, r2
 80046ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ae:	4b63      	ldr	r3, [pc, #396]	; (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0307 	and.w	r3, r3, #7
 80046b6:	683a      	ldr	r2, [r7, #0]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d001      	beq.n	80046c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e0b8      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d020      	beq.n	800470e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0304 	and.w	r3, r3, #4
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d005      	beq.n	80046e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046d8:	4b59      	ldr	r3, [pc, #356]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	4a58      	ldr	r2, [pc, #352]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80046e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0308 	and.w	r3, r3, #8
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d005      	beq.n	80046fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046f0:	4b53      	ldr	r3, [pc, #332]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	4a52      	ldr	r2, [pc, #328]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80046fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046fc:	4b50      	ldr	r3, [pc, #320]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	494d      	ldr	r1, [pc, #308]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 800470a:	4313      	orrs	r3, r2
 800470c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	d044      	beq.n	80047a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2b01      	cmp	r3, #1
 8004720:	d107      	bne.n	8004732 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004722:	4b47      	ldr	r3, [pc, #284]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d119      	bne.n	8004762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e07f      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	2b02      	cmp	r3, #2
 8004738:	d003      	beq.n	8004742 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800473e:	2b03      	cmp	r3, #3
 8004740:	d107      	bne.n	8004752 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004742:	4b3f      	ldr	r3, [pc, #252]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d109      	bne.n	8004762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e06f      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004752:	4b3b      	ldr	r3, [pc, #236]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e067      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004762:	4b37      	ldr	r3, [pc, #220]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	f023 0203 	bic.w	r2, r3, #3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	4934      	ldr	r1, [pc, #208]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004770:	4313      	orrs	r3, r2
 8004772:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004774:	f7fd fa04 	bl	8001b80 <HAL_GetTick>
 8004778:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800477a:	e00a      	b.n	8004792 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800477c:	f7fd fa00 	bl	8001b80 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	f241 3288 	movw	r2, #5000	; 0x1388
 800478a:	4293      	cmp	r3, r2
 800478c:	d901      	bls.n	8004792 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e04f      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004792:	4b2b      	ldr	r3, [pc, #172]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 020c 	and.w	r2, r3, #12
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d1eb      	bne.n	800477c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047a4:	4b25      	ldr	r3, [pc, #148]	; (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0307 	and.w	r3, r3, #7
 80047ac:	683a      	ldr	r2, [r7, #0]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d20c      	bcs.n	80047cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047b2:	4b22      	ldr	r3, [pc, #136]	; (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80047b4:	683a      	ldr	r2, [r7, #0]
 80047b6:	b2d2      	uxtb	r2, r2
 80047b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ba:	4b20      	ldr	r3, [pc, #128]	; (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0307 	and.w	r3, r3, #7
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d001      	beq.n	80047cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e032      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0304 	and.w	r3, r3, #4
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d008      	beq.n	80047ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047d8:	4b19      	ldr	r3, [pc, #100]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	4916      	ldr	r1, [pc, #88]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0308 	and.w	r3, r3, #8
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d009      	beq.n	800480a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047f6:	4b12      	ldr	r3, [pc, #72]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	00db      	lsls	r3, r3, #3
 8004804:	490e      	ldr	r1, [pc, #56]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	4313      	orrs	r3, r2
 8004808:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800480a:	f000 f821 	bl	8004850 <HAL_RCC_GetSysClockFreq>
 800480e:	4602      	mov	r2, r0
 8004810:	4b0b      	ldr	r3, [pc, #44]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	091b      	lsrs	r3, r3, #4
 8004816:	f003 030f 	and.w	r3, r3, #15
 800481a:	490a      	ldr	r1, [pc, #40]	; (8004844 <HAL_RCC_ClockConfig+0x1c0>)
 800481c:	5ccb      	ldrb	r3, [r1, r3]
 800481e:	fa22 f303 	lsr.w	r3, r2, r3
 8004822:	4a09      	ldr	r2, [pc, #36]	; (8004848 <HAL_RCC_ClockConfig+0x1c4>)
 8004824:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004826:	4b09      	ldr	r3, [pc, #36]	; (800484c <HAL_RCC_ClockConfig+0x1c8>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4618      	mov	r0, r3
 800482c:	f7fd f966 	bl	8001afc <HAL_InitTick>

  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40023c00 	.word	0x40023c00
 8004840:	40023800 	.word	0x40023800
 8004844:	0800ae84 	.word	0x0800ae84
 8004848:	20000000 	.word	0x20000000
 800484c:	20000044 	.word	0x20000044

08004850 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004850:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004854:	b090      	sub	sp, #64	; 0x40
 8004856:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004858:	2300      	movs	r3, #0
 800485a:	637b      	str	r3, [r7, #52]	; 0x34
 800485c:	2300      	movs	r3, #0
 800485e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004860:	2300      	movs	r3, #0
 8004862:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004864:	2300      	movs	r3, #0
 8004866:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004868:	4b59      	ldr	r3, [pc, #356]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f003 030c 	and.w	r3, r3, #12
 8004870:	2b08      	cmp	r3, #8
 8004872:	d00d      	beq.n	8004890 <HAL_RCC_GetSysClockFreq+0x40>
 8004874:	2b08      	cmp	r3, #8
 8004876:	f200 80a2 	bhi.w	80049be <HAL_RCC_GetSysClockFreq+0x16e>
 800487a:	2b00      	cmp	r3, #0
 800487c:	d002      	beq.n	8004884 <HAL_RCC_GetSysClockFreq+0x34>
 800487e:	2b04      	cmp	r3, #4
 8004880:	d003      	beq.n	800488a <HAL_RCC_GetSysClockFreq+0x3a>
 8004882:	e09c      	b.n	80049be <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004884:	4b53      	ldr	r3, [pc, #332]	; (80049d4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004886:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004888:	e09c      	b.n	80049c4 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800488a:	4b53      	ldr	r3, [pc, #332]	; (80049d8 <HAL_RCC_GetSysClockFreq+0x188>)
 800488c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800488e:	e099      	b.n	80049c4 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004890:	4b4f      	ldr	r3, [pc, #316]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004898:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800489a:	4b4d      	ldr	r3, [pc, #308]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d027      	beq.n	80048f6 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048a6:	4b4a      	ldr	r3, [pc, #296]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	099b      	lsrs	r3, r3, #6
 80048ac:	2200      	movs	r2, #0
 80048ae:	623b      	str	r3, [r7, #32]
 80048b0:	627a      	str	r2, [r7, #36]	; 0x24
 80048b2:	6a3b      	ldr	r3, [r7, #32]
 80048b4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80048b8:	2100      	movs	r1, #0
 80048ba:	4b47      	ldr	r3, [pc, #284]	; (80049d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80048bc:	fb03 f201 	mul.w	r2, r3, r1
 80048c0:	2300      	movs	r3, #0
 80048c2:	fb00 f303 	mul.w	r3, r0, r3
 80048c6:	4413      	add	r3, r2
 80048c8:	4a43      	ldr	r2, [pc, #268]	; (80049d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80048ca:	fba0 2102 	umull	r2, r1, r0, r2
 80048ce:	62f9      	str	r1, [r7, #44]	; 0x2c
 80048d0:	62ba      	str	r2, [r7, #40]	; 0x28
 80048d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048d4:	4413      	add	r3, r2
 80048d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048da:	2200      	movs	r2, #0
 80048dc:	61bb      	str	r3, [r7, #24]
 80048de:	61fa      	str	r2, [r7, #28]
 80048e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048e4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80048e8:	f7fb fcc2 	bl	8000270 <__aeabi_uldivmod>
 80048ec:	4602      	mov	r2, r0
 80048ee:	460b      	mov	r3, r1
 80048f0:	4613      	mov	r3, r2
 80048f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048f4:	e055      	b.n	80049a2 <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048f6:	4b36      	ldr	r3, [pc, #216]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	099b      	lsrs	r3, r3, #6
 80048fc:	2200      	movs	r2, #0
 80048fe:	613b      	str	r3, [r7, #16]
 8004900:	617a      	str	r2, [r7, #20]
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004908:	f04f 0b00 	mov.w	fp, #0
 800490c:	4652      	mov	r2, sl
 800490e:	465b      	mov	r3, fp
 8004910:	f04f 0000 	mov.w	r0, #0
 8004914:	f04f 0100 	mov.w	r1, #0
 8004918:	0159      	lsls	r1, r3, #5
 800491a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800491e:	0150      	lsls	r0, r2, #5
 8004920:	4602      	mov	r2, r0
 8004922:	460b      	mov	r3, r1
 8004924:	ebb2 080a 	subs.w	r8, r2, sl
 8004928:	eb63 090b 	sbc.w	r9, r3, fp
 800492c:	f04f 0200 	mov.w	r2, #0
 8004930:	f04f 0300 	mov.w	r3, #0
 8004934:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004938:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800493c:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004940:	ebb2 0408 	subs.w	r4, r2, r8
 8004944:	eb63 0509 	sbc.w	r5, r3, r9
 8004948:	f04f 0200 	mov.w	r2, #0
 800494c:	f04f 0300 	mov.w	r3, #0
 8004950:	00eb      	lsls	r3, r5, #3
 8004952:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004956:	00e2      	lsls	r2, r4, #3
 8004958:	4614      	mov	r4, r2
 800495a:	461d      	mov	r5, r3
 800495c:	eb14 030a 	adds.w	r3, r4, sl
 8004960:	603b      	str	r3, [r7, #0]
 8004962:	eb45 030b 	adc.w	r3, r5, fp
 8004966:	607b      	str	r3, [r7, #4]
 8004968:	f04f 0200 	mov.w	r2, #0
 800496c:	f04f 0300 	mov.w	r3, #0
 8004970:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004974:	4629      	mov	r1, r5
 8004976:	028b      	lsls	r3, r1, #10
 8004978:	4620      	mov	r0, r4
 800497a:	4629      	mov	r1, r5
 800497c:	4604      	mov	r4, r0
 800497e:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8004982:	4601      	mov	r1, r0
 8004984:	028a      	lsls	r2, r1, #10
 8004986:	4610      	mov	r0, r2
 8004988:	4619      	mov	r1, r3
 800498a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800498c:	2200      	movs	r2, #0
 800498e:	60bb      	str	r3, [r7, #8]
 8004990:	60fa      	str	r2, [r7, #12]
 8004992:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004996:	f7fb fc6b 	bl	8000270 <__aeabi_uldivmod>
 800499a:	4602      	mov	r2, r0
 800499c:	460b      	mov	r3, r1
 800499e:	4613      	mov	r3, r2
 80049a0:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80049a2:	4b0b      	ldr	r3, [pc, #44]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	0c1b      	lsrs	r3, r3, #16
 80049a8:	f003 0303 	and.w	r3, r3, #3
 80049ac:	3301      	adds	r3, #1
 80049ae:	005b      	lsls	r3, r3, #1
 80049b0:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80049b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80049b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ba:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80049bc:	e002      	b.n	80049c4 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049be:	4b05      	ldr	r3, [pc, #20]	; (80049d4 <HAL_RCC_GetSysClockFreq+0x184>)
 80049c0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80049c2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3740      	adds	r7, #64	; 0x40
 80049ca:	46bd      	mov	sp, r7
 80049cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049d0:	40023800 	.word	0x40023800
 80049d4:	00f42400 	.word	0x00f42400
 80049d8:	017d7840 	.word	0x017d7840

080049dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049dc:	b480      	push	{r7}
 80049de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049e0:	4b02      	ldr	r3, [pc, #8]	; (80049ec <HAL_RCC_GetHCLKFreq+0x10>)
 80049e2:	681b      	ldr	r3, [r3, #0]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bc80      	pop	{r7}
 80049ea:	4770      	bx	lr
 80049ec:	20000000 	.word	0x20000000

080049f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80049f4:	f7ff fff2 	bl	80049dc <HAL_RCC_GetHCLKFreq>
 80049f8:	4602      	mov	r2, r0
 80049fa:	4b05      	ldr	r3, [pc, #20]	; (8004a10 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	0a9b      	lsrs	r3, r3, #10
 8004a00:	f003 0307 	and.w	r3, r3, #7
 8004a04:	4903      	ldr	r1, [pc, #12]	; (8004a14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a06:	5ccb      	ldrb	r3, [r1, r3]
 8004a08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	40023800 	.word	0x40023800
 8004a14:	0800ae94 	.word	0x0800ae94

08004a18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004a1c:	f7ff ffde 	bl	80049dc <HAL_RCC_GetHCLKFreq>
 8004a20:	4602      	mov	r2, r0
 8004a22:	4b05      	ldr	r3, [pc, #20]	; (8004a38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	0b5b      	lsrs	r3, r3, #13
 8004a28:	f003 0307 	and.w	r3, r3, #7
 8004a2c:	4903      	ldr	r1, [pc, #12]	; (8004a3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a2e:	5ccb      	ldrb	r3, [r1, r3]
 8004a30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	bd80      	pop	{r7, pc}
 8004a38:	40023800 	.word	0x40023800
 8004a3c:	0800ae94 	.word	0x0800ae94

08004a40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b082      	sub	sp, #8
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d101      	bne.n	8004a52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e03f      	b.n	8004ad2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d106      	bne.n	8004a6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f7fc fe30 	bl	80016cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2224      	movs	r2, #36	; 0x24
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68da      	ldr	r2, [r3, #12]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 ffff 	bl	8005a88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	691a      	ldr	r2, [r3, #16]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	695a      	ldr	r2, [r3, #20]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004aa8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68da      	ldr	r2, [r3, #12]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ab8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2220      	movs	r2, #32
 8004acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004ad0:	2300      	movs	r3, #0
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3708      	adds	r7, #8
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}

08004ada <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8004ada:	b580      	push	{r7, lr}
 8004adc:	b082      	sub	sp, #8
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d101      	bne.n	8004aec <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e021      	b.n	8004b30 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2224      	movs	r2, #36	; 0x24
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	68da      	ldr	r2, [r3, #12]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b02:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f7fc ff63 	bl	80019d0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3708      	adds	r7, #8
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b08a      	sub	sp, #40	; 0x28
 8004b3c:	af02      	add	r7, sp, #8
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	603b      	str	r3, [r7, #0]
 8004b44:	4613      	mov	r3, r2
 8004b46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b20      	cmp	r3, #32
 8004b56:	d17c      	bne.n	8004c52 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d002      	beq.n	8004b64 <HAL_UART_Transmit+0x2c>
 8004b5e:	88fb      	ldrh	r3, [r7, #6]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d101      	bne.n	8004b68 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e075      	b.n	8004c54 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d101      	bne.n	8004b76 <HAL_UART_Transmit+0x3e>
 8004b72:	2302      	movs	r3, #2
 8004b74:	e06e      	b.n	8004c54 <HAL_UART_Transmit+0x11c>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2221      	movs	r2, #33	; 0x21
 8004b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b8c:	f7fc fff8 	bl	8001b80 <HAL_GetTick>
 8004b90:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	88fa      	ldrh	r2, [r7, #6]
 8004b96:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	88fa      	ldrh	r2, [r7, #6]
 8004b9c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ba6:	d108      	bne.n	8004bba <HAL_UART_Transmit+0x82>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	691b      	ldr	r3, [r3, #16]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d104      	bne.n	8004bba <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	61bb      	str	r3, [r7, #24]
 8004bb8:	e003      	b.n	8004bc2 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004bca:	e02a      	b.n	8004c22 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	9300      	str	r3, [sp, #0]
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	2180      	movs	r1, #128	; 0x80
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f000 fc4c 	bl	8005474 <UART_WaitOnFlagUntilTimeout>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d001      	beq.n	8004be6 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e036      	b.n	8004c54 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004be6:	69fb      	ldr	r3, [r7, #28]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d10b      	bne.n	8004c04 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	881b      	ldrh	r3, [r3, #0]
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bfa:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	3302      	adds	r3, #2
 8004c00:	61bb      	str	r3, [r7, #24]
 8004c02:	e007      	b.n	8004c14 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	781a      	ldrb	r2, [r3, #0]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004c0e:	69fb      	ldr	r3, [r7, #28]
 8004c10:	3301      	adds	r3, #1
 8004c12:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1cf      	bne.n	8004bcc <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	9300      	str	r3, [sp, #0]
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	2200      	movs	r2, #0
 8004c34:	2140      	movs	r1, #64	; 0x40
 8004c36:	68f8      	ldr	r0, [r7, #12]
 8004c38:	f000 fc1c 	bl	8005474 <UART_WaitOnFlagUntilTimeout>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d001      	beq.n	8004c46 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e006      	b.n	8004c54 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2220      	movs	r2, #32
 8004c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	e000      	b.n	8004c54 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004c52:	2302      	movs	r3, #2
  }
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3720      	adds	r7, #32
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	4613      	mov	r3, r2
 8004c68:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	2b20      	cmp	r3, #32
 8004c74:	d11d      	bne.n	8004cb2 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d002      	beq.n	8004c82 <HAL_UART_Receive_IT+0x26>
 8004c7c:	88fb      	ldrh	r3, [r7, #6]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e016      	b.n	8004cb4 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d101      	bne.n	8004c94 <HAL_UART_Receive_IT+0x38>
 8004c90:	2302      	movs	r3, #2
 8004c92:	e00f      	b.n	8004cb4 <HAL_UART_Receive_IT+0x58>
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004ca2:	88fb      	ldrh	r3, [r7, #6]
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	68b9      	ldr	r1, [r7, #8]
 8004ca8:	68f8      	ldr	r0, [r7, #12]
 8004caa:	f000 fc51 	bl	8005550 <UART_Start_Receive_IT>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	e000      	b.n	8004cb4 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004cb2:	2302      	movs	r3, #2
  }
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3710      	adds	r7, #16
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	4613      	mov	r3, r2
 8004cc8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	2b20      	cmp	r3, #32
 8004cd4:	d11d      	bne.n	8004d12 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d002      	beq.n	8004ce2 <HAL_UART_Receive_DMA+0x26>
 8004cdc:	88fb      	ldrh	r3, [r7, #6]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d101      	bne.n	8004ce6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e016      	b.n	8004d14 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d101      	bne.n	8004cf4 <HAL_UART_Receive_DMA+0x38>
 8004cf0:	2302      	movs	r3, #2
 8004cf2:	e00f      	b.n	8004d14 <HAL_UART_Receive_DMA+0x58>
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004d02:	88fb      	ldrh	r3, [r7, #6]
 8004d04:	461a      	mov	r2, r3
 8004d06:	68b9      	ldr	r1, [r7, #8]
 8004d08:	68f8      	ldr	r0, [r7, #12]
 8004d0a:	f000 fc5f 	bl	80055cc <UART_Start_Receive_DMA>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	e000      	b.n	8004d14 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004d12:	2302      	movs	r3, #2
  }
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3710      	adds	r7, #16
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b0ba      	sub	sp, #232	; 0xe8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004d42:	2300      	movs	r3, #0
 8004d44:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d52:	f003 030f 	and.w	r3, r3, #15
 8004d56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004d5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d10f      	bne.n	8004d82 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d66:	f003 0320 	and.w	r3, r3, #32
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d009      	beq.n	8004d82 <HAL_UART_IRQHandler+0x66>
 8004d6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d72:	f003 0320 	and.w	r3, r3, #32
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d003      	beq.n	8004d82 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 fdc8 	bl	8005910 <UART_Receive_IT>
      return;
 8004d80:	e256      	b.n	8005230 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004d82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	f000 80de 	beq.w	8004f48 <HAL_UART_IRQHandler+0x22c>
 8004d8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d90:	f003 0301 	and.w	r3, r3, #1
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d106      	bne.n	8004da6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d9c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	f000 80d1 	beq.w	8004f48 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004daa:	f003 0301 	and.w	r3, r3, #1
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00b      	beq.n	8004dca <HAL_UART_IRQHandler+0xae>
 8004db2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d005      	beq.n	8004dca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc2:	f043 0201 	orr.w	r2, r3, #1
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dce:	f003 0304 	and.w	r3, r3, #4
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00b      	beq.n	8004dee <HAL_UART_IRQHandler+0xd2>
 8004dd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004dda:	f003 0301 	and.w	r3, r3, #1
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d005      	beq.n	8004dee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de6:	f043 0202 	orr.w	r2, r3, #2
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00b      	beq.n	8004e12 <HAL_UART_IRQHandler+0xf6>
 8004dfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004dfe:	f003 0301 	and.w	r3, r3, #1
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d005      	beq.n	8004e12 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0a:	f043 0204 	orr.w	r2, r3, #4
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e16:	f003 0308 	and.w	r3, r3, #8
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d011      	beq.n	8004e42 <HAL_UART_IRQHandler+0x126>
 8004e1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e22:	f003 0320 	and.w	r3, r3, #32
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d105      	bne.n	8004e36 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004e2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d005      	beq.n	8004e42 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	f043 0208 	orr.w	r2, r3, #8
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	f000 81ed 	beq.w	8005226 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e50:	f003 0320 	and.w	r3, r3, #32
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d008      	beq.n	8004e6a <HAL_UART_IRQHandler+0x14e>
 8004e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e5c:	f003 0320 	and.w	r3, r3, #32
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d002      	beq.n	8004e6a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 fd53 	bl	8005910 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	695b      	ldr	r3, [r3, #20]
 8004e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e74:	2b40      	cmp	r3, #64	; 0x40
 8004e76:	bf0c      	ite	eq
 8004e78:	2301      	moveq	r3, #1
 8004e7a:	2300      	movne	r3, #0
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e86:	f003 0308 	and.w	r3, r3, #8
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d103      	bne.n	8004e96 <HAL_UART_IRQHandler+0x17a>
 8004e8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d04f      	beq.n	8004f36 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 fc5d 	bl	8005756 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	695b      	ldr	r3, [r3, #20]
 8004ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ea6:	2b40      	cmp	r3, #64	; 0x40
 8004ea8:	d141      	bne.n	8004f2e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	3314      	adds	r3, #20
 8004eb0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eb4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004eb8:	e853 3f00 	ldrex	r3, [r3]
 8004ebc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004ec0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004ec4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ec8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	3314      	adds	r3, #20
 8004ed2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004ed6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004eda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ede:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004ee2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004ee6:	e841 2300 	strex	r3, r2, [r1]
 8004eea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004eee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1d9      	bne.n	8004eaa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d013      	beq.n	8004f26 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f02:	4a7d      	ldr	r2, [pc, #500]	; (80050f8 <HAL_UART_IRQHandler+0x3dc>)
 8004f04:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f7fd f97a 	bl	8002204 <HAL_DMA_Abort_IT>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d016      	beq.n	8004f44 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f20:	4610      	mov	r0, r2
 8004f22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f24:	e00e      	b.n	8004f44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 f998 	bl	800525c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f2c:	e00a      	b.n	8004f44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 f994 	bl	800525c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f34:	e006      	b.n	8004f44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 f990 	bl	800525c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004f42:	e170      	b.n	8005226 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f44:	bf00      	nop
    return;
 8004f46:	e16e      	b.n	8005226 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	f040 814a 	bne.w	80051e6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f56:	f003 0310 	and.w	r3, r3, #16
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	f000 8143 	beq.w	80051e6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004f60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f64:	f003 0310 	and.w	r3, r3, #16
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f000 813c 	beq.w	80051e6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f6e:	2300      	movs	r3, #0
 8004f70:	60bb      	str	r3, [r7, #8]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	60bb      	str	r3, [r7, #8]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	60bb      	str	r3, [r7, #8]
 8004f82:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	695b      	ldr	r3, [r3, #20]
 8004f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f8e:	2b40      	cmp	r3, #64	; 0x40
 8004f90:	f040 80b4 	bne.w	80050fc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004fa0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	f000 8140 	beq.w	800522a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004fae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	f080 8139 	bcs.w	800522a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004fbe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc4:	69db      	ldr	r3, [r3, #28]
 8004fc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fca:	f000 8088 	beq.w	80050de <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	330c      	adds	r3, #12
 8004fd4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004fdc:	e853 3f00 	ldrex	r3, [r3]
 8004fe0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004fe4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004fe8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	330c      	adds	r3, #12
 8004ff6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004ffa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004ffe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005002:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005006:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800500a:	e841 2300 	strex	r3, r2, [r1]
 800500e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005012:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1d9      	bne.n	8004fce <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	3314      	adds	r3, #20
 8005020:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005022:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005024:	e853 3f00 	ldrex	r3, [r3]
 8005028:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800502a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800502c:	f023 0301 	bic.w	r3, r3, #1
 8005030:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	3314      	adds	r3, #20
 800503a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800503e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005042:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005044:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005046:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800504a:	e841 2300 	strex	r3, r2, [r1]
 800504e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005050:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005052:	2b00      	cmp	r3, #0
 8005054:	d1e1      	bne.n	800501a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	3314      	adds	r3, #20
 800505c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005060:	e853 3f00 	ldrex	r3, [r3]
 8005064:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005066:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005068:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800506c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	3314      	adds	r3, #20
 8005076:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800507a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800507c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005080:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005082:	e841 2300 	strex	r3, r2, [r1]
 8005086:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005088:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800508a:	2b00      	cmp	r3, #0
 800508c:	d1e3      	bne.n	8005056 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2220      	movs	r2, #32
 8005092:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	330c      	adds	r3, #12
 80050a2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050a6:	e853 3f00 	ldrex	r3, [r3]
 80050aa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80050ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80050ae:	f023 0310 	bic.w	r3, r3, #16
 80050b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	330c      	adds	r3, #12
 80050bc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80050c0:	65ba      	str	r2, [r7, #88]	; 0x58
 80050c2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80050c6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80050c8:	e841 2300 	strex	r3, r2, [r1]
 80050cc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80050ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d1e3      	bne.n	800509c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d8:	4618      	mov	r0, r3
 80050da:	f7fd f823 	bl	8002124 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	b29b      	uxth	r3, r3
 80050ec:	4619      	mov	r1, r3
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 f8bd 	bl	800526e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80050f4:	e099      	b.n	800522a <HAL_UART_IRQHandler+0x50e>
 80050f6:	bf00      	nop
 80050f8:	0800581b 	.word	0x0800581b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005104:	b29b      	uxth	r3, r3
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005110:	b29b      	uxth	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	f000 808b 	beq.w	800522e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005118:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800511c:	2b00      	cmp	r3, #0
 800511e:	f000 8086 	beq.w	800522e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	330c      	adds	r3, #12
 8005128:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800512a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800512c:	e853 3f00 	ldrex	r3, [r3]
 8005130:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005134:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005138:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	330c      	adds	r3, #12
 8005142:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005146:	647a      	str	r2, [r7, #68]	; 0x44
 8005148:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800514a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800514c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800514e:	e841 2300 	strex	r3, r2, [r1]
 8005152:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1e3      	bne.n	8005122 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	3314      	adds	r3, #20
 8005160:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005164:	e853 3f00 	ldrex	r3, [r3]
 8005168:	623b      	str	r3, [r7, #32]
   return(result);
 800516a:	6a3b      	ldr	r3, [r7, #32]
 800516c:	f023 0301 	bic.w	r3, r3, #1
 8005170:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	3314      	adds	r3, #20
 800517a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800517e:	633a      	str	r2, [r7, #48]	; 0x30
 8005180:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005182:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005184:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005186:	e841 2300 	strex	r3, r2, [r1]
 800518a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800518c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1e3      	bne.n	800515a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2220      	movs	r2, #32
 8005196:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	330c      	adds	r3, #12
 80051a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	e853 3f00 	ldrex	r3, [r3]
 80051ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f023 0310 	bic.w	r3, r3, #16
 80051b6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	330c      	adds	r3, #12
 80051c0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80051c4:	61fa      	str	r2, [r7, #28]
 80051c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c8:	69b9      	ldr	r1, [r7, #24]
 80051ca:	69fa      	ldr	r2, [r7, #28]
 80051cc:	e841 2300 	strex	r3, r2, [r1]
 80051d0:	617b      	str	r3, [r7, #20]
   return(result);
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d1e3      	bne.n	80051a0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80051d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80051dc:	4619      	mov	r1, r3
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 f845 	bl	800526e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80051e4:	e023      	b.n	800522e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80051e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d009      	beq.n	8005206 <HAL_UART_IRQHandler+0x4ea>
 80051f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d003      	beq.n	8005206 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 fb1f 	bl	8005842 <UART_Transmit_IT>
    return;
 8005204:	e014      	b.n	8005230 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800520a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00e      	beq.n	8005230 <HAL_UART_IRQHandler+0x514>
 8005212:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800521a:	2b00      	cmp	r3, #0
 800521c:	d008      	beq.n	8005230 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 fb5e 	bl	80058e0 <UART_EndTransmit_IT>
    return;
 8005224:	e004      	b.n	8005230 <HAL_UART_IRQHandler+0x514>
    return;
 8005226:	bf00      	nop
 8005228:	e002      	b.n	8005230 <HAL_UART_IRQHandler+0x514>
      return;
 800522a:	bf00      	nop
 800522c:	e000      	b.n	8005230 <HAL_UART_IRQHandler+0x514>
      return;
 800522e:	bf00      	nop
  }
}
 8005230:	37e8      	adds	r7, #232	; 0xe8
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop

08005238 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	bc80      	pop	{r7}
 8005248:	4770      	bx	lr

0800524a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800524a:	b480      	push	{r7}
 800524c:	b083      	sub	sp, #12
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005252:	bf00      	nop
 8005254:	370c      	adds	r7, #12
 8005256:	46bd      	mov	sp, r7
 8005258:	bc80      	pop	{r7}
 800525a:	4770      	bx	lr

0800525c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005264:	bf00      	nop
 8005266:	370c      	adds	r7, #12
 8005268:	46bd      	mov	sp, r7
 800526a:	bc80      	pop	{r7}
 800526c:	4770      	bx	lr

0800526e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800526e:	b480      	push	{r7}
 8005270:	b083      	sub	sp, #12
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
 8005276:	460b      	mov	r3, r1
 8005278:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800527a:	bf00      	nop
 800527c:	370c      	adds	r7, #12
 800527e:	46bd      	mov	sp, r7
 8005280:	bc80      	pop	{r7}
 8005282:	4770      	bx	lr

08005284 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b09c      	sub	sp, #112	; 0x70
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005290:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800529c:	2b00      	cmp	r3, #0
 800529e:	d172      	bne.n	8005386 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80052a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052a2:	2200      	movs	r2, #0
 80052a4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	330c      	adds	r3, #12
 80052ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052b0:	e853 3f00 	ldrex	r3, [r3]
 80052b4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80052b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052bc:	66bb      	str	r3, [r7, #104]	; 0x68
 80052be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	330c      	adds	r3, #12
 80052c4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80052c6:	65ba      	str	r2, [r7, #88]	; 0x58
 80052c8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80052cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80052ce:	e841 2300 	strex	r3, r2, [r1]
 80052d2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80052d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1e5      	bne.n	80052a6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	3314      	adds	r3, #20
 80052e0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052e4:	e853 3f00 	ldrex	r3, [r3]
 80052e8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80052ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ec:	f023 0301 	bic.w	r3, r3, #1
 80052f0:	667b      	str	r3, [r7, #100]	; 0x64
 80052f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	3314      	adds	r3, #20
 80052f8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80052fa:	647a      	str	r2, [r7, #68]	; 0x44
 80052fc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052fe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005300:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005302:	e841 2300 	strex	r3, r2, [r1]
 8005306:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005308:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1e5      	bne.n	80052da <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800530e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	3314      	adds	r3, #20
 8005314:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005318:	e853 3f00 	ldrex	r3, [r3]
 800531c:	623b      	str	r3, [r7, #32]
   return(result);
 800531e:	6a3b      	ldr	r3, [r7, #32]
 8005320:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005324:	663b      	str	r3, [r7, #96]	; 0x60
 8005326:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	3314      	adds	r3, #20
 800532c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800532e:	633a      	str	r2, [r7, #48]	; 0x30
 8005330:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005332:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005334:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005336:	e841 2300 	strex	r3, r2, [r1]
 800533a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800533c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1e5      	bne.n	800530e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005342:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005344:	2220      	movs	r2, #32
 8005346:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800534a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800534c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800534e:	2b01      	cmp	r3, #1
 8005350:	d119      	bne.n	8005386 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005352:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	330c      	adds	r3, #12
 8005358:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	e853 3f00 	ldrex	r3, [r3]
 8005360:	60fb      	str	r3, [r7, #12]
   return(result);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	f023 0310 	bic.w	r3, r3, #16
 8005368:	65fb      	str	r3, [r7, #92]	; 0x5c
 800536a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	330c      	adds	r3, #12
 8005370:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005372:	61fa      	str	r2, [r7, #28]
 8005374:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005376:	69b9      	ldr	r1, [r7, #24]
 8005378:	69fa      	ldr	r2, [r7, #28]
 800537a:	e841 2300 	strex	r3, r2, [r1]
 800537e:	617b      	str	r3, [r7, #20]
   return(result);
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1e5      	bne.n	8005352 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005386:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800538a:	2b01      	cmp	r3, #1
 800538c:	d106      	bne.n	800539c <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800538e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005390:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005392:	4619      	mov	r1, r3
 8005394:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005396:	f7ff ff6a 	bl	800526e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800539a:	e002      	b.n	80053a2 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800539c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800539e:	f7fc f973 	bl	8001688 <HAL_UART_RxCpltCallback>
}
 80053a2:	bf00      	nop
 80053a4:	3770      	adds	r7, #112	; 0x70
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}

080053aa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80053aa:	b580      	push	{r7, lr}
 80053ac:	b084      	sub	sp, #16
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d108      	bne.n	80053d2 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80053c4:	085b      	lsrs	r3, r3, #1
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	4619      	mov	r1, r3
 80053ca:	68f8      	ldr	r0, [r7, #12]
 80053cc:	f7ff ff4f 	bl	800526e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80053d0:	e002      	b.n	80053d8 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f7ff ff39 	bl	800524a <HAL_UART_RxHalfCpltCallback>
}
 80053d8:	bf00      	nop
 80053da:	3710      	adds	r7, #16
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}

080053e0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80053e8:	2300      	movs	r3, #0
 80053ea:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053f0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	695b      	ldr	r3, [r3, #20]
 80053f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053fc:	2b80      	cmp	r3, #128	; 0x80
 80053fe:	bf0c      	ite	eq
 8005400:	2301      	moveq	r3, #1
 8005402:	2300      	movne	r3, #0
 8005404:	b2db      	uxtb	r3, r3
 8005406:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800540e:	b2db      	uxtb	r3, r3
 8005410:	2b21      	cmp	r3, #33	; 0x21
 8005412:	d108      	bne.n	8005426 <UART_DMAError+0x46>
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d005      	beq.n	8005426 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	2200      	movs	r2, #0
 800541e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005420:	68b8      	ldr	r0, [r7, #8]
 8005422:	f000 f971 	bl	8005708 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	695b      	ldr	r3, [r3, #20]
 800542c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005430:	2b40      	cmp	r3, #64	; 0x40
 8005432:	bf0c      	ite	eq
 8005434:	2301      	moveq	r3, #1
 8005436:	2300      	movne	r3, #0
 8005438:	b2db      	uxtb	r3, r3
 800543a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005442:	b2db      	uxtb	r3, r3
 8005444:	2b22      	cmp	r3, #34	; 0x22
 8005446:	d108      	bne.n	800545a <UART_DMAError+0x7a>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d005      	beq.n	800545a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	2200      	movs	r2, #0
 8005452:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005454:	68b8      	ldr	r0, [r7, #8]
 8005456:	f000 f97e 	bl	8005756 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	f043 0210 	orr.w	r2, r3, #16
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005466:	68b8      	ldr	r0, [r7, #8]
 8005468:	f7ff fef8 	bl	800525c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800546c:	bf00      	nop
 800546e:	3710      	adds	r7, #16
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b090      	sub	sp, #64	; 0x40
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	603b      	str	r3, [r7, #0]
 8005480:	4613      	mov	r3, r2
 8005482:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005484:	e050      	b.n	8005528 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005486:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800548c:	d04c      	beq.n	8005528 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800548e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005490:	2b00      	cmp	r3, #0
 8005492:	d007      	beq.n	80054a4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005494:	f7fc fb74 	bl	8001b80 <HAL_GetTick>
 8005498:	4602      	mov	r2, r0
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	1ad3      	subs	r3, r2, r3
 800549e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d241      	bcs.n	8005528 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	330c      	adds	r3, #12
 80054aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ae:	e853 3f00 	ldrex	r3, [r3]
 80054b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80054ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	330c      	adds	r3, #12
 80054c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80054c4:	637a      	str	r2, [r7, #52]	; 0x34
 80054c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80054ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80054cc:	e841 2300 	strex	r3, r2, [r1]
 80054d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80054d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1e5      	bne.n	80054a4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	3314      	adds	r3, #20
 80054de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	e853 3f00 	ldrex	r3, [r3]
 80054e6:	613b      	str	r3, [r7, #16]
   return(result);
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	f023 0301 	bic.w	r3, r3, #1
 80054ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	3314      	adds	r3, #20
 80054f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80054f8:	623a      	str	r2, [r7, #32]
 80054fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fc:	69f9      	ldr	r1, [r7, #28]
 80054fe:	6a3a      	ldr	r2, [r7, #32]
 8005500:	e841 2300 	strex	r3, r2, [r1]
 8005504:	61bb      	str	r3, [r7, #24]
   return(result);
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d1e5      	bne.n	80054d8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2220      	movs	r2, #32
 8005510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2220      	movs	r2, #32
 8005518:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e00f      	b.n	8005548 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	4013      	ands	r3, r2
 8005532:	68ba      	ldr	r2, [r7, #8]
 8005534:	429a      	cmp	r2, r3
 8005536:	bf0c      	ite	eq
 8005538:	2301      	moveq	r3, #1
 800553a:	2300      	movne	r3, #0
 800553c:	b2db      	uxtb	r3, r3
 800553e:	461a      	mov	r2, r3
 8005540:	79fb      	ldrb	r3, [r7, #7]
 8005542:	429a      	cmp	r2, r3
 8005544:	d09f      	beq.n	8005486 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005546:	2300      	movs	r3, #0
}
 8005548:	4618      	mov	r0, r3
 800554a:	3740      	adds	r7, #64	; 0x40
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005550:	b480      	push	{r7}
 8005552:	b085      	sub	sp, #20
 8005554:	af00      	add	r7, sp, #0
 8005556:	60f8      	str	r0, [r7, #12]
 8005558:	60b9      	str	r1, [r7, #8]
 800555a:	4613      	mov	r3, r2
 800555c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	88fa      	ldrh	r2, [r7, #6]
 8005568:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	88fa      	ldrh	r2, [r7, #6]
 800556e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2200      	movs	r2, #0
 8005574:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2222      	movs	r2, #34	; 0x22
 800557a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d007      	beq.n	800559e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	68da      	ldr	r2, [r3, #12]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800559c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	695a      	ldr	r2, [r3, #20]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f042 0201 	orr.w	r2, r2, #1
 80055ac:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68da      	ldr	r2, [r3, #12]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f042 0220 	orr.w	r2, r2, #32
 80055bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80055be:	2300      	movs	r3, #0
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3714      	adds	r7, #20
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bc80      	pop	{r7}
 80055c8:	4770      	bx	lr
	...

080055cc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b098      	sub	sp, #96	; 0x60
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	4613      	mov	r3, r2
 80055d8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80055da:	68ba      	ldr	r2, [r7, #8]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	88fa      	ldrh	r2, [r7, #6]
 80055e4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2222      	movs	r2, #34	; 0x22
 80055f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f8:	4a40      	ldr	r2, [pc, #256]	; (80056fc <UART_Start_Receive_DMA+0x130>)
 80055fa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005600:	4a3f      	ldr	r2, [pc, #252]	; (8005700 <UART_Start_Receive_DMA+0x134>)
 8005602:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005608:	4a3e      	ldr	r2, [pc, #248]	; (8005704 <UART_Start_Receive_DMA+0x138>)
 800560a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005610:	2200      	movs	r2, #0
 8005612:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005614:	f107 0308 	add.w	r3, r7, #8
 8005618:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	3304      	adds	r3, #4
 8005624:	4619      	mov	r1, r3
 8005626:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	88fb      	ldrh	r3, [r7, #6]
 800562c:	f7fc fd22 	bl	8002074 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005630:	2300      	movs	r3, #0
 8005632:	613b      	str	r3, [r7, #16]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	613b      	str	r3, [r7, #16]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	613b      	str	r3, [r7, #16]
 8005644:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d019      	beq.n	800568a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	330c      	adds	r3, #12
 800565c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005660:	e853 3f00 	ldrex	r3, [r3]
 8005664:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005666:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005668:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800566c:	65bb      	str	r3, [r7, #88]	; 0x58
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	330c      	adds	r3, #12
 8005674:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005676:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005678:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800567c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800567e:	e841 2300 	strex	r3, r2, [r1]
 8005682:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005684:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1e5      	bne.n	8005656 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	3314      	adds	r3, #20
 8005690:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005694:	e853 3f00 	ldrex	r3, [r3]
 8005698:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800569a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800569c:	f043 0301 	orr.w	r3, r3, #1
 80056a0:	657b      	str	r3, [r7, #84]	; 0x54
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	3314      	adds	r3, #20
 80056a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80056aa:	63ba      	str	r2, [r7, #56]	; 0x38
 80056ac:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ae:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80056b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80056b2:	e841 2300 	strex	r3, r2, [r1]
 80056b6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80056b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d1e5      	bne.n	800568a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	3314      	adds	r3, #20
 80056c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	e853 3f00 	ldrex	r3, [r3]
 80056cc:	617b      	str	r3, [r7, #20]
   return(result);
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056d4:	653b      	str	r3, [r7, #80]	; 0x50
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	3314      	adds	r3, #20
 80056dc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80056de:	627a      	str	r2, [r7, #36]	; 0x24
 80056e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e2:	6a39      	ldr	r1, [r7, #32]
 80056e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056e6:	e841 2300 	strex	r3, r2, [r1]
 80056ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d1e5      	bne.n	80056be <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80056f2:	2300      	movs	r3, #0
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3760      	adds	r7, #96	; 0x60
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}
 80056fc:	08005285 	.word	0x08005285
 8005700:	080053ab 	.word	0x080053ab
 8005704:	080053e1 	.word	0x080053e1

08005708 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005708:	b480      	push	{r7}
 800570a:	b089      	sub	sp, #36	; 0x24
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	330c      	adds	r3, #12
 8005716:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	e853 3f00 	ldrex	r3, [r3]
 800571e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005726:	61fb      	str	r3, [r7, #28]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	330c      	adds	r3, #12
 800572e:	69fa      	ldr	r2, [r7, #28]
 8005730:	61ba      	str	r2, [r7, #24]
 8005732:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005734:	6979      	ldr	r1, [r7, #20]
 8005736:	69ba      	ldr	r2, [r7, #24]
 8005738:	e841 2300 	strex	r3, r2, [r1]
 800573c:	613b      	str	r3, [r7, #16]
   return(result);
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d1e5      	bne.n	8005710 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2220      	movs	r2, #32
 8005748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800574c:	bf00      	nop
 800574e:	3724      	adds	r7, #36	; 0x24
 8005750:	46bd      	mov	sp, r7
 8005752:	bc80      	pop	{r7}
 8005754:	4770      	bx	lr

08005756 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005756:	b480      	push	{r7}
 8005758:	b095      	sub	sp, #84	; 0x54
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	330c      	adds	r3, #12
 8005764:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005768:	e853 3f00 	ldrex	r3, [r3]
 800576c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800576e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005770:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005774:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	330c      	adds	r3, #12
 800577c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800577e:	643a      	str	r2, [r7, #64]	; 0x40
 8005780:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005782:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005784:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005786:	e841 2300 	strex	r3, r2, [r1]
 800578a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800578c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800578e:	2b00      	cmp	r3, #0
 8005790:	d1e5      	bne.n	800575e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	3314      	adds	r3, #20
 8005798:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800579a:	6a3b      	ldr	r3, [r7, #32]
 800579c:	e853 3f00 	ldrex	r3, [r3]
 80057a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	f023 0301 	bic.w	r3, r3, #1
 80057a8:	64bb      	str	r3, [r7, #72]	; 0x48
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	3314      	adds	r3, #20
 80057b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80057b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80057b4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057ba:	e841 2300 	strex	r3, r2, [r1]
 80057be:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80057c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1e5      	bne.n	8005792 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d119      	bne.n	8005802 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	330c      	adds	r3, #12
 80057d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	e853 3f00 	ldrex	r3, [r3]
 80057dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	f023 0310 	bic.w	r3, r3, #16
 80057e4:	647b      	str	r3, [r7, #68]	; 0x44
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	330c      	adds	r3, #12
 80057ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80057ee:	61ba      	str	r2, [r7, #24]
 80057f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f2:	6979      	ldr	r1, [r7, #20]
 80057f4:	69ba      	ldr	r2, [r7, #24]
 80057f6:	e841 2300 	strex	r3, r2, [r1]
 80057fa:	613b      	str	r3, [r7, #16]
   return(result);
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d1e5      	bne.n	80057ce <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2220      	movs	r2, #32
 8005806:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005810:	bf00      	nop
 8005812:	3754      	adds	r7, #84	; 0x54
 8005814:	46bd      	mov	sp, r7
 8005816:	bc80      	pop	{r7}
 8005818:	4770      	bx	lr

0800581a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b084      	sub	sp, #16
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005826:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2200      	movs	r2, #0
 8005832:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005834:	68f8      	ldr	r0, [r7, #12]
 8005836:	f7ff fd11 	bl	800525c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800583a:	bf00      	nop
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}

08005842 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005842:	b480      	push	{r7}
 8005844:	b085      	sub	sp, #20
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005850:	b2db      	uxtb	r3, r3
 8005852:	2b21      	cmp	r3, #33	; 0x21
 8005854:	d13e      	bne.n	80058d4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800585e:	d114      	bne.n	800588a <UART_Transmit_IT+0x48>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d110      	bne.n	800588a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6a1b      	ldr	r3, [r3, #32]
 800586c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	881b      	ldrh	r3, [r3, #0]
 8005872:	461a      	mov	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800587c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a1b      	ldr	r3, [r3, #32]
 8005882:	1c9a      	adds	r2, r3, #2
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	621a      	str	r2, [r3, #32]
 8005888:	e008      	b.n	800589c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	1c59      	adds	r1, r3, #1
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	6211      	str	r1, [r2, #32]
 8005894:	781a      	ldrb	r2, [r3, #0]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058a0:	b29b      	uxth	r3, r3
 80058a2:	3b01      	subs	r3, #1
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	4619      	mov	r1, r3
 80058aa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10f      	bne.n	80058d0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	68da      	ldr	r2, [r3, #12]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058be:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	68da      	ldr	r2, [r3, #12]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058ce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80058d0:	2300      	movs	r3, #0
 80058d2:	e000      	b.n	80058d6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80058d4:	2302      	movs	r3, #2
  }
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3714      	adds	r7, #20
 80058da:	46bd      	mov	sp, r7
 80058dc:	bc80      	pop	{r7}
 80058de:	4770      	bx	lr

080058e0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b082      	sub	sp, #8
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	68da      	ldr	r2, [r3, #12]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058f6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2220      	movs	r2, #32
 80058fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f7ff fc99 	bl	8005238 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	3708      	adds	r7, #8
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b08c      	sub	sp, #48	; 0x30
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800591e:	b2db      	uxtb	r3, r3
 8005920:	2b22      	cmp	r3, #34	; 0x22
 8005922:	f040 80ab 	bne.w	8005a7c <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800592e:	d117      	bne.n	8005960 <UART_Receive_IT+0x50>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	691b      	ldr	r3, [r3, #16]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d113      	bne.n	8005960 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005938:	2300      	movs	r3, #0
 800593a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005940:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	b29b      	uxth	r3, r3
 800594a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800594e:	b29a      	uxth	r2, r3
 8005950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005952:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005958:	1c9a      	adds	r2, r3, #2
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	629a      	str	r2, [r3, #40]	; 0x28
 800595e:	e026      	b.n	80059ae <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005964:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005966:	2300      	movs	r3, #0
 8005968:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005972:	d007      	beq.n	8005984 <UART_Receive_IT+0x74>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d10a      	bne.n	8005992 <UART_Receive_IT+0x82>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	691b      	ldr	r3, [r3, #16]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d106      	bne.n	8005992 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	b2da      	uxtb	r2, r3
 800598c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800598e:	701a      	strb	r2, [r3, #0]
 8005990:	e008      	b.n	80059a4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	b2db      	uxtb	r3, r3
 800599a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800599e:	b2da      	uxtb	r2, r3
 80059a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059a2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059a8:	1c5a      	adds	r2, r3, #1
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	3b01      	subs	r3, #1
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	4619      	mov	r1, r3
 80059bc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d15a      	bne.n	8005a78 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68da      	ldr	r2, [r3, #12]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f022 0220 	bic.w	r2, r2, #32
 80059d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68da      	ldr	r2, [r3, #12]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	695a      	ldr	r2, [r3, #20]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f022 0201 	bic.w	r2, r2, #1
 80059f0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2220      	movs	r2, #32
 80059f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d135      	bne.n	8005a6e <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	330c      	adds	r3, #12
 8005a0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	e853 3f00 	ldrex	r3, [r3]
 8005a16:	613b      	str	r3, [r7, #16]
   return(result);
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	f023 0310 	bic.w	r3, r3, #16
 8005a1e:	627b      	str	r3, [r7, #36]	; 0x24
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	330c      	adds	r3, #12
 8005a26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a28:	623a      	str	r2, [r7, #32]
 8005a2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2c:	69f9      	ldr	r1, [r7, #28]
 8005a2e:	6a3a      	ldr	r2, [r7, #32]
 8005a30:	e841 2300 	strex	r3, r2, [r1]
 8005a34:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1e5      	bne.n	8005a08 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f003 0310 	and.w	r3, r3, #16
 8005a46:	2b10      	cmp	r3, #16
 8005a48:	d10a      	bne.n	8005a60 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	60fb      	str	r3, [r7, #12]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	60fb      	str	r3, [r7, #12]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	60fb      	str	r3, [r7, #12]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a64:	4619      	mov	r1, r3
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f7ff fc01 	bl	800526e <HAL_UARTEx_RxEventCallback>
 8005a6c:	e002      	b.n	8005a74 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f7fb fe0a 	bl	8001688 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a74:	2300      	movs	r3, #0
 8005a76:	e002      	b.n	8005a7e <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	e000      	b.n	8005a7e <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005a7c:	2302      	movs	r3, #2
  }
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3730      	adds	r7, #48	; 0x30
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
	...

08005a88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a8c:	b0c0      	sub	sp, #256	; 0x100
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	691b      	ldr	r3, [r3, #16]
 8005a9c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aa4:	68d9      	ldr	r1, [r3, #12]
 8005aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	ea40 0301 	orr.w	r3, r0, r1
 8005ab0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ab6:	689a      	ldr	r2, [r3, #8]
 8005ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005abc:	691b      	ldr	r3, [r3, #16]
 8005abe:	431a      	orrs	r2, r3
 8005ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005acc:	69db      	ldr	r3, [r3, #28]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005ae0:	f021 010c 	bic.w	r1, r1, #12
 8005ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005aee:	430b      	orrs	r3, r1
 8005af0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	695b      	ldr	r3, [r3, #20]
 8005afa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005afe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b02:	6999      	ldr	r1, [r3, #24]
 8005b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	ea40 0301 	orr.w	r3, r0, r1
 8005b0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	4b91      	ldr	r3, [pc, #580]	; (8005d5c <UART_SetConfig+0x2d4>)
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d005      	beq.n	8005b28 <UART_SetConfig+0xa0>
 8005b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	4b8f      	ldr	r3, [pc, #572]	; (8005d60 <UART_SetConfig+0x2d8>)
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d104      	bne.n	8005b32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b28:	f7fe ff76 	bl	8004a18 <HAL_RCC_GetPCLK2Freq>
 8005b2c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005b30:	e003      	b.n	8005b3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b32:	f7fe ff5d 	bl	80049f0 <HAL_RCC_GetPCLK1Freq>
 8005b36:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b3e:	69db      	ldr	r3, [r3, #28]
 8005b40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b44:	f040 8110 	bne.w	8005d68 <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005b52:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005b56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005b5a:	4622      	mov	r2, r4
 8005b5c:	462b      	mov	r3, r5
 8005b5e:	1891      	adds	r1, r2, r2
 8005b60:	65b9      	str	r1, [r7, #88]	; 0x58
 8005b62:	415b      	adcs	r3, r3
 8005b64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005b66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	4629      	mov	r1, r5
 8005b6e:	4604      	mov	r4, r0
 8005b70:	eb12 0804 	adds.w	r8, r2, r4
 8005b74:	460c      	mov	r4, r1
 8005b76:	eb43 0904 	adc.w	r9, r3, r4
 8005b7a:	f04f 0200 	mov.w	r2, #0
 8005b7e:	f04f 0300 	mov.w	r3, #0
 8005b82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b8e:	4690      	mov	r8, r2
 8005b90:	4699      	mov	r9, r3
 8005b92:	4603      	mov	r3, r0
 8005b94:	eb18 0303 	adds.w	r3, r8, r3
 8005b98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	eb49 0303 	adc.w	r3, r9, r3
 8005ba2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005bb2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005bb6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005bba:	460b      	mov	r3, r1
 8005bbc:	18db      	adds	r3, r3, r3
 8005bbe:	653b      	str	r3, [r7, #80]	; 0x50
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	eb42 0303 	adc.w	r3, r2, r3
 8005bc6:	657b      	str	r3, [r7, #84]	; 0x54
 8005bc8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005bcc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005bd0:	f7fa fb4e 	bl	8000270 <__aeabi_uldivmod>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	4b62      	ldr	r3, [pc, #392]	; (8005d64 <UART_SetConfig+0x2dc>)
 8005bda:	fba3 2302 	umull	r2, r3, r3, r2
 8005bde:	095b      	lsrs	r3, r3, #5
 8005be0:	011c      	lsls	r4, r3, #4
 8005be2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005be6:	2200      	movs	r2, #0
 8005be8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005bec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005bf0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005bf4:	4642      	mov	r2, r8
 8005bf6:	464b      	mov	r3, r9
 8005bf8:	1891      	adds	r1, r2, r2
 8005bfa:	64b9      	str	r1, [r7, #72]	; 0x48
 8005bfc:	415b      	adcs	r3, r3
 8005bfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005c04:	4645      	mov	r5, r8
 8005c06:	eb12 0a05 	adds.w	sl, r2, r5
 8005c0a:	4640      	mov	r0, r8
 8005c0c:	4649      	mov	r1, r9
 8005c0e:	460d      	mov	r5, r1
 8005c10:	eb43 0b05 	adc.w	fp, r3, r5
 8005c14:	f04f 0200 	mov.w	r2, #0
 8005c18:	f04f 0300 	mov.w	r3, #0
 8005c1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c28:	4692      	mov	sl, r2
 8005c2a:	469b      	mov	fp, r3
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	eb1a 0303 	adds.w	r3, sl, r3
 8005c32:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005c36:	460b      	mov	r3, r1
 8005c38:	eb4b 0303 	adc.w	r3, fp, r3
 8005c3c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c4c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005c50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005c54:	460b      	mov	r3, r1
 8005c56:	18db      	adds	r3, r3, r3
 8005c58:	643b      	str	r3, [r7, #64]	; 0x40
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	eb42 0303 	adc.w	r3, r2, r3
 8005c60:	647b      	str	r3, [r7, #68]	; 0x44
 8005c62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005c66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005c6a:	f7fa fb01 	bl	8000270 <__aeabi_uldivmod>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	460b      	mov	r3, r1
 8005c72:	4611      	mov	r1, r2
 8005c74:	4b3b      	ldr	r3, [pc, #236]	; (8005d64 <UART_SetConfig+0x2dc>)
 8005c76:	fba3 2301 	umull	r2, r3, r3, r1
 8005c7a:	095b      	lsrs	r3, r3, #5
 8005c7c:	2264      	movs	r2, #100	; 0x64
 8005c7e:	fb02 f303 	mul.w	r3, r2, r3
 8005c82:	1acb      	subs	r3, r1, r3
 8005c84:	00db      	lsls	r3, r3, #3
 8005c86:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005c8a:	4b36      	ldr	r3, [pc, #216]	; (8005d64 <UART_SetConfig+0x2dc>)
 8005c8c:	fba3 2302 	umull	r2, r3, r3, r2
 8005c90:	095b      	lsrs	r3, r3, #5
 8005c92:	005b      	lsls	r3, r3, #1
 8005c94:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c98:	441c      	add	r4, r3
 8005c9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ca4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005ca8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005cac:	4642      	mov	r2, r8
 8005cae:	464b      	mov	r3, r9
 8005cb0:	1891      	adds	r1, r2, r2
 8005cb2:	63b9      	str	r1, [r7, #56]	; 0x38
 8005cb4:	415b      	adcs	r3, r3
 8005cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005cb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005cbc:	4641      	mov	r1, r8
 8005cbe:	1851      	adds	r1, r2, r1
 8005cc0:	6339      	str	r1, [r7, #48]	; 0x30
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	414b      	adcs	r3, r1
 8005cc6:	637b      	str	r3, [r7, #52]	; 0x34
 8005cc8:	f04f 0200 	mov.w	r2, #0
 8005ccc:	f04f 0300 	mov.w	r3, #0
 8005cd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005cd4:	4659      	mov	r1, fp
 8005cd6:	00cb      	lsls	r3, r1, #3
 8005cd8:	4655      	mov	r5, sl
 8005cda:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8005cde:	4651      	mov	r1, sl
 8005ce0:	00ca      	lsls	r2, r1, #3
 8005ce2:	4610      	mov	r0, r2
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	4642      	mov	r2, r8
 8005cea:	189b      	adds	r3, r3, r2
 8005cec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005cf0:	464b      	mov	r3, r9
 8005cf2:	460a      	mov	r2, r1
 8005cf4:	eb42 0303 	adc.w	r3, r2, r3
 8005cf8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005d08:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005d0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005d10:	460b      	mov	r3, r1
 8005d12:	18db      	adds	r3, r3, r3
 8005d14:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d16:	4613      	mov	r3, r2
 8005d18:	eb42 0303 	adc.w	r3, r2, r3
 8005d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005d22:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005d26:	f7fa faa3 	bl	8000270 <__aeabi_uldivmod>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	4b0d      	ldr	r3, [pc, #52]	; (8005d64 <UART_SetConfig+0x2dc>)
 8005d30:	fba3 1302 	umull	r1, r3, r3, r2
 8005d34:	095b      	lsrs	r3, r3, #5
 8005d36:	2164      	movs	r1, #100	; 0x64
 8005d38:	fb01 f303 	mul.w	r3, r1, r3
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	00db      	lsls	r3, r3, #3
 8005d40:	3332      	adds	r3, #50	; 0x32
 8005d42:	4a08      	ldr	r2, [pc, #32]	; (8005d64 <UART_SetConfig+0x2dc>)
 8005d44:	fba2 2303 	umull	r2, r3, r2, r3
 8005d48:	095b      	lsrs	r3, r3, #5
 8005d4a:	f003 0207 	and.w	r2, r3, #7
 8005d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4422      	add	r2, r4
 8005d56:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d58:	e10a      	b.n	8005f70 <UART_SetConfig+0x4e8>
 8005d5a:	bf00      	nop
 8005d5c:	40011000 	.word	0x40011000
 8005d60:	40011400 	.word	0x40011400
 8005d64:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005d72:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005d76:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005d7a:	4642      	mov	r2, r8
 8005d7c:	464b      	mov	r3, r9
 8005d7e:	1891      	adds	r1, r2, r2
 8005d80:	6239      	str	r1, [r7, #32]
 8005d82:	415b      	adcs	r3, r3
 8005d84:	627b      	str	r3, [r7, #36]	; 0x24
 8005d86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d8a:	4641      	mov	r1, r8
 8005d8c:	1854      	adds	r4, r2, r1
 8005d8e:	46cc      	mov	ip, r9
 8005d90:	eb43 050c 	adc.w	r5, r3, ip
 8005d94:	f04f 0200 	mov.w	r2, #0
 8005d98:	f04f 0300 	mov.w	r3, #0
 8005d9c:	00eb      	lsls	r3, r5, #3
 8005d9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005da2:	00e2      	lsls	r2, r4, #3
 8005da4:	4614      	mov	r4, r2
 8005da6:	461d      	mov	r5, r3
 8005da8:	4640      	mov	r0, r8
 8005daa:	4649      	mov	r1, r9
 8005dac:	4603      	mov	r3, r0
 8005dae:	18e3      	adds	r3, r4, r3
 8005db0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005db4:	460b      	mov	r3, r1
 8005db6:	eb45 0303 	adc.w	r3, r5, r3
 8005dba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005dca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005dce:	f04f 0200 	mov.w	r2, #0
 8005dd2:	f04f 0300 	mov.w	r3, #0
 8005dd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005dda:	4629      	mov	r1, r5
 8005ddc:	008b      	lsls	r3, r1, #2
 8005dde:	4620      	mov	r0, r4
 8005de0:	4629      	mov	r1, r5
 8005de2:	4604      	mov	r4, r0
 8005de4:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8005de8:	4601      	mov	r1, r0
 8005dea:	008a      	lsls	r2, r1, #2
 8005dec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005df0:	f7fa fa3e 	bl	8000270 <__aeabi_uldivmod>
 8005df4:	4602      	mov	r2, r0
 8005df6:	460b      	mov	r3, r1
 8005df8:	4b60      	ldr	r3, [pc, #384]	; (8005f7c <UART_SetConfig+0x4f4>)
 8005dfa:	fba3 2302 	umull	r2, r3, r3, r2
 8005dfe:	095b      	lsrs	r3, r3, #5
 8005e00:	011c      	lsls	r4, r3, #4
 8005e02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e06:	2200      	movs	r2, #0
 8005e08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005e0c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005e10:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005e14:	4642      	mov	r2, r8
 8005e16:	464b      	mov	r3, r9
 8005e18:	1891      	adds	r1, r2, r2
 8005e1a:	61b9      	str	r1, [r7, #24]
 8005e1c:	415b      	adcs	r3, r3
 8005e1e:	61fb      	str	r3, [r7, #28]
 8005e20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e24:	4641      	mov	r1, r8
 8005e26:	1851      	adds	r1, r2, r1
 8005e28:	6139      	str	r1, [r7, #16]
 8005e2a:	4649      	mov	r1, r9
 8005e2c:	414b      	adcs	r3, r1
 8005e2e:	617b      	str	r3, [r7, #20]
 8005e30:	f04f 0200 	mov.w	r2, #0
 8005e34:	f04f 0300 	mov.w	r3, #0
 8005e38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e3c:	4659      	mov	r1, fp
 8005e3e:	00cb      	lsls	r3, r1, #3
 8005e40:	4655      	mov	r5, sl
 8005e42:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8005e46:	4651      	mov	r1, sl
 8005e48:	00ca      	lsls	r2, r1, #3
 8005e4a:	4610      	mov	r0, r2
 8005e4c:	4619      	mov	r1, r3
 8005e4e:	4603      	mov	r3, r0
 8005e50:	4642      	mov	r2, r8
 8005e52:	189b      	adds	r3, r3, r2
 8005e54:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005e58:	464b      	mov	r3, r9
 8005e5a:	460a      	mov	r2, r1
 8005e5c:	eb42 0303 	adc.w	r3, r2, r3
 8005e60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	67bb      	str	r3, [r7, #120]	; 0x78
 8005e6e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005e70:	f04f 0200 	mov.w	r2, #0
 8005e74:	f04f 0300 	mov.w	r3, #0
 8005e78:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005e7c:	4649      	mov	r1, r9
 8005e7e:	008b      	lsls	r3, r1, #2
 8005e80:	4645      	mov	r5, r8
 8005e82:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 8005e86:	4641      	mov	r1, r8
 8005e88:	008a      	lsls	r2, r1, #2
 8005e8a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005e8e:	f7fa f9ef 	bl	8000270 <__aeabi_uldivmod>
 8005e92:	4602      	mov	r2, r0
 8005e94:	460b      	mov	r3, r1
 8005e96:	4611      	mov	r1, r2
 8005e98:	4b38      	ldr	r3, [pc, #224]	; (8005f7c <UART_SetConfig+0x4f4>)
 8005e9a:	fba3 2301 	umull	r2, r3, r3, r1
 8005e9e:	095b      	lsrs	r3, r3, #5
 8005ea0:	2264      	movs	r2, #100	; 0x64
 8005ea2:	fb02 f303 	mul.w	r3, r2, r3
 8005ea6:	1acb      	subs	r3, r1, r3
 8005ea8:	011b      	lsls	r3, r3, #4
 8005eaa:	3332      	adds	r3, #50	; 0x32
 8005eac:	4a33      	ldr	r2, [pc, #204]	; (8005f7c <UART_SetConfig+0x4f4>)
 8005eae:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb2:	095b      	lsrs	r3, r3, #5
 8005eb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005eb8:	441c      	add	r4, r3
 8005eba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	673b      	str	r3, [r7, #112]	; 0x70
 8005ec2:	677a      	str	r2, [r7, #116]	; 0x74
 8005ec4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005ec8:	4642      	mov	r2, r8
 8005eca:	464b      	mov	r3, r9
 8005ecc:	1891      	adds	r1, r2, r2
 8005ece:	60b9      	str	r1, [r7, #8]
 8005ed0:	415b      	adcs	r3, r3
 8005ed2:	60fb      	str	r3, [r7, #12]
 8005ed4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ed8:	4641      	mov	r1, r8
 8005eda:	1851      	adds	r1, r2, r1
 8005edc:	6039      	str	r1, [r7, #0]
 8005ede:	4649      	mov	r1, r9
 8005ee0:	414b      	adcs	r3, r1
 8005ee2:	607b      	str	r3, [r7, #4]
 8005ee4:	f04f 0200 	mov.w	r2, #0
 8005ee8:	f04f 0300 	mov.w	r3, #0
 8005eec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ef0:	4659      	mov	r1, fp
 8005ef2:	00cb      	lsls	r3, r1, #3
 8005ef4:	4655      	mov	r5, sl
 8005ef6:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8005efa:	4651      	mov	r1, sl
 8005efc:	00ca      	lsls	r2, r1, #3
 8005efe:	4610      	mov	r0, r2
 8005f00:	4619      	mov	r1, r3
 8005f02:	4603      	mov	r3, r0
 8005f04:	4642      	mov	r2, r8
 8005f06:	189b      	adds	r3, r3, r2
 8005f08:	66bb      	str	r3, [r7, #104]	; 0x68
 8005f0a:	464b      	mov	r3, r9
 8005f0c:	460a      	mov	r2, r1
 8005f0e:	eb42 0303 	adc.w	r3, r2, r3
 8005f12:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	663b      	str	r3, [r7, #96]	; 0x60
 8005f1e:	667a      	str	r2, [r7, #100]	; 0x64
 8005f20:	f04f 0200 	mov.w	r2, #0
 8005f24:	f04f 0300 	mov.w	r3, #0
 8005f28:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005f2c:	4649      	mov	r1, r9
 8005f2e:	008b      	lsls	r3, r1, #2
 8005f30:	4645      	mov	r5, r8
 8005f32:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 8005f36:	4641      	mov	r1, r8
 8005f38:	008a      	lsls	r2, r1, #2
 8005f3a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005f3e:	f7fa f997 	bl	8000270 <__aeabi_uldivmod>
 8005f42:	4602      	mov	r2, r0
 8005f44:	460b      	mov	r3, r1
 8005f46:	4b0d      	ldr	r3, [pc, #52]	; (8005f7c <UART_SetConfig+0x4f4>)
 8005f48:	fba3 1302 	umull	r1, r3, r3, r2
 8005f4c:	095b      	lsrs	r3, r3, #5
 8005f4e:	2164      	movs	r1, #100	; 0x64
 8005f50:	fb01 f303 	mul.w	r3, r1, r3
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	011b      	lsls	r3, r3, #4
 8005f58:	3332      	adds	r3, #50	; 0x32
 8005f5a:	4a08      	ldr	r2, [pc, #32]	; (8005f7c <UART_SetConfig+0x4f4>)
 8005f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f60:	095b      	lsrs	r3, r3, #5
 8005f62:	f003 020f 	and.w	r2, r3, #15
 8005f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4422      	add	r2, r4
 8005f6e:	609a      	str	r2, [r3, #8]
}
 8005f70:	bf00      	nop
 8005f72:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005f76:	46bd      	mov	sp, r7
 8005f78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f7c:	51eb851f 	.word	0x51eb851f

08005f80 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f80:	b084      	sub	sp, #16
 8005f82:	b580      	push	{r7, lr}
 8005f84:	b084      	sub	sp, #16
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
 8005f8a:	f107 001c 	add.w	r0, r7, #28
 8005f8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d122      	bne.n	8005fde <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f9c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	68db      	ldr	r3, [r3, #12]
 8005fa8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005fac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	68db      	ldr	r3, [r3, #12]
 8005fb8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005fc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d105      	bne.n	8005fd2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f001 fbd6 	bl	8007784 <USB_CoreReset>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	73fb      	strb	r3, [r7, #15]
 8005fdc:	e01a      	b.n	8006014 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f001 fbca 	bl	8007784 <USB_CoreReset>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005ff4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d106      	bne.n	8006008 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ffe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	639a      	str	r2, [r3, #56]	; 0x38
 8006006:	e005      	b.n	8006014 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800600c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006016:	2b01      	cmp	r3, #1
 8006018:	d10b      	bne.n	8006032 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	f043 0206 	orr.w	r2, r3, #6
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	f043 0220 	orr.w	r2, r3, #32
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006032:	7bfb      	ldrb	r3, [r7, #15]
}
 8006034:	4618      	mov	r0, r3
 8006036:	3710      	adds	r7, #16
 8006038:	46bd      	mov	sp, r7
 800603a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800603e:	b004      	add	sp, #16
 8006040:	4770      	bx	lr
	...

08006044 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006044:	b480      	push	{r7}
 8006046:	b087      	sub	sp, #28
 8006048:	af00      	add	r7, sp, #0
 800604a:	60f8      	str	r0, [r7, #12]
 800604c:	60b9      	str	r1, [r7, #8]
 800604e:	4613      	mov	r3, r2
 8006050:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006052:	79fb      	ldrb	r3, [r7, #7]
 8006054:	2b02      	cmp	r3, #2
 8006056:	d165      	bne.n	8006124 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	4a41      	ldr	r2, [pc, #260]	; (8006160 <USB_SetTurnaroundTime+0x11c>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d906      	bls.n	800606e <USB_SetTurnaroundTime+0x2a>
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	4a40      	ldr	r2, [pc, #256]	; (8006164 <USB_SetTurnaroundTime+0x120>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d202      	bcs.n	800606e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006068:	230f      	movs	r3, #15
 800606a:	617b      	str	r3, [r7, #20]
 800606c:	e062      	b.n	8006134 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	4a3c      	ldr	r2, [pc, #240]	; (8006164 <USB_SetTurnaroundTime+0x120>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d306      	bcc.n	8006084 <USB_SetTurnaroundTime+0x40>
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	4a3b      	ldr	r2, [pc, #236]	; (8006168 <USB_SetTurnaroundTime+0x124>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d202      	bcs.n	8006084 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800607e:	230e      	movs	r3, #14
 8006080:	617b      	str	r3, [r7, #20]
 8006082:	e057      	b.n	8006134 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	4a38      	ldr	r2, [pc, #224]	; (8006168 <USB_SetTurnaroundTime+0x124>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d306      	bcc.n	800609a <USB_SetTurnaroundTime+0x56>
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	4a37      	ldr	r2, [pc, #220]	; (800616c <USB_SetTurnaroundTime+0x128>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d202      	bcs.n	800609a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006094:	230d      	movs	r3, #13
 8006096:	617b      	str	r3, [r7, #20]
 8006098:	e04c      	b.n	8006134 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	4a33      	ldr	r2, [pc, #204]	; (800616c <USB_SetTurnaroundTime+0x128>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d306      	bcc.n	80060b0 <USB_SetTurnaroundTime+0x6c>
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	4a32      	ldr	r2, [pc, #200]	; (8006170 <USB_SetTurnaroundTime+0x12c>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d802      	bhi.n	80060b0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80060aa:	230c      	movs	r3, #12
 80060ac:	617b      	str	r3, [r7, #20]
 80060ae:	e041      	b.n	8006134 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	4a2f      	ldr	r2, [pc, #188]	; (8006170 <USB_SetTurnaroundTime+0x12c>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d906      	bls.n	80060c6 <USB_SetTurnaroundTime+0x82>
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	4a2e      	ldr	r2, [pc, #184]	; (8006174 <USB_SetTurnaroundTime+0x130>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d802      	bhi.n	80060c6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80060c0:	230b      	movs	r3, #11
 80060c2:	617b      	str	r3, [r7, #20]
 80060c4:	e036      	b.n	8006134 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	4a2a      	ldr	r2, [pc, #168]	; (8006174 <USB_SetTurnaroundTime+0x130>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d906      	bls.n	80060dc <USB_SetTurnaroundTime+0x98>
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	4a29      	ldr	r2, [pc, #164]	; (8006178 <USB_SetTurnaroundTime+0x134>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d802      	bhi.n	80060dc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80060d6:	230a      	movs	r3, #10
 80060d8:	617b      	str	r3, [r7, #20]
 80060da:	e02b      	b.n	8006134 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	4a26      	ldr	r2, [pc, #152]	; (8006178 <USB_SetTurnaroundTime+0x134>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d906      	bls.n	80060f2 <USB_SetTurnaroundTime+0xae>
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	4a25      	ldr	r2, [pc, #148]	; (800617c <USB_SetTurnaroundTime+0x138>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d202      	bcs.n	80060f2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80060ec:	2309      	movs	r3, #9
 80060ee:	617b      	str	r3, [r7, #20]
 80060f0:	e020      	b.n	8006134 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	4a21      	ldr	r2, [pc, #132]	; (800617c <USB_SetTurnaroundTime+0x138>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d306      	bcc.n	8006108 <USB_SetTurnaroundTime+0xc4>
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	4a20      	ldr	r2, [pc, #128]	; (8006180 <USB_SetTurnaroundTime+0x13c>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d802      	bhi.n	8006108 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006102:	2308      	movs	r3, #8
 8006104:	617b      	str	r3, [r7, #20]
 8006106:	e015      	b.n	8006134 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	4a1d      	ldr	r2, [pc, #116]	; (8006180 <USB_SetTurnaroundTime+0x13c>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d906      	bls.n	800611e <USB_SetTurnaroundTime+0xda>
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	4a1c      	ldr	r2, [pc, #112]	; (8006184 <USB_SetTurnaroundTime+0x140>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d202      	bcs.n	800611e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006118:	2307      	movs	r3, #7
 800611a:	617b      	str	r3, [r7, #20]
 800611c:	e00a      	b.n	8006134 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800611e:	2306      	movs	r3, #6
 8006120:	617b      	str	r3, [r7, #20]
 8006122:	e007      	b.n	8006134 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006124:	79fb      	ldrb	r3, [r7, #7]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d102      	bne.n	8006130 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800612a:	2309      	movs	r3, #9
 800612c:	617b      	str	r3, [r7, #20]
 800612e:	e001      	b.n	8006134 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006130:	2309      	movs	r3, #9
 8006132:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	68da      	ldr	r2, [r3, #12]
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	029b      	lsls	r3, r3, #10
 8006148:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800614c:	431a      	orrs	r2, r3
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006152:	2300      	movs	r3, #0
}
 8006154:	4618      	mov	r0, r3
 8006156:	371c      	adds	r7, #28
 8006158:	46bd      	mov	sp, r7
 800615a:	bc80      	pop	{r7}
 800615c:	4770      	bx	lr
 800615e:	bf00      	nop
 8006160:	00d8acbf 	.word	0x00d8acbf
 8006164:	00e4e1c0 	.word	0x00e4e1c0
 8006168:	00f42400 	.word	0x00f42400
 800616c:	01067380 	.word	0x01067380
 8006170:	011a499f 	.word	0x011a499f
 8006174:	01312cff 	.word	0x01312cff
 8006178:	014ca43f 	.word	0x014ca43f
 800617c:	016e3600 	.word	0x016e3600
 8006180:	01a6ab1f 	.word	0x01a6ab1f
 8006184:	01e84800 	.word	0x01e84800

08006188 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	f043 0201 	orr.w	r2, r3, #1
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800619c:	2300      	movs	r3, #0
}
 800619e:	4618      	mov	r0, r3
 80061a0:	370c      	adds	r7, #12
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bc80      	pop	{r7}
 80061a6:	4770      	bx	lr

080061a8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	f023 0201 	bic.w	r2, r3, #1
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bc80      	pop	{r7}
 80061c6:	4770      	bx	lr

080061c8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b084      	sub	sp, #16
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	460b      	mov	r3, r1
 80061d2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80061d4:	2300      	movs	r3, #0
 80061d6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80061e4:	78fb      	ldrb	r3, [r7, #3]
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d115      	bne.n	8006216 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80061f6:	2001      	movs	r0, #1
 80061f8:	f7fb fccc 	bl	8001b94 <HAL_Delay>
      ms++;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	3301      	adds	r3, #1
 8006200:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f001 fa33 	bl	800766e <USB_GetMode>
 8006208:	4603      	mov	r3, r0
 800620a:	2b01      	cmp	r3, #1
 800620c:	d01e      	beq.n	800624c <USB_SetCurrentMode+0x84>
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2b31      	cmp	r3, #49	; 0x31
 8006212:	d9f0      	bls.n	80061f6 <USB_SetCurrentMode+0x2e>
 8006214:	e01a      	b.n	800624c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006216:	78fb      	ldrb	r3, [r7, #3]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d115      	bne.n	8006248 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006228:	2001      	movs	r0, #1
 800622a:	f7fb fcb3 	bl	8001b94 <HAL_Delay>
      ms++;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	3301      	adds	r3, #1
 8006232:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f001 fa1a 	bl	800766e <USB_GetMode>
 800623a:	4603      	mov	r3, r0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d005      	beq.n	800624c <USB_SetCurrentMode+0x84>
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2b31      	cmp	r3, #49	; 0x31
 8006244:	d9f0      	bls.n	8006228 <USB_SetCurrentMode+0x60>
 8006246:	e001      	b.n	800624c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	e005      	b.n	8006258 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2b32      	cmp	r3, #50	; 0x32
 8006250:	d101      	bne.n	8006256 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e000      	b.n	8006258 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3710      	adds	r7, #16
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006260:	b084      	sub	sp, #16
 8006262:	b580      	push	{r7, lr}
 8006264:	b086      	sub	sp, #24
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
 800626a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800626e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006272:	2300      	movs	r3, #0
 8006274:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800627a:	2300      	movs	r3, #0
 800627c:	613b      	str	r3, [r7, #16]
 800627e:	e009      	b.n	8006294 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	3340      	adds	r3, #64	; 0x40
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	4413      	add	r3, r2
 800628a:	2200      	movs	r2, #0
 800628c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	3301      	adds	r3, #1
 8006292:	613b      	str	r3, [r7, #16]
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	2b0e      	cmp	r3, #14
 8006298:	d9f2      	bls.n	8006280 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800629a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800629c:	2b00      	cmp	r3, #0
 800629e:	d11c      	bne.n	80062da <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80062ae:	f043 0302 	orr.w	r3, r3, #2
 80062b2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062c4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062d0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	639a      	str	r2, [r3, #56]	; 0x38
 80062d8:	e00b      	b.n	80062f2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062de:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ea:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80062f8:	461a      	mov	r2, r3
 80062fa:	2300      	movs	r3, #0
 80062fc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006304:	4619      	mov	r1, r3
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800630c:	461a      	mov	r2, r3
 800630e:	680b      	ldr	r3, [r1, #0]
 8006310:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006314:	2b01      	cmp	r3, #1
 8006316:	d10c      	bne.n	8006332 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800631a:	2b00      	cmp	r3, #0
 800631c:	d104      	bne.n	8006328 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800631e:	2100      	movs	r1, #0
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f000 f965 	bl	80065f0 <USB_SetDevSpeed>
 8006326:	e008      	b.n	800633a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006328:	2101      	movs	r1, #1
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 f960 	bl	80065f0 <USB_SetDevSpeed>
 8006330:	e003      	b.n	800633a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006332:	2103      	movs	r1, #3
 8006334:	6878      	ldr	r0, [r7, #4]
 8006336:	f000 f95b 	bl	80065f0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800633a:	2110      	movs	r1, #16
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 f8f3 	bl	8006528 <USB_FlushTxFifo>
 8006342:	4603      	mov	r3, r0
 8006344:	2b00      	cmp	r3, #0
 8006346:	d001      	beq.n	800634c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 f91f 	bl	8006590 <USB_FlushRxFifo>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d001      	beq.n	800635c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006362:	461a      	mov	r2, r3
 8006364:	2300      	movs	r3, #0
 8006366:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800636e:	461a      	mov	r2, r3
 8006370:	2300      	movs	r3, #0
 8006372:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800637a:	461a      	mov	r2, r3
 800637c:	2300      	movs	r3, #0
 800637e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006380:	2300      	movs	r3, #0
 8006382:	613b      	str	r3, [r7, #16]
 8006384:	e043      	b.n	800640e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	015a      	lsls	r2, r3, #5
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	4413      	add	r3, r2
 800638e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006398:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800639c:	d118      	bne.n	80063d0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d10a      	bne.n	80063ba <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	015a      	lsls	r2, r3, #5
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	4413      	add	r3, r2
 80063ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063b0:	461a      	mov	r2, r3
 80063b2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80063b6:	6013      	str	r3, [r2, #0]
 80063b8:	e013      	b.n	80063e2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	015a      	lsls	r2, r3, #5
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	4413      	add	r3, r2
 80063c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063c6:	461a      	mov	r2, r3
 80063c8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80063cc:	6013      	str	r3, [r2, #0]
 80063ce:	e008      	b.n	80063e2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	015a      	lsls	r2, r3, #5
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	4413      	add	r3, r2
 80063d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063dc:	461a      	mov	r2, r3
 80063de:	2300      	movs	r3, #0
 80063e0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	015a      	lsls	r2, r3, #5
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	4413      	add	r3, r2
 80063ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063ee:	461a      	mov	r2, r3
 80063f0:	2300      	movs	r3, #0
 80063f2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	015a      	lsls	r2, r3, #5
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	4413      	add	r3, r2
 80063fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006400:	461a      	mov	r2, r3
 8006402:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006406:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	3301      	adds	r3, #1
 800640c:	613b      	str	r3, [r7, #16]
 800640e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006410:	693a      	ldr	r2, [r7, #16]
 8006412:	429a      	cmp	r2, r3
 8006414:	d3b7      	bcc.n	8006386 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006416:	2300      	movs	r3, #0
 8006418:	613b      	str	r3, [r7, #16]
 800641a:	e043      	b.n	80064a4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	015a      	lsls	r2, r3, #5
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	4413      	add	r3, r2
 8006424:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800642e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006432:	d118      	bne.n	8006466 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d10a      	bne.n	8006450 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	015a      	lsls	r2, r3, #5
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	4413      	add	r3, r2
 8006442:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006446:	461a      	mov	r2, r3
 8006448:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800644c:	6013      	str	r3, [r2, #0]
 800644e:	e013      	b.n	8006478 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	015a      	lsls	r2, r3, #5
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	4413      	add	r3, r2
 8006458:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800645c:	461a      	mov	r2, r3
 800645e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006462:	6013      	str	r3, [r2, #0]
 8006464:	e008      	b.n	8006478 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	015a      	lsls	r2, r3, #5
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	4413      	add	r3, r2
 800646e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006472:	461a      	mov	r2, r3
 8006474:	2300      	movs	r3, #0
 8006476:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	015a      	lsls	r2, r3, #5
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	4413      	add	r3, r2
 8006480:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006484:	461a      	mov	r2, r3
 8006486:	2300      	movs	r3, #0
 8006488:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	015a      	lsls	r2, r3, #5
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	4413      	add	r3, r2
 8006492:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006496:	461a      	mov	r2, r3
 8006498:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800649c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	3301      	adds	r3, #1
 80064a2:	613b      	str	r3, [r7, #16]
 80064a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a6:	693a      	ldr	r2, [r7, #16]
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d3b7      	bcc.n	800641c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064b2:	691b      	ldr	r3, [r3, #16]
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80064ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064be:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80064cc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80064ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d105      	bne.n	80064e0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	699b      	ldr	r3, [r3, #24]
 80064d8:	f043 0210 	orr.w	r2, r3, #16
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	699a      	ldr	r2, [r3, #24]
 80064e4:	4b0f      	ldr	r3, [pc, #60]	; (8006524 <USB_DevInit+0x2c4>)
 80064e6:	4313      	orrs	r3, r2
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80064ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d005      	beq.n	80064fe <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	699b      	ldr	r3, [r3, #24]
 80064f6:	f043 0208 	orr.w	r2, r3, #8
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80064fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006500:	2b01      	cmp	r3, #1
 8006502:	d107      	bne.n	8006514 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	699b      	ldr	r3, [r3, #24]
 8006508:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800650c:	f043 0304 	orr.w	r3, r3, #4
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006514:	7dfb      	ldrb	r3, [r7, #23]
}
 8006516:	4618      	mov	r0, r3
 8006518:	3718      	adds	r7, #24
 800651a:	46bd      	mov	sp, r7
 800651c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006520:	b004      	add	sp, #16
 8006522:	4770      	bx	lr
 8006524:	803c3800 	.word	0x803c3800

08006528 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006532:	2300      	movs	r3, #0
 8006534:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	3301      	adds	r3, #1
 800653a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	4a13      	ldr	r2, [pc, #76]	; (800658c <USB_FlushTxFifo+0x64>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d901      	bls.n	8006548 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006544:	2303      	movs	r3, #3
 8006546:	e01b      	b.n	8006580 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	2b00      	cmp	r3, #0
 800654e:	daf2      	bge.n	8006536 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006550:	2300      	movs	r3, #0
 8006552:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	019b      	lsls	r3, r3, #6
 8006558:	f043 0220 	orr.w	r2, r3, #32
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	3301      	adds	r3, #1
 8006564:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	4a08      	ldr	r2, [pc, #32]	; (800658c <USB_FlushTxFifo+0x64>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d901      	bls.n	8006572 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e006      	b.n	8006580 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	691b      	ldr	r3, [r3, #16]
 8006576:	f003 0320 	and.w	r3, r3, #32
 800657a:	2b20      	cmp	r3, #32
 800657c:	d0f0      	beq.n	8006560 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800657e:	2300      	movs	r3, #0
}
 8006580:	4618      	mov	r0, r3
 8006582:	3714      	adds	r7, #20
 8006584:	46bd      	mov	sp, r7
 8006586:	bc80      	pop	{r7}
 8006588:	4770      	bx	lr
 800658a:	bf00      	nop
 800658c:	00030d40 	.word	0x00030d40

08006590 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006590:	b480      	push	{r7}
 8006592:	b085      	sub	sp, #20
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006598:	2300      	movs	r3, #0
 800659a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	3301      	adds	r3, #1
 80065a0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	4a11      	ldr	r2, [pc, #68]	; (80065ec <USB_FlushRxFifo+0x5c>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d901      	bls.n	80065ae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80065aa:	2303      	movs	r3, #3
 80065ac:	e018      	b.n	80065e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	daf2      	bge.n	800659c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80065b6:	2300      	movs	r3, #0
 80065b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2210      	movs	r2, #16
 80065be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	3301      	adds	r3, #1
 80065c4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	4a08      	ldr	r2, [pc, #32]	; (80065ec <USB_FlushRxFifo+0x5c>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d901      	bls.n	80065d2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80065ce:	2303      	movs	r3, #3
 80065d0:	e006      	b.n	80065e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	f003 0310 	and.w	r3, r3, #16
 80065da:	2b10      	cmp	r3, #16
 80065dc:	d0f0      	beq.n	80065c0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80065de:	2300      	movs	r3, #0
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3714      	adds	r7, #20
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bc80      	pop	{r7}
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop
 80065ec:	00030d40 	.word	0x00030d40

080065f0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b085      	sub	sp, #20
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	460b      	mov	r3, r1
 80065fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006606:	681a      	ldr	r2, [r3, #0]
 8006608:	78fb      	ldrb	r3, [r7, #3]
 800660a:	68f9      	ldr	r1, [r7, #12]
 800660c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006610:	4313      	orrs	r3, r2
 8006612:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006614:	2300      	movs	r3, #0
}
 8006616:	4618      	mov	r0, r3
 8006618:	3714      	adds	r7, #20
 800661a:	46bd      	mov	sp, r7
 800661c:	bc80      	pop	{r7}
 800661e:	4770      	bx	lr

08006620 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006620:	b480      	push	{r7}
 8006622:	b087      	sub	sp, #28
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	f003 0306 	and.w	r3, r3, #6
 8006638:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d102      	bne.n	8006646 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006640:	2300      	movs	r3, #0
 8006642:	75fb      	strb	r3, [r7, #23]
 8006644:	e00a      	b.n	800665c <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2b02      	cmp	r3, #2
 800664a:	d002      	beq.n	8006652 <USB_GetDevSpeed+0x32>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2b06      	cmp	r3, #6
 8006650:	d102      	bne.n	8006658 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006652:	2302      	movs	r3, #2
 8006654:	75fb      	strb	r3, [r7, #23]
 8006656:	e001      	b.n	800665c <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006658:	230f      	movs	r3, #15
 800665a:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800665c:	7dfb      	ldrb	r3, [r7, #23]
}
 800665e:	4618      	mov	r0, r3
 8006660:	371c      	adds	r7, #28
 8006662:	46bd      	mov	sp, r7
 8006664:	bc80      	pop	{r7}
 8006666:	4770      	bx	lr

08006668 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006668:	b480      	push	{r7}
 800666a:	b085      	sub	sp, #20
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	785b      	ldrb	r3, [r3, #1]
 8006680:	2b01      	cmp	r3, #1
 8006682:	d13a      	bne.n	80066fa <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800668a:	69da      	ldr	r2, [r3, #28]
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	781b      	ldrb	r3, [r3, #0]
 8006690:	f003 030f 	and.w	r3, r3, #15
 8006694:	2101      	movs	r1, #1
 8006696:	fa01 f303 	lsl.w	r3, r1, r3
 800669a:	b29b      	uxth	r3, r3
 800669c:	68f9      	ldr	r1, [r7, #12]
 800669e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066a2:	4313      	orrs	r3, r2
 80066a4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	015a      	lsls	r2, r3, #5
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	4413      	add	r3, r2
 80066ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d155      	bne.n	8006768 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	015a      	lsls	r2, r3, #5
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	4413      	add	r3, r2
 80066c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	791b      	ldrb	r3, [r3, #4]
 80066d6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80066d8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	059b      	lsls	r3, r3, #22
 80066de:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80066e0:	4313      	orrs	r3, r2
 80066e2:	68ba      	ldr	r2, [r7, #8]
 80066e4:	0151      	lsls	r1, r2, #5
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	440a      	add	r2, r1
 80066ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80066ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066f6:	6013      	str	r3, [r2, #0]
 80066f8:	e036      	b.n	8006768 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006700:	69da      	ldr	r2, [r3, #28]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	f003 030f 	and.w	r3, r3, #15
 800670a:	2101      	movs	r1, #1
 800670c:	fa01 f303 	lsl.w	r3, r1, r3
 8006710:	041b      	lsls	r3, r3, #16
 8006712:	68f9      	ldr	r1, [r7, #12]
 8006714:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006718:	4313      	orrs	r3, r2
 800671a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	015a      	lsls	r2, r3, #5
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	4413      	add	r3, r2
 8006724:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d11a      	bne.n	8006768 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	015a      	lsls	r2, r3, #5
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	4413      	add	r3, r2
 800673a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	791b      	ldrb	r3, [r3, #4]
 800674c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800674e:	430b      	orrs	r3, r1
 8006750:	4313      	orrs	r3, r2
 8006752:	68ba      	ldr	r2, [r7, #8]
 8006754:	0151      	lsls	r1, r2, #5
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	440a      	add	r2, r1
 800675a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800675e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006762:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006766:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	3714      	adds	r7, #20
 800676e:	46bd      	mov	sp, r7
 8006770:	bc80      	pop	{r7}
 8006772:	4770      	bx	lr

08006774 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006774:	b480      	push	{r7}
 8006776:	b085      	sub	sp, #20
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	785b      	ldrb	r3, [r3, #1]
 800678c:	2b01      	cmp	r3, #1
 800678e:	d161      	bne.n	8006854 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	015a      	lsls	r2, r3, #5
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	4413      	add	r3, r2
 8006798:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067a6:	d11f      	bne.n	80067e8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	015a      	lsls	r2, r3, #5
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	4413      	add	r3, r2
 80067b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	68ba      	ldr	r2, [r7, #8]
 80067b8:	0151      	lsls	r1, r2, #5
 80067ba:	68fa      	ldr	r2, [r7, #12]
 80067bc:	440a      	add	r2, r1
 80067be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80067c6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	015a      	lsls	r2, r3, #5
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	4413      	add	r3, r2
 80067d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	68ba      	ldr	r2, [r7, #8]
 80067d8:	0151      	lsls	r1, r2, #5
 80067da:	68fa      	ldr	r2, [r7, #12]
 80067dc:	440a      	add	r2, r1
 80067de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80067e6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	781b      	ldrb	r3, [r3, #0]
 80067f4:	f003 030f 	and.w	r3, r3, #15
 80067f8:	2101      	movs	r1, #1
 80067fa:	fa01 f303 	lsl.w	r3, r1, r3
 80067fe:	b29b      	uxth	r3, r3
 8006800:	43db      	mvns	r3, r3
 8006802:	68f9      	ldr	r1, [r7, #12]
 8006804:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006808:	4013      	ands	r3, r2
 800680a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006812:	69da      	ldr	r2, [r3, #28]
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	781b      	ldrb	r3, [r3, #0]
 8006818:	f003 030f 	and.w	r3, r3, #15
 800681c:	2101      	movs	r1, #1
 800681e:	fa01 f303 	lsl.w	r3, r1, r3
 8006822:	b29b      	uxth	r3, r3
 8006824:	43db      	mvns	r3, r3
 8006826:	68f9      	ldr	r1, [r7, #12]
 8006828:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800682c:	4013      	ands	r3, r2
 800682e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	015a      	lsls	r2, r3, #5
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	4413      	add	r3, r2
 8006838:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	0159      	lsls	r1, r3, #5
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	440b      	add	r3, r1
 8006846:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800684a:	4619      	mov	r1, r3
 800684c:	4b35      	ldr	r3, [pc, #212]	; (8006924 <USB_DeactivateEndpoint+0x1b0>)
 800684e:	4013      	ands	r3, r2
 8006850:	600b      	str	r3, [r1, #0]
 8006852:	e060      	b.n	8006916 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	015a      	lsls	r2, r3, #5
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	4413      	add	r3, r2
 800685c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006866:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800686a:	d11f      	bne.n	80068ac <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	015a      	lsls	r2, r3, #5
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	4413      	add	r3, r2
 8006874:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	68ba      	ldr	r2, [r7, #8]
 800687c:	0151      	lsls	r1, r2, #5
 800687e:	68fa      	ldr	r2, [r7, #12]
 8006880:	440a      	add	r2, r1
 8006882:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006886:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800688a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	015a      	lsls	r2, r3, #5
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	4413      	add	r3, r2
 8006894:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68ba      	ldr	r2, [r7, #8]
 800689c:	0151      	lsls	r1, r2, #5
 800689e:	68fa      	ldr	r2, [r7, #12]
 80068a0:	440a      	add	r2, r1
 80068a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80068a6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80068aa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	781b      	ldrb	r3, [r3, #0]
 80068b8:	f003 030f 	and.w	r3, r3, #15
 80068bc:	2101      	movs	r1, #1
 80068be:	fa01 f303 	lsl.w	r3, r1, r3
 80068c2:	041b      	lsls	r3, r3, #16
 80068c4:	43db      	mvns	r3, r3
 80068c6:	68f9      	ldr	r1, [r7, #12]
 80068c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80068cc:	4013      	ands	r3, r2
 80068ce:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068d6:	69da      	ldr	r2, [r3, #28]
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	781b      	ldrb	r3, [r3, #0]
 80068dc:	f003 030f 	and.w	r3, r3, #15
 80068e0:	2101      	movs	r1, #1
 80068e2:	fa01 f303 	lsl.w	r3, r1, r3
 80068e6:	041b      	lsls	r3, r3, #16
 80068e8:	43db      	mvns	r3, r3
 80068ea:	68f9      	ldr	r1, [r7, #12]
 80068ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80068f0:	4013      	ands	r3, r2
 80068f2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	015a      	lsls	r2, r3, #5
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	4413      	add	r3, r2
 80068fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	0159      	lsls	r1, r3, #5
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	440b      	add	r3, r1
 800690a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800690e:	4619      	mov	r1, r3
 8006910:	4b05      	ldr	r3, [pc, #20]	; (8006928 <USB_DeactivateEndpoint+0x1b4>)
 8006912:	4013      	ands	r3, r2
 8006914:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006916:	2300      	movs	r3, #0
}
 8006918:	4618      	mov	r0, r3
 800691a:	3714      	adds	r7, #20
 800691c:	46bd      	mov	sp, r7
 800691e:	bc80      	pop	{r7}
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop
 8006924:	ec337800 	.word	0xec337800
 8006928:	eff37800 	.word	0xeff37800

0800692c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b08a      	sub	sp, #40	; 0x28
 8006930:	af02      	add	r7, sp, #8
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	4613      	mov	r3, r2
 8006938:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	785b      	ldrb	r3, [r3, #1]
 8006948:	2b01      	cmp	r3, #1
 800694a:	f040 815c 	bne.w	8006c06 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d132      	bne.n	80069bc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006956:	69bb      	ldr	r3, [r7, #24]
 8006958:	015a      	lsls	r2, r3, #5
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	4413      	add	r3, r2
 800695e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006962:	691b      	ldr	r3, [r3, #16]
 8006964:	69ba      	ldr	r2, [r7, #24]
 8006966:	0151      	lsls	r1, r2, #5
 8006968:	69fa      	ldr	r2, [r7, #28]
 800696a:	440a      	add	r2, r1
 800696c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006970:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006974:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006978:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800697a:	69bb      	ldr	r3, [r7, #24]
 800697c:	015a      	lsls	r2, r3, #5
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	4413      	add	r3, r2
 8006982:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006986:	691b      	ldr	r3, [r3, #16]
 8006988:	69ba      	ldr	r2, [r7, #24]
 800698a:	0151      	lsls	r1, r2, #5
 800698c:	69fa      	ldr	r2, [r7, #28]
 800698e:	440a      	add	r2, r1
 8006990:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006994:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006998:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	015a      	lsls	r2, r3, #5
 800699e:	69fb      	ldr	r3, [r7, #28]
 80069a0:	4413      	add	r3, r2
 80069a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	69ba      	ldr	r2, [r7, #24]
 80069aa:	0151      	lsls	r1, r2, #5
 80069ac:	69fa      	ldr	r2, [r7, #28]
 80069ae:	440a      	add	r2, r1
 80069b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069b4:	0cdb      	lsrs	r3, r3, #19
 80069b6:	04db      	lsls	r3, r3, #19
 80069b8:	6113      	str	r3, [r2, #16]
 80069ba:	e074      	b.n	8006aa6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80069bc:	69bb      	ldr	r3, [r7, #24]
 80069be:	015a      	lsls	r2, r3, #5
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	4413      	add	r3, r2
 80069c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069c8:	691b      	ldr	r3, [r3, #16]
 80069ca:	69ba      	ldr	r2, [r7, #24]
 80069cc:	0151      	lsls	r1, r2, #5
 80069ce:	69fa      	ldr	r2, [r7, #28]
 80069d0:	440a      	add	r2, r1
 80069d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069d6:	0cdb      	lsrs	r3, r3, #19
 80069d8:	04db      	lsls	r3, r3, #19
 80069da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	015a      	lsls	r2, r3, #5
 80069e0:	69fb      	ldr	r3, [r7, #28]
 80069e2:	4413      	add	r3, r2
 80069e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069e8:	691b      	ldr	r3, [r3, #16]
 80069ea:	69ba      	ldr	r2, [r7, #24]
 80069ec:	0151      	lsls	r1, r2, #5
 80069ee:	69fa      	ldr	r2, [r7, #28]
 80069f0:	440a      	add	r2, r1
 80069f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069f6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80069fa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80069fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	015a      	lsls	r2, r3, #5
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	4413      	add	r3, r2
 8006a08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a0c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	6999      	ldr	r1, [r3, #24]
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	440b      	add	r3, r1
 8006a18:	1e59      	subs	r1, r3, #1
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006a22:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006a24:	4b9d      	ldr	r3, [pc, #628]	; (8006c9c <USB_EPStartXfer+0x370>)
 8006a26:	400b      	ands	r3, r1
 8006a28:	69b9      	ldr	r1, [r7, #24]
 8006a2a:	0148      	lsls	r0, r1, #5
 8006a2c:	69f9      	ldr	r1, [r7, #28]
 8006a2e:	4401      	add	r1, r0
 8006a30:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006a34:	4313      	orrs	r3, r2
 8006a36:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006a38:	69bb      	ldr	r3, [r7, #24]
 8006a3a:	015a      	lsls	r2, r3, #5
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	4413      	add	r3, r2
 8006a40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a44:	691a      	ldr	r2, [r3, #16]
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	699b      	ldr	r3, [r3, #24]
 8006a4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a4e:	69b9      	ldr	r1, [r7, #24]
 8006a50:	0148      	lsls	r0, r1, #5
 8006a52:	69f9      	ldr	r1, [r7, #28]
 8006a54:	4401      	add	r1, r0
 8006a56:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	791b      	ldrb	r3, [r3, #4]
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d11f      	bne.n	8006aa6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	015a      	lsls	r2, r3, #5
 8006a6a:	69fb      	ldr	r3, [r7, #28]
 8006a6c:	4413      	add	r3, r2
 8006a6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a72:	691b      	ldr	r3, [r3, #16]
 8006a74:	69ba      	ldr	r2, [r7, #24]
 8006a76:	0151      	lsls	r1, r2, #5
 8006a78:	69fa      	ldr	r2, [r7, #28]
 8006a7a:	440a      	add	r2, r1
 8006a7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a80:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006a84:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	015a      	lsls	r2, r3, #5
 8006a8a:	69fb      	ldr	r3, [r7, #28]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	69ba      	ldr	r2, [r7, #24]
 8006a96:	0151      	lsls	r1, r2, #5
 8006a98:	69fa      	ldr	r2, [r7, #28]
 8006a9a:	440a      	add	r2, r1
 8006a9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006aa0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006aa4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006aa6:	79fb      	ldrb	r3, [r7, #7]
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d14b      	bne.n	8006b44 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	695b      	ldr	r3, [r3, #20]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d009      	beq.n	8006ac8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006ab4:	69bb      	ldr	r3, [r7, #24]
 8006ab6:	015a      	lsls	r2, r3, #5
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	4413      	add	r3, r2
 8006abc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	695b      	ldr	r3, [r3, #20]
 8006ac6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	791b      	ldrb	r3, [r3, #4]
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d128      	bne.n	8006b22 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006ad0:	69fb      	ldr	r3, [r7, #28]
 8006ad2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d110      	bne.n	8006b02 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006ae0:	69bb      	ldr	r3, [r7, #24]
 8006ae2:	015a      	lsls	r2, r3, #5
 8006ae4:	69fb      	ldr	r3, [r7, #28]
 8006ae6:	4413      	add	r3, r2
 8006ae8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	69ba      	ldr	r2, [r7, #24]
 8006af0:	0151      	lsls	r1, r2, #5
 8006af2:	69fa      	ldr	r2, [r7, #28]
 8006af4:	440a      	add	r2, r1
 8006af6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006afa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006afe:	6013      	str	r3, [r2, #0]
 8006b00:	e00f      	b.n	8006b22 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	015a      	lsls	r2, r3, #5
 8006b06:	69fb      	ldr	r3, [r7, #28]
 8006b08:	4413      	add	r3, r2
 8006b0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	69ba      	ldr	r2, [r7, #24]
 8006b12:	0151      	lsls	r1, r2, #5
 8006b14:	69fa      	ldr	r2, [r7, #28]
 8006b16:	440a      	add	r2, r1
 8006b18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b20:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006b22:	69bb      	ldr	r3, [r7, #24]
 8006b24:	015a      	lsls	r2, r3, #5
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	4413      	add	r3, r2
 8006b2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	69ba      	ldr	r2, [r7, #24]
 8006b32:	0151      	lsls	r1, r2, #5
 8006b34:	69fa      	ldr	r2, [r7, #28]
 8006b36:	440a      	add	r2, r1
 8006b38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b3c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006b40:	6013      	str	r3, [r2, #0]
 8006b42:	e133      	b.n	8006dac <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	015a      	lsls	r2, r3, #5
 8006b48:	69fb      	ldr	r3, [r7, #28]
 8006b4a:	4413      	add	r3, r2
 8006b4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	69ba      	ldr	r2, [r7, #24]
 8006b54:	0151      	lsls	r1, r2, #5
 8006b56:	69fa      	ldr	r2, [r7, #28]
 8006b58:	440a      	add	r2, r1
 8006b5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b5e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006b62:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	791b      	ldrb	r3, [r3, #4]
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d015      	beq.n	8006b98 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f000 811b 	beq.w	8006dac <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006b76:	69fb      	ldr	r3, [r7, #28]
 8006b78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	781b      	ldrb	r3, [r3, #0]
 8006b82:	f003 030f 	and.w	r3, r3, #15
 8006b86:	2101      	movs	r1, #1
 8006b88:	fa01 f303 	lsl.w	r3, r1, r3
 8006b8c:	69f9      	ldr	r1, [r7, #28]
 8006b8e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b92:	4313      	orrs	r3, r2
 8006b94:	634b      	str	r3, [r1, #52]	; 0x34
 8006b96:	e109      	b.n	8006dac <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006b98:	69fb      	ldr	r3, [r7, #28]
 8006b9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d110      	bne.n	8006bca <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	015a      	lsls	r2, r3, #5
 8006bac:	69fb      	ldr	r3, [r7, #28]
 8006bae:	4413      	add	r3, r2
 8006bb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	69ba      	ldr	r2, [r7, #24]
 8006bb8:	0151      	lsls	r1, r2, #5
 8006bba:	69fa      	ldr	r2, [r7, #28]
 8006bbc:	440a      	add	r2, r1
 8006bbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006bc2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006bc6:	6013      	str	r3, [r2, #0]
 8006bc8:	e00f      	b.n	8006bea <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	015a      	lsls	r2, r3, #5
 8006bce:	69fb      	ldr	r3, [r7, #28]
 8006bd0:	4413      	add	r3, r2
 8006bd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	69ba      	ldr	r2, [r7, #24]
 8006bda:	0151      	lsls	r1, r2, #5
 8006bdc:	69fa      	ldr	r2, [r7, #28]
 8006bde:	440a      	add	r2, r1
 8006be0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006be4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006be8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	6919      	ldr	r1, [r3, #16]
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	781a      	ldrb	r2, [r3, #0]
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	b298      	uxth	r0, r3
 8006bf8:	79fb      	ldrb	r3, [r7, #7]
 8006bfa:	9300      	str	r3, [sp, #0]
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	68f8      	ldr	r0, [r7, #12]
 8006c00:	f000 fadc 	bl	80071bc <USB_WritePacket>
 8006c04:	e0d2      	b.n	8006dac <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	015a      	lsls	r2, r3, #5
 8006c0a:	69fb      	ldr	r3, [r7, #28]
 8006c0c:	4413      	add	r3, r2
 8006c0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c12:	691b      	ldr	r3, [r3, #16]
 8006c14:	69ba      	ldr	r2, [r7, #24]
 8006c16:	0151      	lsls	r1, r2, #5
 8006c18:	69fa      	ldr	r2, [r7, #28]
 8006c1a:	440a      	add	r2, r1
 8006c1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c20:	0cdb      	lsrs	r3, r3, #19
 8006c22:	04db      	lsls	r3, r3, #19
 8006c24:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006c26:	69bb      	ldr	r3, [r7, #24]
 8006c28:	015a      	lsls	r2, r3, #5
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c32:	691b      	ldr	r3, [r3, #16]
 8006c34:	69ba      	ldr	r2, [r7, #24]
 8006c36:	0151      	lsls	r1, r2, #5
 8006c38:	69fa      	ldr	r2, [r7, #28]
 8006c3a:	440a      	add	r2, r1
 8006c3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c40:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006c44:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006c48:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	699b      	ldr	r3, [r3, #24]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d126      	bne.n	8006ca0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	015a      	lsls	r2, r3, #5
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	4413      	add	r3, r2
 8006c5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c5e:	691a      	ldr	r2, [r3, #16]
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c68:	69b9      	ldr	r1, [r7, #24]
 8006c6a:	0148      	lsls	r0, r1, #5
 8006c6c:	69f9      	ldr	r1, [r7, #28]
 8006c6e:	4401      	add	r1, r0
 8006c70:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006c74:	4313      	orrs	r3, r2
 8006c76:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	015a      	lsls	r2, r3, #5
 8006c7c:	69fb      	ldr	r3, [r7, #28]
 8006c7e:	4413      	add	r3, r2
 8006c80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c84:	691b      	ldr	r3, [r3, #16]
 8006c86:	69ba      	ldr	r2, [r7, #24]
 8006c88:	0151      	lsls	r1, r2, #5
 8006c8a:	69fa      	ldr	r2, [r7, #28]
 8006c8c:	440a      	add	r2, r1
 8006c8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c92:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006c96:	6113      	str	r3, [r2, #16]
 8006c98:	e03a      	b.n	8006d10 <USB_EPStartXfer+0x3e4>
 8006c9a:	bf00      	nop
 8006c9c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	699a      	ldr	r2, [r3, #24]
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	4413      	add	r3, r2
 8006caa:	1e5a      	subs	r2, r3, #1
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cb4:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	8afa      	ldrh	r2, [r7, #22]
 8006cbc:	fb03 f202 	mul.w	r2, r3, r2
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006cc4:	69bb      	ldr	r3, [r7, #24]
 8006cc6:	015a      	lsls	r2, r3, #5
 8006cc8:	69fb      	ldr	r3, [r7, #28]
 8006cca:	4413      	add	r3, r2
 8006ccc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cd0:	691a      	ldr	r2, [r3, #16]
 8006cd2:	8afb      	ldrh	r3, [r7, #22]
 8006cd4:	04d9      	lsls	r1, r3, #19
 8006cd6:	4b38      	ldr	r3, [pc, #224]	; (8006db8 <USB_EPStartXfer+0x48c>)
 8006cd8:	400b      	ands	r3, r1
 8006cda:	69b9      	ldr	r1, [r7, #24]
 8006cdc:	0148      	lsls	r0, r1, #5
 8006cde:	69f9      	ldr	r1, [r7, #28]
 8006ce0:	4401      	add	r1, r0
 8006ce2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006cea:	69bb      	ldr	r3, [r7, #24]
 8006cec:	015a      	lsls	r2, r3, #5
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	4413      	add	r3, r2
 8006cf2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cf6:	691a      	ldr	r2, [r3, #16]
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	69db      	ldr	r3, [r3, #28]
 8006cfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d00:	69b9      	ldr	r1, [r7, #24]
 8006d02:	0148      	lsls	r0, r1, #5
 8006d04:	69f9      	ldr	r1, [r7, #28]
 8006d06:	4401      	add	r1, r0
 8006d08:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006d10:	79fb      	ldrb	r3, [r7, #7]
 8006d12:	2b01      	cmp	r3, #1
 8006d14:	d10d      	bne.n	8006d32 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	691b      	ldr	r3, [r3, #16]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d009      	beq.n	8006d32 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	6919      	ldr	r1, [r3, #16]
 8006d22:	69bb      	ldr	r3, [r7, #24]
 8006d24:	015a      	lsls	r2, r3, #5
 8006d26:	69fb      	ldr	r3, [r7, #28]
 8006d28:	4413      	add	r3, r2
 8006d2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d2e:	460a      	mov	r2, r1
 8006d30:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	791b      	ldrb	r3, [r3, #4]
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d128      	bne.n	8006d8c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006d3a:	69fb      	ldr	r3, [r7, #28]
 8006d3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d110      	bne.n	8006d6c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006d4a:	69bb      	ldr	r3, [r7, #24]
 8006d4c:	015a      	lsls	r2, r3, #5
 8006d4e:	69fb      	ldr	r3, [r7, #28]
 8006d50:	4413      	add	r3, r2
 8006d52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	69ba      	ldr	r2, [r7, #24]
 8006d5a:	0151      	lsls	r1, r2, #5
 8006d5c:	69fa      	ldr	r2, [r7, #28]
 8006d5e:	440a      	add	r2, r1
 8006d60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d64:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006d68:	6013      	str	r3, [r2, #0]
 8006d6a:	e00f      	b.n	8006d8c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006d6c:	69bb      	ldr	r3, [r7, #24]
 8006d6e:	015a      	lsls	r2, r3, #5
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	4413      	add	r3, r2
 8006d74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	69ba      	ldr	r2, [r7, #24]
 8006d7c:	0151      	lsls	r1, r2, #5
 8006d7e:	69fa      	ldr	r2, [r7, #28]
 8006d80:	440a      	add	r2, r1
 8006d82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d8a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	015a      	lsls	r2, r3, #5
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	4413      	add	r3, r2
 8006d94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	69ba      	ldr	r2, [r7, #24]
 8006d9c:	0151      	lsls	r1, r2, #5
 8006d9e:	69fa      	ldr	r2, [r7, #28]
 8006da0:	440a      	add	r2, r1
 8006da2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006da6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006daa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006dac:	2300      	movs	r3, #0
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3720      	adds	r7, #32
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop
 8006db8:	1ff80000 	.word	0x1ff80000

08006dbc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b087      	sub	sp, #28
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	60f8      	str	r0, [r7, #12]
 8006dc4:	60b9      	str	r1, [r7, #8]
 8006dc6:	4613      	mov	r3, r2
 8006dc8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	781b      	ldrb	r3, [r3, #0]
 8006dd2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	785b      	ldrb	r3, [r3, #1]
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	f040 80ce 	bne.w	8006f7a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	699b      	ldr	r3, [r3, #24]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d132      	bne.n	8006e4c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	015a      	lsls	r2, r3, #5
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	4413      	add	r3, r2
 8006dee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006df2:	691b      	ldr	r3, [r3, #16]
 8006df4:	693a      	ldr	r2, [r7, #16]
 8006df6:	0151      	lsls	r1, r2, #5
 8006df8:	697a      	ldr	r2, [r7, #20]
 8006dfa:	440a      	add	r2, r1
 8006dfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e00:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006e04:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006e08:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	015a      	lsls	r2, r3, #5
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	4413      	add	r3, r2
 8006e12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e16:	691b      	ldr	r3, [r3, #16]
 8006e18:	693a      	ldr	r2, [r7, #16]
 8006e1a:	0151      	lsls	r1, r2, #5
 8006e1c:	697a      	ldr	r2, [r7, #20]
 8006e1e:	440a      	add	r2, r1
 8006e20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e24:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e28:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	015a      	lsls	r2, r3, #5
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	4413      	add	r3, r2
 8006e32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e36:	691b      	ldr	r3, [r3, #16]
 8006e38:	693a      	ldr	r2, [r7, #16]
 8006e3a:	0151      	lsls	r1, r2, #5
 8006e3c:	697a      	ldr	r2, [r7, #20]
 8006e3e:	440a      	add	r2, r1
 8006e40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e44:	0cdb      	lsrs	r3, r3, #19
 8006e46:	04db      	lsls	r3, r3, #19
 8006e48:	6113      	str	r3, [r2, #16]
 8006e4a:	e04e      	b.n	8006eea <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	015a      	lsls	r2, r3, #5
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	4413      	add	r3, r2
 8006e54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	693a      	ldr	r2, [r7, #16]
 8006e5c:	0151      	lsls	r1, r2, #5
 8006e5e:	697a      	ldr	r2, [r7, #20]
 8006e60:	440a      	add	r2, r1
 8006e62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e66:	0cdb      	lsrs	r3, r3, #19
 8006e68:	04db      	lsls	r3, r3, #19
 8006e6a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	015a      	lsls	r2, r3, #5
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	4413      	add	r3, r2
 8006e74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e78:	691b      	ldr	r3, [r3, #16]
 8006e7a:	693a      	ldr	r2, [r7, #16]
 8006e7c:	0151      	lsls	r1, r2, #5
 8006e7e:	697a      	ldr	r2, [r7, #20]
 8006e80:	440a      	add	r2, r1
 8006e82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e86:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006e8a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006e8e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	699a      	ldr	r2, [r3, #24]
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d903      	bls.n	8006ea4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	68da      	ldr	r2, [r3, #12]
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	015a      	lsls	r2, r3, #5
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	4413      	add	r3, r2
 8006eac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006eb0:	691b      	ldr	r3, [r3, #16]
 8006eb2:	693a      	ldr	r2, [r7, #16]
 8006eb4:	0151      	lsls	r1, r2, #5
 8006eb6:	697a      	ldr	r2, [r7, #20]
 8006eb8:	440a      	add	r2, r1
 8006eba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ebe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006ec2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	015a      	lsls	r2, r3, #5
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	4413      	add	r3, r2
 8006ecc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ed0:	691a      	ldr	r2, [r3, #16]
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	699b      	ldr	r3, [r3, #24]
 8006ed6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006eda:	6939      	ldr	r1, [r7, #16]
 8006edc:	0148      	lsls	r0, r1, #5
 8006ede:	6979      	ldr	r1, [r7, #20]
 8006ee0:	4401      	add	r1, r0
 8006ee2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006eea:	79fb      	ldrb	r3, [r7, #7]
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d11e      	bne.n	8006f2e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	695b      	ldr	r3, [r3, #20]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d009      	beq.n	8006f0c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	015a      	lsls	r2, r3, #5
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	4413      	add	r3, r2
 8006f00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f04:	461a      	mov	r2, r3
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	695b      	ldr	r3, [r3, #20]
 8006f0a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	015a      	lsls	r2, r3, #5
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	4413      	add	r3, r2
 8006f14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	693a      	ldr	r2, [r7, #16]
 8006f1c:	0151      	lsls	r1, r2, #5
 8006f1e:	697a      	ldr	r2, [r7, #20]
 8006f20:	440a      	add	r2, r1
 8006f22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f26:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006f2a:	6013      	str	r3, [r2, #0]
 8006f2c:	e097      	b.n	800705e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	015a      	lsls	r2, r3, #5
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	4413      	add	r3, r2
 8006f36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	693a      	ldr	r2, [r7, #16]
 8006f3e:	0151      	lsls	r1, r2, #5
 8006f40:	697a      	ldr	r2, [r7, #20]
 8006f42:	440a      	add	r2, r1
 8006f44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f48:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006f4c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	699b      	ldr	r3, [r3, #24]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	f000 8083 	beq.w	800705e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	781b      	ldrb	r3, [r3, #0]
 8006f64:	f003 030f 	and.w	r3, r3, #15
 8006f68:	2101      	movs	r1, #1
 8006f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8006f6e:	6979      	ldr	r1, [r7, #20]
 8006f70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f74:	4313      	orrs	r3, r2
 8006f76:	634b      	str	r3, [r1, #52]	; 0x34
 8006f78:	e071      	b.n	800705e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	015a      	lsls	r2, r3, #5
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	4413      	add	r3, r2
 8006f82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	693a      	ldr	r2, [r7, #16]
 8006f8a:	0151      	lsls	r1, r2, #5
 8006f8c:	697a      	ldr	r2, [r7, #20]
 8006f8e:	440a      	add	r2, r1
 8006f90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f94:	0cdb      	lsrs	r3, r3, #19
 8006f96:	04db      	lsls	r3, r3, #19
 8006f98:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	015a      	lsls	r2, r3, #5
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	4413      	add	r3, r2
 8006fa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fa6:	691b      	ldr	r3, [r3, #16]
 8006fa8:	693a      	ldr	r2, [r7, #16]
 8006faa:	0151      	lsls	r1, r2, #5
 8006fac:	697a      	ldr	r2, [r7, #20]
 8006fae:	440a      	add	r2, r1
 8006fb0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006fb4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006fb8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006fbc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	699b      	ldr	r3, [r3, #24]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d003      	beq.n	8006fce <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	68da      	ldr	r2, [r3, #12]
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	68da      	ldr	r2, [r3, #12]
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	015a      	lsls	r2, r3, #5
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	4413      	add	r3, r2
 8006fde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fe2:	691b      	ldr	r3, [r3, #16]
 8006fe4:	693a      	ldr	r2, [r7, #16]
 8006fe6:	0151      	lsls	r1, r2, #5
 8006fe8:	697a      	ldr	r2, [r7, #20]
 8006fea:	440a      	add	r2, r1
 8006fec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ff0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006ff4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	015a      	lsls	r2, r3, #5
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	4413      	add	r3, r2
 8006ffe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007002:	691a      	ldr	r2, [r3, #16]
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	69db      	ldr	r3, [r3, #28]
 8007008:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800700c:	6939      	ldr	r1, [r7, #16]
 800700e:	0148      	lsls	r0, r1, #5
 8007010:	6979      	ldr	r1, [r7, #20]
 8007012:	4401      	add	r1, r0
 8007014:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007018:	4313      	orrs	r3, r2
 800701a:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800701c:	79fb      	ldrb	r3, [r7, #7]
 800701e:	2b01      	cmp	r3, #1
 8007020:	d10d      	bne.n	800703e <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d009      	beq.n	800703e <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	6919      	ldr	r1, [r3, #16]
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	015a      	lsls	r2, r3, #5
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	4413      	add	r3, r2
 8007036:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800703a:	460a      	mov	r2, r1
 800703c:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	015a      	lsls	r2, r3, #5
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	4413      	add	r3, r2
 8007046:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	693a      	ldr	r2, [r7, #16]
 800704e:	0151      	lsls	r1, r2, #5
 8007050:	697a      	ldr	r2, [r7, #20]
 8007052:	440a      	add	r2, r1
 8007054:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007058:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800705c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800705e:	2300      	movs	r3, #0
}
 8007060:	4618      	mov	r0, r3
 8007062:	371c      	adds	r7, #28
 8007064:	46bd      	mov	sp, r7
 8007066:	bc80      	pop	{r7}
 8007068:	4770      	bx	lr

0800706a <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800706a:	b480      	push	{r7}
 800706c:	b087      	sub	sp, #28
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]
 8007072:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007074:	2300      	movs	r3, #0
 8007076:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007078:	2300      	movs	r3, #0
 800707a:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	785b      	ldrb	r3, [r3, #1]
 8007084:	2b01      	cmp	r3, #1
 8007086:	d14a      	bne.n	800711e <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	781b      	ldrb	r3, [r3, #0]
 800708c:	015a      	lsls	r2, r3, #5
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	4413      	add	r3, r2
 8007092:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800709c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070a0:	f040 8086 	bne.w	80071b0 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	781b      	ldrb	r3, [r3, #0]
 80070a8:	015a      	lsls	r2, r3, #5
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	4413      	add	r3, r2
 80070ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	683a      	ldr	r2, [r7, #0]
 80070b6:	7812      	ldrb	r2, [r2, #0]
 80070b8:	0151      	lsls	r1, r2, #5
 80070ba:	693a      	ldr	r2, [r7, #16]
 80070bc:	440a      	add	r2, r1
 80070be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80070c6:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	781b      	ldrb	r3, [r3, #0]
 80070cc:	015a      	lsls	r2, r3, #5
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	4413      	add	r3, r2
 80070d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	683a      	ldr	r2, [r7, #0]
 80070da:	7812      	ldrb	r2, [r2, #0]
 80070dc:	0151      	lsls	r1, r2, #5
 80070de:	693a      	ldr	r2, [r7, #16]
 80070e0:	440a      	add	r2, r1
 80070e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80070ea:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	3301      	adds	r3, #1
 80070f0:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f242 7210 	movw	r2, #10000	; 0x2710
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d902      	bls.n	8007102 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	75fb      	strb	r3, [r7, #23]
          break;
 8007100:	e056      	b.n	80071b0 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	781b      	ldrb	r3, [r3, #0]
 8007106:	015a      	lsls	r2, r3, #5
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	4413      	add	r3, r2
 800710c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007116:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800711a:	d0e7      	beq.n	80070ec <USB_EPStopXfer+0x82>
 800711c:	e048      	b.n	80071b0 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	781b      	ldrb	r3, [r3, #0]
 8007122:	015a      	lsls	r2, r3, #5
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	4413      	add	r3, r2
 8007128:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007132:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007136:	d13b      	bne.n	80071b0 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	015a      	lsls	r2, r3, #5
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	4413      	add	r3, r2
 8007142:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	683a      	ldr	r2, [r7, #0]
 800714a:	7812      	ldrb	r2, [r2, #0]
 800714c:	0151      	lsls	r1, r2, #5
 800714e:	693a      	ldr	r2, [r7, #16]
 8007150:	440a      	add	r2, r1
 8007152:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007156:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800715a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	781b      	ldrb	r3, [r3, #0]
 8007160:	015a      	lsls	r2, r3, #5
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	4413      	add	r3, r2
 8007166:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	683a      	ldr	r2, [r7, #0]
 800716e:	7812      	ldrb	r2, [r2, #0]
 8007170:	0151      	lsls	r1, r2, #5
 8007172:	693a      	ldr	r2, [r7, #16]
 8007174:	440a      	add	r2, r1
 8007176:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800717a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800717e:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	3301      	adds	r3, #1
 8007184:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	f242 7210 	movw	r2, #10000	; 0x2710
 800718c:	4293      	cmp	r3, r2
 800718e:	d902      	bls.n	8007196 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007190:	2301      	movs	r3, #1
 8007192:	75fb      	strb	r3, [r7, #23]
          break;
 8007194:	e00c      	b.n	80071b0 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	781b      	ldrb	r3, [r3, #0]
 800719a:	015a      	lsls	r2, r3, #5
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	4413      	add	r3, r2
 80071a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80071aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80071ae:	d0e7      	beq.n	8007180 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80071b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	371c      	adds	r7, #28
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bc80      	pop	{r7}
 80071ba:	4770      	bx	lr

080071bc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80071bc:	b480      	push	{r7}
 80071be:	b089      	sub	sp, #36	; 0x24
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	60f8      	str	r0, [r7, #12]
 80071c4:	60b9      	str	r1, [r7, #8]
 80071c6:	4611      	mov	r1, r2
 80071c8:	461a      	mov	r2, r3
 80071ca:	460b      	mov	r3, r1
 80071cc:	71fb      	strb	r3, [r7, #7]
 80071ce:	4613      	mov	r3, r2
 80071d0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80071da:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d123      	bne.n	800722a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80071e2:	88bb      	ldrh	r3, [r7, #4]
 80071e4:	3303      	adds	r3, #3
 80071e6:	089b      	lsrs	r3, r3, #2
 80071e8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80071ea:	2300      	movs	r3, #0
 80071ec:	61bb      	str	r3, [r7, #24]
 80071ee:	e018      	b.n	8007222 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80071f0:	79fb      	ldrb	r3, [r7, #7]
 80071f2:	031a      	lsls	r2, r3, #12
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	4413      	add	r3, r2
 80071f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80071fc:	461a      	mov	r2, r3
 80071fe:	69fb      	ldr	r3, [r7, #28]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007204:	69fb      	ldr	r3, [r7, #28]
 8007206:	3301      	adds	r3, #1
 8007208:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	3301      	adds	r3, #1
 800720e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007210:	69fb      	ldr	r3, [r7, #28]
 8007212:	3301      	adds	r3, #1
 8007214:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	3301      	adds	r3, #1
 800721a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800721c:	69bb      	ldr	r3, [r7, #24]
 800721e:	3301      	adds	r3, #1
 8007220:	61bb      	str	r3, [r7, #24]
 8007222:	69ba      	ldr	r2, [r7, #24]
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	429a      	cmp	r2, r3
 8007228:	d3e2      	bcc.n	80071f0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800722a:	2300      	movs	r3, #0
}
 800722c:	4618      	mov	r0, r3
 800722e:	3724      	adds	r7, #36	; 0x24
 8007230:	46bd      	mov	sp, r7
 8007232:	bc80      	pop	{r7}
 8007234:	4770      	bx	lr

08007236 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007236:	b480      	push	{r7}
 8007238:	b08b      	sub	sp, #44	; 0x2c
 800723a:	af00      	add	r7, sp, #0
 800723c:	60f8      	str	r0, [r7, #12]
 800723e:	60b9      	str	r1, [r7, #8]
 8007240:	4613      	mov	r3, r2
 8007242:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800724c:	88fb      	ldrh	r3, [r7, #6]
 800724e:	089b      	lsrs	r3, r3, #2
 8007250:	b29b      	uxth	r3, r3
 8007252:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007254:	88fb      	ldrh	r3, [r7, #6]
 8007256:	f003 0303 	and.w	r3, r3, #3
 800725a:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800725c:	2300      	movs	r3, #0
 800725e:	623b      	str	r3, [r7, #32]
 8007260:	e014      	b.n	800728c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800726c:	601a      	str	r2, [r3, #0]
    pDest++;
 800726e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007270:	3301      	adds	r3, #1
 8007272:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007276:	3301      	adds	r3, #1
 8007278:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800727a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800727c:	3301      	adds	r3, #1
 800727e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007282:	3301      	adds	r3, #1
 8007284:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007286:	6a3b      	ldr	r3, [r7, #32]
 8007288:	3301      	adds	r3, #1
 800728a:	623b      	str	r3, [r7, #32]
 800728c:	6a3a      	ldr	r2, [r7, #32]
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	429a      	cmp	r2, r3
 8007292:	d3e6      	bcc.n	8007262 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007294:	8bfb      	ldrh	r3, [r7, #30]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d01e      	beq.n	80072d8 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800729a:	2300      	movs	r3, #0
 800729c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80072a4:	461a      	mov	r2, r3
 80072a6:	f107 0310 	add.w	r3, r7, #16
 80072aa:	6812      	ldr	r2, [r2, #0]
 80072ac:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80072ae:	693a      	ldr	r2, [r7, #16]
 80072b0:	6a3b      	ldr	r3, [r7, #32]
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	00db      	lsls	r3, r3, #3
 80072b6:	fa22 f303 	lsr.w	r3, r2, r3
 80072ba:	b2da      	uxtb	r2, r3
 80072bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072be:	701a      	strb	r2, [r3, #0]
      i++;
 80072c0:	6a3b      	ldr	r3, [r7, #32]
 80072c2:	3301      	adds	r3, #1
 80072c4:	623b      	str	r3, [r7, #32]
      pDest++;
 80072c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c8:	3301      	adds	r3, #1
 80072ca:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80072cc:	8bfb      	ldrh	r3, [r7, #30]
 80072ce:	3b01      	subs	r3, #1
 80072d0:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80072d2:	8bfb      	ldrh	r3, [r7, #30]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d1ea      	bne.n	80072ae <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80072d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80072da:	4618      	mov	r0, r3
 80072dc:	372c      	adds	r7, #44	; 0x2c
 80072de:	46bd      	mov	sp, r7
 80072e0:	bc80      	pop	{r7}
 80072e2:	4770      	bx	lr

080072e4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b085      	sub	sp, #20
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	781b      	ldrb	r3, [r3, #0]
 80072f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	785b      	ldrb	r3, [r3, #1]
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	d12c      	bne.n	800735a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	015a      	lsls	r2, r3, #5
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	4413      	add	r3, r2
 8007308:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	2b00      	cmp	r3, #0
 8007310:	db12      	blt.n	8007338 <USB_EPSetStall+0x54>
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d00f      	beq.n	8007338 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	015a      	lsls	r2, r3, #5
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	4413      	add	r3, r2
 8007320:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	68ba      	ldr	r2, [r7, #8]
 8007328:	0151      	lsls	r1, r2, #5
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	440a      	add	r2, r1
 800732e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007332:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007336:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	015a      	lsls	r2, r3, #5
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	4413      	add	r3, r2
 8007340:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68ba      	ldr	r2, [r7, #8]
 8007348:	0151      	lsls	r1, r2, #5
 800734a:	68fa      	ldr	r2, [r7, #12]
 800734c:	440a      	add	r2, r1
 800734e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007352:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007356:	6013      	str	r3, [r2, #0]
 8007358:	e02b      	b.n	80073b2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	015a      	lsls	r2, r3, #5
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	4413      	add	r3, r2
 8007362:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	2b00      	cmp	r3, #0
 800736a:	db12      	blt.n	8007392 <USB_EPSetStall+0xae>
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d00f      	beq.n	8007392 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	015a      	lsls	r2, r3, #5
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	4413      	add	r3, r2
 800737a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	68ba      	ldr	r2, [r7, #8]
 8007382:	0151      	lsls	r1, r2, #5
 8007384:	68fa      	ldr	r2, [r7, #12]
 8007386:	440a      	add	r2, r1
 8007388:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800738c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007390:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	015a      	lsls	r2, r3, #5
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	4413      	add	r3, r2
 800739a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68ba      	ldr	r2, [r7, #8]
 80073a2:	0151      	lsls	r1, r2, #5
 80073a4:	68fa      	ldr	r2, [r7, #12]
 80073a6:	440a      	add	r2, r1
 80073a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80073ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80073b0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80073b2:	2300      	movs	r3, #0
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3714      	adds	r7, #20
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bc80      	pop	{r7}
 80073bc:	4770      	bx	lr

080073be <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80073be:	b480      	push	{r7}
 80073c0:	b085      	sub	sp, #20
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
 80073c6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	781b      	ldrb	r3, [r3, #0]
 80073d0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	785b      	ldrb	r3, [r3, #1]
 80073d6:	2b01      	cmp	r3, #1
 80073d8:	d128      	bne.n	800742c <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	015a      	lsls	r2, r3, #5
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	4413      	add	r3, r2
 80073e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	68ba      	ldr	r2, [r7, #8]
 80073ea:	0151      	lsls	r1, r2, #5
 80073ec:	68fa      	ldr	r2, [r7, #12]
 80073ee:	440a      	add	r2, r1
 80073f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073f4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80073f8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	791b      	ldrb	r3, [r3, #4]
 80073fe:	2b03      	cmp	r3, #3
 8007400:	d003      	beq.n	800740a <USB_EPClearStall+0x4c>
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	791b      	ldrb	r3, [r3, #4]
 8007406:	2b02      	cmp	r3, #2
 8007408:	d138      	bne.n	800747c <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	015a      	lsls	r2, r3, #5
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	4413      	add	r3, r2
 8007412:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	68ba      	ldr	r2, [r7, #8]
 800741a:	0151      	lsls	r1, r2, #5
 800741c:	68fa      	ldr	r2, [r7, #12]
 800741e:	440a      	add	r2, r1
 8007420:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007428:	6013      	str	r3, [r2, #0]
 800742a:	e027      	b.n	800747c <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	015a      	lsls	r2, r3, #5
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	4413      	add	r3, r2
 8007434:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68ba      	ldr	r2, [r7, #8]
 800743c:	0151      	lsls	r1, r2, #5
 800743e:	68fa      	ldr	r2, [r7, #12]
 8007440:	440a      	add	r2, r1
 8007442:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007446:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800744a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	791b      	ldrb	r3, [r3, #4]
 8007450:	2b03      	cmp	r3, #3
 8007452:	d003      	beq.n	800745c <USB_EPClearStall+0x9e>
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	791b      	ldrb	r3, [r3, #4]
 8007458:	2b02      	cmp	r3, #2
 800745a:	d10f      	bne.n	800747c <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	015a      	lsls	r2, r3, #5
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	4413      	add	r3, r2
 8007464:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	68ba      	ldr	r2, [r7, #8]
 800746c:	0151      	lsls	r1, r2, #5
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	440a      	add	r2, r1
 8007472:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007476:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800747a:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800747c:	2300      	movs	r3, #0
}
 800747e:	4618      	mov	r0, r3
 8007480:	3714      	adds	r7, #20
 8007482:	46bd      	mov	sp, r7
 8007484:	bc80      	pop	{r7}
 8007486:	4770      	bx	lr

08007488 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007488:	b480      	push	{r7}
 800748a:	b085      	sub	sp, #20
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
 8007490:	460b      	mov	r3, r1
 8007492:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	68fa      	ldr	r2, [r7, #12]
 80074a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074a6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80074aa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	78fb      	ldrb	r3, [r7, #3]
 80074b6:	011b      	lsls	r3, r3, #4
 80074b8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80074bc:	68f9      	ldr	r1, [r7, #12]
 80074be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80074c2:	4313      	orrs	r3, r2
 80074c4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80074c6:	2300      	movs	r3, #0
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3714      	adds	r7, #20
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bc80      	pop	{r7}
 80074d0:	4770      	bx	lr

080074d2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80074d2:	b480      	push	{r7}
 80074d4:	b085      	sub	sp, #20
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80074ec:	f023 0303 	bic.w	r3, r3, #3
 80074f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007500:	f023 0302 	bic.w	r3, r3, #2
 8007504:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007506:	2300      	movs	r3, #0
}
 8007508:	4618      	mov	r0, r3
 800750a:	3714      	adds	r7, #20
 800750c:	46bd      	mov	sp, r7
 800750e:	bc80      	pop	{r7}
 8007510:	4770      	bx	lr

08007512 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007512:	b480      	push	{r7}
 8007514:	b085      	sub	sp, #20
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	68fa      	ldr	r2, [r7, #12]
 8007528:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800752c:	f023 0303 	bic.w	r3, r3, #3
 8007530:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	68fa      	ldr	r2, [r7, #12]
 800753c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007540:	f043 0302 	orr.w	r3, r3, #2
 8007544:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007546:	2300      	movs	r3, #0
}
 8007548:	4618      	mov	r0, r3
 800754a:	3714      	adds	r7, #20
 800754c:	46bd      	mov	sp, r7
 800754e:	bc80      	pop	{r7}
 8007550:	4770      	bx	lr

08007552 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007552:	b480      	push	{r7}
 8007554:	b085      	sub	sp, #20
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	695b      	ldr	r3, [r3, #20]
 800755e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	699b      	ldr	r3, [r3, #24]
 8007564:	68fa      	ldr	r2, [r7, #12]
 8007566:	4013      	ands	r3, r2
 8007568:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800756a:	68fb      	ldr	r3, [r7, #12]
}
 800756c:	4618      	mov	r0, r3
 800756e:	3714      	adds	r7, #20
 8007570:	46bd      	mov	sp, r7
 8007572:	bc80      	pop	{r7}
 8007574:	4770      	bx	lr

08007576 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007576:	b480      	push	{r7}
 8007578:	b085      	sub	sp, #20
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007588:	699b      	ldr	r3, [r3, #24]
 800758a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007592:	69db      	ldr	r3, [r3, #28]
 8007594:	68ba      	ldr	r2, [r7, #8]
 8007596:	4013      	ands	r3, r2
 8007598:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	0c1b      	lsrs	r3, r3, #16
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3714      	adds	r7, #20
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bc80      	pop	{r7}
 80075a6:	4770      	bx	lr

080075a8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b085      	sub	sp, #20
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075ba:	699b      	ldr	r3, [r3, #24]
 80075bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075c4:	69db      	ldr	r3, [r3, #28]
 80075c6:	68ba      	ldr	r2, [r7, #8]
 80075c8:	4013      	ands	r3, r2
 80075ca:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	b29b      	uxth	r3, r3
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3714      	adds	r7, #20
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bc80      	pop	{r7}
 80075d8:	4770      	bx	lr

080075da <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80075da:	b480      	push	{r7}
 80075dc:	b085      	sub	sp, #20
 80075de:	af00      	add	r7, sp, #0
 80075e0:	6078      	str	r0, [r7, #4]
 80075e2:	460b      	mov	r3, r1
 80075e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80075ea:	78fb      	ldrb	r3, [r7, #3]
 80075ec:	015a      	lsls	r2, r3, #5
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	4413      	add	r3, r2
 80075f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007600:	695b      	ldr	r3, [r3, #20]
 8007602:	68ba      	ldr	r2, [r7, #8]
 8007604:	4013      	ands	r3, r2
 8007606:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007608:	68bb      	ldr	r3, [r7, #8]
}
 800760a:	4618      	mov	r0, r3
 800760c:	3714      	adds	r7, #20
 800760e:	46bd      	mov	sp, r7
 8007610:	bc80      	pop	{r7}
 8007612:	4770      	bx	lr

08007614 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007614:	b480      	push	{r7}
 8007616:	b087      	sub	sp, #28
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	460b      	mov	r3, r1
 800761e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800762a:	691b      	ldr	r3, [r3, #16]
 800762c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007636:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007638:	78fb      	ldrb	r3, [r7, #3]
 800763a:	f003 030f 	and.w	r3, r3, #15
 800763e:	68fa      	ldr	r2, [r7, #12]
 8007640:	fa22 f303 	lsr.w	r3, r2, r3
 8007644:	01db      	lsls	r3, r3, #7
 8007646:	b2db      	uxtb	r3, r3
 8007648:	693a      	ldr	r2, [r7, #16]
 800764a:	4313      	orrs	r3, r2
 800764c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800764e:	78fb      	ldrb	r3, [r7, #3]
 8007650:	015a      	lsls	r2, r3, #5
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	4413      	add	r3, r2
 8007656:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	693a      	ldr	r2, [r7, #16]
 800765e:	4013      	ands	r3, r2
 8007660:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007662:	68bb      	ldr	r3, [r7, #8]
}
 8007664:	4618      	mov	r0, r3
 8007666:	371c      	adds	r7, #28
 8007668:	46bd      	mov	sp, r7
 800766a:	bc80      	pop	{r7}
 800766c:	4770      	bx	lr

0800766e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800766e:	b480      	push	{r7}
 8007670:	b083      	sub	sp, #12
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	695b      	ldr	r3, [r3, #20]
 800767a:	f003 0301 	and.w	r3, r3, #1
}
 800767e:	4618      	mov	r0, r3
 8007680:	370c      	adds	r7, #12
 8007682:	46bd      	mov	sp, r7
 8007684:	bc80      	pop	{r7}
 8007686:	4770      	bx	lr

08007688 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007688:	b480      	push	{r7}
 800768a:	b085      	sub	sp, #20
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076a2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80076a6:	f023 0307 	bic.w	r3, r3, #7
 80076aa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	68fa      	ldr	r2, [r7, #12]
 80076b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80076ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076be:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3714      	adds	r7, #20
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bc80      	pop	{r7}
 80076ca:	4770      	bx	lr

080076cc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b087      	sub	sp, #28
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	60f8      	str	r0, [r7, #12]
 80076d4:	460b      	mov	r3, r1
 80076d6:	607a      	str	r2, [r7, #4]
 80076d8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	333c      	adds	r3, #60	; 0x3c
 80076e2:	3304      	adds	r3, #4
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	4a25      	ldr	r2, [pc, #148]	; (8007780 <USB_EP0_OutStart+0xb4>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d90a      	bls.n	8007706 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076fc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007700:	d101      	bne.n	8007706 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007702:	2300      	movs	r3, #0
 8007704:	e037      	b.n	8007776 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800770c:	461a      	mov	r2, r3
 800770e:	2300      	movs	r3, #0
 8007710:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007718:	691b      	ldr	r3, [r3, #16]
 800771a:	697a      	ldr	r2, [r7, #20]
 800771c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007720:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007724:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800772c:	691b      	ldr	r3, [r3, #16]
 800772e:	697a      	ldr	r2, [r7, #20]
 8007730:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007734:	f043 0318 	orr.w	r3, r3, #24
 8007738:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	697a      	ldr	r2, [r7, #20]
 8007744:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007748:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800774c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800774e:	7afb      	ldrb	r3, [r7, #11]
 8007750:	2b01      	cmp	r3, #1
 8007752:	d10f      	bne.n	8007774 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800775a:	461a      	mov	r2, r3
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007760:	697b      	ldr	r3, [r7, #20]
 8007762:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	697a      	ldr	r2, [r7, #20]
 800776a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800776e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007772:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	371c      	adds	r7, #28
 800777a:	46bd      	mov	sp, r7
 800777c:	bc80      	pop	{r7}
 800777e:	4770      	bx	lr
 8007780:	4f54300a 	.word	0x4f54300a

08007784 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007784:	b480      	push	{r7}
 8007786:	b085      	sub	sp, #20
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800778c:	2300      	movs	r3, #0
 800778e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	3301      	adds	r3, #1
 8007794:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	4a12      	ldr	r2, [pc, #72]	; (80077e4 <USB_CoreReset+0x60>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d901      	bls.n	80077a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800779e:	2303      	movs	r3, #3
 80077a0:	e01b      	b.n	80077da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	691b      	ldr	r3, [r3, #16]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	daf2      	bge.n	8007790 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80077aa:	2300      	movs	r3, #0
 80077ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	691b      	ldr	r3, [r3, #16]
 80077b2:	f043 0201 	orr.w	r2, r3, #1
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	3301      	adds	r3, #1
 80077be:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	4a08      	ldr	r2, [pc, #32]	; (80077e4 <USB_CoreReset+0x60>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d901      	bls.n	80077cc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80077c8:	2303      	movs	r3, #3
 80077ca:	e006      	b.n	80077da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	691b      	ldr	r3, [r3, #16]
 80077d0:	f003 0301 	and.w	r3, r3, #1
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d0f0      	beq.n	80077ba <USB_CoreReset+0x36>

  return HAL_OK;
 80077d8:	2300      	movs	r3, #0
}
 80077da:	4618      	mov	r0, r3
 80077dc:	3714      	adds	r7, #20
 80077de:	46bd      	mov	sp, r7
 80077e0:	bc80      	pop	{r7}
 80077e2:	4770      	bx	lr
 80077e4:	00030d40 	.word	0x00030d40

080077e8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b084      	sub	sp, #16
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
 80077f0:	460b      	mov	r3, r1
 80077f2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80077f4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80077f8:	f002 fd90 	bl	800a31c <USBD_static_malloc>
 80077fc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d109      	bne.n	8007818 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	32b0      	adds	r2, #176	; 0xb0
 800780e:	2100      	movs	r1, #0
 8007810:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007814:	2302      	movs	r3, #2
 8007816:	e0d4      	b.n	80079c2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007818:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800781c:	2100      	movs	r1, #0
 800781e:	68f8      	ldr	r0, [r7, #12]
 8007820:	f002 fe08 	bl	800a434 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	32b0      	adds	r2, #176	; 0xb0
 800782e:	68f9      	ldr	r1, [r7, #12]
 8007830:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	32b0      	adds	r2, #176	; 0xb0
 800783e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	7c1b      	ldrb	r3, [r3, #16]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d138      	bne.n	80078c2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007850:	4b5e      	ldr	r3, [pc, #376]	; (80079cc <USBD_CDC_Init+0x1e4>)
 8007852:	7819      	ldrb	r1, [r3, #0]
 8007854:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007858:	2202      	movs	r2, #2
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f002 fc3b 	bl	800a0d6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007860:	4b5a      	ldr	r3, [pc, #360]	; (80079cc <USBD_CDC_Init+0x1e4>)
 8007862:	781b      	ldrb	r3, [r3, #0]
 8007864:	f003 020f 	and.w	r2, r3, #15
 8007868:	6879      	ldr	r1, [r7, #4]
 800786a:	4613      	mov	r3, r2
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	4413      	add	r3, r2
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	440b      	add	r3, r1
 8007874:	3324      	adds	r3, #36	; 0x24
 8007876:	2201      	movs	r2, #1
 8007878:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800787a:	4b55      	ldr	r3, [pc, #340]	; (80079d0 <USBD_CDC_Init+0x1e8>)
 800787c:	7819      	ldrb	r1, [r3, #0]
 800787e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007882:	2202      	movs	r2, #2
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f002 fc26 	bl	800a0d6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800788a:	4b51      	ldr	r3, [pc, #324]	; (80079d0 <USBD_CDC_Init+0x1e8>)
 800788c:	781b      	ldrb	r3, [r3, #0]
 800788e:	f003 020f 	and.w	r2, r3, #15
 8007892:	6879      	ldr	r1, [r7, #4]
 8007894:	4613      	mov	r3, r2
 8007896:	009b      	lsls	r3, r3, #2
 8007898:	4413      	add	r3, r2
 800789a:	009b      	lsls	r3, r3, #2
 800789c:	440b      	add	r3, r1
 800789e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80078a2:	2201      	movs	r2, #1
 80078a4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80078a6:	4b4b      	ldr	r3, [pc, #300]	; (80079d4 <USBD_CDC_Init+0x1ec>)
 80078a8:	781b      	ldrb	r3, [r3, #0]
 80078aa:	f003 020f 	and.w	r2, r3, #15
 80078ae:	6879      	ldr	r1, [r7, #4]
 80078b0:	4613      	mov	r3, r2
 80078b2:	009b      	lsls	r3, r3, #2
 80078b4:	4413      	add	r3, r2
 80078b6:	009b      	lsls	r3, r3, #2
 80078b8:	440b      	add	r3, r1
 80078ba:	3326      	adds	r3, #38	; 0x26
 80078bc:	2210      	movs	r2, #16
 80078be:	801a      	strh	r2, [r3, #0]
 80078c0:	e035      	b.n	800792e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80078c2:	4b42      	ldr	r3, [pc, #264]	; (80079cc <USBD_CDC_Init+0x1e4>)
 80078c4:	7819      	ldrb	r1, [r3, #0]
 80078c6:	2340      	movs	r3, #64	; 0x40
 80078c8:	2202      	movs	r2, #2
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f002 fc03 	bl	800a0d6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80078d0:	4b3e      	ldr	r3, [pc, #248]	; (80079cc <USBD_CDC_Init+0x1e4>)
 80078d2:	781b      	ldrb	r3, [r3, #0]
 80078d4:	f003 020f 	and.w	r2, r3, #15
 80078d8:	6879      	ldr	r1, [r7, #4]
 80078da:	4613      	mov	r3, r2
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	4413      	add	r3, r2
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	440b      	add	r3, r1
 80078e4:	3324      	adds	r3, #36	; 0x24
 80078e6:	2201      	movs	r2, #1
 80078e8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80078ea:	4b39      	ldr	r3, [pc, #228]	; (80079d0 <USBD_CDC_Init+0x1e8>)
 80078ec:	7819      	ldrb	r1, [r3, #0]
 80078ee:	2340      	movs	r3, #64	; 0x40
 80078f0:	2202      	movs	r2, #2
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f002 fbef 	bl	800a0d6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80078f8:	4b35      	ldr	r3, [pc, #212]	; (80079d0 <USBD_CDC_Init+0x1e8>)
 80078fa:	781b      	ldrb	r3, [r3, #0]
 80078fc:	f003 020f 	and.w	r2, r3, #15
 8007900:	6879      	ldr	r1, [r7, #4]
 8007902:	4613      	mov	r3, r2
 8007904:	009b      	lsls	r3, r3, #2
 8007906:	4413      	add	r3, r2
 8007908:	009b      	lsls	r3, r3, #2
 800790a:	440b      	add	r3, r1
 800790c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007910:	2201      	movs	r2, #1
 8007912:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007914:	4b2f      	ldr	r3, [pc, #188]	; (80079d4 <USBD_CDC_Init+0x1ec>)
 8007916:	781b      	ldrb	r3, [r3, #0]
 8007918:	f003 020f 	and.w	r2, r3, #15
 800791c:	6879      	ldr	r1, [r7, #4]
 800791e:	4613      	mov	r3, r2
 8007920:	009b      	lsls	r3, r3, #2
 8007922:	4413      	add	r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	440b      	add	r3, r1
 8007928:	3326      	adds	r3, #38	; 0x26
 800792a:	2210      	movs	r2, #16
 800792c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800792e:	4b29      	ldr	r3, [pc, #164]	; (80079d4 <USBD_CDC_Init+0x1ec>)
 8007930:	7819      	ldrb	r1, [r3, #0]
 8007932:	2308      	movs	r3, #8
 8007934:	2203      	movs	r2, #3
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f002 fbcd 	bl	800a0d6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800793c:	4b25      	ldr	r3, [pc, #148]	; (80079d4 <USBD_CDC_Init+0x1ec>)
 800793e:	781b      	ldrb	r3, [r3, #0]
 8007940:	f003 020f 	and.w	r2, r3, #15
 8007944:	6879      	ldr	r1, [r7, #4]
 8007946:	4613      	mov	r3, r2
 8007948:	009b      	lsls	r3, r3, #2
 800794a:	4413      	add	r3, r2
 800794c:	009b      	lsls	r3, r3, #2
 800794e:	440b      	add	r3, r1
 8007950:	3324      	adds	r3, #36	; 0x24
 8007952:	2201      	movs	r2, #1
 8007954:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2200      	movs	r2, #0
 800795a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	33b0      	adds	r3, #176	; 0xb0
 8007968:	009b      	lsls	r3, r3, #2
 800796a:	4413      	add	r3, r2
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2200      	movs	r2, #0
 8007976:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2200      	movs	r2, #0
 800797e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8007988:	2b00      	cmp	r3, #0
 800798a:	d101      	bne.n	8007990 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800798c:	2302      	movs	r3, #2
 800798e:	e018      	b.n	80079c2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	7c1b      	ldrb	r3, [r3, #16]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d10a      	bne.n	80079ae <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007998:	4b0d      	ldr	r3, [pc, #52]	; (80079d0 <USBD_CDC_Init+0x1e8>)
 800799a:	7819      	ldrb	r1, [r3, #0]
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80079a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f002 fc83 	bl	800a2b2 <USBD_LL_PrepareReceive>
 80079ac:	e008      	b.n	80079c0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80079ae:	4b08      	ldr	r3, [pc, #32]	; (80079d0 <USBD_CDC_Init+0x1e8>)
 80079b0:	7819      	ldrb	r1, [r3, #0]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80079b8:	2340      	movs	r3, #64	; 0x40
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f002 fc79 	bl	800a2b2 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80079c0:	2300      	movs	r3, #0
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3710      	adds	r7, #16
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
 80079ca:	bf00      	nop
 80079cc:	200000d3 	.word	0x200000d3
 80079d0:	200000d4 	.word	0x200000d4
 80079d4:	200000d5 	.word	0x200000d5

080079d8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b082      	sub	sp, #8
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	460b      	mov	r3, r1
 80079e2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80079e4:	4b3a      	ldr	r3, [pc, #232]	; (8007ad0 <USBD_CDC_DeInit+0xf8>)
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	4619      	mov	r1, r3
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f002 fb99 	bl	800a122 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80079f0:	4b37      	ldr	r3, [pc, #220]	; (8007ad0 <USBD_CDC_DeInit+0xf8>)
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	f003 020f 	and.w	r2, r3, #15
 80079f8:	6879      	ldr	r1, [r7, #4]
 80079fa:	4613      	mov	r3, r2
 80079fc:	009b      	lsls	r3, r3, #2
 80079fe:	4413      	add	r3, r2
 8007a00:	009b      	lsls	r3, r3, #2
 8007a02:	440b      	add	r3, r1
 8007a04:	3324      	adds	r3, #36	; 0x24
 8007a06:	2200      	movs	r2, #0
 8007a08:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007a0a:	4b32      	ldr	r3, [pc, #200]	; (8007ad4 <USBD_CDC_DeInit+0xfc>)
 8007a0c:	781b      	ldrb	r3, [r3, #0]
 8007a0e:	4619      	mov	r1, r3
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f002 fb86 	bl	800a122 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007a16:	4b2f      	ldr	r3, [pc, #188]	; (8007ad4 <USBD_CDC_DeInit+0xfc>)
 8007a18:	781b      	ldrb	r3, [r3, #0]
 8007a1a:	f003 020f 	and.w	r2, r3, #15
 8007a1e:	6879      	ldr	r1, [r7, #4]
 8007a20:	4613      	mov	r3, r2
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	4413      	add	r3, r2
 8007a26:	009b      	lsls	r3, r3, #2
 8007a28:	440b      	add	r3, r1
 8007a2a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007a2e:	2200      	movs	r2, #0
 8007a30:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007a32:	4b29      	ldr	r3, [pc, #164]	; (8007ad8 <USBD_CDC_DeInit+0x100>)
 8007a34:	781b      	ldrb	r3, [r3, #0]
 8007a36:	4619      	mov	r1, r3
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f002 fb72 	bl	800a122 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007a3e:	4b26      	ldr	r3, [pc, #152]	; (8007ad8 <USBD_CDC_DeInit+0x100>)
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	f003 020f 	and.w	r2, r3, #15
 8007a46:	6879      	ldr	r1, [r7, #4]
 8007a48:	4613      	mov	r3, r2
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	4413      	add	r3, r2
 8007a4e:	009b      	lsls	r3, r3, #2
 8007a50:	440b      	add	r3, r1
 8007a52:	3324      	adds	r3, #36	; 0x24
 8007a54:	2200      	movs	r2, #0
 8007a56:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007a58:	4b1f      	ldr	r3, [pc, #124]	; (8007ad8 <USBD_CDC_DeInit+0x100>)
 8007a5a:	781b      	ldrb	r3, [r3, #0]
 8007a5c:	f003 020f 	and.w	r2, r3, #15
 8007a60:	6879      	ldr	r1, [r7, #4]
 8007a62:	4613      	mov	r3, r2
 8007a64:	009b      	lsls	r3, r3, #2
 8007a66:	4413      	add	r3, r2
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	440b      	add	r3, r1
 8007a6c:	3326      	adds	r3, #38	; 0x26
 8007a6e:	2200      	movs	r2, #0
 8007a70:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	32b0      	adds	r2, #176	; 0xb0
 8007a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d01f      	beq.n	8007ac4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007a8a:	687a      	ldr	r2, [r7, #4]
 8007a8c:	33b0      	adds	r3, #176	; 0xb0
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	4413      	add	r3, r2
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	32b0      	adds	r2, #176	; 0xb0
 8007aa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f002 fc44 	bl	800a334 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	32b0      	adds	r2, #176	; 0xb0
 8007ab6:	2100      	movs	r1, #0
 8007ab8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3708      	adds	r7, #8
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	200000d3 	.word	0x200000d3
 8007ad4:	200000d4 	.word	0x200000d4
 8007ad8:	200000d5 	.word	0x200000d5

08007adc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b086      	sub	sp, #24
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
 8007ae4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	32b0      	adds	r2, #176	; 0xb0
 8007af0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007af4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007af6:	2300      	movs	r3, #0
 8007af8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007afa:	2300      	movs	r3, #0
 8007afc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007afe:	2300      	movs	r3, #0
 8007b00:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d101      	bne.n	8007b0c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007b08:	2303      	movs	r3, #3
 8007b0a:	e0bf      	b.n	8007c8c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	781b      	ldrb	r3, [r3, #0]
 8007b10:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d050      	beq.n	8007bba <USBD_CDC_Setup+0xde>
 8007b18:	2b20      	cmp	r3, #32
 8007b1a:	f040 80af 	bne.w	8007c7c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	88db      	ldrh	r3, [r3, #6]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d03a      	beq.n	8007b9c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	781b      	ldrb	r3, [r3, #0]
 8007b2a:	b25b      	sxtb	r3, r3
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	da1b      	bge.n	8007b68 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	33b0      	adds	r3, #176	; 0xb0
 8007b3a:	009b      	lsls	r3, r3, #2
 8007b3c:	4413      	add	r3, r2
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	683a      	ldr	r2, [r7, #0]
 8007b44:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007b46:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007b48:	683a      	ldr	r2, [r7, #0]
 8007b4a:	88d2      	ldrh	r2, [r2, #6]
 8007b4c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	88db      	ldrh	r3, [r3, #6]
 8007b52:	2b07      	cmp	r3, #7
 8007b54:	bf28      	it	cs
 8007b56:	2307      	movcs	r3, #7
 8007b58:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	89fa      	ldrh	r2, [r7, #14]
 8007b5e:	4619      	mov	r1, r3
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f001 fd7c 	bl	800965e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007b66:	e090      	b.n	8007c8a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	785a      	ldrb	r2, [r3, #1]
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	88db      	ldrh	r3, [r3, #6]
 8007b76:	2b3f      	cmp	r3, #63	; 0x3f
 8007b78:	d803      	bhi.n	8007b82 <USBD_CDC_Setup+0xa6>
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	88db      	ldrh	r3, [r3, #6]
 8007b7e:	b2da      	uxtb	r2, r3
 8007b80:	e000      	b.n	8007b84 <USBD_CDC_Setup+0xa8>
 8007b82:	2240      	movs	r2, #64	; 0x40
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007b8a:	6939      	ldr	r1, [r7, #16]
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007b92:	461a      	mov	r2, r3
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f001 fd8e 	bl	80096b6 <USBD_CtlPrepareRx>
      break;
 8007b9a:	e076      	b.n	8007c8a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007ba2:	687a      	ldr	r2, [r7, #4]
 8007ba4:	33b0      	adds	r3, #176	; 0xb0
 8007ba6:	009b      	lsls	r3, r3, #2
 8007ba8:	4413      	add	r3, r2
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	683a      	ldr	r2, [r7, #0]
 8007bb0:	7850      	ldrb	r0, [r2, #1]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	6839      	ldr	r1, [r7, #0]
 8007bb6:	4798      	blx	r3
      break;
 8007bb8:	e067      	b.n	8007c8a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	785b      	ldrb	r3, [r3, #1]
 8007bbe:	2b0b      	cmp	r3, #11
 8007bc0:	d851      	bhi.n	8007c66 <USBD_CDC_Setup+0x18a>
 8007bc2:	a201      	add	r2, pc, #4	; (adr r2, 8007bc8 <USBD_CDC_Setup+0xec>)
 8007bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bc8:	08007bf9 	.word	0x08007bf9
 8007bcc:	08007c75 	.word	0x08007c75
 8007bd0:	08007c67 	.word	0x08007c67
 8007bd4:	08007c67 	.word	0x08007c67
 8007bd8:	08007c67 	.word	0x08007c67
 8007bdc:	08007c67 	.word	0x08007c67
 8007be0:	08007c67 	.word	0x08007c67
 8007be4:	08007c67 	.word	0x08007c67
 8007be8:	08007c67 	.word	0x08007c67
 8007bec:	08007c67 	.word	0x08007c67
 8007bf0:	08007c23 	.word	0x08007c23
 8007bf4:	08007c4d 	.word	0x08007c4d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	2b03      	cmp	r3, #3
 8007c02:	d107      	bne.n	8007c14 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007c04:	f107 030a 	add.w	r3, r7, #10
 8007c08:	2202      	movs	r2, #2
 8007c0a:	4619      	mov	r1, r3
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f001 fd26 	bl	800965e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007c12:	e032      	b.n	8007c7a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007c14:	6839      	ldr	r1, [r7, #0]
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f001 fcb1 	bl	800957e <USBD_CtlError>
            ret = USBD_FAIL;
 8007c1c:	2303      	movs	r3, #3
 8007c1e:	75fb      	strb	r3, [r7, #23]
          break;
 8007c20:	e02b      	b.n	8007c7a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c28:	b2db      	uxtb	r3, r3
 8007c2a:	2b03      	cmp	r3, #3
 8007c2c:	d107      	bne.n	8007c3e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007c2e:	f107 030d 	add.w	r3, r7, #13
 8007c32:	2201      	movs	r2, #1
 8007c34:	4619      	mov	r1, r3
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f001 fd11 	bl	800965e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007c3c:	e01d      	b.n	8007c7a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007c3e:	6839      	ldr	r1, [r7, #0]
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f001 fc9c 	bl	800957e <USBD_CtlError>
            ret = USBD_FAIL;
 8007c46:	2303      	movs	r3, #3
 8007c48:	75fb      	strb	r3, [r7, #23]
          break;
 8007c4a:	e016      	b.n	8007c7a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c52:	b2db      	uxtb	r3, r3
 8007c54:	2b03      	cmp	r3, #3
 8007c56:	d00f      	beq.n	8007c78 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007c58:	6839      	ldr	r1, [r7, #0]
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f001 fc8f 	bl	800957e <USBD_CtlError>
            ret = USBD_FAIL;
 8007c60:	2303      	movs	r3, #3
 8007c62:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007c64:	e008      	b.n	8007c78 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007c66:	6839      	ldr	r1, [r7, #0]
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f001 fc88 	bl	800957e <USBD_CtlError>
          ret = USBD_FAIL;
 8007c6e:	2303      	movs	r3, #3
 8007c70:	75fb      	strb	r3, [r7, #23]
          break;
 8007c72:	e002      	b.n	8007c7a <USBD_CDC_Setup+0x19e>
          break;
 8007c74:	bf00      	nop
 8007c76:	e008      	b.n	8007c8a <USBD_CDC_Setup+0x1ae>
          break;
 8007c78:	bf00      	nop
      }
      break;
 8007c7a:	e006      	b.n	8007c8a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007c7c:	6839      	ldr	r1, [r7, #0]
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f001 fc7d 	bl	800957e <USBD_CtlError>
      ret = USBD_FAIL;
 8007c84:	2303      	movs	r3, #3
 8007c86:	75fb      	strb	r3, [r7, #23]
      break;
 8007c88:	bf00      	nop
  }

  return (uint8_t)ret;
 8007c8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3718      	adds	r7, #24
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}

08007c94 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
 8007c9c:	460b      	mov	r3, r1
 8007c9e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007ca6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	32b0      	adds	r2, #176	; 0xb0
 8007cb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d101      	bne.n	8007cbe <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007cba:	2303      	movs	r3, #3
 8007cbc:	e065      	b.n	8007d8a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	32b0      	adds	r2, #176	; 0xb0
 8007cc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ccc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007cce:	78fb      	ldrb	r3, [r7, #3]
 8007cd0:	f003 020f 	and.w	r2, r3, #15
 8007cd4:	6879      	ldr	r1, [r7, #4]
 8007cd6:	4613      	mov	r3, r2
 8007cd8:	009b      	lsls	r3, r3, #2
 8007cda:	4413      	add	r3, r2
 8007cdc:	009b      	lsls	r3, r3, #2
 8007cde:	440b      	add	r3, r1
 8007ce0:	3318      	adds	r3, #24
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d02f      	beq.n	8007d48 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007ce8:	78fb      	ldrb	r3, [r7, #3]
 8007cea:	f003 020f 	and.w	r2, r3, #15
 8007cee:	6879      	ldr	r1, [r7, #4]
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	4413      	add	r3, r2
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	440b      	add	r3, r1
 8007cfa:	3318      	adds	r3, #24
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	78fb      	ldrb	r3, [r7, #3]
 8007d00:	f003 010f 	and.w	r1, r3, #15
 8007d04:	68f8      	ldr	r0, [r7, #12]
 8007d06:	460b      	mov	r3, r1
 8007d08:	00db      	lsls	r3, r3, #3
 8007d0a:	440b      	add	r3, r1
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	4403      	add	r3, r0
 8007d10:	3348      	adds	r3, #72	; 0x48
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	fbb2 f1f3 	udiv	r1, r2, r3
 8007d18:	fb01 f303 	mul.w	r3, r1, r3
 8007d1c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d112      	bne.n	8007d48 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007d22:	78fb      	ldrb	r3, [r7, #3]
 8007d24:	f003 020f 	and.w	r2, r3, #15
 8007d28:	6879      	ldr	r1, [r7, #4]
 8007d2a:	4613      	mov	r3, r2
 8007d2c:	009b      	lsls	r3, r3, #2
 8007d2e:	4413      	add	r3, r2
 8007d30:	009b      	lsls	r3, r3, #2
 8007d32:	440b      	add	r3, r1
 8007d34:	3318      	adds	r3, #24
 8007d36:	2200      	movs	r2, #0
 8007d38:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007d3a:	78f9      	ldrb	r1, [r7, #3]
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	2200      	movs	r2, #0
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f002 fa95 	bl	800a270 <USBD_LL_Transmit>
 8007d46:	e01f      	b.n	8007d88 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007d56:	687a      	ldr	r2, [r7, #4]
 8007d58:	33b0      	adds	r3, #176	; 0xb0
 8007d5a:	009b      	lsls	r3, r3, #2
 8007d5c:	4413      	add	r3, r2
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	691b      	ldr	r3, [r3, #16]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d010      	beq.n	8007d88 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007d6c:	687a      	ldr	r2, [r7, #4]
 8007d6e:	33b0      	adds	r3, #176	; 0xb0
 8007d70:	009b      	lsls	r3, r3, #2
 8007d72:	4413      	add	r3, r2
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	691b      	ldr	r3, [r3, #16]
 8007d78:	68ba      	ldr	r2, [r7, #8]
 8007d7a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007d84:	78fa      	ldrb	r2, [r7, #3]
 8007d86:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007d88:	2300      	movs	r3, #0
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	3710      	adds	r7, #16
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bd80      	pop	{r7, pc}

08007d92 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007d92:	b580      	push	{r7, lr}
 8007d94:	b084      	sub	sp, #16
 8007d96:	af00      	add	r7, sp, #0
 8007d98:	6078      	str	r0, [r7, #4]
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	32b0      	adds	r2, #176	; 0xb0
 8007da8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dac:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	32b0      	adds	r2, #176	; 0xb0
 8007db8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d101      	bne.n	8007dc4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007dc0:	2303      	movs	r3, #3
 8007dc2:	e01a      	b.n	8007dfa <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007dc4:	78fb      	ldrb	r3, [r7, #3]
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f002 fa93 	bl	800a2f4 <USBD_LL_GetRxDataSize>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	33b0      	adds	r3, #176	; 0xb0
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	4413      	add	r3, r2
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	68db      	ldr	r3, [r3, #12]
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007dee:	68fa      	ldr	r2, [r7, #12]
 8007df0:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007df4:	4611      	mov	r1, r2
 8007df6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007df8:	2300      	movs	r3, #0
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3710      	adds	r7, #16
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}

08007e02 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007e02:	b580      	push	{r7, lr}
 8007e04:	b084      	sub	sp, #16
 8007e06:	af00      	add	r7, sp, #0
 8007e08:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	32b0      	adds	r2, #176	; 0xb0
 8007e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e18:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d101      	bne.n	8007e24 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007e20:	2303      	movs	r3, #3
 8007e22:	e025      	b.n	8007e70 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007e2a:	687a      	ldr	r2, [r7, #4]
 8007e2c:	33b0      	adds	r3, #176	; 0xb0
 8007e2e:	009b      	lsls	r3, r3, #2
 8007e30:	4413      	add	r3, r2
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d01a      	beq.n	8007e6e <USBD_CDC_EP0_RxReady+0x6c>
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007e3e:	2bff      	cmp	r3, #255	; 0xff
 8007e40:	d015      	beq.n	8007e6e <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007e48:	687a      	ldr	r2, [r7, #4]
 8007e4a:	33b0      	adds	r3, #176	; 0xb0
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	4413      	add	r3, r2
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	68fa      	ldr	r2, [r7, #12]
 8007e56:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8007e5a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007e5c:	68fa      	ldr	r2, [r7, #12]
 8007e5e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007e62:	b292      	uxth	r2, r2
 8007e64:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	22ff      	movs	r2, #255	; 0xff
 8007e6a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8007e6e:	2300      	movs	r3, #0
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3710      	adds	r7, #16
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b086      	sub	sp, #24
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e80:	2182      	movs	r1, #130	; 0x82
 8007e82:	4818      	ldr	r0, [pc, #96]	; (8007ee4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e84:	f000 fd44 	bl	8008910 <USBD_GetEpDesc>
 8007e88:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e8a:	2101      	movs	r1, #1
 8007e8c:	4815      	ldr	r0, [pc, #84]	; (8007ee4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e8e:	f000 fd3f 	bl	8008910 <USBD_GetEpDesc>
 8007e92:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e94:	2181      	movs	r1, #129	; 0x81
 8007e96:	4813      	ldr	r0, [pc, #76]	; (8007ee4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e98:	f000 fd3a 	bl	8008910 <USBD_GetEpDesc>
 8007e9c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d002      	beq.n	8007eaa <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	2210      	movs	r2, #16
 8007ea8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d006      	beq.n	8007ebe <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007eb8:	711a      	strb	r2, [r3, #4]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d006      	beq.n	8007ed2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ecc:	711a      	strb	r2, [r3, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2243      	movs	r2, #67	; 0x43
 8007ed6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007ed8:	4b02      	ldr	r3, [pc, #8]	; (8007ee4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3718      	adds	r7, #24
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	20000090 	.word	0x20000090

08007ee8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b086      	sub	sp, #24
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007ef0:	2182      	movs	r1, #130	; 0x82
 8007ef2:	4818      	ldr	r0, [pc, #96]	; (8007f54 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007ef4:	f000 fd0c 	bl	8008910 <USBD_GetEpDesc>
 8007ef8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007efa:	2101      	movs	r1, #1
 8007efc:	4815      	ldr	r0, [pc, #84]	; (8007f54 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007efe:	f000 fd07 	bl	8008910 <USBD_GetEpDesc>
 8007f02:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007f04:	2181      	movs	r1, #129	; 0x81
 8007f06:	4813      	ldr	r0, [pc, #76]	; (8007f54 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007f08:	f000 fd02 	bl	8008910 <USBD_GetEpDesc>
 8007f0c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d002      	beq.n	8007f1a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	2210      	movs	r2, #16
 8007f18:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d006      	beq.n	8007f2e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	2200      	movs	r2, #0
 8007f24:	711a      	strb	r2, [r3, #4]
 8007f26:	2200      	movs	r2, #0
 8007f28:	f042 0202 	orr.w	r2, r2, #2
 8007f2c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d006      	beq.n	8007f42 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2200      	movs	r2, #0
 8007f38:	711a      	strb	r2, [r3, #4]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	f042 0202 	orr.w	r2, r2, #2
 8007f40:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2243      	movs	r2, #67	; 0x43
 8007f46:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007f48:	4b02      	ldr	r3, [pc, #8]	; (8007f54 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	3718      	adds	r7, #24
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd80      	pop	{r7, pc}
 8007f52:	bf00      	nop
 8007f54:	20000090 	.word	0x20000090

08007f58 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b086      	sub	sp, #24
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007f60:	2182      	movs	r1, #130	; 0x82
 8007f62:	4818      	ldr	r0, [pc, #96]	; (8007fc4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f64:	f000 fcd4 	bl	8008910 <USBD_GetEpDesc>
 8007f68:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007f6a:	2101      	movs	r1, #1
 8007f6c:	4815      	ldr	r0, [pc, #84]	; (8007fc4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f6e:	f000 fccf 	bl	8008910 <USBD_GetEpDesc>
 8007f72:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007f74:	2181      	movs	r1, #129	; 0x81
 8007f76:	4813      	ldr	r0, [pc, #76]	; (8007fc4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f78:	f000 fcca 	bl	8008910 <USBD_GetEpDesc>
 8007f7c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d002      	beq.n	8007f8a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	2210      	movs	r2, #16
 8007f88:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d006      	beq.n	8007f9e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	2200      	movs	r2, #0
 8007f94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f98:	711a      	strb	r2, [r3, #4]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d006      	beq.n	8007fb2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007fac:	711a      	strb	r2, [r3, #4]
 8007fae:	2200      	movs	r2, #0
 8007fb0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2243      	movs	r2, #67	; 0x43
 8007fb6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007fb8:	4b02      	ldr	r3, [pc, #8]	; (8007fc4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3718      	adds	r7, #24
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	20000090 	.word	0x20000090

08007fc8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b083      	sub	sp, #12
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	220a      	movs	r2, #10
 8007fd4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007fd6:	4b03      	ldr	r3, [pc, #12]	; (8007fe4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	370c      	adds	r7, #12
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bc80      	pop	{r7}
 8007fe0:	4770      	bx	lr
 8007fe2:	bf00      	nop
 8007fe4:	2000004c 	.word	0x2000004c

08007fe8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b083      	sub	sp, #12
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
 8007ff0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d101      	bne.n	8007ffc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007ff8:	2303      	movs	r3, #3
 8007ffa:	e009      	b.n	8008010 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008002:	687a      	ldr	r2, [r7, #4]
 8008004:	33b0      	adds	r3, #176	; 0xb0
 8008006:	009b      	lsls	r3, r3, #2
 8008008:	4413      	add	r3, r2
 800800a:	683a      	ldr	r2, [r7, #0]
 800800c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800800e:	2300      	movs	r3, #0
}
 8008010:	4618      	mov	r0, r3
 8008012:	370c      	adds	r7, #12
 8008014:	46bd      	mov	sp, r7
 8008016:	bc80      	pop	{r7}
 8008018:	4770      	bx	lr

0800801a <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800801a:	b480      	push	{r7}
 800801c:	b087      	sub	sp, #28
 800801e:	af00      	add	r7, sp, #0
 8008020:	60f8      	str	r0, [r7, #12]
 8008022:	60b9      	str	r1, [r7, #8]
 8008024:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	32b0      	adds	r2, #176	; 0xb0
 8008030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008034:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d101      	bne.n	8008040 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800803c:	2303      	movs	r3, #3
 800803e:	e008      	b.n	8008052 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	68ba      	ldr	r2, [r7, #8]
 8008044:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	687a      	ldr	r2, [r7, #4]
 800804c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008050:	2300      	movs	r3, #0
}
 8008052:	4618      	mov	r0, r3
 8008054:	371c      	adds	r7, #28
 8008056:	46bd      	mov	sp, r7
 8008058:	bc80      	pop	{r7}
 800805a:	4770      	bx	lr

0800805c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	32b0      	adds	r2, #176	; 0xb0
 8008070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008074:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d101      	bne.n	8008080 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800807c:	2303      	movs	r3, #3
 800807e:	e004      	b.n	800808a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	683a      	ldr	r2, [r7, #0]
 8008084:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3714      	adds	r7, #20
 800808e:	46bd      	mov	sp, r7
 8008090:	bc80      	pop	{r7}
 8008092:	4770      	bx	lr

08008094 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	32b0      	adds	r2, #176	; 0xb0
 80080a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080aa:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80080ac:	2301      	movs	r3, #1
 80080ae:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	32b0      	adds	r2, #176	; 0xb0
 80080ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d101      	bne.n	80080c6 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80080c2:	2303      	movs	r3, #3
 80080c4:	e025      	b.n	8008112 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d11f      	bne.n	8008110 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	2201      	movs	r2, #1
 80080d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80080d8:	4b10      	ldr	r3, [pc, #64]	; (800811c <USBD_CDC_TransmitPacket+0x88>)
 80080da:	781b      	ldrb	r3, [r3, #0]
 80080dc:	f003 020f 	and.w	r2, r3, #15
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	4613      	mov	r3, r2
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	4413      	add	r3, r2
 80080ee:	009b      	lsls	r3, r3, #2
 80080f0:	4403      	add	r3, r0
 80080f2:	3318      	adds	r3, #24
 80080f4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80080f6:	4b09      	ldr	r3, [pc, #36]	; (800811c <USBD_CDC_TransmitPacket+0x88>)
 80080f8:	7819      	ldrb	r1, [r3, #0]
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f002 f8b2 	bl	800a270 <USBD_LL_Transmit>

    ret = USBD_OK;
 800810c:	2300      	movs	r3, #0
 800810e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008110:	7bfb      	ldrb	r3, [r7, #15]
}
 8008112:	4618      	mov	r0, r3
 8008114:	3710      	adds	r7, #16
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}
 800811a:	bf00      	nop
 800811c:	200000d3 	.word	0x200000d3

08008120 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b084      	sub	sp, #16
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	32b0      	adds	r2, #176	; 0xb0
 8008132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008136:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	32b0      	adds	r2, #176	; 0xb0
 8008142:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d101      	bne.n	800814e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800814a:	2303      	movs	r3, #3
 800814c:	e018      	b.n	8008180 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	7c1b      	ldrb	r3, [r3, #16]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d10a      	bne.n	800816c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008156:	4b0c      	ldr	r3, [pc, #48]	; (8008188 <USBD_CDC_ReceivePacket+0x68>)
 8008158:	7819      	ldrb	r1, [r3, #0]
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008160:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f002 f8a4 	bl	800a2b2 <USBD_LL_PrepareReceive>
 800816a:	e008      	b.n	800817e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800816c:	4b06      	ldr	r3, [pc, #24]	; (8008188 <USBD_CDC_ReceivePacket+0x68>)
 800816e:	7819      	ldrb	r1, [r3, #0]
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008176:	2340      	movs	r3, #64	; 0x40
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f002 f89a 	bl	800a2b2 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800817e:	2300      	movs	r3, #0
}
 8008180:	4618      	mov	r0, r3
 8008182:	3710      	adds	r7, #16
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}
 8008188:	200000d4 	.word	0x200000d4

0800818c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b086      	sub	sp, #24
 8008190:	af00      	add	r7, sp, #0
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	60b9      	str	r1, [r7, #8]
 8008196:	4613      	mov	r3, r2
 8008198:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d101      	bne.n	80081a4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80081a0:	2303      	movs	r3, #3
 80081a2:	e01f      	b.n	80081e4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2200      	movs	r2, #0
 80081a8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2200      	movs	r2, #0
 80081b0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2200      	movs	r2, #0
 80081b8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d003      	beq.n	80081ca <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	68ba      	ldr	r2, [r7, #8]
 80081c6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2201      	movs	r2, #1
 80081ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	79fa      	ldrb	r2, [r7, #7]
 80081d6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80081d8:	68f8      	ldr	r0, [r7, #12]
 80081da:	f001 ff15 	bl	800a008 <USBD_LL_Init>
 80081de:	4603      	mov	r3, r0
 80081e0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80081e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3718      	adds	r7, #24
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b084      	sub	sp, #16
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80081f6:	2300      	movs	r3, #0
 80081f8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d101      	bne.n	8008204 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008200:	2303      	movs	r3, #3
 8008202:	e025      	b.n	8008250 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	683a      	ldr	r2, [r7, #0]
 8008208:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	32ae      	adds	r2, #174	; 0xae
 8008216:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800821a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800821c:	2b00      	cmp	r3, #0
 800821e:	d00f      	beq.n	8008240 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	32ae      	adds	r2, #174	; 0xae
 800822a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800822e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008230:	f107 020e 	add.w	r2, r7, #14
 8008234:	4610      	mov	r0, r2
 8008236:	4798      	blx	r3
 8008238:	4602      	mov	r2, r0
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8008246:	1c5a      	adds	r2, r3, #1
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800824e:	2300      	movs	r3, #0
}
 8008250:	4618      	mov	r0, r3
 8008252:	3710      	adds	r7, #16
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}

08008258 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b082      	sub	sp, #8
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f001 ff1d 	bl	800a0a0 <USBD_LL_Start>
 8008266:	4603      	mov	r3, r0
}
 8008268:	4618      	mov	r0, r3
 800826a:	3708      	adds	r7, #8
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008270:	b480      	push	{r7}
 8008272:	b083      	sub	sp, #12
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008278:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800827a:	4618      	mov	r0, r3
 800827c:	370c      	adds	r7, #12
 800827e:	46bd      	mov	sp, r7
 8008280:	bc80      	pop	{r7}
 8008282:	4770      	bx	lr

08008284 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	460b      	mov	r3, r1
 800828e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008290:	2300      	movs	r3, #0
 8008292:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800829a:	2b00      	cmp	r3, #0
 800829c:	d009      	beq.n	80082b2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	78fa      	ldrb	r2, [r7, #3]
 80082a8:	4611      	mov	r1, r2
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	4798      	blx	r3
 80082ae:	4603      	mov	r3, r0
 80082b0:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80082b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3710      	adds	r7, #16
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b084      	sub	sp, #16
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	460b      	mov	r3, r1
 80082c6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80082c8:	2300      	movs	r3, #0
 80082ca:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	78fa      	ldrb	r2, [r7, #3]
 80082d6:	4611      	mov	r1, r2
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	4798      	blx	r3
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d001      	beq.n	80082e6 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80082e2:	2303      	movs	r3, #3
 80082e4:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80082e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3710      	adds	r7, #16
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008300:	6839      	ldr	r1, [r7, #0]
 8008302:	4618      	mov	r0, r3
 8008304:	f001 f901 	bl	800950a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2201      	movs	r2, #1
 800830c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008316:	461a      	mov	r2, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008324:	f003 031f 	and.w	r3, r3, #31
 8008328:	2b02      	cmp	r3, #2
 800832a:	d01a      	beq.n	8008362 <USBD_LL_SetupStage+0x72>
 800832c:	2b02      	cmp	r3, #2
 800832e:	d822      	bhi.n	8008376 <USBD_LL_SetupStage+0x86>
 8008330:	2b00      	cmp	r3, #0
 8008332:	d002      	beq.n	800833a <USBD_LL_SetupStage+0x4a>
 8008334:	2b01      	cmp	r3, #1
 8008336:	d00a      	beq.n	800834e <USBD_LL_SetupStage+0x5e>
 8008338:	e01d      	b.n	8008376 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008340:	4619      	mov	r1, r3
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f000 fb58 	bl	80089f8 <USBD_StdDevReq>
 8008348:	4603      	mov	r3, r0
 800834a:	73fb      	strb	r3, [r7, #15]
      break;
 800834c:	e020      	b.n	8008390 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008354:	4619      	mov	r1, r3
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f000 fbc0 	bl	8008adc <USBD_StdItfReq>
 800835c:	4603      	mov	r3, r0
 800835e:	73fb      	strb	r3, [r7, #15]
      break;
 8008360:	e016      	b.n	8008390 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008368:	4619      	mov	r1, r3
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 fc22 	bl	8008bb4 <USBD_StdEPReq>
 8008370:	4603      	mov	r3, r0
 8008372:	73fb      	strb	r3, [r7, #15]
      break;
 8008374:	e00c      	b.n	8008390 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800837c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008380:	b2db      	uxtb	r3, r3
 8008382:	4619      	mov	r1, r3
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f001 feeb 	bl	800a160 <USBD_LL_StallEP>
 800838a:	4603      	mov	r3, r0
 800838c:	73fb      	strb	r3, [r7, #15]
      break;
 800838e:	bf00      	nop
  }

  return ret;
 8008390:	7bfb      	ldrb	r3, [r7, #15]
}
 8008392:	4618      	mov	r0, r3
 8008394:	3710      	adds	r7, #16
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}

0800839a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800839a:	b580      	push	{r7, lr}
 800839c:	b086      	sub	sp, #24
 800839e:	af00      	add	r7, sp, #0
 80083a0:	60f8      	str	r0, [r7, #12]
 80083a2:	460b      	mov	r3, r1
 80083a4:	607a      	str	r2, [r7, #4]
 80083a6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80083a8:	2300      	movs	r3, #0
 80083aa:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80083ac:	7afb      	ldrb	r3, [r7, #11]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d16e      	bne.n	8008490 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80083b8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80083c0:	2b03      	cmp	r3, #3
 80083c2:	f040 8098 	bne.w	80084f6 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	689a      	ldr	r2, [r3, #8]
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d913      	bls.n	80083fa <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	689a      	ldr	r2, [r3, #8]
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	68db      	ldr	r3, [r3, #12]
 80083da:	1ad2      	subs	r2, r2, r3
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	68da      	ldr	r2, [r3, #12]
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	689b      	ldr	r3, [r3, #8]
 80083e8:	4293      	cmp	r3, r2
 80083ea:	bf28      	it	cs
 80083ec:	4613      	movcs	r3, r2
 80083ee:	461a      	mov	r2, r3
 80083f0:	6879      	ldr	r1, [r7, #4]
 80083f2:	68f8      	ldr	r0, [r7, #12]
 80083f4:	f001 f97c 	bl	80096f0 <USBD_CtlContinueRx>
 80083f8:	e07d      	b.n	80084f6 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008400:	f003 031f 	and.w	r3, r3, #31
 8008404:	2b02      	cmp	r3, #2
 8008406:	d014      	beq.n	8008432 <USBD_LL_DataOutStage+0x98>
 8008408:	2b02      	cmp	r3, #2
 800840a:	d81d      	bhi.n	8008448 <USBD_LL_DataOutStage+0xae>
 800840c:	2b00      	cmp	r3, #0
 800840e:	d002      	beq.n	8008416 <USBD_LL_DataOutStage+0x7c>
 8008410:	2b01      	cmp	r3, #1
 8008412:	d003      	beq.n	800841c <USBD_LL_DataOutStage+0x82>
 8008414:	e018      	b.n	8008448 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008416:	2300      	movs	r3, #0
 8008418:	75bb      	strb	r3, [r7, #22]
            break;
 800841a:	e018      	b.n	800844e <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008422:	b2db      	uxtb	r3, r3
 8008424:	4619      	mov	r1, r3
 8008426:	68f8      	ldr	r0, [r7, #12]
 8008428:	f000 fa5a 	bl	80088e0 <USBD_CoreFindIF>
 800842c:	4603      	mov	r3, r0
 800842e:	75bb      	strb	r3, [r7, #22]
            break;
 8008430:	e00d      	b.n	800844e <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008438:	b2db      	uxtb	r3, r3
 800843a:	4619      	mov	r1, r3
 800843c:	68f8      	ldr	r0, [r7, #12]
 800843e:	f000 fa5b 	bl	80088f8 <USBD_CoreFindEP>
 8008442:	4603      	mov	r3, r0
 8008444:	75bb      	strb	r3, [r7, #22]
            break;
 8008446:	e002      	b.n	800844e <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008448:	2300      	movs	r3, #0
 800844a:	75bb      	strb	r3, [r7, #22]
            break;
 800844c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800844e:	7dbb      	ldrb	r3, [r7, #22]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d119      	bne.n	8008488 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800845a:	b2db      	uxtb	r3, r3
 800845c:	2b03      	cmp	r3, #3
 800845e:	d113      	bne.n	8008488 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008460:	7dba      	ldrb	r2, [r7, #22]
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	32ae      	adds	r2, #174	; 0xae
 8008466:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800846a:	691b      	ldr	r3, [r3, #16]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d00b      	beq.n	8008488 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008470:	7dba      	ldrb	r2, [r7, #22]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008478:	7dba      	ldrb	r2, [r7, #22]
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	32ae      	adds	r2, #174	; 0xae
 800847e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008482:	691b      	ldr	r3, [r3, #16]
 8008484:	68f8      	ldr	r0, [r7, #12]
 8008486:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008488:	68f8      	ldr	r0, [r7, #12]
 800848a:	f001 f942 	bl	8009712 <USBD_CtlSendStatus>
 800848e:	e032      	b.n	80084f6 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008490:	7afb      	ldrb	r3, [r7, #11]
 8008492:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008496:	b2db      	uxtb	r3, r3
 8008498:	4619      	mov	r1, r3
 800849a:	68f8      	ldr	r0, [r7, #12]
 800849c:	f000 fa2c 	bl	80088f8 <USBD_CoreFindEP>
 80084a0:	4603      	mov	r3, r0
 80084a2:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084a4:	7dbb      	ldrb	r3, [r7, #22]
 80084a6:	2bff      	cmp	r3, #255	; 0xff
 80084a8:	d025      	beq.n	80084f6 <USBD_LL_DataOutStage+0x15c>
 80084aa:	7dbb      	ldrb	r3, [r7, #22]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d122      	bne.n	80084f6 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084b6:	b2db      	uxtb	r3, r3
 80084b8:	2b03      	cmp	r3, #3
 80084ba:	d117      	bne.n	80084ec <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80084bc:	7dba      	ldrb	r2, [r7, #22]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	32ae      	adds	r2, #174	; 0xae
 80084c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084c6:	699b      	ldr	r3, [r3, #24]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d00f      	beq.n	80084ec <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80084cc:	7dba      	ldrb	r2, [r7, #22]
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80084d4:	7dba      	ldrb	r2, [r7, #22]
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	32ae      	adds	r2, #174	; 0xae
 80084da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084de:	699b      	ldr	r3, [r3, #24]
 80084e0:	7afa      	ldrb	r2, [r7, #11]
 80084e2:	4611      	mov	r1, r2
 80084e4:	68f8      	ldr	r0, [r7, #12]
 80084e6:	4798      	blx	r3
 80084e8:	4603      	mov	r3, r0
 80084ea:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80084ec:	7dfb      	ldrb	r3, [r7, #23]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d001      	beq.n	80084f6 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80084f2:	7dfb      	ldrb	r3, [r7, #23]
 80084f4:	e000      	b.n	80084f8 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80084f6:	2300      	movs	r3, #0
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3718      	adds	r7, #24
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}

08008500 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b086      	sub	sp, #24
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	460b      	mov	r3, r1
 800850a:	607a      	str	r2, [r7, #4]
 800850c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800850e:	7afb      	ldrb	r3, [r7, #11]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d16f      	bne.n	80085f4 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	3314      	adds	r3, #20
 8008518:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008520:	2b02      	cmp	r3, #2
 8008522:	d15a      	bne.n	80085da <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	689a      	ldr	r2, [r3, #8]
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	68db      	ldr	r3, [r3, #12]
 800852c:	429a      	cmp	r2, r3
 800852e:	d914      	bls.n	800855a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	689a      	ldr	r2, [r3, #8]
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	68db      	ldr	r3, [r3, #12]
 8008538:	1ad2      	subs	r2, r2, r3
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	461a      	mov	r2, r3
 8008544:	6879      	ldr	r1, [r7, #4]
 8008546:	68f8      	ldr	r0, [r7, #12]
 8008548:	f001 f8a4 	bl	8009694 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800854c:	2300      	movs	r3, #0
 800854e:	2200      	movs	r2, #0
 8008550:	2100      	movs	r1, #0
 8008552:	68f8      	ldr	r0, [r7, #12]
 8008554:	f001 fead 	bl	800a2b2 <USBD_LL_PrepareReceive>
 8008558:	e03f      	b.n	80085da <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	68da      	ldr	r2, [r3, #12]
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	689b      	ldr	r3, [r3, #8]
 8008562:	429a      	cmp	r2, r3
 8008564:	d11c      	bne.n	80085a0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	685a      	ldr	r2, [r3, #4]
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800856e:	429a      	cmp	r2, r3
 8008570:	d316      	bcc.n	80085a0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	685a      	ldr	r2, [r3, #4]
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800857c:	429a      	cmp	r2, r3
 800857e:	d20f      	bcs.n	80085a0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008580:	2200      	movs	r2, #0
 8008582:	2100      	movs	r1, #0
 8008584:	68f8      	ldr	r0, [r7, #12]
 8008586:	f001 f885 	bl	8009694 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2200      	movs	r2, #0
 800858e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008592:	2300      	movs	r3, #0
 8008594:	2200      	movs	r2, #0
 8008596:	2100      	movs	r1, #0
 8008598:	68f8      	ldr	r0, [r7, #12]
 800859a:	f001 fe8a 	bl	800a2b2 <USBD_LL_PrepareReceive>
 800859e:	e01c      	b.n	80085da <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	2b03      	cmp	r3, #3
 80085aa:	d10f      	bne.n	80085cc <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d009      	beq.n	80085cc <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2200      	movs	r2, #0
 80085bc:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085c6:	68db      	ldr	r3, [r3, #12]
 80085c8:	68f8      	ldr	r0, [r7, #12]
 80085ca:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80085cc:	2180      	movs	r1, #128	; 0x80
 80085ce:	68f8      	ldr	r0, [r7, #12]
 80085d0:	f001 fdc6 	bl	800a160 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80085d4:	68f8      	ldr	r0, [r7, #12]
 80085d6:	f001 f8af 	bl	8009738 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d03a      	beq.n	800865a <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80085e4:	68f8      	ldr	r0, [r7, #12]
 80085e6:	f7ff fe43 	bl	8008270 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2200      	movs	r2, #0
 80085ee:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80085f2:	e032      	b.n	800865a <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80085f4:	7afb      	ldrb	r3, [r7, #11]
 80085f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	4619      	mov	r1, r3
 80085fe:	68f8      	ldr	r0, [r7, #12]
 8008600:	f000 f97a 	bl	80088f8 <USBD_CoreFindEP>
 8008604:	4603      	mov	r3, r0
 8008606:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008608:	7dfb      	ldrb	r3, [r7, #23]
 800860a:	2bff      	cmp	r3, #255	; 0xff
 800860c:	d025      	beq.n	800865a <USBD_LL_DataInStage+0x15a>
 800860e:	7dfb      	ldrb	r3, [r7, #23]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d122      	bne.n	800865a <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800861a:	b2db      	uxtb	r3, r3
 800861c:	2b03      	cmp	r3, #3
 800861e:	d11c      	bne.n	800865a <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008620:	7dfa      	ldrb	r2, [r7, #23]
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	32ae      	adds	r2, #174	; 0xae
 8008626:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800862a:	695b      	ldr	r3, [r3, #20]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d014      	beq.n	800865a <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008630:	7dfa      	ldrb	r2, [r7, #23]
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008638:	7dfa      	ldrb	r2, [r7, #23]
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	32ae      	adds	r2, #174	; 0xae
 800863e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008642:	695b      	ldr	r3, [r3, #20]
 8008644:	7afa      	ldrb	r2, [r7, #11]
 8008646:	4611      	mov	r1, r2
 8008648:	68f8      	ldr	r0, [r7, #12]
 800864a:	4798      	blx	r3
 800864c:	4603      	mov	r3, r0
 800864e:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008650:	7dbb      	ldrb	r3, [r7, #22]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d001      	beq.n	800865a <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008656:	7dbb      	ldrb	r3, [r7, #22]
 8008658:	e000      	b.n	800865c <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800865a:	2300      	movs	r3, #0
}
 800865c:	4618      	mov	r0, r3
 800865e:	3718      	adds	r7, #24
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}

08008664 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b084      	sub	sp, #16
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800866c:	2300      	movs	r3, #0
 800866e:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2201      	movs	r2, #1
 8008674:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2200      	movs	r2, #0
 800867c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2200      	movs	r2, #0
 8008684:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2200      	movs	r2, #0
 800868a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2200      	movs	r2, #0
 8008692:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800869c:	2b00      	cmp	r3, #0
 800869e:	d014      	beq.n	80086ca <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d00e      	beq.n	80086ca <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086b2:	685b      	ldr	r3, [r3, #4]
 80086b4:	687a      	ldr	r2, [r7, #4]
 80086b6:	6852      	ldr	r2, [r2, #4]
 80086b8:	b2d2      	uxtb	r2, r2
 80086ba:	4611      	mov	r1, r2
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	4798      	blx	r3
 80086c0:	4603      	mov	r3, r0
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d001      	beq.n	80086ca <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80086c6:	2303      	movs	r3, #3
 80086c8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80086ca:	2340      	movs	r3, #64	; 0x40
 80086cc:	2200      	movs	r2, #0
 80086ce:	2100      	movs	r1, #0
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f001 fd00 	bl	800a0d6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2201      	movs	r2, #1
 80086da:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2240      	movs	r2, #64	; 0x40
 80086e2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80086e6:	2340      	movs	r3, #64	; 0x40
 80086e8:	2200      	movs	r2, #0
 80086ea:	2180      	movs	r1, #128	; 0x80
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f001 fcf2 	bl	800a0d6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2201      	movs	r2, #1
 80086f6:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2240      	movs	r2, #64	; 0x40
 80086fc:	621a      	str	r2, [r3, #32]

  return ret;
 80086fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008700:	4618      	mov	r0, r3
 8008702:	3710      	adds	r7, #16
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008708:	b480      	push	{r7}
 800870a:	b083      	sub	sp, #12
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
 8008710:	460b      	mov	r3, r1
 8008712:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	78fa      	ldrb	r2, [r7, #3]
 8008718:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800871a:	2300      	movs	r3, #0
}
 800871c:	4618      	mov	r0, r3
 800871e:	370c      	adds	r7, #12
 8008720:	46bd      	mov	sp, r7
 8008722:	bc80      	pop	{r7}
 8008724:	4770      	bx	lr

08008726 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008726:	b480      	push	{r7}
 8008728:	b083      	sub	sp, #12
 800872a:	af00      	add	r7, sp, #0
 800872c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008734:	b2da      	uxtb	r2, r3
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2204      	movs	r2, #4
 8008740:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008744:	2300      	movs	r3, #0
}
 8008746:	4618      	mov	r0, r3
 8008748:	370c      	adds	r7, #12
 800874a:	46bd      	mov	sp, r7
 800874c:	bc80      	pop	{r7}
 800874e:	4770      	bx	lr

08008750 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008750:	b480      	push	{r7}
 8008752:	b083      	sub	sp, #12
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800875e:	b2db      	uxtb	r3, r3
 8008760:	2b04      	cmp	r3, #4
 8008762:	d106      	bne.n	8008772 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800876a:	b2da      	uxtb	r2, r3
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008772:	2300      	movs	r3, #0
}
 8008774:	4618      	mov	r0, r3
 8008776:	370c      	adds	r7, #12
 8008778:	46bd      	mov	sp, r7
 800877a:	bc80      	pop	{r7}
 800877c:	4770      	bx	lr

0800877e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800877e:	b580      	push	{r7, lr}
 8008780:	b082      	sub	sp, #8
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800878c:	b2db      	uxtb	r3, r3
 800878e:	2b03      	cmp	r3, #3
 8008790:	d110      	bne.n	80087b4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008798:	2b00      	cmp	r3, #0
 800879a:	d00b      	beq.n	80087b4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087a2:	69db      	ldr	r3, [r3, #28]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d005      	beq.n	80087b4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087ae:	69db      	ldr	r3, [r3, #28]
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80087b4:	2300      	movs	r3, #0
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3708      	adds	r7, #8
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}

080087be <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80087be:	b580      	push	{r7, lr}
 80087c0:	b082      	sub	sp, #8
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
 80087c6:	460b      	mov	r3, r1
 80087c8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	32ae      	adds	r2, #174	; 0xae
 80087d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d101      	bne.n	80087e0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80087dc:	2303      	movs	r3, #3
 80087de:	e01c      	b.n	800881a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087e6:	b2db      	uxtb	r3, r3
 80087e8:	2b03      	cmp	r3, #3
 80087ea:	d115      	bne.n	8008818 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	32ae      	adds	r2, #174	; 0xae
 80087f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087fa:	6a1b      	ldr	r3, [r3, #32]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d00b      	beq.n	8008818 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	32ae      	adds	r2, #174	; 0xae
 800880a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800880e:	6a1b      	ldr	r3, [r3, #32]
 8008810:	78fa      	ldrb	r2, [r7, #3]
 8008812:	4611      	mov	r1, r2
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008818:	2300      	movs	r3, #0
}
 800881a:	4618      	mov	r0, r3
 800881c:	3708      	adds	r7, #8
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}

08008822 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008822:	b580      	push	{r7, lr}
 8008824:	b082      	sub	sp, #8
 8008826:	af00      	add	r7, sp, #0
 8008828:	6078      	str	r0, [r7, #4]
 800882a:	460b      	mov	r3, r1
 800882c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	32ae      	adds	r2, #174	; 0xae
 8008838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d101      	bne.n	8008844 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008840:	2303      	movs	r3, #3
 8008842:	e01c      	b.n	800887e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800884a:	b2db      	uxtb	r3, r3
 800884c:	2b03      	cmp	r3, #3
 800884e:	d115      	bne.n	800887c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	32ae      	adds	r2, #174	; 0xae
 800885a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800885e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008860:	2b00      	cmp	r3, #0
 8008862:	d00b      	beq.n	800887c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	32ae      	adds	r2, #174	; 0xae
 800886e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008874:	78fa      	ldrb	r2, [r7, #3]
 8008876:	4611      	mov	r1, r2
 8008878:	6878      	ldr	r0, [r7, #4]
 800887a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800887c:	2300      	movs	r3, #0
}
 800887e:	4618      	mov	r0, r3
 8008880:	3708      	adds	r7, #8
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}

08008886 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008886:	b480      	push	{r7}
 8008888:	b083      	sub	sp, #12
 800888a:	af00      	add	r7, sp, #0
 800888c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800888e:	2300      	movs	r3, #0
}
 8008890:	4618      	mov	r0, r3
 8008892:	370c      	adds	r7, #12
 8008894:	46bd      	mov	sp, r7
 8008896:	bc80      	pop	{r7}
 8008898:	4770      	bx	lr

0800889a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800889a:	b580      	push	{r7, lr}
 800889c:	b084      	sub	sp, #16
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80088a2:	2300      	movs	r3, #0
 80088a4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2201      	movs	r2, #1
 80088aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00e      	beq.n	80088d6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	6852      	ldr	r2, [r2, #4]
 80088c4:	b2d2      	uxtb	r2, r2
 80088c6:	4611      	mov	r1, r2
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	4798      	blx	r3
 80088cc:	4603      	mov	r3, r0
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d001      	beq.n	80088d6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80088d2:	2303      	movs	r3, #3
 80088d4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80088d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3710      	adds	r7, #16
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}

080088e0 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b083      	sub	sp, #12
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
 80088e8:	460b      	mov	r3, r1
 80088ea:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80088ec:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	370c      	adds	r7, #12
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bc80      	pop	{r7}
 80088f6:	4770      	bx	lr

080088f8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b083      	sub	sp, #12
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	460b      	mov	r3, r1
 8008902:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008904:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008906:	4618      	mov	r0, r3
 8008908:	370c      	adds	r7, #12
 800890a:	46bd      	mov	sp, r7
 800890c:	bc80      	pop	{r7}
 800890e:	4770      	bx	lr

08008910 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b086      	sub	sp, #24
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	460b      	mov	r3, r1
 800891a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008924:	2300      	movs	r3, #0
 8008926:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	885b      	ldrh	r3, [r3, #2]
 800892c:	b29a      	uxth	r2, r3
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	b29b      	uxth	r3, r3
 8008934:	429a      	cmp	r2, r3
 8008936:	d920      	bls.n	800897a <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	b29b      	uxth	r3, r3
 800893e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008940:	e013      	b.n	800896a <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008942:	f107 030a 	add.w	r3, r7, #10
 8008946:	4619      	mov	r1, r3
 8008948:	6978      	ldr	r0, [r7, #20]
 800894a:	f000 f81b 	bl	8008984 <USBD_GetNextDesc>
 800894e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008950:	697b      	ldr	r3, [r7, #20]
 8008952:	785b      	ldrb	r3, [r3, #1]
 8008954:	2b05      	cmp	r3, #5
 8008956:	d108      	bne.n	800896a <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800895c:	693b      	ldr	r3, [r7, #16]
 800895e:	789b      	ldrb	r3, [r3, #2]
 8008960:	78fa      	ldrb	r2, [r7, #3]
 8008962:	429a      	cmp	r2, r3
 8008964:	d008      	beq.n	8008978 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008966:	2300      	movs	r3, #0
 8008968:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	885b      	ldrh	r3, [r3, #2]
 800896e:	b29a      	uxth	r2, r3
 8008970:	897b      	ldrh	r3, [r7, #10]
 8008972:	429a      	cmp	r2, r3
 8008974:	d8e5      	bhi.n	8008942 <USBD_GetEpDesc+0x32>
 8008976:	e000      	b.n	800897a <USBD_GetEpDesc+0x6a>
          break;
 8008978:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800897a:	693b      	ldr	r3, [r7, #16]
}
 800897c:	4618      	mov	r0, r3
 800897e:	3718      	adds	r7, #24
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}

08008984 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008984:	b480      	push	{r7}
 8008986:	b085      	sub	sp, #20
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	881a      	ldrh	r2, [r3, #0]
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	781b      	ldrb	r3, [r3, #0]
 800899a:	b29b      	uxth	r3, r3
 800899c:	4413      	add	r3, r2
 800899e:	b29a      	uxth	r2, r3
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	781b      	ldrb	r3, [r3, #0]
 80089a8:	461a      	mov	r2, r3
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	4413      	add	r3, r2
 80089ae:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80089b0:	68fb      	ldr	r3, [r7, #12]
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3714      	adds	r7, #20
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bc80      	pop	{r7}
 80089ba:	4770      	bx	lr

080089bc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80089bc:	b480      	push	{r7}
 80089be:	b087      	sub	sp, #28
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	781b      	ldrb	r3, [r3, #0]
 80089cc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	3301      	adds	r3, #1
 80089d2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	781b      	ldrb	r3, [r3, #0]
 80089d8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80089da:	8a3b      	ldrh	r3, [r7, #16]
 80089dc:	021b      	lsls	r3, r3, #8
 80089de:	b21a      	sxth	r2, r3
 80089e0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	b21b      	sxth	r3, r3
 80089e8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80089ea:	89fb      	ldrh	r3, [r7, #14]
}
 80089ec:	4618      	mov	r0, r3
 80089ee:	371c      	adds	r7, #28
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bc80      	pop	{r7}
 80089f4:	4770      	bx	lr
	...

080089f8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b084      	sub	sp, #16
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a02:	2300      	movs	r3, #0
 8008a04:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	781b      	ldrb	r3, [r3, #0]
 8008a0a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a0e:	2b40      	cmp	r3, #64	; 0x40
 8008a10:	d005      	beq.n	8008a1e <USBD_StdDevReq+0x26>
 8008a12:	2b40      	cmp	r3, #64	; 0x40
 8008a14:	d857      	bhi.n	8008ac6 <USBD_StdDevReq+0xce>
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d00f      	beq.n	8008a3a <USBD_StdDevReq+0x42>
 8008a1a:	2b20      	cmp	r3, #32
 8008a1c:	d153      	bne.n	8008ac6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	32ae      	adds	r2, #174	; 0xae
 8008a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a2c:	689b      	ldr	r3, [r3, #8]
 8008a2e:	6839      	ldr	r1, [r7, #0]
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	4798      	blx	r3
 8008a34:	4603      	mov	r3, r0
 8008a36:	73fb      	strb	r3, [r7, #15]
      break;
 8008a38:	e04a      	b.n	8008ad0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	785b      	ldrb	r3, [r3, #1]
 8008a3e:	2b09      	cmp	r3, #9
 8008a40:	d83b      	bhi.n	8008aba <USBD_StdDevReq+0xc2>
 8008a42:	a201      	add	r2, pc, #4	; (adr r2, 8008a48 <USBD_StdDevReq+0x50>)
 8008a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a48:	08008a9d 	.word	0x08008a9d
 8008a4c:	08008ab1 	.word	0x08008ab1
 8008a50:	08008abb 	.word	0x08008abb
 8008a54:	08008aa7 	.word	0x08008aa7
 8008a58:	08008abb 	.word	0x08008abb
 8008a5c:	08008a7b 	.word	0x08008a7b
 8008a60:	08008a71 	.word	0x08008a71
 8008a64:	08008abb 	.word	0x08008abb
 8008a68:	08008a93 	.word	0x08008a93
 8008a6c:	08008a85 	.word	0x08008a85
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008a70:	6839      	ldr	r1, [r7, #0]
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 fa3c 	bl	8008ef0 <USBD_GetDescriptor>
          break;
 8008a78:	e024      	b.n	8008ac4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008a7a:	6839      	ldr	r1, [r7, #0]
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 fba1 	bl	80091c4 <USBD_SetAddress>
          break;
 8008a82:	e01f      	b.n	8008ac4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008a84:	6839      	ldr	r1, [r7, #0]
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f000 fbe0 	bl	800924c <USBD_SetConfig>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	73fb      	strb	r3, [r7, #15]
          break;
 8008a90:	e018      	b.n	8008ac4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008a92:	6839      	ldr	r1, [r7, #0]
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f000 fc83 	bl	80093a0 <USBD_GetConfig>
          break;
 8008a9a:	e013      	b.n	8008ac4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008a9c:	6839      	ldr	r1, [r7, #0]
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f000 fcb4 	bl	800940c <USBD_GetStatus>
          break;
 8008aa4:	e00e      	b.n	8008ac4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008aa6:	6839      	ldr	r1, [r7, #0]
 8008aa8:	6878      	ldr	r0, [r7, #4]
 8008aaa:	f000 fce3 	bl	8009474 <USBD_SetFeature>
          break;
 8008aae:	e009      	b.n	8008ac4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008ab0:	6839      	ldr	r1, [r7, #0]
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f000 fd07 	bl	80094c6 <USBD_ClrFeature>
          break;
 8008ab8:	e004      	b.n	8008ac4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008aba:	6839      	ldr	r1, [r7, #0]
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f000 fd5e 	bl	800957e <USBD_CtlError>
          break;
 8008ac2:	bf00      	nop
      }
      break;
 8008ac4:	e004      	b.n	8008ad0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008ac6:	6839      	ldr	r1, [r7, #0]
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 fd58 	bl	800957e <USBD_CtlError>
      break;
 8008ace:	bf00      	nop
  }

  return ret;
 8008ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}
 8008ada:	bf00      	nop

08008adc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b084      	sub	sp, #16
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
 8008ae4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	781b      	ldrb	r3, [r3, #0]
 8008aee:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008af2:	2b40      	cmp	r3, #64	; 0x40
 8008af4:	d005      	beq.n	8008b02 <USBD_StdItfReq+0x26>
 8008af6:	2b40      	cmp	r3, #64	; 0x40
 8008af8:	d852      	bhi.n	8008ba0 <USBD_StdItfReq+0xc4>
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d001      	beq.n	8008b02 <USBD_StdItfReq+0x26>
 8008afe:	2b20      	cmp	r3, #32
 8008b00:	d14e      	bne.n	8008ba0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b08:	b2db      	uxtb	r3, r3
 8008b0a:	3b01      	subs	r3, #1
 8008b0c:	2b02      	cmp	r3, #2
 8008b0e:	d840      	bhi.n	8008b92 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	889b      	ldrh	r3, [r3, #4]
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d836      	bhi.n	8008b88 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	889b      	ldrh	r3, [r3, #4]
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	4619      	mov	r1, r3
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f7ff fedc 	bl	80088e0 <USBD_CoreFindIF>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008b2c:	7bbb      	ldrb	r3, [r7, #14]
 8008b2e:	2bff      	cmp	r3, #255	; 0xff
 8008b30:	d01d      	beq.n	8008b6e <USBD_StdItfReq+0x92>
 8008b32:	7bbb      	ldrb	r3, [r7, #14]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d11a      	bne.n	8008b6e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008b38:	7bba      	ldrb	r2, [r7, #14]
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	32ae      	adds	r2, #174	; 0xae
 8008b3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b42:	689b      	ldr	r3, [r3, #8]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d00f      	beq.n	8008b68 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008b48:	7bba      	ldrb	r2, [r7, #14]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008b50:	7bba      	ldrb	r2, [r7, #14]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	32ae      	adds	r2, #174	; 0xae
 8008b56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b5a:	689b      	ldr	r3, [r3, #8]
 8008b5c:	6839      	ldr	r1, [r7, #0]
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	4798      	blx	r3
 8008b62:	4603      	mov	r3, r0
 8008b64:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008b66:	e004      	b.n	8008b72 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008b68:	2303      	movs	r3, #3
 8008b6a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008b6c:	e001      	b.n	8008b72 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008b6e:	2303      	movs	r3, #3
 8008b70:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	88db      	ldrh	r3, [r3, #6]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d110      	bne.n	8008b9c <USBD_StdItfReq+0xc0>
 8008b7a:	7bfb      	ldrb	r3, [r7, #15]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d10d      	bne.n	8008b9c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f000 fdc6 	bl	8009712 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008b86:	e009      	b.n	8008b9c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008b88:	6839      	ldr	r1, [r7, #0]
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f000 fcf7 	bl	800957e <USBD_CtlError>
          break;
 8008b90:	e004      	b.n	8008b9c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008b92:	6839      	ldr	r1, [r7, #0]
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 fcf2 	bl	800957e <USBD_CtlError>
          break;
 8008b9a:	e000      	b.n	8008b9e <USBD_StdItfReq+0xc2>
          break;
 8008b9c:	bf00      	nop
      }
      break;
 8008b9e:	e004      	b.n	8008baa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008ba0:	6839      	ldr	r1, [r7, #0]
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f000 fceb 	bl	800957e <USBD_CtlError>
      break;
 8008ba8:	bf00      	nop
  }

  return ret;
 8008baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3710      	adds	r7, #16
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	889b      	ldrh	r3, [r3, #4]
 8008bc6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008bd0:	2b40      	cmp	r3, #64	; 0x40
 8008bd2:	d007      	beq.n	8008be4 <USBD_StdEPReq+0x30>
 8008bd4:	2b40      	cmp	r3, #64	; 0x40
 8008bd6:	f200 817f 	bhi.w	8008ed8 <USBD_StdEPReq+0x324>
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d02a      	beq.n	8008c34 <USBD_StdEPReq+0x80>
 8008bde:	2b20      	cmp	r3, #32
 8008be0:	f040 817a 	bne.w	8008ed8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008be4:	7bbb      	ldrb	r3, [r7, #14]
 8008be6:	4619      	mov	r1, r3
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f7ff fe85 	bl	80088f8 <USBD_CoreFindEP>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008bf2:	7b7b      	ldrb	r3, [r7, #13]
 8008bf4:	2bff      	cmp	r3, #255	; 0xff
 8008bf6:	f000 8174 	beq.w	8008ee2 <USBD_StdEPReq+0x32e>
 8008bfa:	7b7b      	ldrb	r3, [r7, #13]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	f040 8170 	bne.w	8008ee2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008c02:	7b7a      	ldrb	r2, [r7, #13]
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008c0a:	7b7a      	ldrb	r2, [r7, #13]
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	32ae      	adds	r2, #174	; 0xae
 8008c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c14:	689b      	ldr	r3, [r3, #8]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	f000 8163 	beq.w	8008ee2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008c1c:	7b7a      	ldrb	r2, [r7, #13]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	32ae      	adds	r2, #174	; 0xae
 8008c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c26:	689b      	ldr	r3, [r3, #8]
 8008c28:	6839      	ldr	r1, [r7, #0]
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	4798      	blx	r3
 8008c2e:	4603      	mov	r3, r0
 8008c30:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008c32:	e156      	b.n	8008ee2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	785b      	ldrb	r3, [r3, #1]
 8008c38:	2b03      	cmp	r3, #3
 8008c3a:	d008      	beq.n	8008c4e <USBD_StdEPReq+0x9a>
 8008c3c:	2b03      	cmp	r3, #3
 8008c3e:	f300 8145 	bgt.w	8008ecc <USBD_StdEPReq+0x318>
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	f000 809b 	beq.w	8008d7e <USBD_StdEPReq+0x1ca>
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d03c      	beq.n	8008cc6 <USBD_StdEPReq+0x112>
 8008c4c:	e13e      	b.n	8008ecc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	2b02      	cmp	r3, #2
 8008c58:	d002      	beq.n	8008c60 <USBD_StdEPReq+0xac>
 8008c5a:	2b03      	cmp	r3, #3
 8008c5c:	d016      	beq.n	8008c8c <USBD_StdEPReq+0xd8>
 8008c5e:	e02c      	b.n	8008cba <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c60:	7bbb      	ldrb	r3, [r7, #14]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d00d      	beq.n	8008c82 <USBD_StdEPReq+0xce>
 8008c66:	7bbb      	ldrb	r3, [r7, #14]
 8008c68:	2b80      	cmp	r3, #128	; 0x80
 8008c6a:	d00a      	beq.n	8008c82 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c6c:	7bbb      	ldrb	r3, [r7, #14]
 8008c6e:	4619      	mov	r1, r3
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f001 fa75 	bl	800a160 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c76:	2180      	movs	r1, #128	; 0x80
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f001 fa71 	bl	800a160 <USBD_LL_StallEP>
 8008c7e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008c80:	e020      	b.n	8008cc4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008c82:	6839      	ldr	r1, [r7, #0]
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 fc7a 	bl	800957e <USBD_CtlError>
              break;
 8008c8a:	e01b      	b.n	8008cc4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	885b      	ldrh	r3, [r3, #2]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d10e      	bne.n	8008cb2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008c94:	7bbb      	ldrb	r3, [r7, #14]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d00b      	beq.n	8008cb2 <USBD_StdEPReq+0xfe>
 8008c9a:	7bbb      	ldrb	r3, [r7, #14]
 8008c9c:	2b80      	cmp	r3, #128	; 0x80
 8008c9e:	d008      	beq.n	8008cb2 <USBD_StdEPReq+0xfe>
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	88db      	ldrh	r3, [r3, #6]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d104      	bne.n	8008cb2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008ca8:	7bbb      	ldrb	r3, [r7, #14]
 8008caa:	4619      	mov	r1, r3
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f001 fa57 	bl	800a160 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f000 fd2d 	bl	8009712 <USBD_CtlSendStatus>

              break;
 8008cb8:	e004      	b.n	8008cc4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008cba:	6839      	ldr	r1, [r7, #0]
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 fc5e 	bl	800957e <USBD_CtlError>
              break;
 8008cc2:	bf00      	nop
          }
          break;
 8008cc4:	e107      	b.n	8008ed6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ccc:	b2db      	uxtb	r3, r3
 8008cce:	2b02      	cmp	r3, #2
 8008cd0:	d002      	beq.n	8008cd8 <USBD_StdEPReq+0x124>
 8008cd2:	2b03      	cmp	r3, #3
 8008cd4:	d016      	beq.n	8008d04 <USBD_StdEPReq+0x150>
 8008cd6:	e04b      	b.n	8008d70 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008cd8:	7bbb      	ldrb	r3, [r7, #14]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d00d      	beq.n	8008cfa <USBD_StdEPReq+0x146>
 8008cde:	7bbb      	ldrb	r3, [r7, #14]
 8008ce0:	2b80      	cmp	r3, #128	; 0x80
 8008ce2:	d00a      	beq.n	8008cfa <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008ce4:	7bbb      	ldrb	r3, [r7, #14]
 8008ce6:	4619      	mov	r1, r3
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f001 fa39 	bl	800a160 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008cee:	2180      	movs	r1, #128	; 0x80
 8008cf0:	6878      	ldr	r0, [r7, #4]
 8008cf2:	f001 fa35 	bl	800a160 <USBD_LL_StallEP>
 8008cf6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008cf8:	e040      	b.n	8008d7c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008cfa:	6839      	ldr	r1, [r7, #0]
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 fc3e 	bl	800957e <USBD_CtlError>
              break;
 8008d02:	e03b      	b.n	8008d7c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	885b      	ldrh	r3, [r3, #2]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d136      	bne.n	8008d7a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008d0c:	7bbb      	ldrb	r3, [r7, #14]
 8008d0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d004      	beq.n	8008d20 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008d16:	7bbb      	ldrb	r3, [r7, #14]
 8008d18:	4619      	mov	r1, r3
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f001 fa3f 	bl	800a19e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f000 fcf6 	bl	8009712 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008d26:	7bbb      	ldrb	r3, [r7, #14]
 8008d28:	4619      	mov	r1, r3
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f7ff fde4 	bl	80088f8 <USBD_CoreFindEP>
 8008d30:	4603      	mov	r3, r0
 8008d32:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008d34:	7b7b      	ldrb	r3, [r7, #13]
 8008d36:	2bff      	cmp	r3, #255	; 0xff
 8008d38:	d01f      	beq.n	8008d7a <USBD_StdEPReq+0x1c6>
 8008d3a:	7b7b      	ldrb	r3, [r7, #13]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d11c      	bne.n	8008d7a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008d40:	7b7a      	ldrb	r2, [r7, #13]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008d48:	7b7a      	ldrb	r2, [r7, #13]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	32ae      	adds	r2, #174	; 0xae
 8008d4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d52:	689b      	ldr	r3, [r3, #8]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d010      	beq.n	8008d7a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008d58:	7b7a      	ldrb	r2, [r7, #13]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	32ae      	adds	r2, #174	; 0xae
 8008d5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d62:	689b      	ldr	r3, [r3, #8]
 8008d64:	6839      	ldr	r1, [r7, #0]
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	4798      	blx	r3
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008d6e:	e004      	b.n	8008d7a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008d70:	6839      	ldr	r1, [r7, #0]
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f000 fc03 	bl	800957e <USBD_CtlError>
              break;
 8008d78:	e000      	b.n	8008d7c <USBD_StdEPReq+0x1c8>
              break;
 8008d7a:	bf00      	nop
          }
          break;
 8008d7c:	e0ab      	b.n	8008ed6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d84:	b2db      	uxtb	r3, r3
 8008d86:	2b02      	cmp	r3, #2
 8008d88:	d002      	beq.n	8008d90 <USBD_StdEPReq+0x1dc>
 8008d8a:	2b03      	cmp	r3, #3
 8008d8c:	d032      	beq.n	8008df4 <USBD_StdEPReq+0x240>
 8008d8e:	e097      	b.n	8008ec0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008d90:	7bbb      	ldrb	r3, [r7, #14]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d007      	beq.n	8008da6 <USBD_StdEPReq+0x1f2>
 8008d96:	7bbb      	ldrb	r3, [r7, #14]
 8008d98:	2b80      	cmp	r3, #128	; 0x80
 8008d9a:	d004      	beq.n	8008da6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008d9c:	6839      	ldr	r1, [r7, #0]
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 fbed 	bl	800957e <USBD_CtlError>
                break;
 8008da4:	e091      	b.n	8008eca <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008da6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	da0b      	bge.n	8008dc6 <USBD_StdEPReq+0x212>
 8008dae:	7bbb      	ldrb	r3, [r7, #14]
 8008db0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008db4:	4613      	mov	r3, r2
 8008db6:	009b      	lsls	r3, r3, #2
 8008db8:	4413      	add	r3, r2
 8008dba:	009b      	lsls	r3, r3, #2
 8008dbc:	3310      	adds	r3, #16
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	4413      	add	r3, r2
 8008dc2:	3304      	adds	r3, #4
 8008dc4:	e00b      	b.n	8008dde <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008dc6:	7bbb      	ldrb	r3, [r7, #14]
 8008dc8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008dcc:	4613      	mov	r3, r2
 8008dce:	009b      	lsls	r3, r3, #2
 8008dd0:	4413      	add	r3, r2
 8008dd2:	009b      	lsls	r3, r3, #2
 8008dd4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008dd8:	687a      	ldr	r2, [r7, #4]
 8008dda:	4413      	add	r3, r2
 8008ddc:	3304      	adds	r3, #4
 8008dde:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	2200      	movs	r2, #0
 8008de4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	2202      	movs	r2, #2
 8008dea:	4619      	mov	r1, r3
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f000 fc36 	bl	800965e <USBD_CtlSendData>
              break;
 8008df2:	e06a      	b.n	8008eca <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008df4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	da11      	bge.n	8008e20 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008dfc:	7bbb      	ldrb	r3, [r7, #14]
 8008dfe:	f003 020f 	and.w	r2, r3, #15
 8008e02:	6879      	ldr	r1, [r7, #4]
 8008e04:	4613      	mov	r3, r2
 8008e06:	009b      	lsls	r3, r3, #2
 8008e08:	4413      	add	r3, r2
 8008e0a:	009b      	lsls	r3, r3, #2
 8008e0c:	440b      	add	r3, r1
 8008e0e:	3324      	adds	r3, #36	; 0x24
 8008e10:	881b      	ldrh	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d117      	bne.n	8008e46 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008e16:	6839      	ldr	r1, [r7, #0]
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 fbb0 	bl	800957e <USBD_CtlError>
                  break;
 8008e1e:	e054      	b.n	8008eca <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008e20:	7bbb      	ldrb	r3, [r7, #14]
 8008e22:	f003 020f 	and.w	r2, r3, #15
 8008e26:	6879      	ldr	r1, [r7, #4]
 8008e28:	4613      	mov	r3, r2
 8008e2a:	009b      	lsls	r3, r3, #2
 8008e2c:	4413      	add	r3, r2
 8008e2e:	009b      	lsls	r3, r3, #2
 8008e30:	440b      	add	r3, r1
 8008e32:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008e36:	881b      	ldrh	r3, [r3, #0]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d104      	bne.n	8008e46 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008e3c:	6839      	ldr	r1, [r7, #0]
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 fb9d 	bl	800957e <USBD_CtlError>
                  break;
 8008e44:	e041      	b.n	8008eca <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008e46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	da0b      	bge.n	8008e66 <USBD_StdEPReq+0x2b2>
 8008e4e:	7bbb      	ldrb	r3, [r7, #14]
 8008e50:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e54:	4613      	mov	r3, r2
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	4413      	add	r3, r2
 8008e5a:	009b      	lsls	r3, r3, #2
 8008e5c:	3310      	adds	r3, #16
 8008e5e:	687a      	ldr	r2, [r7, #4]
 8008e60:	4413      	add	r3, r2
 8008e62:	3304      	adds	r3, #4
 8008e64:	e00b      	b.n	8008e7e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008e66:	7bbb      	ldrb	r3, [r7, #14]
 8008e68:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008e6c:	4613      	mov	r3, r2
 8008e6e:	009b      	lsls	r3, r3, #2
 8008e70:	4413      	add	r3, r2
 8008e72:	009b      	lsls	r3, r3, #2
 8008e74:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008e78:	687a      	ldr	r2, [r7, #4]
 8008e7a:	4413      	add	r3, r2
 8008e7c:	3304      	adds	r3, #4
 8008e7e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008e80:	7bbb      	ldrb	r3, [r7, #14]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d002      	beq.n	8008e8c <USBD_StdEPReq+0x2d8>
 8008e86:	7bbb      	ldrb	r3, [r7, #14]
 8008e88:	2b80      	cmp	r3, #128	; 0x80
 8008e8a:	d103      	bne.n	8008e94 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	2200      	movs	r2, #0
 8008e90:	601a      	str	r2, [r3, #0]
 8008e92:	e00e      	b.n	8008eb2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008e94:	7bbb      	ldrb	r3, [r7, #14]
 8008e96:	4619      	mov	r1, r3
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f001 f99f 	bl	800a1dc <USBD_LL_IsStallEP>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d003      	beq.n	8008eac <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	601a      	str	r2, [r3, #0]
 8008eaa:	e002      	b.n	8008eb2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	2202      	movs	r2, #2
 8008eb6:	4619      	mov	r1, r3
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f000 fbd0 	bl	800965e <USBD_CtlSendData>
              break;
 8008ebe:	e004      	b.n	8008eca <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008ec0:	6839      	ldr	r1, [r7, #0]
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 fb5b 	bl	800957e <USBD_CtlError>
              break;
 8008ec8:	bf00      	nop
          }
          break;
 8008eca:	e004      	b.n	8008ed6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008ecc:	6839      	ldr	r1, [r7, #0]
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f000 fb55 	bl	800957e <USBD_CtlError>
          break;
 8008ed4:	bf00      	nop
      }
      break;
 8008ed6:	e005      	b.n	8008ee4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008ed8:	6839      	ldr	r1, [r7, #0]
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f000 fb4f 	bl	800957e <USBD_CtlError>
      break;
 8008ee0:	e000      	b.n	8008ee4 <USBD_StdEPReq+0x330>
      break;
 8008ee2:	bf00      	nop
  }

  return ret;
 8008ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	3710      	adds	r7, #16
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bd80      	pop	{r7, pc}
	...

08008ef0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b084      	sub	sp, #16
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
 8008ef8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008efa:	2300      	movs	r3, #0
 8008efc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008efe:	2300      	movs	r3, #0
 8008f00:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008f02:	2300      	movs	r3, #0
 8008f04:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	885b      	ldrh	r3, [r3, #2]
 8008f0a:	0a1b      	lsrs	r3, r3, #8
 8008f0c:	b29b      	uxth	r3, r3
 8008f0e:	3b01      	subs	r3, #1
 8008f10:	2b06      	cmp	r3, #6
 8008f12:	f200 8128 	bhi.w	8009166 <USBD_GetDescriptor+0x276>
 8008f16:	a201      	add	r2, pc, #4	; (adr r2, 8008f1c <USBD_GetDescriptor+0x2c>)
 8008f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f1c:	08008f39 	.word	0x08008f39
 8008f20:	08008f51 	.word	0x08008f51
 8008f24:	08008f91 	.word	0x08008f91
 8008f28:	08009167 	.word	0x08009167
 8008f2c:	08009167 	.word	0x08009167
 8008f30:	08009107 	.word	0x08009107
 8008f34:	08009133 	.word	0x08009133
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	687a      	ldr	r2, [r7, #4]
 8008f42:	7c12      	ldrb	r2, [r2, #16]
 8008f44:	f107 0108 	add.w	r1, r7, #8
 8008f48:	4610      	mov	r0, r2
 8008f4a:	4798      	blx	r3
 8008f4c:	60f8      	str	r0, [r7, #12]
      break;
 8008f4e:	e112      	b.n	8009176 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	7c1b      	ldrb	r3, [r3, #16]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d10d      	bne.n	8008f74 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f60:	f107 0208 	add.w	r2, r7, #8
 8008f64:	4610      	mov	r0, r2
 8008f66:	4798      	blx	r3
 8008f68:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	3301      	adds	r3, #1
 8008f6e:	2202      	movs	r2, #2
 8008f70:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008f72:	e100      	b.n	8009176 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f7c:	f107 0208 	add.w	r2, r7, #8
 8008f80:	4610      	mov	r0, r2
 8008f82:	4798      	blx	r3
 8008f84:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	3301      	adds	r3, #1
 8008f8a:	2202      	movs	r2, #2
 8008f8c:	701a      	strb	r2, [r3, #0]
      break;
 8008f8e:	e0f2      	b.n	8009176 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	885b      	ldrh	r3, [r3, #2]
 8008f94:	b2db      	uxtb	r3, r3
 8008f96:	2b05      	cmp	r3, #5
 8008f98:	f200 80ac 	bhi.w	80090f4 <USBD_GetDescriptor+0x204>
 8008f9c:	a201      	add	r2, pc, #4	; (adr r2, 8008fa4 <USBD_GetDescriptor+0xb4>)
 8008f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fa2:	bf00      	nop
 8008fa4:	08008fbd 	.word	0x08008fbd
 8008fa8:	08008ff1 	.word	0x08008ff1
 8008fac:	08009025 	.word	0x08009025
 8008fb0:	08009059 	.word	0x08009059
 8008fb4:	0800908d 	.word	0x0800908d
 8008fb8:	080090c1 	.word	0x080090c1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fc2:	685b      	ldr	r3, [r3, #4]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d00b      	beq.n	8008fe0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	687a      	ldr	r2, [r7, #4]
 8008fd2:	7c12      	ldrb	r2, [r2, #16]
 8008fd4:	f107 0108 	add.w	r1, r7, #8
 8008fd8:	4610      	mov	r0, r2
 8008fda:	4798      	blx	r3
 8008fdc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fde:	e091      	b.n	8009104 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008fe0:	6839      	ldr	r1, [r7, #0]
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 facb 	bl	800957e <USBD_CtlError>
            err++;
 8008fe8:	7afb      	ldrb	r3, [r7, #11]
 8008fea:	3301      	adds	r3, #1
 8008fec:	72fb      	strb	r3, [r7, #11]
          break;
 8008fee:	e089      	b.n	8009104 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ff6:	689b      	ldr	r3, [r3, #8]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d00b      	beq.n	8009014 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009002:	689b      	ldr	r3, [r3, #8]
 8009004:	687a      	ldr	r2, [r7, #4]
 8009006:	7c12      	ldrb	r2, [r2, #16]
 8009008:	f107 0108 	add.w	r1, r7, #8
 800900c:	4610      	mov	r0, r2
 800900e:	4798      	blx	r3
 8009010:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009012:	e077      	b.n	8009104 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009014:	6839      	ldr	r1, [r7, #0]
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f000 fab1 	bl	800957e <USBD_CtlError>
            err++;
 800901c:	7afb      	ldrb	r3, [r7, #11]
 800901e:	3301      	adds	r3, #1
 8009020:	72fb      	strb	r3, [r7, #11]
          break;
 8009022:	e06f      	b.n	8009104 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800902a:	68db      	ldr	r3, [r3, #12]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d00b      	beq.n	8009048 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009036:	68db      	ldr	r3, [r3, #12]
 8009038:	687a      	ldr	r2, [r7, #4]
 800903a:	7c12      	ldrb	r2, [r2, #16]
 800903c:	f107 0108 	add.w	r1, r7, #8
 8009040:	4610      	mov	r0, r2
 8009042:	4798      	blx	r3
 8009044:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009046:	e05d      	b.n	8009104 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009048:	6839      	ldr	r1, [r7, #0]
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f000 fa97 	bl	800957e <USBD_CtlError>
            err++;
 8009050:	7afb      	ldrb	r3, [r7, #11]
 8009052:	3301      	adds	r3, #1
 8009054:	72fb      	strb	r3, [r7, #11]
          break;
 8009056:	e055      	b.n	8009104 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800905e:	691b      	ldr	r3, [r3, #16]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d00b      	beq.n	800907c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800906a:	691b      	ldr	r3, [r3, #16]
 800906c:	687a      	ldr	r2, [r7, #4]
 800906e:	7c12      	ldrb	r2, [r2, #16]
 8009070:	f107 0108 	add.w	r1, r7, #8
 8009074:	4610      	mov	r0, r2
 8009076:	4798      	blx	r3
 8009078:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800907a:	e043      	b.n	8009104 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800907c:	6839      	ldr	r1, [r7, #0]
 800907e:	6878      	ldr	r0, [r7, #4]
 8009080:	f000 fa7d 	bl	800957e <USBD_CtlError>
            err++;
 8009084:	7afb      	ldrb	r3, [r7, #11]
 8009086:	3301      	adds	r3, #1
 8009088:	72fb      	strb	r3, [r7, #11]
          break;
 800908a:	e03b      	b.n	8009104 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009092:	695b      	ldr	r3, [r3, #20]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d00b      	beq.n	80090b0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800909e:	695b      	ldr	r3, [r3, #20]
 80090a0:	687a      	ldr	r2, [r7, #4]
 80090a2:	7c12      	ldrb	r2, [r2, #16]
 80090a4:	f107 0108 	add.w	r1, r7, #8
 80090a8:	4610      	mov	r0, r2
 80090aa:	4798      	blx	r3
 80090ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80090ae:	e029      	b.n	8009104 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80090b0:	6839      	ldr	r1, [r7, #0]
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f000 fa63 	bl	800957e <USBD_CtlError>
            err++;
 80090b8:	7afb      	ldrb	r3, [r7, #11]
 80090ba:	3301      	adds	r3, #1
 80090bc:	72fb      	strb	r3, [r7, #11]
          break;
 80090be:	e021      	b.n	8009104 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090c6:	699b      	ldr	r3, [r3, #24]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d00b      	beq.n	80090e4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090d2:	699b      	ldr	r3, [r3, #24]
 80090d4:	687a      	ldr	r2, [r7, #4]
 80090d6:	7c12      	ldrb	r2, [r2, #16]
 80090d8:	f107 0108 	add.w	r1, r7, #8
 80090dc:	4610      	mov	r0, r2
 80090de:	4798      	blx	r3
 80090e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80090e2:	e00f      	b.n	8009104 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80090e4:	6839      	ldr	r1, [r7, #0]
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f000 fa49 	bl	800957e <USBD_CtlError>
            err++;
 80090ec:	7afb      	ldrb	r3, [r7, #11]
 80090ee:	3301      	adds	r3, #1
 80090f0:	72fb      	strb	r3, [r7, #11]
          break;
 80090f2:	e007      	b.n	8009104 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80090f4:	6839      	ldr	r1, [r7, #0]
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 fa41 	bl	800957e <USBD_CtlError>
          err++;
 80090fc:	7afb      	ldrb	r3, [r7, #11]
 80090fe:	3301      	adds	r3, #1
 8009100:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009102:	bf00      	nop
      }
      break;
 8009104:	e037      	b.n	8009176 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	7c1b      	ldrb	r3, [r3, #16]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d109      	bne.n	8009122 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009114:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009116:	f107 0208 	add.w	r2, r7, #8
 800911a:	4610      	mov	r0, r2
 800911c:	4798      	blx	r3
 800911e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009120:	e029      	b.n	8009176 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009122:	6839      	ldr	r1, [r7, #0]
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f000 fa2a 	bl	800957e <USBD_CtlError>
        err++;
 800912a:	7afb      	ldrb	r3, [r7, #11]
 800912c:	3301      	adds	r3, #1
 800912e:	72fb      	strb	r3, [r7, #11]
      break;
 8009130:	e021      	b.n	8009176 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	7c1b      	ldrb	r3, [r3, #16]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d10d      	bne.n	8009156 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009142:	f107 0208 	add.w	r2, r7, #8
 8009146:	4610      	mov	r0, r2
 8009148:	4798      	blx	r3
 800914a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	3301      	adds	r3, #1
 8009150:	2207      	movs	r2, #7
 8009152:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009154:	e00f      	b.n	8009176 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009156:	6839      	ldr	r1, [r7, #0]
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f000 fa10 	bl	800957e <USBD_CtlError>
        err++;
 800915e:	7afb      	ldrb	r3, [r7, #11]
 8009160:	3301      	adds	r3, #1
 8009162:	72fb      	strb	r3, [r7, #11]
      break;
 8009164:	e007      	b.n	8009176 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009166:	6839      	ldr	r1, [r7, #0]
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f000 fa08 	bl	800957e <USBD_CtlError>
      err++;
 800916e:	7afb      	ldrb	r3, [r7, #11]
 8009170:	3301      	adds	r3, #1
 8009172:	72fb      	strb	r3, [r7, #11]
      break;
 8009174:	bf00      	nop
  }

  if (err != 0U)
 8009176:	7afb      	ldrb	r3, [r7, #11]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d11e      	bne.n	80091ba <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	88db      	ldrh	r3, [r3, #6]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d016      	beq.n	80091b2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009184:	893b      	ldrh	r3, [r7, #8]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d00e      	beq.n	80091a8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	88da      	ldrh	r2, [r3, #6]
 800918e:	893b      	ldrh	r3, [r7, #8]
 8009190:	4293      	cmp	r3, r2
 8009192:	bf28      	it	cs
 8009194:	4613      	movcs	r3, r2
 8009196:	b29b      	uxth	r3, r3
 8009198:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800919a:	893b      	ldrh	r3, [r7, #8]
 800919c:	461a      	mov	r2, r3
 800919e:	68f9      	ldr	r1, [r7, #12]
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f000 fa5c 	bl	800965e <USBD_CtlSendData>
 80091a6:	e009      	b.n	80091bc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80091a8:	6839      	ldr	r1, [r7, #0]
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f000 f9e7 	bl	800957e <USBD_CtlError>
 80091b0:	e004      	b.n	80091bc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 faad 	bl	8009712 <USBD_CtlSendStatus>
 80091b8:	e000      	b.n	80091bc <USBD_GetDescriptor+0x2cc>
    return;
 80091ba:	bf00      	nop
  }
}
 80091bc:	3710      	adds	r7, #16
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}
 80091c2:	bf00      	nop

080091c4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b084      	sub	sp, #16
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	889b      	ldrh	r3, [r3, #4]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d131      	bne.n	800923a <USBD_SetAddress+0x76>
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	88db      	ldrh	r3, [r3, #6]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d12d      	bne.n	800923a <USBD_SetAddress+0x76>
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	885b      	ldrh	r3, [r3, #2]
 80091e2:	2b7f      	cmp	r3, #127	; 0x7f
 80091e4:	d829      	bhi.n	800923a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	885b      	ldrh	r3, [r3, #2]
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80091f0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091f8:	b2db      	uxtb	r3, r3
 80091fa:	2b03      	cmp	r3, #3
 80091fc:	d104      	bne.n	8009208 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80091fe:	6839      	ldr	r1, [r7, #0]
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	f000 f9bc 	bl	800957e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009206:	e01d      	b.n	8009244 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	7bfa      	ldrb	r2, [r7, #15]
 800920c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009210:	7bfb      	ldrb	r3, [r7, #15]
 8009212:	4619      	mov	r1, r3
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f001 f80c 	bl	800a232 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f000 fa79 	bl	8009712 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009220:	7bfb      	ldrb	r3, [r7, #15]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d004      	beq.n	8009230 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2202      	movs	r2, #2
 800922a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800922e:	e009      	b.n	8009244 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2201      	movs	r2, #1
 8009234:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009238:	e004      	b.n	8009244 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800923a:	6839      	ldr	r1, [r7, #0]
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f000 f99e 	bl	800957e <USBD_CtlError>
  }
}
 8009242:	bf00      	nop
 8009244:	bf00      	nop
 8009246:	3710      	adds	r7, #16
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}

0800924c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b084      	sub	sp, #16
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009256:	2300      	movs	r3, #0
 8009258:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	885b      	ldrh	r3, [r3, #2]
 800925e:	b2da      	uxtb	r2, r3
 8009260:	4b4e      	ldr	r3, [pc, #312]	; (800939c <USBD_SetConfig+0x150>)
 8009262:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009264:	4b4d      	ldr	r3, [pc, #308]	; (800939c <USBD_SetConfig+0x150>)
 8009266:	781b      	ldrb	r3, [r3, #0]
 8009268:	2b01      	cmp	r3, #1
 800926a:	d905      	bls.n	8009278 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800926c:	6839      	ldr	r1, [r7, #0]
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f000 f985 	bl	800957e <USBD_CtlError>
    return USBD_FAIL;
 8009274:	2303      	movs	r3, #3
 8009276:	e08c      	b.n	8009392 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800927e:	b2db      	uxtb	r3, r3
 8009280:	2b02      	cmp	r3, #2
 8009282:	d002      	beq.n	800928a <USBD_SetConfig+0x3e>
 8009284:	2b03      	cmp	r3, #3
 8009286:	d029      	beq.n	80092dc <USBD_SetConfig+0x90>
 8009288:	e075      	b.n	8009376 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800928a:	4b44      	ldr	r3, [pc, #272]	; (800939c <USBD_SetConfig+0x150>)
 800928c:	781b      	ldrb	r3, [r3, #0]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d020      	beq.n	80092d4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009292:	4b42      	ldr	r3, [pc, #264]	; (800939c <USBD_SetConfig+0x150>)
 8009294:	781b      	ldrb	r3, [r3, #0]
 8009296:	461a      	mov	r2, r3
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800929c:	4b3f      	ldr	r3, [pc, #252]	; (800939c <USBD_SetConfig+0x150>)
 800929e:	781b      	ldrb	r3, [r3, #0]
 80092a0:	4619      	mov	r1, r3
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f7fe ffee 	bl	8008284 <USBD_SetClassConfig>
 80092a8:	4603      	mov	r3, r0
 80092aa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80092ac:	7bfb      	ldrb	r3, [r7, #15]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d008      	beq.n	80092c4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80092b2:	6839      	ldr	r1, [r7, #0]
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f000 f962 	bl	800957e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2202      	movs	r2, #2
 80092be:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80092c2:	e065      	b.n	8009390 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f000 fa24 	bl	8009712 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2203      	movs	r2, #3
 80092ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80092d2:	e05d      	b.n	8009390 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f000 fa1c 	bl	8009712 <USBD_CtlSendStatus>
      break;
 80092da:	e059      	b.n	8009390 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80092dc:	4b2f      	ldr	r3, [pc, #188]	; (800939c <USBD_SetConfig+0x150>)
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d112      	bne.n	800930a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2202      	movs	r2, #2
 80092e8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80092ec:	4b2b      	ldr	r3, [pc, #172]	; (800939c <USBD_SetConfig+0x150>)
 80092ee:	781b      	ldrb	r3, [r3, #0]
 80092f0:	461a      	mov	r2, r3
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80092f6:	4b29      	ldr	r3, [pc, #164]	; (800939c <USBD_SetConfig+0x150>)
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	4619      	mov	r1, r3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f7fe ffdd 	bl	80082bc <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f000 fa05 	bl	8009712 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009308:	e042      	b.n	8009390 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800930a:	4b24      	ldr	r3, [pc, #144]	; (800939c <USBD_SetConfig+0x150>)
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	461a      	mov	r2, r3
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	685b      	ldr	r3, [r3, #4]
 8009314:	429a      	cmp	r2, r3
 8009316:	d02a      	beq.n	800936e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	b2db      	uxtb	r3, r3
 800931e:	4619      	mov	r1, r3
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f7fe ffcb 	bl	80082bc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009326:	4b1d      	ldr	r3, [pc, #116]	; (800939c <USBD_SetConfig+0x150>)
 8009328:	781b      	ldrb	r3, [r3, #0]
 800932a:	461a      	mov	r2, r3
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009330:	4b1a      	ldr	r3, [pc, #104]	; (800939c <USBD_SetConfig+0x150>)
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	4619      	mov	r1, r3
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f7fe ffa4 	bl	8008284 <USBD_SetClassConfig>
 800933c:	4603      	mov	r3, r0
 800933e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009340:	7bfb      	ldrb	r3, [r7, #15]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d00f      	beq.n	8009366 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009346:	6839      	ldr	r1, [r7, #0]
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f000 f918 	bl	800957e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	685b      	ldr	r3, [r3, #4]
 8009352:	b2db      	uxtb	r3, r3
 8009354:	4619      	mov	r1, r3
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f7fe ffb0 	bl	80082bc <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2202      	movs	r2, #2
 8009360:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009364:	e014      	b.n	8009390 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	f000 f9d3 	bl	8009712 <USBD_CtlSendStatus>
      break;
 800936c:	e010      	b.n	8009390 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f000 f9cf 	bl	8009712 <USBD_CtlSendStatus>
      break;
 8009374:	e00c      	b.n	8009390 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009376:	6839      	ldr	r1, [r7, #0]
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f000 f900 	bl	800957e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800937e:	4b07      	ldr	r3, [pc, #28]	; (800939c <USBD_SetConfig+0x150>)
 8009380:	781b      	ldrb	r3, [r3, #0]
 8009382:	4619      	mov	r1, r3
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f7fe ff99 	bl	80082bc <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800938a:	2303      	movs	r3, #3
 800938c:	73fb      	strb	r3, [r7, #15]
      break;
 800938e:	bf00      	nop
  }

  return ret;
 8009390:	7bfb      	ldrb	r3, [r7, #15]
}
 8009392:	4618      	mov	r0, r3
 8009394:	3710      	adds	r7, #16
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}
 800939a:	bf00      	nop
 800939c:	20000cc0 	.word	0x20000cc0

080093a0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b082      	sub	sp, #8
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	88db      	ldrh	r3, [r3, #6]
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d004      	beq.n	80093bc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80093b2:	6839      	ldr	r1, [r7, #0]
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f000 f8e2 	bl	800957e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80093ba:	e023      	b.n	8009404 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	2b02      	cmp	r3, #2
 80093c6:	dc02      	bgt.n	80093ce <USBD_GetConfig+0x2e>
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	dc03      	bgt.n	80093d4 <USBD_GetConfig+0x34>
 80093cc:	e015      	b.n	80093fa <USBD_GetConfig+0x5a>
 80093ce:	2b03      	cmp	r3, #3
 80093d0:	d00b      	beq.n	80093ea <USBD_GetConfig+0x4a>
 80093d2:	e012      	b.n	80093fa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2200      	movs	r2, #0
 80093d8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	3308      	adds	r3, #8
 80093de:	2201      	movs	r2, #1
 80093e0:	4619      	mov	r1, r3
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	f000 f93b 	bl	800965e <USBD_CtlSendData>
        break;
 80093e8:	e00c      	b.n	8009404 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	3304      	adds	r3, #4
 80093ee:	2201      	movs	r2, #1
 80093f0:	4619      	mov	r1, r3
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f000 f933 	bl	800965e <USBD_CtlSendData>
        break;
 80093f8:	e004      	b.n	8009404 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80093fa:	6839      	ldr	r1, [r7, #0]
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f000 f8be 	bl	800957e <USBD_CtlError>
        break;
 8009402:	bf00      	nop
}
 8009404:	bf00      	nop
 8009406:	3708      	adds	r7, #8
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}

0800940c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b082      	sub	sp, #8
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
 8009414:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800941c:	b2db      	uxtb	r3, r3
 800941e:	3b01      	subs	r3, #1
 8009420:	2b02      	cmp	r3, #2
 8009422:	d81e      	bhi.n	8009462 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	88db      	ldrh	r3, [r3, #6]
 8009428:	2b02      	cmp	r3, #2
 800942a:	d004      	beq.n	8009436 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800942c:	6839      	ldr	r1, [r7, #0]
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f000 f8a5 	bl	800957e <USBD_CtlError>
        break;
 8009434:	e01a      	b.n	800946c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2201      	movs	r2, #1
 800943a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009442:	2b00      	cmp	r3, #0
 8009444:	d005      	beq.n	8009452 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	f043 0202 	orr.w	r2, r3, #2
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	330c      	adds	r3, #12
 8009456:	2202      	movs	r2, #2
 8009458:	4619      	mov	r1, r3
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f000 f8ff 	bl	800965e <USBD_CtlSendData>
      break;
 8009460:	e004      	b.n	800946c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009462:	6839      	ldr	r1, [r7, #0]
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 f88a 	bl	800957e <USBD_CtlError>
      break;
 800946a:	bf00      	nop
  }
}
 800946c:	bf00      	nop
 800946e:	3708      	adds	r7, #8
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b082      	sub	sp, #8
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	885b      	ldrh	r3, [r3, #2]
 8009482:	2b01      	cmp	r3, #1
 8009484:	d107      	bne.n	8009496 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2201      	movs	r2, #1
 800948a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f000 f93f 	bl	8009712 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009494:	e013      	b.n	80094be <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	885b      	ldrh	r3, [r3, #2]
 800949a:	2b02      	cmp	r3, #2
 800949c:	d10b      	bne.n	80094b6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	889b      	ldrh	r3, [r3, #4]
 80094a2:	0a1b      	lsrs	r3, r3, #8
 80094a4:	b29b      	uxth	r3, r3
 80094a6:	b2da      	uxtb	r2, r3
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f000 f92f 	bl	8009712 <USBD_CtlSendStatus>
}
 80094b4:	e003      	b.n	80094be <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80094b6:	6839      	ldr	r1, [r7, #0]
 80094b8:	6878      	ldr	r0, [r7, #4]
 80094ba:	f000 f860 	bl	800957e <USBD_CtlError>
}
 80094be:	bf00      	nop
 80094c0:	3708      	adds	r7, #8
 80094c2:	46bd      	mov	sp, r7
 80094c4:	bd80      	pop	{r7, pc}

080094c6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094c6:	b580      	push	{r7, lr}
 80094c8:	b082      	sub	sp, #8
 80094ca:	af00      	add	r7, sp, #0
 80094cc:	6078      	str	r0, [r7, #4]
 80094ce:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094d6:	b2db      	uxtb	r3, r3
 80094d8:	3b01      	subs	r3, #1
 80094da:	2b02      	cmp	r3, #2
 80094dc:	d80b      	bhi.n	80094f6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	885b      	ldrh	r3, [r3, #2]
 80094e2:	2b01      	cmp	r3, #1
 80094e4:	d10c      	bne.n	8009500 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2200      	movs	r2, #0
 80094ea:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	f000 f90f 	bl	8009712 <USBD_CtlSendStatus>
      }
      break;
 80094f4:	e004      	b.n	8009500 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80094f6:	6839      	ldr	r1, [r7, #0]
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	f000 f840 	bl	800957e <USBD_CtlError>
      break;
 80094fe:	e000      	b.n	8009502 <USBD_ClrFeature+0x3c>
      break;
 8009500:	bf00      	nop
  }
}
 8009502:	bf00      	nop
 8009504:	3708      	adds	r7, #8
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}

0800950a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800950a:	b580      	push	{r7, lr}
 800950c:	b084      	sub	sp, #16
 800950e:	af00      	add	r7, sp, #0
 8009510:	6078      	str	r0, [r7, #4]
 8009512:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	781a      	ldrb	r2, [r3, #0]
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	3301      	adds	r3, #1
 8009524:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	781a      	ldrb	r2, [r3, #0]
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	3301      	adds	r3, #1
 8009532:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009534:	68f8      	ldr	r0, [r7, #12]
 8009536:	f7ff fa41 	bl	80089bc <SWAPBYTE>
 800953a:	4603      	mov	r3, r0
 800953c:	461a      	mov	r2, r3
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	3301      	adds	r3, #1
 8009546:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	3301      	adds	r3, #1
 800954c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800954e:	68f8      	ldr	r0, [r7, #12]
 8009550:	f7ff fa34 	bl	80089bc <SWAPBYTE>
 8009554:	4603      	mov	r3, r0
 8009556:	461a      	mov	r2, r3
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	3301      	adds	r3, #1
 8009560:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	3301      	adds	r3, #1
 8009566:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009568:	68f8      	ldr	r0, [r7, #12]
 800956a:	f7ff fa27 	bl	80089bc <SWAPBYTE>
 800956e:	4603      	mov	r3, r0
 8009570:	461a      	mov	r2, r3
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	80da      	strh	r2, [r3, #6]
}
 8009576:	bf00      	nop
 8009578:	3710      	adds	r7, #16
 800957a:	46bd      	mov	sp, r7
 800957c:	bd80      	pop	{r7, pc}

0800957e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800957e:	b580      	push	{r7, lr}
 8009580:	b082      	sub	sp, #8
 8009582:	af00      	add	r7, sp, #0
 8009584:	6078      	str	r0, [r7, #4]
 8009586:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009588:	2180      	movs	r1, #128	; 0x80
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f000 fde8 	bl	800a160 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009590:	2100      	movs	r1, #0
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f000 fde4 	bl	800a160 <USBD_LL_StallEP>
}
 8009598:	bf00      	nop
 800959a:	3708      	adds	r7, #8
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}

080095a0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b086      	sub	sp, #24
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	60f8      	str	r0, [r7, #12]
 80095a8:	60b9      	str	r1, [r7, #8]
 80095aa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80095ac:	2300      	movs	r3, #0
 80095ae:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d036      	beq.n	8009624 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80095ba:	6938      	ldr	r0, [r7, #16]
 80095bc:	f000 f836 	bl	800962c <USBD_GetLen>
 80095c0:	4603      	mov	r3, r0
 80095c2:	3301      	adds	r3, #1
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	005b      	lsls	r3, r3, #1
 80095c8:	b29a      	uxth	r2, r3
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80095ce:	7dfb      	ldrb	r3, [r7, #23]
 80095d0:	68ba      	ldr	r2, [r7, #8]
 80095d2:	4413      	add	r3, r2
 80095d4:	687a      	ldr	r2, [r7, #4]
 80095d6:	7812      	ldrb	r2, [r2, #0]
 80095d8:	701a      	strb	r2, [r3, #0]
  idx++;
 80095da:	7dfb      	ldrb	r3, [r7, #23]
 80095dc:	3301      	adds	r3, #1
 80095de:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80095e0:	7dfb      	ldrb	r3, [r7, #23]
 80095e2:	68ba      	ldr	r2, [r7, #8]
 80095e4:	4413      	add	r3, r2
 80095e6:	2203      	movs	r2, #3
 80095e8:	701a      	strb	r2, [r3, #0]
  idx++;
 80095ea:	7dfb      	ldrb	r3, [r7, #23]
 80095ec:	3301      	adds	r3, #1
 80095ee:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80095f0:	e013      	b.n	800961a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80095f2:	7dfb      	ldrb	r3, [r7, #23]
 80095f4:	68ba      	ldr	r2, [r7, #8]
 80095f6:	4413      	add	r3, r2
 80095f8:	693a      	ldr	r2, [r7, #16]
 80095fa:	7812      	ldrb	r2, [r2, #0]
 80095fc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	3301      	adds	r3, #1
 8009602:	613b      	str	r3, [r7, #16]
    idx++;
 8009604:	7dfb      	ldrb	r3, [r7, #23]
 8009606:	3301      	adds	r3, #1
 8009608:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800960a:	7dfb      	ldrb	r3, [r7, #23]
 800960c:	68ba      	ldr	r2, [r7, #8]
 800960e:	4413      	add	r3, r2
 8009610:	2200      	movs	r2, #0
 8009612:	701a      	strb	r2, [r3, #0]
    idx++;
 8009614:	7dfb      	ldrb	r3, [r7, #23]
 8009616:	3301      	adds	r3, #1
 8009618:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d1e7      	bne.n	80095f2 <USBD_GetString+0x52>
 8009622:	e000      	b.n	8009626 <USBD_GetString+0x86>
    return;
 8009624:	bf00      	nop
  }
}
 8009626:	3718      	adds	r7, #24
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}

0800962c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800962c:	b480      	push	{r7}
 800962e:	b085      	sub	sp, #20
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009634:	2300      	movs	r3, #0
 8009636:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800963c:	e005      	b.n	800964a <USBD_GetLen+0x1e>
  {
    len++;
 800963e:	7bfb      	ldrb	r3, [r7, #15]
 8009640:	3301      	adds	r3, #1
 8009642:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	3301      	adds	r3, #1
 8009648:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	781b      	ldrb	r3, [r3, #0]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d1f5      	bne.n	800963e <USBD_GetLen+0x12>
  }

  return len;
 8009652:	7bfb      	ldrb	r3, [r7, #15]
}
 8009654:	4618      	mov	r0, r3
 8009656:	3714      	adds	r7, #20
 8009658:	46bd      	mov	sp, r7
 800965a:	bc80      	pop	{r7}
 800965c:	4770      	bx	lr

0800965e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800965e:	b580      	push	{r7, lr}
 8009660:	b084      	sub	sp, #16
 8009662:	af00      	add	r7, sp, #0
 8009664:	60f8      	str	r0, [r7, #12]
 8009666:	60b9      	str	r1, [r7, #8]
 8009668:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2202      	movs	r2, #2
 800966e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	687a      	ldr	r2, [r7, #4]
 800967c:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	68ba      	ldr	r2, [r7, #8]
 8009682:	2100      	movs	r1, #0
 8009684:	68f8      	ldr	r0, [r7, #12]
 8009686:	f000 fdf3 	bl	800a270 <USBD_LL_Transmit>

  return USBD_OK;
 800968a:	2300      	movs	r3, #0
}
 800968c:	4618      	mov	r0, r3
 800968e:	3710      	adds	r7, #16
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}

08009694 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b084      	sub	sp, #16
 8009698:	af00      	add	r7, sp, #0
 800969a:	60f8      	str	r0, [r7, #12]
 800969c:	60b9      	str	r1, [r7, #8]
 800969e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	68ba      	ldr	r2, [r7, #8]
 80096a4:	2100      	movs	r1, #0
 80096a6:	68f8      	ldr	r0, [r7, #12]
 80096a8:	f000 fde2 	bl	800a270 <USBD_LL_Transmit>

  return USBD_OK;
 80096ac:	2300      	movs	r3, #0
}
 80096ae:	4618      	mov	r0, r3
 80096b0:	3710      	adds	r7, #16
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}

080096b6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80096b6:	b580      	push	{r7, lr}
 80096b8:	b084      	sub	sp, #16
 80096ba:	af00      	add	r7, sp, #0
 80096bc:	60f8      	str	r0, [r7, #12]
 80096be:	60b9      	str	r1, [r7, #8]
 80096c0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	2203      	movs	r2, #3
 80096c6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	687a      	ldr	r2, [r7, #4]
 80096ce:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	687a      	ldr	r2, [r7, #4]
 80096d6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	68ba      	ldr	r2, [r7, #8]
 80096de:	2100      	movs	r1, #0
 80096e0:	68f8      	ldr	r0, [r7, #12]
 80096e2:	f000 fde6 	bl	800a2b2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80096e6:	2300      	movs	r3, #0
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3710      	adds	r7, #16
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}

080096f0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b084      	sub	sp, #16
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	60f8      	str	r0, [r7, #12]
 80096f8:	60b9      	str	r1, [r7, #8]
 80096fa:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	68ba      	ldr	r2, [r7, #8]
 8009700:	2100      	movs	r1, #0
 8009702:	68f8      	ldr	r0, [r7, #12]
 8009704:	f000 fdd5 	bl	800a2b2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009708:	2300      	movs	r3, #0
}
 800970a:	4618      	mov	r0, r3
 800970c:	3710      	adds	r7, #16
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}

08009712 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009712:	b580      	push	{r7, lr}
 8009714:	b082      	sub	sp, #8
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2204      	movs	r2, #4
 800971e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009722:	2300      	movs	r3, #0
 8009724:	2200      	movs	r2, #0
 8009726:	2100      	movs	r1, #0
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f000 fda1 	bl	800a270 <USBD_LL_Transmit>

  return USBD_OK;
 800972e:	2300      	movs	r3, #0
}
 8009730:	4618      	mov	r0, r3
 8009732:	3708      	adds	r7, #8
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}

08009738 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b082      	sub	sp, #8
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2205      	movs	r2, #5
 8009744:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009748:	2300      	movs	r3, #0
 800974a:	2200      	movs	r2, #0
 800974c:	2100      	movs	r1, #0
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f000 fdaf 	bl	800a2b2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009754:	2300      	movs	r3, #0
}
 8009756:	4618      	mov	r0, r3
 8009758:	3708      	adds	r7, #8
 800975a:	46bd      	mov	sp, r7
 800975c:	bd80      	pop	{r7, pc}
	...

08009760 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009764:	2200      	movs	r2, #0
 8009766:	4912      	ldr	r1, [pc, #72]	; (80097b0 <MX_USB_DEVICE_Init+0x50>)
 8009768:	4812      	ldr	r0, [pc, #72]	; (80097b4 <MX_USB_DEVICE_Init+0x54>)
 800976a:	f7fe fd0f 	bl	800818c <USBD_Init>
 800976e:	4603      	mov	r3, r0
 8009770:	2b00      	cmp	r3, #0
 8009772:	d001      	beq.n	8009778 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009774:	f7f8 f98a 	bl	8001a8c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009778:	490f      	ldr	r1, [pc, #60]	; (80097b8 <MX_USB_DEVICE_Init+0x58>)
 800977a:	480e      	ldr	r0, [pc, #56]	; (80097b4 <MX_USB_DEVICE_Init+0x54>)
 800977c:	f7fe fd36 	bl	80081ec <USBD_RegisterClass>
 8009780:	4603      	mov	r3, r0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d001      	beq.n	800978a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009786:	f7f8 f981 	bl	8001a8c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800978a:	490c      	ldr	r1, [pc, #48]	; (80097bc <MX_USB_DEVICE_Init+0x5c>)
 800978c:	4809      	ldr	r0, [pc, #36]	; (80097b4 <MX_USB_DEVICE_Init+0x54>)
 800978e:	f7fe fc2b 	bl	8007fe8 <USBD_CDC_RegisterInterface>
 8009792:	4603      	mov	r3, r0
 8009794:	2b00      	cmp	r3, #0
 8009796:	d001      	beq.n	800979c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009798:	f7f8 f978 	bl	8001a8c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800979c:	4805      	ldr	r0, [pc, #20]	; (80097b4 <MX_USB_DEVICE_Init+0x54>)
 800979e:	f7fe fd5b 	bl	8008258 <USBD_Start>
 80097a2:	4603      	mov	r3, r0
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d001      	beq.n	80097ac <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80097a8:	f7f8 f970 	bl	8001a8c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80097ac:	bf00      	nop
 80097ae:	bd80      	pop	{r7, pc}
 80097b0:	200000f8 	.word	0x200000f8
 80097b4:	20000cc4 	.word	0x20000cc4
 80097b8:	20000058 	.word	0x20000058
 80097bc:	200000e4 	.word	0x200000e4

080097c0 <cdcAvailable>:

/**
 *  @ usb ?? 버퍼? ???? ??? ?? ??
 */
uint32_t cdcAvailable(void)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b083      	sub	sp, #12
 80097c4:	af00      	add	r7, sp, #0
  uint32_t ret;

  ret = (ptr_in - ptr_out) % rx_len;
 80097c6:	4b09      	ldr	r3, [pc, #36]	; (80097ec <cdcAvailable+0x2c>)
 80097c8:	681a      	ldr	r2, [r3, #0]
 80097ca:	4b09      	ldr	r3, [pc, #36]	; (80097f0 <cdcAvailable+0x30>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	1ad3      	subs	r3, r2, r3
 80097d0:	4a08      	ldr	r2, [pc, #32]	; (80097f4 <cdcAvailable+0x34>)
 80097d2:	6812      	ldr	r2, [r2, #0]
 80097d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80097d8:	fb01 f202 	mul.w	r2, r1, r2
 80097dc:	1a9b      	subs	r3, r3, r2
 80097de:	607b      	str	r3, [r7, #4]

  return ret;
 80097e0:	687b      	ldr	r3, [r7, #4]
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	370c      	adds	r7, #12
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bc80      	pop	{r7}
 80097ea:	4770      	bx	lr
 80097ec:	20000fa0 	.word	0x20000fa0
 80097f0:	20000fa4 	.word	0x20000fa4
 80097f4:	200000e0 	.word	0x200000e0

080097f8 <cdcRead>:
/*
 * @ ??버퍼?? ???? ???.
 * ??? ??? ? 출력 ??? 1 증????.
 * */
uint8_t cdcRead(void)
{
 80097f8:	b480      	push	{r7}
 80097fa:	b083      	sub	sp, #12
 80097fc:	af00      	add	r7, sp, #0
  uint8_t ret;

  ret = rx_buf[ptr_out];
 80097fe:	4b0e      	ldr	r3, [pc, #56]	; (8009838 <cdcRead+0x40>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	4a0e      	ldr	r2, [pc, #56]	; (800983c <cdcRead+0x44>)
 8009804:	5cd3      	ldrb	r3, [r2, r3]
 8009806:	71fb      	strb	r3, [r7, #7]

  if(ptr_out != ptr_in)
 8009808:	4b0b      	ldr	r3, [pc, #44]	; (8009838 <cdcRead+0x40>)
 800980a:	681a      	ldr	r2, [r3, #0]
 800980c:	4b0c      	ldr	r3, [pc, #48]	; (8009840 <cdcRead+0x48>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	429a      	cmp	r2, r3
 8009812:	d00b      	beq.n	800982c <cdcRead+0x34>
  {
    ptr_out = (ptr_out + 1) % rx_len;
 8009814:	4b08      	ldr	r3, [pc, #32]	; (8009838 <cdcRead+0x40>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	3301      	adds	r3, #1
 800981a:	4a0a      	ldr	r2, [pc, #40]	; (8009844 <cdcRead+0x4c>)
 800981c:	6812      	ldr	r2, [r2, #0]
 800981e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009822:	fb01 f202 	mul.w	r2, r1, r2
 8009826:	1a9b      	subs	r3, r3, r2
 8009828:	4a03      	ldr	r2, [pc, #12]	; (8009838 <cdcRead+0x40>)
 800982a:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800982c:	79fb      	ldrb	r3, [r7, #7]
}
 800982e:	4618      	mov	r0, r3
 8009830:	370c      	adds	r7, #12
 8009832:	46bd      	mov	sp, r7
 8009834:	bc80      	pop	{r7}
 8009836:	4770      	bx	lr
 8009838:	20000fa4 	.word	0x20000fa4
 800983c:	20000fa8 	.word	0x20000fa8
 8009840:	20000fa0 	.word	0x20000fa0
 8009844:	200000e0 	.word	0x200000e0

08009848 <cdcDataIn>:
/*
 * @ ??버퍼? ???? write??.
 * ??? write ?? ?? ??? 1 증????.
 * */
void cdcDataIn(uint8_t rx_data)
{
 8009848:	b480      	push	{r7}
 800984a:	b085      	sub	sp, #20
 800984c:	af00      	add	r7, sp, #0
 800984e:	4603      	mov	r3, r0
 8009850:	71fb      	strb	r3, [r7, #7]
  uint32_t next_ptr_in;

  rx_buf[ptr_in] = rx_data;   //????? ??버퍼? ??
 8009852:	4b0e      	ldr	r3, [pc, #56]	; (800988c <cdcDataIn+0x44>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	490e      	ldr	r1, [pc, #56]	; (8009890 <cdcDataIn+0x48>)
 8009858:	79fa      	ldrb	r2, [r7, #7]
 800985a:	54ca      	strb	r2, [r1, r3]

  //next_ptr_in?? ?? ?? ???? ?? ???? ?미함
  next_ptr_in = (ptr_in + 1) % rx_len;
 800985c:	4b0b      	ldr	r3, [pc, #44]	; (800988c <cdcDataIn+0x44>)
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	3301      	adds	r3, #1
 8009862:	4a0c      	ldr	r2, [pc, #48]	; (8009894 <cdcDataIn+0x4c>)
 8009864:	6812      	ldr	r2, [r2, #0]
 8009866:	fbb3 f1f2 	udiv	r1, r3, r2
 800986a:	fb01 f202 	mul.w	r2, r1, r2
 800986e:	1a9b      	subs	r3, r3, r2
 8009870:	60fb      	str	r3, [r7, #12]

  //??? ?? ?? ???? 출력 ????? ?르면
  //(같으? 버퍼 full ???)
  if(next_ptr_in != ptr_out)
 8009872:	4b09      	ldr	r3, [pc, #36]	; (8009898 <cdcDataIn+0x50>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	68fa      	ldr	r2, [r7, #12]
 8009878:	429a      	cmp	r2, r3
 800987a:	d002      	beq.n	8009882 <cdcDataIn+0x3a>
  {
    //?????? 1 증????.
    ptr_in = next_ptr_in;
 800987c:	4a03      	ldr	r2, [pc, #12]	; (800988c <cdcDataIn+0x44>)
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	6013      	str	r3, [r2, #0]
  }
}
 8009882:	bf00      	nop
 8009884:	3714      	adds	r7, #20
 8009886:	46bd      	mov	sp, r7
 8009888:	bc80      	pop	{r7}
 800988a:	4770      	bx	lr
 800988c:	20000fa0 	.word	0x20000fa0
 8009890:	20000fa8 	.word	0x20000fa8
 8009894:	200000e0 	.word	0x200000e0
 8009898:	20000fa4 	.word	0x20000fa4

0800989c <cdcWrite>:

/*
 * @ ??? ???? 길이만큼 usb? ????.
 * */
uint32_t cdcWrite(uint8_t *p_data, uint32_t length)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
 80098a4:	6039      	str	r1, [r7, #0]
  uint32_t pre_time;  //????? 처리? ??
  uint8_t state;

  //?? ???? 카운? 값을 ???
  pre_time = millis();
 80098a6:	f7f6 ff60 	bl	800076a <millis>
 80098aa:	60f8      	str	r0, [r7, #12]

  while(1)
  {
    //usb? ??? ?? ? 결과? ??? ???
    state =CDC_Transmit_FS(p_data, length);
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	b29b      	uxth	r3, r3
 80098b0:	4619      	mov	r1, r3
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 f91e 	bl	8009af4 <CDC_Transmit_FS>
 80098b8:	4603      	mov	r3, r0
 80098ba:	72fb      	strb	r3, [r7, #11]

    if(state == USBD_OK)
 80098bc:	7afb      	ldrb	r3, [r7, #11]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d101      	bne.n	80098c6 <cdcWrite+0x2a>
    {
      //?? ?? ? 길이 리턴
      return length;
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	e00e      	b.n	80098e4 <cdcWrite+0x48>
    }
    else if(state == USBD_FAIL)
 80098c6:	7afb      	ldrb	r3, [r7, #11]
 80098c8:	2b03      	cmp	r3, #3
 80098ca:	d101      	bne.n	80098d0 <cdcWrite+0x34>
    {
      //???? ? 리턴
      return 0;
 80098cc:	2300      	movs	r3, #0
 80098ce:	e009      	b.n	80098e4 <cdcWrite+0x48>
    }
    if(millis() - pre_time >= 100)
 80098d0:	f7f6 ff4b 	bl	800076a <millis>
 80098d4:	4602      	mov	r2, r0
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	1ad3      	subs	r3, r2, r3
 80098da:	2b63      	cmp	r3, #99	; 0x63
 80098dc:	d800      	bhi.n	80098e0 <cdcWrite+0x44>
    state =CDC_Transmit_FS(p_data, length);
 80098de:	e7e5      	b.n	80098ac <cdcWrite+0x10>
    {
      //????? 발생 ? 루프??
      break;
 80098e0:	bf00      	nop
    }
  }

  return 0;
 80098e2:	2300      	movs	r3, #0
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3710      	adds	r7, #16
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}

080098ec <cdcGetBaud>:

/**
 * @ ?? baudrate? ???? ??
 */
uint32_t cdcGetBaud(void)
{
 80098ec:	b480      	push	{r7}
 80098ee:	af00      	add	r7, sp, #0
  return LineCoding.bitrate;
 80098f0:	4b02      	ldr	r3, [pc, #8]	; (80098fc <cdcGetBaud+0x10>)
 80098f2:	681b      	ldr	r3, [r3, #0]
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bc80      	pop	{r7}
 80098fa:	4770      	bx	lr
 80098fc:	200000d8 	.word	0x200000d8

08009900 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009904:	2200      	movs	r2, #0
 8009906:	4905      	ldr	r1, [pc, #20]	; (800991c <CDC_Init_FS+0x1c>)
 8009908:	4805      	ldr	r0, [pc, #20]	; (8009920 <CDC_Init_FS+0x20>)
 800990a:	f7fe fb86 	bl	800801a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800990e:	4905      	ldr	r1, [pc, #20]	; (8009924 <CDC_Init_FS+0x24>)
 8009910:	4803      	ldr	r0, [pc, #12]	; (8009920 <CDC_Init_FS+0x20>)
 8009912:	f7fe fba3 	bl	800805c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009916:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009918:	4618      	mov	r0, r3
 800991a:	bd80      	pop	{r7, pc}
 800991c:	200019a8 	.word	0x200019a8
 8009920:	20000cc4 	.word	0x20000cc4
 8009924:	200011a8 	.word	0x200011a8

08009928 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009928:	b480      	push	{r7}
 800992a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800992c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800992e:	4618      	mov	r0, r3
 8009930:	46bd      	mov	sp, r7
 8009932:	bc80      	pop	{r7}
 8009934:	4770      	bx	lr
	...

08009938 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009938:	b480      	push	{r7}
 800993a:	b083      	sub	sp, #12
 800993c:	af00      	add	r7, sp, #0
 800993e:	4603      	mov	r3, r0
 8009940:	6039      	str	r1, [r7, #0]
 8009942:	71fb      	strb	r3, [r7, #7]
 8009944:	4613      	mov	r3, r2
 8009946:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009948:	79fb      	ldrb	r3, [r7, #7]
 800994a:	2b23      	cmp	r3, #35	; 0x23
 800994c:	f200 80a3 	bhi.w	8009a96 <CDC_Control_FS+0x15e>
 8009950:	a201      	add	r2, pc, #4	; (adr r2, 8009958 <CDC_Control_FS+0x20>)
 8009952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009956:	bf00      	nop
 8009958:	08009a97 	.word	0x08009a97
 800995c:	08009a97 	.word	0x08009a97
 8009960:	08009a97 	.word	0x08009a97
 8009964:	08009a97 	.word	0x08009a97
 8009968:	08009a97 	.word	0x08009a97
 800996c:	08009a97 	.word	0x08009a97
 8009970:	08009a97 	.word	0x08009a97
 8009974:	08009a97 	.word	0x08009a97
 8009978:	08009a97 	.word	0x08009a97
 800997c:	08009a97 	.word	0x08009a97
 8009980:	08009a97 	.word	0x08009a97
 8009984:	08009a97 	.word	0x08009a97
 8009988:	08009a97 	.word	0x08009a97
 800998c:	08009a97 	.word	0x08009a97
 8009990:	08009a97 	.word	0x08009a97
 8009994:	08009a97 	.word	0x08009a97
 8009998:	08009a97 	.word	0x08009a97
 800999c:	08009a97 	.word	0x08009a97
 80099a0:	08009a97 	.word	0x08009a97
 80099a4:	08009a97 	.word	0x08009a97
 80099a8:	08009a97 	.word	0x08009a97
 80099ac:	08009a97 	.word	0x08009a97
 80099b0:	08009a97 	.word	0x08009a97
 80099b4:	08009a97 	.word	0x08009a97
 80099b8:	08009a97 	.word	0x08009a97
 80099bc:	08009a97 	.word	0x08009a97
 80099c0:	08009a97 	.word	0x08009a97
 80099c4:	08009a97 	.word	0x08009a97
 80099c8:	08009a97 	.word	0x08009a97
 80099cc:	08009a97 	.word	0x08009a97
 80099d0:	08009a97 	.word	0x08009a97
 80099d4:	08009a97 	.word	0x08009a97
 80099d8:	080099e9 	.word	0x080099e9
 80099dc:	08009a43 	.word	0x08009a43
 80099e0:	08009a97 	.word	0x08009a97
 80099e4:	08009a97 	.word	0x08009a97
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
      //???? ??? ?? ??미터? 구조? ??? ?????.
      LineCoding.bitrate     = (uint32_t)(pbuf[0] << 0);
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	781b      	ldrb	r3, [r3, #0]
 80099ec:	461a      	mov	r2, r3
 80099ee:	4b2d      	ldr	r3, [pc, #180]	; (8009aa4 <CDC_Control_FS+0x16c>)
 80099f0:	601a      	str	r2, [r3, #0]
      LineCoding.bitrate    |= (uint32_t)(pbuf[1] << 8);
 80099f2:	4b2c      	ldr	r3, [pc, #176]	; (8009aa4 <CDC_Control_FS+0x16c>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	683a      	ldr	r2, [r7, #0]
 80099f8:	3201      	adds	r2, #1
 80099fa:	7812      	ldrb	r2, [r2, #0]
 80099fc:	0212      	lsls	r2, r2, #8
 80099fe:	4313      	orrs	r3, r2
 8009a00:	4a28      	ldr	r2, [pc, #160]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a02:	6013      	str	r3, [r2, #0]
      LineCoding.bitrate    |= (uint32_t)(pbuf[2] << 16);
 8009a04:	4b27      	ldr	r3, [pc, #156]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	683a      	ldr	r2, [r7, #0]
 8009a0a:	3202      	adds	r2, #2
 8009a0c:	7812      	ldrb	r2, [r2, #0]
 8009a0e:	0412      	lsls	r2, r2, #16
 8009a10:	4313      	orrs	r3, r2
 8009a12:	4a24      	ldr	r2, [pc, #144]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a14:	6013      	str	r3, [r2, #0]
      LineCoding.bitrate    |= (uint32_t)(pbuf[3] << 24);
 8009a16:	4b23      	ldr	r3, [pc, #140]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	683a      	ldr	r2, [r7, #0]
 8009a1c:	3203      	adds	r2, #3
 8009a1e:	7812      	ldrb	r2, [r2, #0]
 8009a20:	0612      	lsls	r2, r2, #24
 8009a22:	4313      	orrs	r3, r2
 8009a24:	4a1f      	ldr	r2, [pc, #124]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a26:	6013      	str	r3, [r2, #0]
      LineCoding.format     = pbuf[4];
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	791a      	ldrb	r2, [r3, #4]
 8009a2c:	4b1d      	ldr	r3, [pc, #116]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a2e:	711a      	strb	r2, [r3, #4]
      LineCoding.paritytype = pbuf[5];
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	795a      	ldrb	r2, [r3, #5]
 8009a34:	4b1b      	ldr	r3, [pc, #108]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a36:	715a      	strb	r2, [r3, #5]
      LineCoding.datatype   = pbuf[6];
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	799a      	ldrb	r2, [r3, #6]
 8009a3c:	4b19      	ldr	r3, [pc, #100]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a3e:	719a      	strb	r2, [r3, #6]

    break;
 8009a40:	e02a      	b.n	8009a98 <CDC_Control_FS+0x160>

    case CDC_GET_LINE_CODING:
      //LineCoding 구조? ??? ?? ???? ????미터값을 불러??.
      //-------> baudrate
      pbuf[0] = (uint8_t)(LineCoding.bitrate >> 0 & 0x000000FF);
 8009a42:	4b18      	ldr	r3, [pc, #96]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	b2da      	uxtb	r2, r3
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8 & 0x000000FF);
 8009a4c:	4b15      	ldr	r3, [pc, #84]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	0a1a      	lsrs	r2, r3, #8
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	3301      	adds	r3, #1
 8009a56:	b2d2      	uxtb	r2, r2
 8009a58:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16 & 0x000000FF);
 8009a5a:	4b12      	ldr	r3, [pc, #72]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	0c1a      	lsrs	r2, r3, #16
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	3302      	adds	r3, #2
 8009a64:	b2d2      	uxtb	r2, r2
 8009a66:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24 & 0x000000FF);
 8009a68:	4b0e      	ldr	r3, [pc, #56]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	0e1a      	lsrs	r2, r3, #24
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	3303      	adds	r3, #3
 8009a72:	b2d2      	uxtb	r2, r2
 8009a74:	701a      	strb	r2, [r3, #0]
      //-------> Stop bits
      pbuf[4] = (uint8_t)(LineCoding.format & 0xFF);
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	3304      	adds	r3, #4
 8009a7a:	4a0a      	ldr	r2, [pc, #40]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a7c:	7912      	ldrb	r2, [r2, #4]
 8009a7e:	701a      	strb	r2, [r3, #0]
      //-------> Parity
      pbuf[5] = (uint8_t)(LineCoding.paritytype & 0xFF);
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	3305      	adds	r3, #5
 8009a84:	4a07      	ldr	r2, [pc, #28]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a86:	7952      	ldrb	r2, [r2, #5]
 8009a88:	701a      	strb	r2, [r3, #0]
      //-------> Number Data bits
      pbuf[6] = (uint8_t)(LineCoding.datatype & 0xFF);
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	3306      	adds	r3, #6
 8009a8e:	4a05      	ldr	r2, [pc, #20]	; (8009aa4 <CDC_Control_FS+0x16c>)
 8009a90:	7992      	ldrb	r2, [r2, #6]
 8009a92:	701a      	strb	r2, [r3, #0]

    break;
 8009a94:	e000      	b.n	8009a98 <CDC_Control_FS+0x160>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009a96:	bf00      	nop
  }

  return (USBD_OK);
 8009a98:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	370c      	adds	r7, #12
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bc80      	pop	{r7}
 8009aa2:	4770      	bx	lr
 8009aa4:	200000d8 	.word	0x200000d8

08009aa8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b084      	sub	sp, #16
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
 8009ab0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009ab2:	6879      	ldr	r1, [r7, #4]
 8009ab4:	480e      	ldr	r0, [pc, #56]	; (8009af0 <CDC_Receive_FS+0x48>)
 8009ab6:	f7fe fad1 	bl	800805c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009aba:	480d      	ldr	r0, [pc, #52]	; (8009af0 <CDC_Receive_FS+0x48>)
 8009abc:	f7fe fb30 	bl	8008120 <USBD_CDC_ReceivePacket>

  //usb ?? ??? ?? ??? 길이만큼 ??버퍼? ???
  for(int i=0;i<*Len;i++)
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	60fb      	str	r3, [r7, #12]
 8009ac4:	e009      	b.n	8009ada <CDC_Receive_FS+0x32>
  {
    cdcDataIn(Buf[i]);
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	687a      	ldr	r2, [r7, #4]
 8009aca:	4413      	add	r3, r2
 8009acc:	781b      	ldrb	r3, [r3, #0]
 8009ace:	4618      	mov	r0, r3
 8009ad0:	f7ff feba 	bl	8009848 <cdcDataIn>
  for(int i=0;i<*Len;i++)
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	60fb      	str	r3, [r7, #12]
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	681a      	ldr	r2, [r3, #0]
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d8f0      	bhi.n	8009ac6 <CDC_Receive_FS+0x1e>
  }

  return (USBD_OK);
 8009ae4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	3710      	adds	r7, #16
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bd80      	pop	{r7, pc}
 8009aee:	bf00      	nop
 8009af0:	20000cc4 	.word	0x20000cc4

08009af4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b084      	sub	sp, #16
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	460b      	mov	r3, r1
 8009afe:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009b00:	2300      	movs	r3, #0
 8009b02:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009b04:	4b0d      	ldr	r3, [pc, #52]	; (8009b3c <CDC_Transmit_FS+0x48>)
 8009b06:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009b0a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d001      	beq.n	8009b1a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009b16:	2301      	movs	r3, #1
 8009b18:	e00b      	b.n	8009b32 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009b1a:	887b      	ldrh	r3, [r7, #2]
 8009b1c:	461a      	mov	r2, r3
 8009b1e:	6879      	ldr	r1, [r7, #4]
 8009b20:	4806      	ldr	r0, [pc, #24]	; (8009b3c <CDC_Transmit_FS+0x48>)
 8009b22:	f7fe fa7a 	bl	800801a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009b26:	4805      	ldr	r0, [pc, #20]	; (8009b3c <CDC_Transmit_FS+0x48>)
 8009b28:	f7fe fab4 	bl	8008094 <USBD_CDC_TransmitPacket>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	3710      	adds	r7, #16
 8009b36:	46bd      	mov	sp, r7
 8009b38:	bd80      	pop	{r7, pc}
 8009b3a:	bf00      	nop
 8009b3c:	20000cc4 	.word	0x20000cc4

08009b40 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b087      	sub	sp, #28
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	60f8      	str	r0, [r7, #12]
 8009b48:	60b9      	str	r1, [r7, #8]
 8009b4a:	4613      	mov	r3, r2
 8009b4c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009b4e:	2300      	movs	r3, #0
 8009b50:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009b52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009b56:	4618      	mov	r0, r3
 8009b58:	371c      	adds	r7, #28
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bc80      	pop	{r7}
 8009b5e:	4770      	bx	lr

08009b60 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b60:	b480      	push	{r7}
 8009b62:	b083      	sub	sp, #12
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	4603      	mov	r3, r0
 8009b68:	6039      	str	r1, [r7, #0]
 8009b6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	2212      	movs	r2, #18
 8009b70:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009b72:	4b03      	ldr	r3, [pc, #12]	; (8009b80 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	370c      	adds	r7, #12
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bc80      	pop	{r7}
 8009b7c:	4770      	bx	lr
 8009b7e:	bf00      	nop
 8009b80:	20000114 	.word	0x20000114

08009b84 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b84:	b480      	push	{r7}
 8009b86:	b083      	sub	sp, #12
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	6039      	str	r1, [r7, #0]
 8009b8e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	2204      	movs	r2, #4
 8009b94:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009b96:	4b03      	ldr	r3, [pc, #12]	; (8009ba4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	370c      	adds	r7, #12
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bc80      	pop	{r7}
 8009ba0:	4770      	bx	lr
 8009ba2:	bf00      	nop
 8009ba4:	20000128 	.word	0x20000128

08009ba8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b082      	sub	sp, #8
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	4603      	mov	r3, r0
 8009bb0:	6039      	str	r1, [r7, #0]
 8009bb2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009bb4:	79fb      	ldrb	r3, [r7, #7]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d105      	bne.n	8009bc6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009bba:	683a      	ldr	r2, [r7, #0]
 8009bbc:	4907      	ldr	r1, [pc, #28]	; (8009bdc <USBD_FS_ProductStrDescriptor+0x34>)
 8009bbe:	4808      	ldr	r0, [pc, #32]	; (8009be0 <USBD_FS_ProductStrDescriptor+0x38>)
 8009bc0:	f7ff fcee 	bl	80095a0 <USBD_GetString>
 8009bc4:	e004      	b.n	8009bd0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009bc6:	683a      	ldr	r2, [r7, #0]
 8009bc8:	4904      	ldr	r1, [pc, #16]	; (8009bdc <USBD_FS_ProductStrDescriptor+0x34>)
 8009bca:	4805      	ldr	r0, [pc, #20]	; (8009be0 <USBD_FS_ProductStrDescriptor+0x38>)
 8009bcc:	f7ff fce8 	bl	80095a0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009bd0:	4b02      	ldr	r3, [pc, #8]	; (8009bdc <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3708      	adds	r7, #8
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}
 8009bda:	bf00      	nop
 8009bdc:	200021a8 	.word	0x200021a8
 8009be0:	0800ae3c 	.word	0x0800ae3c

08009be4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b082      	sub	sp, #8
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	4603      	mov	r3, r0
 8009bec:	6039      	str	r1, [r7, #0]
 8009bee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009bf0:	683a      	ldr	r2, [r7, #0]
 8009bf2:	4904      	ldr	r1, [pc, #16]	; (8009c04 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009bf4:	4804      	ldr	r0, [pc, #16]	; (8009c08 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009bf6:	f7ff fcd3 	bl	80095a0 <USBD_GetString>
  return USBD_StrDesc;
 8009bfa:	4b02      	ldr	r3, [pc, #8]	; (8009c04 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3708      	adds	r7, #8
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}
 8009c04:	200021a8 	.word	0x200021a8
 8009c08:	0800ae54 	.word	0x0800ae54

08009c0c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b082      	sub	sp, #8
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	4603      	mov	r3, r0
 8009c14:	6039      	str	r1, [r7, #0]
 8009c16:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	221a      	movs	r2, #26
 8009c1c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009c1e:	f000 f843 	bl	8009ca8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009c22:	4b02      	ldr	r3, [pc, #8]	; (8009c2c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009c24:	4618      	mov	r0, r3
 8009c26:	3708      	adds	r7, #8
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bd80      	pop	{r7, pc}
 8009c2c:	2000012c 	.word	0x2000012c

08009c30 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b082      	sub	sp, #8
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	4603      	mov	r3, r0
 8009c38:	6039      	str	r1, [r7, #0]
 8009c3a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009c3c:	79fb      	ldrb	r3, [r7, #7]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d105      	bne.n	8009c4e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009c42:	683a      	ldr	r2, [r7, #0]
 8009c44:	4907      	ldr	r1, [pc, #28]	; (8009c64 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009c46:	4808      	ldr	r0, [pc, #32]	; (8009c68 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009c48:	f7ff fcaa 	bl	80095a0 <USBD_GetString>
 8009c4c:	e004      	b.n	8009c58 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009c4e:	683a      	ldr	r2, [r7, #0]
 8009c50:	4904      	ldr	r1, [pc, #16]	; (8009c64 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009c52:	4805      	ldr	r0, [pc, #20]	; (8009c68 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009c54:	f7ff fca4 	bl	80095a0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c58:	4b02      	ldr	r3, [pc, #8]	; (8009c64 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3708      	adds	r7, #8
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}
 8009c62:	bf00      	nop
 8009c64:	200021a8 	.word	0x200021a8
 8009c68:	0800ae68 	.word	0x0800ae68

08009c6c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b082      	sub	sp, #8
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	4603      	mov	r3, r0
 8009c74:	6039      	str	r1, [r7, #0]
 8009c76:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009c78:	79fb      	ldrb	r3, [r7, #7]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d105      	bne.n	8009c8a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c7e:	683a      	ldr	r2, [r7, #0]
 8009c80:	4907      	ldr	r1, [pc, #28]	; (8009ca0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c82:	4808      	ldr	r0, [pc, #32]	; (8009ca4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c84:	f7ff fc8c 	bl	80095a0 <USBD_GetString>
 8009c88:	e004      	b.n	8009c94 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c8a:	683a      	ldr	r2, [r7, #0]
 8009c8c:	4904      	ldr	r1, [pc, #16]	; (8009ca0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c8e:	4805      	ldr	r0, [pc, #20]	; (8009ca4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c90:	f7ff fc86 	bl	80095a0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c94:	4b02      	ldr	r3, [pc, #8]	; (8009ca0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009c96:	4618      	mov	r0, r3
 8009c98:	3708      	adds	r7, #8
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}
 8009c9e:	bf00      	nop
 8009ca0:	200021a8 	.word	0x200021a8
 8009ca4:	0800ae74 	.word	0x0800ae74

08009ca8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b084      	sub	sp, #16
 8009cac:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009cae:	4b0f      	ldr	r3, [pc, #60]	; (8009cec <Get_SerialNum+0x44>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009cb4:	4b0e      	ldr	r3, [pc, #56]	; (8009cf0 <Get_SerialNum+0x48>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009cba:	4b0e      	ldr	r3, [pc, #56]	; (8009cf4 <Get_SerialNum+0x4c>)
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009cc0:	68fa      	ldr	r2, [r7, #12]
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	4413      	add	r3, r2
 8009cc6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d009      	beq.n	8009ce2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009cce:	2208      	movs	r2, #8
 8009cd0:	4909      	ldr	r1, [pc, #36]	; (8009cf8 <Get_SerialNum+0x50>)
 8009cd2:	68f8      	ldr	r0, [r7, #12]
 8009cd4:	f000 f814 	bl	8009d00 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009cd8:	2204      	movs	r2, #4
 8009cda:	4908      	ldr	r1, [pc, #32]	; (8009cfc <Get_SerialNum+0x54>)
 8009cdc:	68b8      	ldr	r0, [r7, #8]
 8009cde:	f000 f80f 	bl	8009d00 <IntToUnicode>
  }
}
 8009ce2:	bf00      	nop
 8009ce4:	3710      	adds	r7, #16
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}
 8009cea:	bf00      	nop
 8009cec:	1fff7a10 	.word	0x1fff7a10
 8009cf0:	1fff7a14 	.word	0x1fff7a14
 8009cf4:	1fff7a18 	.word	0x1fff7a18
 8009cf8:	2000012e 	.word	0x2000012e
 8009cfc:	2000013e 	.word	0x2000013e

08009d00 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009d00:	b480      	push	{r7}
 8009d02:	b087      	sub	sp, #28
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	60f8      	str	r0, [r7, #12]
 8009d08:	60b9      	str	r1, [r7, #8]
 8009d0a:	4613      	mov	r3, r2
 8009d0c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009d12:	2300      	movs	r3, #0
 8009d14:	75fb      	strb	r3, [r7, #23]
 8009d16:	e027      	b.n	8009d68 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	0f1b      	lsrs	r3, r3, #28
 8009d1c:	2b09      	cmp	r3, #9
 8009d1e:	d80b      	bhi.n	8009d38 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	0f1b      	lsrs	r3, r3, #28
 8009d24:	b2da      	uxtb	r2, r3
 8009d26:	7dfb      	ldrb	r3, [r7, #23]
 8009d28:	005b      	lsls	r3, r3, #1
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	440b      	add	r3, r1
 8009d30:	3230      	adds	r2, #48	; 0x30
 8009d32:	b2d2      	uxtb	r2, r2
 8009d34:	701a      	strb	r2, [r3, #0]
 8009d36:	e00a      	b.n	8009d4e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	0f1b      	lsrs	r3, r3, #28
 8009d3c:	b2da      	uxtb	r2, r3
 8009d3e:	7dfb      	ldrb	r3, [r7, #23]
 8009d40:	005b      	lsls	r3, r3, #1
 8009d42:	4619      	mov	r1, r3
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	440b      	add	r3, r1
 8009d48:	3237      	adds	r2, #55	; 0x37
 8009d4a:	b2d2      	uxtb	r2, r2
 8009d4c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	011b      	lsls	r3, r3, #4
 8009d52:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009d54:	7dfb      	ldrb	r3, [r7, #23]
 8009d56:	005b      	lsls	r3, r3, #1
 8009d58:	3301      	adds	r3, #1
 8009d5a:	68ba      	ldr	r2, [r7, #8]
 8009d5c:	4413      	add	r3, r2
 8009d5e:	2200      	movs	r2, #0
 8009d60:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009d62:	7dfb      	ldrb	r3, [r7, #23]
 8009d64:	3301      	adds	r3, #1
 8009d66:	75fb      	strb	r3, [r7, #23]
 8009d68:	7dfa      	ldrb	r2, [r7, #23]
 8009d6a:	79fb      	ldrb	r3, [r7, #7]
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	d3d3      	bcc.n	8009d18 <IntToUnicode+0x18>
  }
}
 8009d70:	bf00      	nop
 8009d72:	bf00      	nop
 8009d74:	371c      	adds	r7, #28
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bc80      	pop	{r7}
 8009d7a:	4770      	bx	lr

08009d7c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b08a      	sub	sp, #40	; 0x28
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009d84:	f107 0314 	add.w	r3, r7, #20
 8009d88:	2200      	movs	r2, #0
 8009d8a:	601a      	str	r2, [r3, #0]
 8009d8c:	605a      	str	r2, [r3, #4]
 8009d8e:	609a      	str	r2, [r3, #8]
 8009d90:	60da      	str	r2, [r3, #12]
 8009d92:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009d9c:	d13a      	bne.n	8009e14 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009d9e:	2300      	movs	r3, #0
 8009da0:	613b      	str	r3, [r7, #16]
 8009da2:	4b1e      	ldr	r3, [pc, #120]	; (8009e1c <HAL_PCD_MspInit+0xa0>)
 8009da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009da6:	4a1d      	ldr	r2, [pc, #116]	; (8009e1c <HAL_PCD_MspInit+0xa0>)
 8009da8:	f043 0301 	orr.w	r3, r3, #1
 8009dac:	6313      	str	r3, [r2, #48]	; 0x30
 8009dae:	4b1b      	ldr	r3, [pc, #108]	; (8009e1c <HAL_PCD_MspInit+0xa0>)
 8009db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009db2:	f003 0301 	and.w	r3, r3, #1
 8009db6:	613b      	str	r3, [r7, #16]
 8009db8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA8     ------> USB_OTG_FS_SOF
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8009dba:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8009dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009dc0:	2302      	movs	r3, #2
 8009dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009dc8:	2303      	movs	r3, #3
 8009dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009dcc:	230a      	movs	r3, #10
 8009dce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009dd0:	f107 0314 	add.w	r3, r7, #20
 8009dd4:	4619      	mov	r1, r3
 8009dd6:	4812      	ldr	r0, [pc, #72]	; (8009e20 <HAL_PCD_MspInit+0xa4>)
 8009dd8:	f7f8 fc9c 	bl	8002714 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009ddc:	4b0f      	ldr	r3, [pc, #60]	; (8009e1c <HAL_PCD_MspInit+0xa0>)
 8009dde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009de0:	4a0e      	ldr	r2, [pc, #56]	; (8009e1c <HAL_PCD_MspInit+0xa0>)
 8009de2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009de6:	6353      	str	r3, [r2, #52]	; 0x34
 8009de8:	2300      	movs	r3, #0
 8009dea:	60fb      	str	r3, [r7, #12]
 8009dec:	4b0b      	ldr	r3, [pc, #44]	; (8009e1c <HAL_PCD_MspInit+0xa0>)
 8009dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009df0:	4a0a      	ldr	r2, [pc, #40]	; (8009e1c <HAL_PCD_MspInit+0xa0>)
 8009df2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009df6:	6453      	str	r3, [r2, #68]	; 0x44
 8009df8:	4b08      	ldr	r3, [pc, #32]	; (8009e1c <HAL_PCD_MspInit+0xa0>)
 8009dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009dfc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009e00:	60fb      	str	r3, [r7, #12]
 8009e02:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009e04:	2200      	movs	r2, #0
 8009e06:	2100      	movs	r1, #0
 8009e08:	2043      	movs	r0, #67	; 0x43
 8009e0a:	f7f7 ffe2 	bl	8001dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009e0e:	2043      	movs	r0, #67	; 0x43
 8009e10:	f7f7 fffb 	bl	8001e0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009e14:	bf00      	nop
 8009e16:	3728      	adds	r7, #40	; 0x28
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bd80      	pop	{r7, pc}
 8009e1c:	40023800 	.word	0x40023800
 8009e20:	40020000 	.word	0x40020000

08009e24 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b082      	sub	sp, #8
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009e38:	4619      	mov	r1, r3
 8009e3a:	4610      	mov	r0, r2
 8009e3c:	f7fe fa58 	bl	80082f0 <USBD_LL_SetupStage>
}
 8009e40:	bf00      	nop
 8009e42:	3708      	adds	r7, #8
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b082      	sub	sp, #8
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	460b      	mov	r3, r1
 8009e52:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009e5a:	78fa      	ldrb	r2, [r7, #3]
 8009e5c:	6879      	ldr	r1, [r7, #4]
 8009e5e:	4613      	mov	r3, r2
 8009e60:	00db      	lsls	r3, r3, #3
 8009e62:	4413      	add	r3, r2
 8009e64:	009b      	lsls	r3, r3, #2
 8009e66:	440b      	add	r3, r1
 8009e68:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8009e6c:	681a      	ldr	r2, [r3, #0]
 8009e6e:	78fb      	ldrb	r3, [r7, #3]
 8009e70:	4619      	mov	r1, r3
 8009e72:	f7fe fa92 	bl	800839a <USBD_LL_DataOutStage>
}
 8009e76:	bf00      	nop
 8009e78:	3708      	adds	r7, #8
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}

08009e7e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e7e:	b580      	push	{r7, lr}
 8009e80:	b082      	sub	sp, #8
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]
 8009e86:	460b      	mov	r3, r1
 8009e88:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009e90:	78fa      	ldrb	r2, [r7, #3]
 8009e92:	6879      	ldr	r1, [r7, #4]
 8009e94:	4613      	mov	r3, r2
 8009e96:	00db      	lsls	r3, r3, #3
 8009e98:	4413      	add	r3, r2
 8009e9a:	009b      	lsls	r3, r3, #2
 8009e9c:	440b      	add	r3, r1
 8009e9e:	334c      	adds	r3, #76	; 0x4c
 8009ea0:	681a      	ldr	r2, [r3, #0]
 8009ea2:	78fb      	ldrb	r3, [r7, #3]
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	f7fe fb2b 	bl	8008500 <USBD_LL_DataInStage>
}
 8009eaa:	bf00      	nop
 8009eac:	3708      	adds	r7, #8
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}

08009eb2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009eb2:	b580      	push	{r7, lr}
 8009eb4:	b082      	sub	sp, #8
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	f7fe fc5c 	bl	800877e <USBD_LL_SOF>
}
 8009ec6:	bf00      	nop
 8009ec8:	3708      	adds	r7, #8
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}

08009ece <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ece:	b580      	push	{r7, lr}
 8009ed0:	b084      	sub	sp, #16
 8009ed2:	af00      	add	r7, sp, #0
 8009ed4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	68db      	ldr	r3, [r3, #12]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d102      	bne.n	8009ee8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	73fb      	strb	r3, [r7, #15]
 8009ee6:	e008      	b.n	8009efa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	68db      	ldr	r3, [r3, #12]
 8009eec:	2b02      	cmp	r3, #2
 8009eee:	d102      	bne.n	8009ef6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	73fb      	strb	r3, [r7, #15]
 8009ef4:	e001      	b.n	8009efa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009ef6:	f7f7 fdc9 	bl	8001a8c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f00:	7bfa      	ldrb	r2, [r7, #15]
 8009f02:	4611      	mov	r1, r2
 8009f04:	4618      	mov	r0, r3
 8009f06:	f7fe fbff 	bl	8008708 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f10:	4618      	mov	r0, r3
 8009f12:	f7fe fba7 	bl	8008664 <USBD_LL_Reset>
}
 8009f16:	bf00      	nop
 8009f18:	3710      	adds	r7, #16
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bd80      	pop	{r7, pc}
	...

08009f20 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b082      	sub	sp, #8
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f2e:	4618      	mov	r0, r3
 8009f30:	f7fe fbf9 	bl	8008726 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	687a      	ldr	r2, [r7, #4]
 8009f40:	6812      	ldr	r2, [r2, #0]
 8009f42:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009f46:	f043 0301 	orr.w	r3, r3, #1
 8009f4a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6a1b      	ldr	r3, [r3, #32]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d005      	beq.n	8009f60 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009f54:	4b04      	ldr	r3, [pc, #16]	; (8009f68 <HAL_PCD_SuspendCallback+0x48>)
 8009f56:	691b      	ldr	r3, [r3, #16]
 8009f58:	4a03      	ldr	r2, [pc, #12]	; (8009f68 <HAL_PCD_SuspendCallback+0x48>)
 8009f5a:	f043 0306 	orr.w	r3, r3, #6
 8009f5e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009f60:	bf00      	nop
 8009f62:	3708      	adds	r7, #8
 8009f64:	46bd      	mov	sp, r7
 8009f66:	bd80      	pop	{r7, pc}
 8009f68:	e000ed00 	.word	0xe000ed00

08009f6c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b082      	sub	sp, #8
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f7fe fbe8 	bl	8008750 <USBD_LL_Resume>
}
 8009f80:	bf00      	nop
 8009f82:	3708      	adds	r7, #8
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}

08009f88 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b082      	sub	sp, #8
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
 8009f90:	460b      	mov	r3, r1
 8009f92:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f9a:	78fa      	ldrb	r2, [r7, #3]
 8009f9c:	4611      	mov	r1, r2
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f7fe fc3f 	bl	8008822 <USBD_LL_IsoOUTIncomplete>
}
 8009fa4:	bf00      	nop
 8009fa6:	3708      	adds	r7, #8
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}

08009fac <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b082      	sub	sp, #8
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	460b      	mov	r3, r1
 8009fb6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009fbe:	78fa      	ldrb	r2, [r7, #3]
 8009fc0:	4611      	mov	r1, r2
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f7fe fbfb 	bl	80087be <USBD_LL_IsoINIncomplete>
}
 8009fc8:	bf00      	nop
 8009fca:	3708      	adds	r7, #8
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}

08009fd0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b082      	sub	sp, #8
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009fde:	4618      	mov	r0, r3
 8009fe0:	f7fe fc51 	bl	8008886 <USBD_LL_DevConnected>
}
 8009fe4:	bf00      	nop
 8009fe6:	3708      	adds	r7, #8
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	bd80      	pop	{r7, pc}

08009fec <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b082      	sub	sp, #8
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f7fe fc4d 	bl	800889a <USBD_LL_DevDisconnected>
}
 800a000:	bf00      	nop
 800a002:	3708      	adds	r7, #8
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}

0800a008 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b082      	sub	sp, #8
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	781b      	ldrb	r3, [r3, #0]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d13c      	bne.n	800a092 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a018:	4a20      	ldr	r2, [pc, #128]	; (800a09c <USBD_LL_Init+0x94>)
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	4a1e      	ldr	r2, [pc, #120]	; (800a09c <USBD_LL_Init+0x94>)
 800a024:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a028:	4b1c      	ldr	r3, [pc, #112]	; (800a09c <USBD_LL_Init+0x94>)
 800a02a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a02e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a030:	4b1a      	ldr	r3, [pc, #104]	; (800a09c <USBD_LL_Init+0x94>)
 800a032:	2204      	movs	r2, #4
 800a034:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a036:	4b19      	ldr	r3, [pc, #100]	; (800a09c <USBD_LL_Init+0x94>)
 800a038:	2202      	movs	r2, #2
 800a03a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a03c:	4b17      	ldr	r3, [pc, #92]	; (800a09c <USBD_LL_Init+0x94>)
 800a03e:	2200      	movs	r2, #0
 800a040:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a042:	4b16      	ldr	r3, [pc, #88]	; (800a09c <USBD_LL_Init+0x94>)
 800a044:	2202      	movs	r2, #2
 800a046:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800a048:	4b14      	ldr	r3, [pc, #80]	; (800a09c <USBD_LL_Init+0x94>)
 800a04a:	2201      	movs	r2, #1
 800a04c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a04e:	4b13      	ldr	r3, [pc, #76]	; (800a09c <USBD_LL_Init+0x94>)
 800a050:	2200      	movs	r2, #0
 800a052:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a054:	4b11      	ldr	r3, [pc, #68]	; (800a09c <USBD_LL_Init+0x94>)
 800a056:	2200      	movs	r2, #0
 800a058:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a05a:	4b10      	ldr	r3, [pc, #64]	; (800a09c <USBD_LL_Init+0x94>)
 800a05c:	2200      	movs	r2, #0
 800a05e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a060:	4b0e      	ldr	r3, [pc, #56]	; (800a09c <USBD_LL_Init+0x94>)
 800a062:	2200      	movs	r2, #0
 800a064:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a066:	480d      	ldr	r0, [pc, #52]	; (800a09c <USBD_LL_Init+0x94>)
 800a068:	f7f8 fe19 	bl	8002c9e <HAL_PCD_Init>
 800a06c:	4603      	mov	r3, r0
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d001      	beq.n	800a076 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a072:	f7f7 fd0b 	bl	8001a8c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a076:	2180      	movs	r1, #128	; 0x80
 800a078:	4808      	ldr	r0, [pc, #32]	; (800a09c <USBD_LL_Init+0x94>)
 800a07a:	f7fa f86f 	bl	800415c <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a07e:	2240      	movs	r2, #64	; 0x40
 800a080:	2100      	movs	r1, #0
 800a082:	4806      	ldr	r0, [pc, #24]	; (800a09c <USBD_LL_Init+0x94>)
 800a084:	f7fa f824 	bl	80040d0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a088:	2280      	movs	r2, #128	; 0x80
 800a08a:	2101      	movs	r1, #1
 800a08c:	4803      	ldr	r0, [pc, #12]	; (800a09c <USBD_LL_Init+0x94>)
 800a08e:	f7fa f81f 	bl	80040d0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a092:	2300      	movs	r3, #0
}
 800a094:	4618      	mov	r0, r3
 800a096:	3708      	adds	r7, #8
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}
 800a09c:	200023a8 	.word	0x200023a8

0800a0a0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b084      	sub	sp, #16
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	f7f8 ff0e 	bl	8002ed8 <HAL_PCD_Start>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0c0:	7bfb      	ldrb	r3, [r7, #15]
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f000 f940 	bl	800a348 <USBD_Get_USB_Status>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a0cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	3710      	adds	r7, #16
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}

0800a0d6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a0d6:	b580      	push	{r7, lr}
 800a0d8:	b084      	sub	sp, #16
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	6078      	str	r0, [r7, #4]
 800a0de:	4608      	mov	r0, r1
 800a0e0:	4611      	mov	r1, r2
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	70fb      	strb	r3, [r7, #3]
 800a0e8:	460b      	mov	r3, r1
 800a0ea:	70bb      	strb	r3, [r7, #2]
 800a0ec:	4613      	mov	r3, r2
 800a0ee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a0fe:	78bb      	ldrb	r3, [r7, #2]
 800a100:	883a      	ldrh	r2, [r7, #0]
 800a102:	78f9      	ldrb	r1, [r7, #3]
 800a104:	f7f9 fbdf 	bl	80038c6 <HAL_PCD_EP_Open>
 800a108:	4603      	mov	r3, r0
 800a10a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a10c:	7bfb      	ldrb	r3, [r7, #15]
 800a10e:	4618      	mov	r0, r3
 800a110:	f000 f91a 	bl	800a348 <USBD_Get_USB_Status>
 800a114:	4603      	mov	r3, r0
 800a116:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a118:	7bbb      	ldrb	r3, [r7, #14]
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3710      	adds	r7, #16
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}

0800a122 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a122:	b580      	push	{r7, lr}
 800a124:	b084      	sub	sp, #16
 800a126:	af00      	add	r7, sp, #0
 800a128:	6078      	str	r0, [r7, #4]
 800a12a:	460b      	mov	r3, r1
 800a12c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a12e:	2300      	movs	r3, #0
 800a130:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a132:	2300      	movs	r3, #0
 800a134:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a13c:	78fa      	ldrb	r2, [r7, #3]
 800a13e:	4611      	mov	r1, r2
 800a140:	4618      	mov	r0, r3
 800a142:	f7f9 fc28 	bl	8003996 <HAL_PCD_EP_Close>
 800a146:	4603      	mov	r3, r0
 800a148:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a14a:	7bfb      	ldrb	r3, [r7, #15]
 800a14c:	4618      	mov	r0, r3
 800a14e:	f000 f8fb 	bl	800a348 <USBD_Get_USB_Status>
 800a152:	4603      	mov	r3, r0
 800a154:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a156:	7bbb      	ldrb	r3, [r7, #14]
}
 800a158:	4618      	mov	r0, r3
 800a15a:	3710      	adds	r7, #16
 800a15c:	46bd      	mov	sp, r7
 800a15e:	bd80      	pop	{r7, pc}

0800a160 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b084      	sub	sp, #16
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	460b      	mov	r3, r1
 800a16a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a16c:	2300      	movs	r3, #0
 800a16e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a170:	2300      	movs	r3, #0
 800a172:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a17a:	78fa      	ldrb	r2, [r7, #3]
 800a17c:	4611      	mov	r1, r2
 800a17e:	4618      	mov	r0, r3
 800a180:	f7f9 fcff 	bl	8003b82 <HAL_PCD_EP_SetStall>
 800a184:	4603      	mov	r3, r0
 800a186:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a188:	7bfb      	ldrb	r3, [r7, #15]
 800a18a:	4618      	mov	r0, r3
 800a18c:	f000 f8dc 	bl	800a348 <USBD_Get_USB_Status>
 800a190:	4603      	mov	r3, r0
 800a192:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a194:	7bbb      	ldrb	r3, [r7, #14]
}
 800a196:	4618      	mov	r0, r3
 800a198:	3710      	adds	r7, #16
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}

0800a19e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a19e:	b580      	push	{r7, lr}
 800a1a0:	b084      	sub	sp, #16
 800a1a2:	af00      	add	r7, sp, #0
 800a1a4:	6078      	str	r0, [r7, #4]
 800a1a6:	460b      	mov	r3, r1
 800a1a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a1b8:	78fa      	ldrb	r2, [r7, #3]
 800a1ba:	4611      	mov	r1, r2
 800a1bc:	4618      	mov	r0, r3
 800a1be:	f7f9 fd44 	bl	8003c4a <HAL_PCD_EP_ClrStall>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1c6:	7bfb      	ldrb	r3, [r7, #15]
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	f000 f8bd 	bl	800a348 <USBD_Get_USB_Status>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1d2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3710      	adds	r7, #16
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b085      	sub	sp, #20
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	460b      	mov	r3, r1
 800a1e6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a1ee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a1f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	da0b      	bge.n	800a210 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a1f8:	78fb      	ldrb	r3, [r7, #3]
 800a1fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a1fe:	68f9      	ldr	r1, [r7, #12]
 800a200:	4613      	mov	r3, r2
 800a202:	00db      	lsls	r3, r3, #3
 800a204:	4413      	add	r3, r2
 800a206:	009b      	lsls	r3, r3, #2
 800a208:	440b      	add	r3, r1
 800a20a:	333e      	adds	r3, #62	; 0x3e
 800a20c:	781b      	ldrb	r3, [r3, #0]
 800a20e:	e00b      	b.n	800a228 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a210:	78fb      	ldrb	r3, [r7, #3]
 800a212:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a216:	68f9      	ldr	r1, [r7, #12]
 800a218:	4613      	mov	r3, r2
 800a21a:	00db      	lsls	r3, r3, #3
 800a21c:	4413      	add	r3, r2
 800a21e:	009b      	lsls	r3, r3, #2
 800a220:	440b      	add	r3, r1
 800a222:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800a226:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3714      	adds	r7, #20
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bc80      	pop	{r7}
 800a230:	4770      	bx	lr

0800a232 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a232:	b580      	push	{r7, lr}
 800a234:	b084      	sub	sp, #16
 800a236:	af00      	add	r7, sp, #0
 800a238:	6078      	str	r0, [r7, #4]
 800a23a:	460b      	mov	r3, r1
 800a23c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a23e:	2300      	movs	r3, #0
 800a240:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a242:	2300      	movs	r3, #0
 800a244:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a24c:	78fa      	ldrb	r2, [r7, #3]
 800a24e:	4611      	mov	r1, r2
 800a250:	4618      	mov	r0, r3
 800a252:	f7f9 fb13 	bl	800387c <HAL_PCD_SetAddress>
 800a256:	4603      	mov	r3, r0
 800a258:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a25a:	7bfb      	ldrb	r3, [r7, #15]
 800a25c:	4618      	mov	r0, r3
 800a25e:	f000 f873 	bl	800a348 <USBD_Get_USB_Status>
 800a262:	4603      	mov	r3, r0
 800a264:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a266:	7bbb      	ldrb	r3, [r7, #14]
}
 800a268:	4618      	mov	r0, r3
 800a26a:	3710      	adds	r7, #16
 800a26c:	46bd      	mov	sp, r7
 800a26e:	bd80      	pop	{r7, pc}

0800a270 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b086      	sub	sp, #24
 800a274:	af00      	add	r7, sp, #0
 800a276:	60f8      	str	r0, [r7, #12]
 800a278:	607a      	str	r2, [r7, #4]
 800a27a:	603b      	str	r3, [r7, #0]
 800a27c:	460b      	mov	r3, r1
 800a27e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a280:	2300      	movs	r3, #0
 800a282:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a284:	2300      	movs	r3, #0
 800a286:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a28e:	7af9      	ldrb	r1, [r7, #11]
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	687a      	ldr	r2, [r7, #4]
 800a294:	f7f9 fc2b 	bl	8003aee <HAL_PCD_EP_Transmit>
 800a298:	4603      	mov	r3, r0
 800a29a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a29c:	7dfb      	ldrb	r3, [r7, #23]
 800a29e:	4618      	mov	r0, r3
 800a2a0:	f000 f852 	bl	800a348 <USBD_Get_USB_Status>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a2a8:	7dbb      	ldrb	r3, [r7, #22]
}
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	3718      	adds	r7, #24
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	bd80      	pop	{r7, pc}

0800a2b2 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a2b2:	b580      	push	{r7, lr}
 800a2b4:	b086      	sub	sp, #24
 800a2b6:	af00      	add	r7, sp, #0
 800a2b8:	60f8      	str	r0, [r7, #12]
 800a2ba:	607a      	str	r2, [r7, #4]
 800a2bc:	603b      	str	r3, [r7, #0]
 800a2be:	460b      	mov	r3, r1
 800a2c0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a2d0:	7af9      	ldrb	r1, [r7, #11]
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	687a      	ldr	r2, [r7, #4]
 800a2d6:	f7f9 fba8 	bl	8003a2a <HAL_PCD_EP_Receive>
 800a2da:	4603      	mov	r3, r0
 800a2dc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a2de:	7dfb      	ldrb	r3, [r7, #23]
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	f000 f831 	bl	800a348 <USBD_Get_USB_Status>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a2ea:	7dbb      	ldrb	r3, [r7, #22]
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	3718      	adds	r7, #24
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}

0800a2f4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b082      	sub	sp, #8
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	460b      	mov	r3, r1
 800a2fe:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a306:	78fa      	ldrb	r2, [r7, #3]
 800a308:	4611      	mov	r1, r2
 800a30a:	4618      	mov	r0, r3
 800a30c:	f7f9 fbd8 	bl	8003ac0 <HAL_PCD_EP_GetRxCount>
 800a310:	4603      	mov	r3, r0
}
 800a312:	4618      	mov	r0, r3
 800a314:	3708      	adds	r7, #8
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}
	...

0800a31c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a31c:	b480      	push	{r7}
 800a31e:	b083      	sub	sp, #12
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a324:	4b02      	ldr	r3, [pc, #8]	; (800a330 <USBD_static_malloc+0x14>)
}
 800a326:	4618      	mov	r0, r3
 800a328:	370c      	adds	r7, #12
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bc80      	pop	{r7}
 800a32e:	4770      	bx	lr
 800a330:	200028b4 	.word	0x200028b4

0800a334 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a334:	b480      	push	{r7}
 800a336:	b083      	sub	sp, #12
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]

}
 800a33c:	bf00      	nop
 800a33e:	370c      	adds	r7, #12
 800a340:	46bd      	mov	sp, r7
 800a342:	bc80      	pop	{r7}
 800a344:	4770      	bx	lr
	...

0800a348 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a348:	b480      	push	{r7}
 800a34a:	b085      	sub	sp, #20
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	4603      	mov	r3, r0
 800a350:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a352:	2300      	movs	r3, #0
 800a354:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a356:	79fb      	ldrb	r3, [r7, #7]
 800a358:	2b03      	cmp	r3, #3
 800a35a:	d817      	bhi.n	800a38c <USBD_Get_USB_Status+0x44>
 800a35c:	a201      	add	r2, pc, #4	; (adr r2, 800a364 <USBD_Get_USB_Status+0x1c>)
 800a35e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a362:	bf00      	nop
 800a364:	0800a375 	.word	0x0800a375
 800a368:	0800a37b 	.word	0x0800a37b
 800a36c:	0800a381 	.word	0x0800a381
 800a370:	0800a387 	.word	0x0800a387
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a374:	2300      	movs	r3, #0
 800a376:	73fb      	strb	r3, [r7, #15]
    break;
 800a378:	e00b      	b.n	800a392 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a37a:	2303      	movs	r3, #3
 800a37c:	73fb      	strb	r3, [r7, #15]
    break;
 800a37e:	e008      	b.n	800a392 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a380:	2301      	movs	r3, #1
 800a382:	73fb      	strb	r3, [r7, #15]
    break;
 800a384:	e005      	b.n	800a392 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a386:	2303      	movs	r3, #3
 800a388:	73fb      	strb	r3, [r7, #15]
    break;
 800a38a:	e002      	b.n	800a392 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a38c:	2303      	movs	r3, #3
 800a38e:	73fb      	strb	r3, [r7, #15]
    break;
 800a390:	bf00      	nop
  }
  return usb_status;
 800a392:	7bfb      	ldrb	r3, [r7, #15]
}
 800a394:	4618      	mov	r0, r3
 800a396:	3714      	adds	r7, #20
 800a398:	46bd      	mov	sp, r7
 800a39a:	bc80      	pop	{r7}
 800a39c:	4770      	bx	lr
 800a39e:	bf00      	nop

0800a3a0 <main>:




int main(void)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b082      	sub	sp, #8
 800a3a4:	af00      	add	r7, sp, #0
  int ret = 0;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	607b      	str	r3, [r7, #4]


  hwInit();
 800a3aa:	f7f7 fb74 	bl	8001a96 <hwInit>
  apInit();
 800a3ae:	f7f6 f8dd 	bl	800056c <apInit>

  apMain();
 800a3b2:	f7f6 f901 	bl	80005b8 <apMain>


  return ret;
 800a3b6:	687b      	ldr	r3, [r7, #4]
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3708      	adds	r7, #8
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}

0800a3c0 <_vsniprintf_r>:
 800a3c0:	b530      	push	{r4, r5, lr}
 800a3c2:	4614      	mov	r4, r2
 800a3c4:	2c00      	cmp	r4, #0
 800a3c6:	b09b      	sub	sp, #108	; 0x6c
 800a3c8:	4605      	mov	r5, r0
 800a3ca:	461a      	mov	r2, r3
 800a3cc:	da05      	bge.n	800a3da <_vsniprintf_r+0x1a>
 800a3ce:	238b      	movs	r3, #139	; 0x8b
 800a3d0:	6003      	str	r3, [r0, #0]
 800a3d2:	f04f 30ff 	mov.w	r0, #4294967295
 800a3d6:	b01b      	add	sp, #108	; 0x6c
 800a3d8:	bd30      	pop	{r4, r5, pc}
 800a3da:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a3de:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a3e2:	bf14      	ite	ne
 800a3e4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a3e8:	4623      	moveq	r3, r4
 800a3ea:	9302      	str	r3, [sp, #8]
 800a3ec:	9305      	str	r3, [sp, #20]
 800a3ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a3f2:	9100      	str	r1, [sp, #0]
 800a3f4:	9104      	str	r1, [sp, #16]
 800a3f6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a3fa:	4669      	mov	r1, sp
 800a3fc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a3fe:	f000 f99d 	bl	800a73c <_svfiprintf_r>
 800a402:	1c43      	adds	r3, r0, #1
 800a404:	bfbc      	itt	lt
 800a406:	238b      	movlt	r3, #139	; 0x8b
 800a408:	602b      	strlt	r3, [r5, #0]
 800a40a:	2c00      	cmp	r4, #0
 800a40c:	d0e3      	beq.n	800a3d6 <_vsniprintf_r+0x16>
 800a40e:	9b00      	ldr	r3, [sp, #0]
 800a410:	2200      	movs	r2, #0
 800a412:	701a      	strb	r2, [r3, #0]
 800a414:	e7df      	b.n	800a3d6 <_vsniprintf_r+0x16>
	...

0800a418 <vsniprintf>:
 800a418:	b507      	push	{r0, r1, r2, lr}
 800a41a:	9300      	str	r3, [sp, #0]
 800a41c:	4613      	mov	r3, r2
 800a41e:	460a      	mov	r2, r1
 800a420:	4601      	mov	r1, r0
 800a422:	4803      	ldr	r0, [pc, #12]	; (800a430 <vsniprintf+0x18>)
 800a424:	6800      	ldr	r0, [r0, #0]
 800a426:	f7ff ffcb 	bl	800a3c0 <_vsniprintf_r>
 800a42a:	b003      	add	sp, #12
 800a42c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a430:	20000194 	.word	0x20000194

0800a434 <memset>:
 800a434:	4402      	add	r2, r0
 800a436:	4603      	mov	r3, r0
 800a438:	4293      	cmp	r3, r2
 800a43a:	d100      	bne.n	800a43e <memset+0xa>
 800a43c:	4770      	bx	lr
 800a43e:	f803 1b01 	strb.w	r1, [r3], #1
 800a442:	e7f9      	b.n	800a438 <memset+0x4>

0800a444 <__errno>:
 800a444:	4b01      	ldr	r3, [pc, #4]	; (800a44c <__errno+0x8>)
 800a446:	6818      	ldr	r0, [r3, #0]
 800a448:	4770      	bx	lr
 800a44a:	bf00      	nop
 800a44c:	20000194 	.word	0x20000194

0800a450 <__libc_init_array>:
 800a450:	b570      	push	{r4, r5, r6, lr}
 800a452:	4d0d      	ldr	r5, [pc, #52]	; (800a488 <__libc_init_array+0x38>)
 800a454:	4c0d      	ldr	r4, [pc, #52]	; (800a48c <__libc_init_array+0x3c>)
 800a456:	1b64      	subs	r4, r4, r5
 800a458:	10a4      	asrs	r4, r4, #2
 800a45a:	2600      	movs	r6, #0
 800a45c:	42a6      	cmp	r6, r4
 800a45e:	d109      	bne.n	800a474 <__libc_init_array+0x24>
 800a460:	4d0b      	ldr	r5, [pc, #44]	; (800a490 <__libc_init_array+0x40>)
 800a462:	4c0c      	ldr	r4, [pc, #48]	; (800a494 <__libc_init_array+0x44>)
 800a464:	f000 fc68 	bl	800ad38 <_init>
 800a468:	1b64      	subs	r4, r4, r5
 800a46a:	10a4      	asrs	r4, r4, #2
 800a46c:	2600      	movs	r6, #0
 800a46e:	42a6      	cmp	r6, r4
 800a470:	d105      	bne.n	800a47e <__libc_init_array+0x2e>
 800a472:	bd70      	pop	{r4, r5, r6, pc}
 800a474:	f855 3b04 	ldr.w	r3, [r5], #4
 800a478:	4798      	blx	r3
 800a47a:	3601      	adds	r6, #1
 800a47c:	e7ee      	b.n	800a45c <__libc_init_array+0xc>
 800a47e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a482:	4798      	blx	r3
 800a484:	3601      	adds	r6, #1
 800a486:	e7f2      	b.n	800a46e <__libc_init_array+0x1e>
 800a488:	0800aee0 	.word	0x0800aee0
 800a48c:	0800aee0 	.word	0x0800aee0
 800a490:	0800aee0 	.word	0x0800aee0
 800a494:	0800aee4 	.word	0x0800aee4

0800a498 <__retarget_lock_acquire_recursive>:
 800a498:	4770      	bx	lr

0800a49a <__retarget_lock_release_recursive>:
 800a49a:	4770      	bx	lr

0800a49c <_free_r>:
 800a49c:	b538      	push	{r3, r4, r5, lr}
 800a49e:	4605      	mov	r5, r0
 800a4a0:	2900      	cmp	r1, #0
 800a4a2:	d041      	beq.n	800a528 <_free_r+0x8c>
 800a4a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4a8:	1f0c      	subs	r4, r1, #4
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	bfb8      	it	lt
 800a4ae:	18e4      	addlt	r4, r4, r3
 800a4b0:	f000 f8de 	bl	800a670 <__malloc_lock>
 800a4b4:	4a1d      	ldr	r2, [pc, #116]	; (800a52c <_free_r+0x90>)
 800a4b6:	6813      	ldr	r3, [r2, #0]
 800a4b8:	b933      	cbnz	r3, 800a4c8 <_free_r+0x2c>
 800a4ba:	6063      	str	r3, [r4, #4]
 800a4bc:	6014      	str	r4, [r2, #0]
 800a4be:	4628      	mov	r0, r5
 800a4c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4c4:	f000 b8da 	b.w	800a67c <__malloc_unlock>
 800a4c8:	42a3      	cmp	r3, r4
 800a4ca:	d908      	bls.n	800a4de <_free_r+0x42>
 800a4cc:	6820      	ldr	r0, [r4, #0]
 800a4ce:	1821      	adds	r1, r4, r0
 800a4d0:	428b      	cmp	r3, r1
 800a4d2:	bf01      	itttt	eq
 800a4d4:	6819      	ldreq	r1, [r3, #0]
 800a4d6:	685b      	ldreq	r3, [r3, #4]
 800a4d8:	1809      	addeq	r1, r1, r0
 800a4da:	6021      	streq	r1, [r4, #0]
 800a4dc:	e7ed      	b.n	800a4ba <_free_r+0x1e>
 800a4de:	461a      	mov	r2, r3
 800a4e0:	685b      	ldr	r3, [r3, #4]
 800a4e2:	b10b      	cbz	r3, 800a4e8 <_free_r+0x4c>
 800a4e4:	42a3      	cmp	r3, r4
 800a4e6:	d9fa      	bls.n	800a4de <_free_r+0x42>
 800a4e8:	6811      	ldr	r1, [r2, #0]
 800a4ea:	1850      	adds	r0, r2, r1
 800a4ec:	42a0      	cmp	r0, r4
 800a4ee:	d10b      	bne.n	800a508 <_free_r+0x6c>
 800a4f0:	6820      	ldr	r0, [r4, #0]
 800a4f2:	4401      	add	r1, r0
 800a4f4:	1850      	adds	r0, r2, r1
 800a4f6:	4283      	cmp	r3, r0
 800a4f8:	6011      	str	r1, [r2, #0]
 800a4fa:	d1e0      	bne.n	800a4be <_free_r+0x22>
 800a4fc:	6818      	ldr	r0, [r3, #0]
 800a4fe:	685b      	ldr	r3, [r3, #4]
 800a500:	6053      	str	r3, [r2, #4]
 800a502:	4408      	add	r0, r1
 800a504:	6010      	str	r0, [r2, #0]
 800a506:	e7da      	b.n	800a4be <_free_r+0x22>
 800a508:	d902      	bls.n	800a510 <_free_r+0x74>
 800a50a:	230c      	movs	r3, #12
 800a50c:	602b      	str	r3, [r5, #0]
 800a50e:	e7d6      	b.n	800a4be <_free_r+0x22>
 800a510:	6820      	ldr	r0, [r4, #0]
 800a512:	1821      	adds	r1, r4, r0
 800a514:	428b      	cmp	r3, r1
 800a516:	bf04      	itt	eq
 800a518:	6819      	ldreq	r1, [r3, #0]
 800a51a:	685b      	ldreq	r3, [r3, #4]
 800a51c:	6063      	str	r3, [r4, #4]
 800a51e:	bf04      	itt	eq
 800a520:	1809      	addeq	r1, r1, r0
 800a522:	6021      	streq	r1, [r4, #0]
 800a524:	6054      	str	r4, [r2, #4]
 800a526:	e7ca      	b.n	800a4be <_free_r+0x22>
 800a528:	bd38      	pop	{r3, r4, r5, pc}
 800a52a:	bf00      	nop
 800a52c:	20002c14 	.word	0x20002c14

0800a530 <sbrk_aligned>:
 800a530:	b570      	push	{r4, r5, r6, lr}
 800a532:	4e0e      	ldr	r6, [pc, #56]	; (800a56c <sbrk_aligned+0x3c>)
 800a534:	460c      	mov	r4, r1
 800a536:	6831      	ldr	r1, [r6, #0]
 800a538:	4605      	mov	r5, r0
 800a53a:	b911      	cbnz	r1, 800a542 <sbrk_aligned+0x12>
 800a53c:	f000 fba6 	bl	800ac8c <_sbrk_r>
 800a540:	6030      	str	r0, [r6, #0]
 800a542:	4621      	mov	r1, r4
 800a544:	4628      	mov	r0, r5
 800a546:	f000 fba1 	bl	800ac8c <_sbrk_r>
 800a54a:	1c43      	adds	r3, r0, #1
 800a54c:	d00a      	beq.n	800a564 <sbrk_aligned+0x34>
 800a54e:	1cc4      	adds	r4, r0, #3
 800a550:	f024 0403 	bic.w	r4, r4, #3
 800a554:	42a0      	cmp	r0, r4
 800a556:	d007      	beq.n	800a568 <sbrk_aligned+0x38>
 800a558:	1a21      	subs	r1, r4, r0
 800a55a:	4628      	mov	r0, r5
 800a55c:	f000 fb96 	bl	800ac8c <_sbrk_r>
 800a560:	3001      	adds	r0, #1
 800a562:	d101      	bne.n	800a568 <sbrk_aligned+0x38>
 800a564:	f04f 34ff 	mov.w	r4, #4294967295
 800a568:	4620      	mov	r0, r4
 800a56a:	bd70      	pop	{r4, r5, r6, pc}
 800a56c:	20002c18 	.word	0x20002c18

0800a570 <_malloc_r>:
 800a570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a574:	1ccd      	adds	r5, r1, #3
 800a576:	f025 0503 	bic.w	r5, r5, #3
 800a57a:	3508      	adds	r5, #8
 800a57c:	2d0c      	cmp	r5, #12
 800a57e:	bf38      	it	cc
 800a580:	250c      	movcc	r5, #12
 800a582:	2d00      	cmp	r5, #0
 800a584:	4607      	mov	r7, r0
 800a586:	db01      	blt.n	800a58c <_malloc_r+0x1c>
 800a588:	42a9      	cmp	r1, r5
 800a58a:	d905      	bls.n	800a598 <_malloc_r+0x28>
 800a58c:	230c      	movs	r3, #12
 800a58e:	603b      	str	r3, [r7, #0]
 800a590:	2600      	movs	r6, #0
 800a592:	4630      	mov	r0, r6
 800a594:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a598:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a66c <_malloc_r+0xfc>
 800a59c:	f000 f868 	bl	800a670 <__malloc_lock>
 800a5a0:	f8d8 3000 	ldr.w	r3, [r8]
 800a5a4:	461c      	mov	r4, r3
 800a5a6:	bb5c      	cbnz	r4, 800a600 <_malloc_r+0x90>
 800a5a8:	4629      	mov	r1, r5
 800a5aa:	4638      	mov	r0, r7
 800a5ac:	f7ff ffc0 	bl	800a530 <sbrk_aligned>
 800a5b0:	1c43      	adds	r3, r0, #1
 800a5b2:	4604      	mov	r4, r0
 800a5b4:	d155      	bne.n	800a662 <_malloc_r+0xf2>
 800a5b6:	f8d8 4000 	ldr.w	r4, [r8]
 800a5ba:	4626      	mov	r6, r4
 800a5bc:	2e00      	cmp	r6, #0
 800a5be:	d145      	bne.n	800a64c <_malloc_r+0xdc>
 800a5c0:	2c00      	cmp	r4, #0
 800a5c2:	d048      	beq.n	800a656 <_malloc_r+0xe6>
 800a5c4:	6823      	ldr	r3, [r4, #0]
 800a5c6:	4631      	mov	r1, r6
 800a5c8:	4638      	mov	r0, r7
 800a5ca:	eb04 0903 	add.w	r9, r4, r3
 800a5ce:	f000 fb5d 	bl	800ac8c <_sbrk_r>
 800a5d2:	4581      	cmp	r9, r0
 800a5d4:	d13f      	bne.n	800a656 <_malloc_r+0xe6>
 800a5d6:	6821      	ldr	r1, [r4, #0]
 800a5d8:	1a6d      	subs	r5, r5, r1
 800a5da:	4629      	mov	r1, r5
 800a5dc:	4638      	mov	r0, r7
 800a5de:	f7ff ffa7 	bl	800a530 <sbrk_aligned>
 800a5e2:	3001      	adds	r0, #1
 800a5e4:	d037      	beq.n	800a656 <_malloc_r+0xe6>
 800a5e6:	6823      	ldr	r3, [r4, #0]
 800a5e8:	442b      	add	r3, r5
 800a5ea:	6023      	str	r3, [r4, #0]
 800a5ec:	f8d8 3000 	ldr.w	r3, [r8]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d038      	beq.n	800a666 <_malloc_r+0xf6>
 800a5f4:	685a      	ldr	r2, [r3, #4]
 800a5f6:	42a2      	cmp	r2, r4
 800a5f8:	d12b      	bne.n	800a652 <_malloc_r+0xe2>
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	605a      	str	r2, [r3, #4]
 800a5fe:	e00f      	b.n	800a620 <_malloc_r+0xb0>
 800a600:	6822      	ldr	r2, [r4, #0]
 800a602:	1b52      	subs	r2, r2, r5
 800a604:	d41f      	bmi.n	800a646 <_malloc_r+0xd6>
 800a606:	2a0b      	cmp	r2, #11
 800a608:	d917      	bls.n	800a63a <_malloc_r+0xca>
 800a60a:	1961      	adds	r1, r4, r5
 800a60c:	42a3      	cmp	r3, r4
 800a60e:	6025      	str	r5, [r4, #0]
 800a610:	bf18      	it	ne
 800a612:	6059      	strne	r1, [r3, #4]
 800a614:	6863      	ldr	r3, [r4, #4]
 800a616:	bf08      	it	eq
 800a618:	f8c8 1000 	streq.w	r1, [r8]
 800a61c:	5162      	str	r2, [r4, r5]
 800a61e:	604b      	str	r3, [r1, #4]
 800a620:	4638      	mov	r0, r7
 800a622:	f104 060b 	add.w	r6, r4, #11
 800a626:	f000 f829 	bl	800a67c <__malloc_unlock>
 800a62a:	f026 0607 	bic.w	r6, r6, #7
 800a62e:	1d23      	adds	r3, r4, #4
 800a630:	1af2      	subs	r2, r6, r3
 800a632:	d0ae      	beq.n	800a592 <_malloc_r+0x22>
 800a634:	1b9b      	subs	r3, r3, r6
 800a636:	50a3      	str	r3, [r4, r2]
 800a638:	e7ab      	b.n	800a592 <_malloc_r+0x22>
 800a63a:	42a3      	cmp	r3, r4
 800a63c:	6862      	ldr	r2, [r4, #4]
 800a63e:	d1dd      	bne.n	800a5fc <_malloc_r+0x8c>
 800a640:	f8c8 2000 	str.w	r2, [r8]
 800a644:	e7ec      	b.n	800a620 <_malloc_r+0xb0>
 800a646:	4623      	mov	r3, r4
 800a648:	6864      	ldr	r4, [r4, #4]
 800a64a:	e7ac      	b.n	800a5a6 <_malloc_r+0x36>
 800a64c:	4634      	mov	r4, r6
 800a64e:	6876      	ldr	r6, [r6, #4]
 800a650:	e7b4      	b.n	800a5bc <_malloc_r+0x4c>
 800a652:	4613      	mov	r3, r2
 800a654:	e7cc      	b.n	800a5f0 <_malloc_r+0x80>
 800a656:	230c      	movs	r3, #12
 800a658:	603b      	str	r3, [r7, #0]
 800a65a:	4638      	mov	r0, r7
 800a65c:	f000 f80e 	bl	800a67c <__malloc_unlock>
 800a660:	e797      	b.n	800a592 <_malloc_r+0x22>
 800a662:	6025      	str	r5, [r4, #0]
 800a664:	e7dc      	b.n	800a620 <_malloc_r+0xb0>
 800a666:	605b      	str	r3, [r3, #4]
 800a668:	deff      	udf	#255	; 0xff
 800a66a:	bf00      	nop
 800a66c:	20002c14 	.word	0x20002c14

0800a670 <__malloc_lock>:
 800a670:	4801      	ldr	r0, [pc, #4]	; (800a678 <__malloc_lock+0x8>)
 800a672:	f7ff bf11 	b.w	800a498 <__retarget_lock_acquire_recursive>
 800a676:	bf00      	nop
 800a678:	20002c10 	.word	0x20002c10

0800a67c <__malloc_unlock>:
 800a67c:	4801      	ldr	r0, [pc, #4]	; (800a684 <__malloc_unlock+0x8>)
 800a67e:	f7ff bf0c 	b.w	800a49a <__retarget_lock_release_recursive>
 800a682:	bf00      	nop
 800a684:	20002c10 	.word	0x20002c10

0800a688 <__ssputs_r>:
 800a688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a68c:	688e      	ldr	r6, [r1, #8]
 800a68e:	461f      	mov	r7, r3
 800a690:	42be      	cmp	r6, r7
 800a692:	680b      	ldr	r3, [r1, #0]
 800a694:	4682      	mov	sl, r0
 800a696:	460c      	mov	r4, r1
 800a698:	4690      	mov	r8, r2
 800a69a:	d82c      	bhi.n	800a6f6 <__ssputs_r+0x6e>
 800a69c:	898a      	ldrh	r2, [r1, #12]
 800a69e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a6a2:	d026      	beq.n	800a6f2 <__ssputs_r+0x6a>
 800a6a4:	6965      	ldr	r5, [r4, #20]
 800a6a6:	6909      	ldr	r1, [r1, #16]
 800a6a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a6ac:	eba3 0901 	sub.w	r9, r3, r1
 800a6b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a6b4:	1c7b      	adds	r3, r7, #1
 800a6b6:	444b      	add	r3, r9
 800a6b8:	106d      	asrs	r5, r5, #1
 800a6ba:	429d      	cmp	r5, r3
 800a6bc:	bf38      	it	cc
 800a6be:	461d      	movcc	r5, r3
 800a6c0:	0553      	lsls	r3, r2, #21
 800a6c2:	d527      	bpl.n	800a714 <__ssputs_r+0x8c>
 800a6c4:	4629      	mov	r1, r5
 800a6c6:	f7ff ff53 	bl	800a570 <_malloc_r>
 800a6ca:	4606      	mov	r6, r0
 800a6cc:	b360      	cbz	r0, 800a728 <__ssputs_r+0xa0>
 800a6ce:	6921      	ldr	r1, [r4, #16]
 800a6d0:	464a      	mov	r2, r9
 800a6d2:	f000 faeb 	bl	800acac <memcpy>
 800a6d6:	89a3      	ldrh	r3, [r4, #12]
 800a6d8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a6dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a6e0:	81a3      	strh	r3, [r4, #12]
 800a6e2:	6126      	str	r6, [r4, #16]
 800a6e4:	6165      	str	r5, [r4, #20]
 800a6e6:	444e      	add	r6, r9
 800a6e8:	eba5 0509 	sub.w	r5, r5, r9
 800a6ec:	6026      	str	r6, [r4, #0]
 800a6ee:	60a5      	str	r5, [r4, #8]
 800a6f0:	463e      	mov	r6, r7
 800a6f2:	42be      	cmp	r6, r7
 800a6f4:	d900      	bls.n	800a6f8 <__ssputs_r+0x70>
 800a6f6:	463e      	mov	r6, r7
 800a6f8:	6820      	ldr	r0, [r4, #0]
 800a6fa:	4632      	mov	r2, r6
 800a6fc:	4641      	mov	r1, r8
 800a6fe:	f000 faab 	bl	800ac58 <memmove>
 800a702:	68a3      	ldr	r3, [r4, #8]
 800a704:	1b9b      	subs	r3, r3, r6
 800a706:	60a3      	str	r3, [r4, #8]
 800a708:	6823      	ldr	r3, [r4, #0]
 800a70a:	4433      	add	r3, r6
 800a70c:	6023      	str	r3, [r4, #0]
 800a70e:	2000      	movs	r0, #0
 800a710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a714:	462a      	mov	r2, r5
 800a716:	f000 fad7 	bl	800acc8 <_realloc_r>
 800a71a:	4606      	mov	r6, r0
 800a71c:	2800      	cmp	r0, #0
 800a71e:	d1e0      	bne.n	800a6e2 <__ssputs_r+0x5a>
 800a720:	6921      	ldr	r1, [r4, #16]
 800a722:	4650      	mov	r0, sl
 800a724:	f7ff feba 	bl	800a49c <_free_r>
 800a728:	230c      	movs	r3, #12
 800a72a:	f8ca 3000 	str.w	r3, [sl]
 800a72e:	89a3      	ldrh	r3, [r4, #12]
 800a730:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a734:	81a3      	strh	r3, [r4, #12]
 800a736:	f04f 30ff 	mov.w	r0, #4294967295
 800a73a:	e7e9      	b.n	800a710 <__ssputs_r+0x88>

0800a73c <_svfiprintf_r>:
 800a73c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a740:	4698      	mov	r8, r3
 800a742:	898b      	ldrh	r3, [r1, #12]
 800a744:	061b      	lsls	r3, r3, #24
 800a746:	b09d      	sub	sp, #116	; 0x74
 800a748:	4607      	mov	r7, r0
 800a74a:	460d      	mov	r5, r1
 800a74c:	4614      	mov	r4, r2
 800a74e:	d50e      	bpl.n	800a76e <_svfiprintf_r+0x32>
 800a750:	690b      	ldr	r3, [r1, #16]
 800a752:	b963      	cbnz	r3, 800a76e <_svfiprintf_r+0x32>
 800a754:	2140      	movs	r1, #64	; 0x40
 800a756:	f7ff ff0b 	bl	800a570 <_malloc_r>
 800a75a:	6028      	str	r0, [r5, #0]
 800a75c:	6128      	str	r0, [r5, #16]
 800a75e:	b920      	cbnz	r0, 800a76a <_svfiprintf_r+0x2e>
 800a760:	230c      	movs	r3, #12
 800a762:	603b      	str	r3, [r7, #0]
 800a764:	f04f 30ff 	mov.w	r0, #4294967295
 800a768:	e0d0      	b.n	800a90c <_svfiprintf_r+0x1d0>
 800a76a:	2340      	movs	r3, #64	; 0x40
 800a76c:	616b      	str	r3, [r5, #20]
 800a76e:	2300      	movs	r3, #0
 800a770:	9309      	str	r3, [sp, #36]	; 0x24
 800a772:	2320      	movs	r3, #32
 800a774:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a778:	f8cd 800c 	str.w	r8, [sp, #12]
 800a77c:	2330      	movs	r3, #48	; 0x30
 800a77e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a924 <_svfiprintf_r+0x1e8>
 800a782:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a786:	f04f 0901 	mov.w	r9, #1
 800a78a:	4623      	mov	r3, r4
 800a78c:	469a      	mov	sl, r3
 800a78e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a792:	b10a      	cbz	r2, 800a798 <_svfiprintf_r+0x5c>
 800a794:	2a25      	cmp	r2, #37	; 0x25
 800a796:	d1f9      	bne.n	800a78c <_svfiprintf_r+0x50>
 800a798:	ebba 0b04 	subs.w	fp, sl, r4
 800a79c:	d00b      	beq.n	800a7b6 <_svfiprintf_r+0x7a>
 800a79e:	465b      	mov	r3, fp
 800a7a0:	4622      	mov	r2, r4
 800a7a2:	4629      	mov	r1, r5
 800a7a4:	4638      	mov	r0, r7
 800a7a6:	f7ff ff6f 	bl	800a688 <__ssputs_r>
 800a7aa:	3001      	adds	r0, #1
 800a7ac:	f000 80a9 	beq.w	800a902 <_svfiprintf_r+0x1c6>
 800a7b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a7b2:	445a      	add	r2, fp
 800a7b4:	9209      	str	r2, [sp, #36]	; 0x24
 800a7b6:	f89a 3000 	ldrb.w	r3, [sl]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	f000 80a1 	beq.w	800a902 <_svfiprintf_r+0x1c6>
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	f04f 32ff 	mov.w	r2, #4294967295
 800a7c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a7ca:	f10a 0a01 	add.w	sl, sl, #1
 800a7ce:	9304      	str	r3, [sp, #16]
 800a7d0:	9307      	str	r3, [sp, #28]
 800a7d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a7d6:	931a      	str	r3, [sp, #104]	; 0x68
 800a7d8:	4654      	mov	r4, sl
 800a7da:	2205      	movs	r2, #5
 800a7dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7e0:	4850      	ldr	r0, [pc, #320]	; (800a924 <_svfiprintf_r+0x1e8>)
 800a7e2:	f7f5 fcf5 	bl	80001d0 <memchr>
 800a7e6:	9a04      	ldr	r2, [sp, #16]
 800a7e8:	b9d8      	cbnz	r0, 800a822 <_svfiprintf_r+0xe6>
 800a7ea:	06d0      	lsls	r0, r2, #27
 800a7ec:	bf44      	itt	mi
 800a7ee:	2320      	movmi	r3, #32
 800a7f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7f4:	0711      	lsls	r1, r2, #28
 800a7f6:	bf44      	itt	mi
 800a7f8:	232b      	movmi	r3, #43	; 0x2b
 800a7fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7fe:	f89a 3000 	ldrb.w	r3, [sl]
 800a802:	2b2a      	cmp	r3, #42	; 0x2a
 800a804:	d015      	beq.n	800a832 <_svfiprintf_r+0xf6>
 800a806:	9a07      	ldr	r2, [sp, #28]
 800a808:	4654      	mov	r4, sl
 800a80a:	2000      	movs	r0, #0
 800a80c:	f04f 0c0a 	mov.w	ip, #10
 800a810:	4621      	mov	r1, r4
 800a812:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a816:	3b30      	subs	r3, #48	; 0x30
 800a818:	2b09      	cmp	r3, #9
 800a81a:	d94d      	bls.n	800a8b8 <_svfiprintf_r+0x17c>
 800a81c:	b1b0      	cbz	r0, 800a84c <_svfiprintf_r+0x110>
 800a81e:	9207      	str	r2, [sp, #28]
 800a820:	e014      	b.n	800a84c <_svfiprintf_r+0x110>
 800a822:	eba0 0308 	sub.w	r3, r0, r8
 800a826:	fa09 f303 	lsl.w	r3, r9, r3
 800a82a:	4313      	orrs	r3, r2
 800a82c:	9304      	str	r3, [sp, #16]
 800a82e:	46a2      	mov	sl, r4
 800a830:	e7d2      	b.n	800a7d8 <_svfiprintf_r+0x9c>
 800a832:	9b03      	ldr	r3, [sp, #12]
 800a834:	1d19      	adds	r1, r3, #4
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	9103      	str	r1, [sp, #12]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	bfbb      	ittet	lt
 800a83e:	425b      	neglt	r3, r3
 800a840:	f042 0202 	orrlt.w	r2, r2, #2
 800a844:	9307      	strge	r3, [sp, #28]
 800a846:	9307      	strlt	r3, [sp, #28]
 800a848:	bfb8      	it	lt
 800a84a:	9204      	strlt	r2, [sp, #16]
 800a84c:	7823      	ldrb	r3, [r4, #0]
 800a84e:	2b2e      	cmp	r3, #46	; 0x2e
 800a850:	d10c      	bne.n	800a86c <_svfiprintf_r+0x130>
 800a852:	7863      	ldrb	r3, [r4, #1]
 800a854:	2b2a      	cmp	r3, #42	; 0x2a
 800a856:	d134      	bne.n	800a8c2 <_svfiprintf_r+0x186>
 800a858:	9b03      	ldr	r3, [sp, #12]
 800a85a:	1d1a      	adds	r2, r3, #4
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	9203      	str	r2, [sp, #12]
 800a860:	2b00      	cmp	r3, #0
 800a862:	bfb8      	it	lt
 800a864:	f04f 33ff 	movlt.w	r3, #4294967295
 800a868:	3402      	adds	r4, #2
 800a86a:	9305      	str	r3, [sp, #20]
 800a86c:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800a928 <_svfiprintf_r+0x1ec>
 800a870:	7821      	ldrb	r1, [r4, #0]
 800a872:	2203      	movs	r2, #3
 800a874:	4650      	mov	r0, sl
 800a876:	f7f5 fcab 	bl	80001d0 <memchr>
 800a87a:	b138      	cbz	r0, 800a88c <_svfiprintf_r+0x150>
 800a87c:	9b04      	ldr	r3, [sp, #16]
 800a87e:	eba0 000a 	sub.w	r0, r0, sl
 800a882:	2240      	movs	r2, #64	; 0x40
 800a884:	4082      	lsls	r2, r0
 800a886:	4313      	orrs	r3, r2
 800a888:	3401      	adds	r4, #1
 800a88a:	9304      	str	r3, [sp, #16]
 800a88c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a890:	4826      	ldr	r0, [pc, #152]	; (800a92c <_svfiprintf_r+0x1f0>)
 800a892:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a896:	2206      	movs	r2, #6
 800a898:	f7f5 fc9a 	bl	80001d0 <memchr>
 800a89c:	2800      	cmp	r0, #0
 800a89e:	d038      	beq.n	800a912 <_svfiprintf_r+0x1d6>
 800a8a0:	4b23      	ldr	r3, [pc, #140]	; (800a930 <_svfiprintf_r+0x1f4>)
 800a8a2:	bb1b      	cbnz	r3, 800a8ec <_svfiprintf_r+0x1b0>
 800a8a4:	9b03      	ldr	r3, [sp, #12]
 800a8a6:	3307      	adds	r3, #7
 800a8a8:	f023 0307 	bic.w	r3, r3, #7
 800a8ac:	3308      	adds	r3, #8
 800a8ae:	9303      	str	r3, [sp, #12]
 800a8b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8b2:	4433      	add	r3, r6
 800a8b4:	9309      	str	r3, [sp, #36]	; 0x24
 800a8b6:	e768      	b.n	800a78a <_svfiprintf_r+0x4e>
 800a8b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a8bc:	460c      	mov	r4, r1
 800a8be:	2001      	movs	r0, #1
 800a8c0:	e7a6      	b.n	800a810 <_svfiprintf_r+0xd4>
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	3401      	adds	r4, #1
 800a8c6:	9305      	str	r3, [sp, #20]
 800a8c8:	4619      	mov	r1, r3
 800a8ca:	f04f 0c0a 	mov.w	ip, #10
 800a8ce:	4620      	mov	r0, r4
 800a8d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a8d4:	3a30      	subs	r2, #48	; 0x30
 800a8d6:	2a09      	cmp	r2, #9
 800a8d8:	d903      	bls.n	800a8e2 <_svfiprintf_r+0x1a6>
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d0c6      	beq.n	800a86c <_svfiprintf_r+0x130>
 800a8de:	9105      	str	r1, [sp, #20]
 800a8e0:	e7c4      	b.n	800a86c <_svfiprintf_r+0x130>
 800a8e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8e6:	4604      	mov	r4, r0
 800a8e8:	2301      	movs	r3, #1
 800a8ea:	e7f0      	b.n	800a8ce <_svfiprintf_r+0x192>
 800a8ec:	ab03      	add	r3, sp, #12
 800a8ee:	9300      	str	r3, [sp, #0]
 800a8f0:	462a      	mov	r2, r5
 800a8f2:	4b10      	ldr	r3, [pc, #64]	; (800a934 <_svfiprintf_r+0x1f8>)
 800a8f4:	a904      	add	r1, sp, #16
 800a8f6:	4638      	mov	r0, r7
 800a8f8:	f3af 8000 	nop.w
 800a8fc:	1c42      	adds	r2, r0, #1
 800a8fe:	4606      	mov	r6, r0
 800a900:	d1d6      	bne.n	800a8b0 <_svfiprintf_r+0x174>
 800a902:	89ab      	ldrh	r3, [r5, #12]
 800a904:	065b      	lsls	r3, r3, #25
 800a906:	f53f af2d 	bmi.w	800a764 <_svfiprintf_r+0x28>
 800a90a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a90c:	b01d      	add	sp, #116	; 0x74
 800a90e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a912:	ab03      	add	r3, sp, #12
 800a914:	9300      	str	r3, [sp, #0]
 800a916:	462a      	mov	r2, r5
 800a918:	4b06      	ldr	r3, [pc, #24]	; (800a934 <_svfiprintf_r+0x1f8>)
 800a91a:	a904      	add	r1, sp, #16
 800a91c:	4638      	mov	r0, r7
 800a91e:	f000 f879 	bl	800aa14 <_printf_i>
 800a922:	e7eb      	b.n	800a8fc <_svfiprintf_r+0x1c0>
 800a924:	0800aea4 	.word	0x0800aea4
 800a928:	0800aeaa 	.word	0x0800aeaa
 800a92c:	0800aeae 	.word	0x0800aeae
 800a930:	00000000 	.word	0x00000000
 800a934:	0800a689 	.word	0x0800a689

0800a938 <_printf_common>:
 800a938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a93c:	4616      	mov	r6, r2
 800a93e:	4699      	mov	r9, r3
 800a940:	688a      	ldr	r2, [r1, #8]
 800a942:	690b      	ldr	r3, [r1, #16]
 800a944:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a948:	4293      	cmp	r3, r2
 800a94a:	bfb8      	it	lt
 800a94c:	4613      	movlt	r3, r2
 800a94e:	6033      	str	r3, [r6, #0]
 800a950:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a954:	4607      	mov	r7, r0
 800a956:	460c      	mov	r4, r1
 800a958:	b10a      	cbz	r2, 800a95e <_printf_common+0x26>
 800a95a:	3301      	adds	r3, #1
 800a95c:	6033      	str	r3, [r6, #0]
 800a95e:	6823      	ldr	r3, [r4, #0]
 800a960:	0699      	lsls	r1, r3, #26
 800a962:	bf42      	ittt	mi
 800a964:	6833      	ldrmi	r3, [r6, #0]
 800a966:	3302      	addmi	r3, #2
 800a968:	6033      	strmi	r3, [r6, #0]
 800a96a:	6825      	ldr	r5, [r4, #0]
 800a96c:	f015 0506 	ands.w	r5, r5, #6
 800a970:	d106      	bne.n	800a980 <_printf_common+0x48>
 800a972:	f104 0a19 	add.w	sl, r4, #25
 800a976:	68e3      	ldr	r3, [r4, #12]
 800a978:	6832      	ldr	r2, [r6, #0]
 800a97a:	1a9b      	subs	r3, r3, r2
 800a97c:	42ab      	cmp	r3, r5
 800a97e:	dc26      	bgt.n	800a9ce <_printf_common+0x96>
 800a980:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a984:	1e13      	subs	r3, r2, #0
 800a986:	6822      	ldr	r2, [r4, #0]
 800a988:	bf18      	it	ne
 800a98a:	2301      	movne	r3, #1
 800a98c:	0692      	lsls	r2, r2, #26
 800a98e:	d42b      	bmi.n	800a9e8 <_printf_common+0xb0>
 800a990:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a994:	4649      	mov	r1, r9
 800a996:	4638      	mov	r0, r7
 800a998:	47c0      	blx	r8
 800a99a:	3001      	adds	r0, #1
 800a99c:	d01e      	beq.n	800a9dc <_printf_common+0xa4>
 800a99e:	6823      	ldr	r3, [r4, #0]
 800a9a0:	6922      	ldr	r2, [r4, #16]
 800a9a2:	f003 0306 	and.w	r3, r3, #6
 800a9a6:	2b04      	cmp	r3, #4
 800a9a8:	bf02      	ittt	eq
 800a9aa:	68e5      	ldreq	r5, [r4, #12]
 800a9ac:	6833      	ldreq	r3, [r6, #0]
 800a9ae:	1aed      	subeq	r5, r5, r3
 800a9b0:	68a3      	ldr	r3, [r4, #8]
 800a9b2:	bf0c      	ite	eq
 800a9b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a9b8:	2500      	movne	r5, #0
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	bfc4      	itt	gt
 800a9be:	1a9b      	subgt	r3, r3, r2
 800a9c0:	18ed      	addgt	r5, r5, r3
 800a9c2:	2600      	movs	r6, #0
 800a9c4:	341a      	adds	r4, #26
 800a9c6:	42b5      	cmp	r5, r6
 800a9c8:	d11a      	bne.n	800aa00 <_printf_common+0xc8>
 800a9ca:	2000      	movs	r0, #0
 800a9cc:	e008      	b.n	800a9e0 <_printf_common+0xa8>
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	4652      	mov	r2, sl
 800a9d2:	4649      	mov	r1, r9
 800a9d4:	4638      	mov	r0, r7
 800a9d6:	47c0      	blx	r8
 800a9d8:	3001      	adds	r0, #1
 800a9da:	d103      	bne.n	800a9e4 <_printf_common+0xac>
 800a9dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a9e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9e4:	3501      	adds	r5, #1
 800a9e6:	e7c6      	b.n	800a976 <_printf_common+0x3e>
 800a9e8:	18e1      	adds	r1, r4, r3
 800a9ea:	1c5a      	adds	r2, r3, #1
 800a9ec:	2030      	movs	r0, #48	; 0x30
 800a9ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a9f2:	4422      	add	r2, r4
 800a9f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a9f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a9fc:	3302      	adds	r3, #2
 800a9fe:	e7c7      	b.n	800a990 <_printf_common+0x58>
 800aa00:	2301      	movs	r3, #1
 800aa02:	4622      	mov	r2, r4
 800aa04:	4649      	mov	r1, r9
 800aa06:	4638      	mov	r0, r7
 800aa08:	47c0      	blx	r8
 800aa0a:	3001      	adds	r0, #1
 800aa0c:	d0e6      	beq.n	800a9dc <_printf_common+0xa4>
 800aa0e:	3601      	adds	r6, #1
 800aa10:	e7d9      	b.n	800a9c6 <_printf_common+0x8e>
	...

0800aa14 <_printf_i>:
 800aa14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa18:	7e0f      	ldrb	r7, [r1, #24]
 800aa1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800aa1c:	2f78      	cmp	r7, #120	; 0x78
 800aa1e:	4691      	mov	r9, r2
 800aa20:	4680      	mov	r8, r0
 800aa22:	460c      	mov	r4, r1
 800aa24:	469a      	mov	sl, r3
 800aa26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800aa2a:	d807      	bhi.n	800aa3c <_printf_i+0x28>
 800aa2c:	2f62      	cmp	r7, #98	; 0x62
 800aa2e:	d80a      	bhi.n	800aa46 <_printf_i+0x32>
 800aa30:	2f00      	cmp	r7, #0
 800aa32:	f000 80d4 	beq.w	800abde <_printf_i+0x1ca>
 800aa36:	2f58      	cmp	r7, #88	; 0x58
 800aa38:	f000 80c0 	beq.w	800abbc <_printf_i+0x1a8>
 800aa3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aa40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800aa44:	e03a      	b.n	800aabc <_printf_i+0xa8>
 800aa46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800aa4a:	2b15      	cmp	r3, #21
 800aa4c:	d8f6      	bhi.n	800aa3c <_printf_i+0x28>
 800aa4e:	a101      	add	r1, pc, #4	; (adr r1, 800aa54 <_printf_i+0x40>)
 800aa50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aa54:	0800aaad 	.word	0x0800aaad
 800aa58:	0800aac1 	.word	0x0800aac1
 800aa5c:	0800aa3d 	.word	0x0800aa3d
 800aa60:	0800aa3d 	.word	0x0800aa3d
 800aa64:	0800aa3d 	.word	0x0800aa3d
 800aa68:	0800aa3d 	.word	0x0800aa3d
 800aa6c:	0800aac1 	.word	0x0800aac1
 800aa70:	0800aa3d 	.word	0x0800aa3d
 800aa74:	0800aa3d 	.word	0x0800aa3d
 800aa78:	0800aa3d 	.word	0x0800aa3d
 800aa7c:	0800aa3d 	.word	0x0800aa3d
 800aa80:	0800abc5 	.word	0x0800abc5
 800aa84:	0800aaed 	.word	0x0800aaed
 800aa88:	0800ab7f 	.word	0x0800ab7f
 800aa8c:	0800aa3d 	.word	0x0800aa3d
 800aa90:	0800aa3d 	.word	0x0800aa3d
 800aa94:	0800abe7 	.word	0x0800abe7
 800aa98:	0800aa3d 	.word	0x0800aa3d
 800aa9c:	0800aaed 	.word	0x0800aaed
 800aaa0:	0800aa3d 	.word	0x0800aa3d
 800aaa4:	0800aa3d 	.word	0x0800aa3d
 800aaa8:	0800ab87 	.word	0x0800ab87
 800aaac:	682b      	ldr	r3, [r5, #0]
 800aaae:	1d1a      	adds	r2, r3, #4
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	602a      	str	r2, [r5, #0]
 800aab4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aab8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aabc:	2301      	movs	r3, #1
 800aabe:	e09f      	b.n	800ac00 <_printf_i+0x1ec>
 800aac0:	6820      	ldr	r0, [r4, #0]
 800aac2:	682b      	ldr	r3, [r5, #0]
 800aac4:	0607      	lsls	r7, r0, #24
 800aac6:	f103 0104 	add.w	r1, r3, #4
 800aaca:	6029      	str	r1, [r5, #0]
 800aacc:	d501      	bpl.n	800aad2 <_printf_i+0xbe>
 800aace:	681e      	ldr	r6, [r3, #0]
 800aad0:	e003      	b.n	800aada <_printf_i+0xc6>
 800aad2:	0646      	lsls	r6, r0, #25
 800aad4:	d5fb      	bpl.n	800aace <_printf_i+0xba>
 800aad6:	f9b3 6000 	ldrsh.w	r6, [r3]
 800aada:	2e00      	cmp	r6, #0
 800aadc:	da03      	bge.n	800aae6 <_printf_i+0xd2>
 800aade:	232d      	movs	r3, #45	; 0x2d
 800aae0:	4276      	negs	r6, r6
 800aae2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aae6:	485a      	ldr	r0, [pc, #360]	; (800ac50 <_printf_i+0x23c>)
 800aae8:	230a      	movs	r3, #10
 800aaea:	e012      	b.n	800ab12 <_printf_i+0xfe>
 800aaec:	682b      	ldr	r3, [r5, #0]
 800aaee:	6820      	ldr	r0, [r4, #0]
 800aaf0:	1d19      	adds	r1, r3, #4
 800aaf2:	6029      	str	r1, [r5, #0]
 800aaf4:	0605      	lsls	r5, r0, #24
 800aaf6:	d501      	bpl.n	800aafc <_printf_i+0xe8>
 800aaf8:	681e      	ldr	r6, [r3, #0]
 800aafa:	e002      	b.n	800ab02 <_printf_i+0xee>
 800aafc:	0641      	lsls	r1, r0, #25
 800aafe:	d5fb      	bpl.n	800aaf8 <_printf_i+0xe4>
 800ab00:	881e      	ldrh	r6, [r3, #0]
 800ab02:	4853      	ldr	r0, [pc, #332]	; (800ac50 <_printf_i+0x23c>)
 800ab04:	2f6f      	cmp	r7, #111	; 0x6f
 800ab06:	bf0c      	ite	eq
 800ab08:	2308      	moveq	r3, #8
 800ab0a:	230a      	movne	r3, #10
 800ab0c:	2100      	movs	r1, #0
 800ab0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ab12:	6865      	ldr	r5, [r4, #4]
 800ab14:	60a5      	str	r5, [r4, #8]
 800ab16:	2d00      	cmp	r5, #0
 800ab18:	bfa2      	ittt	ge
 800ab1a:	6821      	ldrge	r1, [r4, #0]
 800ab1c:	f021 0104 	bicge.w	r1, r1, #4
 800ab20:	6021      	strge	r1, [r4, #0]
 800ab22:	b90e      	cbnz	r6, 800ab28 <_printf_i+0x114>
 800ab24:	2d00      	cmp	r5, #0
 800ab26:	d04b      	beq.n	800abc0 <_printf_i+0x1ac>
 800ab28:	4615      	mov	r5, r2
 800ab2a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ab2e:	fb03 6711 	mls	r7, r3, r1, r6
 800ab32:	5dc7      	ldrb	r7, [r0, r7]
 800ab34:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ab38:	4637      	mov	r7, r6
 800ab3a:	42bb      	cmp	r3, r7
 800ab3c:	460e      	mov	r6, r1
 800ab3e:	d9f4      	bls.n	800ab2a <_printf_i+0x116>
 800ab40:	2b08      	cmp	r3, #8
 800ab42:	d10b      	bne.n	800ab5c <_printf_i+0x148>
 800ab44:	6823      	ldr	r3, [r4, #0]
 800ab46:	07de      	lsls	r6, r3, #31
 800ab48:	d508      	bpl.n	800ab5c <_printf_i+0x148>
 800ab4a:	6923      	ldr	r3, [r4, #16]
 800ab4c:	6861      	ldr	r1, [r4, #4]
 800ab4e:	4299      	cmp	r1, r3
 800ab50:	bfde      	ittt	le
 800ab52:	2330      	movle	r3, #48	; 0x30
 800ab54:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ab58:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ab5c:	1b52      	subs	r2, r2, r5
 800ab5e:	6122      	str	r2, [r4, #16]
 800ab60:	f8cd a000 	str.w	sl, [sp]
 800ab64:	464b      	mov	r3, r9
 800ab66:	aa03      	add	r2, sp, #12
 800ab68:	4621      	mov	r1, r4
 800ab6a:	4640      	mov	r0, r8
 800ab6c:	f7ff fee4 	bl	800a938 <_printf_common>
 800ab70:	3001      	adds	r0, #1
 800ab72:	d14a      	bne.n	800ac0a <_printf_i+0x1f6>
 800ab74:	f04f 30ff 	mov.w	r0, #4294967295
 800ab78:	b004      	add	sp, #16
 800ab7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab7e:	6823      	ldr	r3, [r4, #0]
 800ab80:	f043 0320 	orr.w	r3, r3, #32
 800ab84:	6023      	str	r3, [r4, #0]
 800ab86:	4833      	ldr	r0, [pc, #204]	; (800ac54 <_printf_i+0x240>)
 800ab88:	2778      	movs	r7, #120	; 0x78
 800ab8a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ab8e:	6823      	ldr	r3, [r4, #0]
 800ab90:	6829      	ldr	r1, [r5, #0]
 800ab92:	061f      	lsls	r7, r3, #24
 800ab94:	f851 6b04 	ldr.w	r6, [r1], #4
 800ab98:	d402      	bmi.n	800aba0 <_printf_i+0x18c>
 800ab9a:	065f      	lsls	r7, r3, #25
 800ab9c:	bf48      	it	mi
 800ab9e:	b2b6      	uxthmi	r6, r6
 800aba0:	07df      	lsls	r7, r3, #31
 800aba2:	bf48      	it	mi
 800aba4:	f043 0320 	orrmi.w	r3, r3, #32
 800aba8:	6029      	str	r1, [r5, #0]
 800abaa:	bf48      	it	mi
 800abac:	6023      	strmi	r3, [r4, #0]
 800abae:	b91e      	cbnz	r6, 800abb8 <_printf_i+0x1a4>
 800abb0:	6823      	ldr	r3, [r4, #0]
 800abb2:	f023 0320 	bic.w	r3, r3, #32
 800abb6:	6023      	str	r3, [r4, #0]
 800abb8:	2310      	movs	r3, #16
 800abba:	e7a7      	b.n	800ab0c <_printf_i+0xf8>
 800abbc:	4824      	ldr	r0, [pc, #144]	; (800ac50 <_printf_i+0x23c>)
 800abbe:	e7e4      	b.n	800ab8a <_printf_i+0x176>
 800abc0:	4615      	mov	r5, r2
 800abc2:	e7bd      	b.n	800ab40 <_printf_i+0x12c>
 800abc4:	682b      	ldr	r3, [r5, #0]
 800abc6:	6826      	ldr	r6, [r4, #0]
 800abc8:	6961      	ldr	r1, [r4, #20]
 800abca:	1d18      	adds	r0, r3, #4
 800abcc:	6028      	str	r0, [r5, #0]
 800abce:	0635      	lsls	r5, r6, #24
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	d501      	bpl.n	800abd8 <_printf_i+0x1c4>
 800abd4:	6019      	str	r1, [r3, #0]
 800abd6:	e002      	b.n	800abde <_printf_i+0x1ca>
 800abd8:	0670      	lsls	r0, r6, #25
 800abda:	d5fb      	bpl.n	800abd4 <_printf_i+0x1c0>
 800abdc:	8019      	strh	r1, [r3, #0]
 800abde:	2300      	movs	r3, #0
 800abe0:	6123      	str	r3, [r4, #16]
 800abe2:	4615      	mov	r5, r2
 800abe4:	e7bc      	b.n	800ab60 <_printf_i+0x14c>
 800abe6:	682b      	ldr	r3, [r5, #0]
 800abe8:	1d1a      	adds	r2, r3, #4
 800abea:	602a      	str	r2, [r5, #0]
 800abec:	681d      	ldr	r5, [r3, #0]
 800abee:	6862      	ldr	r2, [r4, #4]
 800abf0:	2100      	movs	r1, #0
 800abf2:	4628      	mov	r0, r5
 800abf4:	f7f5 faec 	bl	80001d0 <memchr>
 800abf8:	b108      	cbz	r0, 800abfe <_printf_i+0x1ea>
 800abfa:	1b40      	subs	r0, r0, r5
 800abfc:	6060      	str	r0, [r4, #4]
 800abfe:	6863      	ldr	r3, [r4, #4]
 800ac00:	6123      	str	r3, [r4, #16]
 800ac02:	2300      	movs	r3, #0
 800ac04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac08:	e7aa      	b.n	800ab60 <_printf_i+0x14c>
 800ac0a:	6923      	ldr	r3, [r4, #16]
 800ac0c:	462a      	mov	r2, r5
 800ac0e:	4649      	mov	r1, r9
 800ac10:	4640      	mov	r0, r8
 800ac12:	47d0      	blx	sl
 800ac14:	3001      	adds	r0, #1
 800ac16:	d0ad      	beq.n	800ab74 <_printf_i+0x160>
 800ac18:	6823      	ldr	r3, [r4, #0]
 800ac1a:	079b      	lsls	r3, r3, #30
 800ac1c:	d413      	bmi.n	800ac46 <_printf_i+0x232>
 800ac1e:	68e0      	ldr	r0, [r4, #12]
 800ac20:	9b03      	ldr	r3, [sp, #12]
 800ac22:	4298      	cmp	r0, r3
 800ac24:	bfb8      	it	lt
 800ac26:	4618      	movlt	r0, r3
 800ac28:	e7a6      	b.n	800ab78 <_printf_i+0x164>
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	4632      	mov	r2, r6
 800ac2e:	4649      	mov	r1, r9
 800ac30:	4640      	mov	r0, r8
 800ac32:	47d0      	blx	sl
 800ac34:	3001      	adds	r0, #1
 800ac36:	d09d      	beq.n	800ab74 <_printf_i+0x160>
 800ac38:	3501      	adds	r5, #1
 800ac3a:	68e3      	ldr	r3, [r4, #12]
 800ac3c:	9903      	ldr	r1, [sp, #12]
 800ac3e:	1a5b      	subs	r3, r3, r1
 800ac40:	42ab      	cmp	r3, r5
 800ac42:	dcf2      	bgt.n	800ac2a <_printf_i+0x216>
 800ac44:	e7eb      	b.n	800ac1e <_printf_i+0x20a>
 800ac46:	2500      	movs	r5, #0
 800ac48:	f104 0619 	add.w	r6, r4, #25
 800ac4c:	e7f5      	b.n	800ac3a <_printf_i+0x226>
 800ac4e:	bf00      	nop
 800ac50:	0800aeb5 	.word	0x0800aeb5
 800ac54:	0800aec6 	.word	0x0800aec6

0800ac58 <memmove>:
 800ac58:	4288      	cmp	r0, r1
 800ac5a:	b510      	push	{r4, lr}
 800ac5c:	eb01 0402 	add.w	r4, r1, r2
 800ac60:	d902      	bls.n	800ac68 <memmove+0x10>
 800ac62:	4284      	cmp	r4, r0
 800ac64:	4623      	mov	r3, r4
 800ac66:	d807      	bhi.n	800ac78 <memmove+0x20>
 800ac68:	1e43      	subs	r3, r0, #1
 800ac6a:	42a1      	cmp	r1, r4
 800ac6c:	d008      	beq.n	800ac80 <memmove+0x28>
 800ac6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac72:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac76:	e7f8      	b.n	800ac6a <memmove+0x12>
 800ac78:	4402      	add	r2, r0
 800ac7a:	4601      	mov	r1, r0
 800ac7c:	428a      	cmp	r2, r1
 800ac7e:	d100      	bne.n	800ac82 <memmove+0x2a>
 800ac80:	bd10      	pop	{r4, pc}
 800ac82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac8a:	e7f7      	b.n	800ac7c <memmove+0x24>

0800ac8c <_sbrk_r>:
 800ac8c:	b538      	push	{r3, r4, r5, lr}
 800ac8e:	4d06      	ldr	r5, [pc, #24]	; (800aca8 <_sbrk_r+0x1c>)
 800ac90:	2300      	movs	r3, #0
 800ac92:	4604      	mov	r4, r0
 800ac94:	4608      	mov	r0, r1
 800ac96:	602b      	str	r3, [r5, #0]
 800ac98:	f7f5 fe70 	bl	800097c <_sbrk>
 800ac9c:	1c43      	adds	r3, r0, #1
 800ac9e:	d102      	bne.n	800aca6 <_sbrk_r+0x1a>
 800aca0:	682b      	ldr	r3, [r5, #0]
 800aca2:	b103      	cbz	r3, 800aca6 <_sbrk_r+0x1a>
 800aca4:	6023      	str	r3, [r4, #0]
 800aca6:	bd38      	pop	{r3, r4, r5, pc}
 800aca8:	20002c0c 	.word	0x20002c0c

0800acac <memcpy>:
 800acac:	440a      	add	r2, r1
 800acae:	4291      	cmp	r1, r2
 800acb0:	f100 33ff 	add.w	r3, r0, #4294967295
 800acb4:	d100      	bne.n	800acb8 <memcpy+0xc>
 800acb6:	4770      	bx	lr
 800acb8:	b510      	push	{r4, lr}
 800acba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800acbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800acc2:	4291      	cmp	r1, r2
 800acc4:	d1f9      	bne.n	800acba <memcpy+0xe>
 800acc6:	bd10      	pop	{r4, pc}

0800acc8 <_realloc_r>:
 800acc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800accc:	4680      	mov	r8, r0
 800acce:	4614      	mov	r4, r2
 800acd0:	460e      	mov	r6, r1
 800acd2:	b921      	cbnz	r1, 800acde <_realloc_r+0x16>
 800acd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800acd8:	4611      	mov	r1, r2
 800acda:	f7ff bc49 	b.w	800a570 <_malloc_r>
 800acde:	b92a      	cbnz	r2, 800acec <_realloc_r+0x24>
 800ace0:	f7ff fbdc 	bl	800a49c <_free_r>
 800ace4:	4625      	mov	r5, r4
 800ace6:	4628      	mov	r0, r5
 800ace8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acec:	f000 f81b 	bl	800ad26 <_malloc_usable_size_r>
 800acf0:	4284      	cmp	r4, r0
 800acf2:	4607      	mov	r7, r0
 800acf4:	d802      	bhi.n	800acfc <_realloc_r+0x34>
 800acf6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800acfa:	d812      	bhi.n	800ad22 <_realloc_r+0x5a>
 800acfc:	4621      	mov	r1, r4
 800acfe:	4640      	mov	r0, r8
 800ad00:	f7ff fc36 	bl	800a570 <_malloc_r>
 800ad04:	4605      	mov	r5, r0
 800ad06:	2800      	cmp	r0, #0
 800ad08:	d0ed      	beq.n	800ace6 <_realloc_r+0x1e>
 800ad0a:	42bc      	cmp	r4, r7
 800ad0c:	4622      	mov	r2, r4
 800ad0e:	4631      	mov	r1, r6
 800ad10:	bf28      	it	cs
 800ad12:	463a      	movcs	r2, r7
 800ad14:	f7ff ffca 	bl	800acac <memcpy>
 800ad18:	4631      	mov	r1, r6
 800ad1a:	4640      	mov	r0, r8
 800ad1c:	f7ff fbbe 	bl	800a49c <_free_r>
 800ad20:	e7e1      	b.n	800ace6 <_realloc_r+0x1e>
 800ad22:	4635      	mov	r5, r6
 800ad24:	e7df      	b.n	800ace6 <_realloc_r+0x1e>

0800ad26 <_malloc_usable_size_r>:
 800ad26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad2a:	1f18      	subs	r0, r3, #4
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	bfbc      	itt	lt
 800ad30:	580b      	ldrlt	r3, [r1, r0]
 800ad32:	18c0      	addlt	r0, r0, r3
 800ad34:	4770      	bx	lr
	...

0800ad38 <_init>:
 800ad38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad3a:	bf00      	nop
 800ad3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad3e:	bc08      	pop	{r3}
 800ad40:	469e      	mov	lr, r3
 800ad42:	4770      	bx	lr

0800ad44 <_fini>:
 800ad44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad46:	bf00      	nop
 800ad48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad4a:	bc08      	pop	{r3}
 800ad4c:	469e      	mov	lr, r3
 800ad4e:	4770      	bx	lr
