Verilog Codes

<ol>
   <li> OR Gate | <a href="https://github.com/Crazy2code15/Verilog/blob/main/or_gate.v">Verilog code</a> </li> 
  
 <p align="center">
   <img src="https://electronics-club.com/wp-content/uploads/2019/04/OR-Gate.png" width="300" height="200" /></p>
  
   <li> AND Gate | <a href="https://github.com/Crazy2code15/Verilog/blob/main/and_gate.v">Verilog code</a>  </li> 
  
  <p align="center">
   <img src="https://www.robotshop.com/community/uploads/a/b/abram/Logic%20Gates/Truth%20Table.jpg" width="300" height="200" /></p>
  
   <li> NOT Gate(Inverter) | <a href="https://github.com/Crazy2code15/Verilog/blob/main/inverter.v">Verilog code</a>  </li> 
  
  <p align="center">
   <img src="https://electronics-club.com/wp-content/uploads/2019/04/NOT-Gate.png" width="300" height="200" /></p>
  
   <li> NOR Gate | <a href="https://github.com/Crazy2code15/Verilog/blob/main/nor_gate.v">Verilog code</a>  </li> 
  
  <p align="center">
   <img src="https://eeherald.s3.amazonaws.com/uploads/ckeditor/pictures/oldarticleimages/logic11.png" width="300" height="200" /></p>
  
   <li> NAND Gate | <a href="https://github.com/Crazy2code15/Verilog/blob/main/nand_gate.v">Verilog code</a>  </li> 
  
  <p align="center">
   <img src="https://eeherald.s3.amazonaws.com/uploads/ckeditor/pictures/oldarticleimages/logic10.png" width="300" height="200" /></p>
  
   <li> EXOR Gate  | <a href="https://github.com/Crazy2code15/Verilog/blob/main/xor_gate.v">Verilog code</a> </li>
  
  <p align="center">
   <img src="https://electronics-club.com/wp-content/uploads/2019/04/EX-OR-Gate.png" width="300" height="200" /></p>
  
   <li> EXNOR Gate  | <a href="https://github.com/Crazy2code15/Verilog/blob/main/xnor_gate.v">Verilog code</a> </li>
  
  <p align="center">
   <img src="https://electronics-club.com/wp-content/uploads/2019/04/EX-NOR-Gate.png" width="300" height="200" /></p>
  
   <li> Buffer  | <a href="https://github.com/Crazy2code15/Verilog/blob/main/buffer.v">Verilog code</a> </li>
  
  <p align="center">
   <img src="https://instrumentationtools.com/wp-content/uploads/2017/12/Buffer-Gate-Truth-Table.jpg" width="400" height="100" /></p>
  
   <li> Transmission Gate | <a href="https://github.com/Crazy2code15/Verilog/blob/main/transmission_gate.v">Verilog code</a>  </li> 
  
  <p align="center">
   <img src="https://www.researchgate.net/profile/Shyam_Akashe/publication/257799438/figure/fig3/AS:341731565424655@1458486562907/Transmission-gate-graphical-symbol-a-truth-table-b.png" width="300" height="200" /></p>
   
   
   <li> Tristate Buffer | <a href="https://github.com/Crazy2code15/Verilog/blob/main/tristate_buffer.v">Verilog code</a>  </li> 
  
  <p align="center">
   <img src="https://i.ytimg.com/vi/X2HPjppH7Rs/maxresdefault.jpg" width="300" height="200" /></p>
