

================================================================
== Vivado HLS Report for 'filter'
================================================================
* Date:           Sun Aug  1 13:10:59 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       alternative
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.705 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259| 2.590 us | 2.590 us |  259|  259|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      257|      257|         3|          1|          1|   256|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     91|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      90|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      90|    166|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_141_p2              |     +    |      0|  0|  15|           9|           1|
    |j_V_fu_163_p2            |     +    |      0|  0|  39|          32|           1|
    |icmp_ln10_fu_135_p2      |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln883_fu_152_p2     |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  91|          86|          17|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_i_reg_115            |   9|          2|    9|         18|
    |n_out_blk_n              |   9|          2|    1|          2|
    |t_V_fu_50                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16|   46|         94|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_0_i_reg_115            |   9|   0|    9|          0|
    |icmp_ln883_reg_200       |   1|   0|    1|          0|
    |t_V_fu_50                |  32|   0|   32|          0|
    |zext_ln12_reg_190        |   9|   0|   64|         55|
    |zext_ln544_reg_204       |  32|   0|   64|         32|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  90|   0|  177|         87|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      filter     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      filter     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      filter     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      filter     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |      filter     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      filter     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      filter     | return value |
|in_value_V_address0       | out |    8|  ap_memory |    in_value_V   |     array    |
|in_value_V_ce0            | out |    1|  ap_memory |    in_value_V   |     array    |
|in_value_V_q0             |  in |   32|  ap_memory |    in_value_V   |     array    |
|in_frequency_V_address0   | out |    8|  ap_memory |  in_frequency_V |     array    |
|in_frequency_V_ce0        | out |    1|  ap_memory |  in_frequency_V |     array    |
|in_frequency_V_q0         |  in |   32|  ap_memory |  in_frequency_V |     array    |
|out_value_V_address0      | out |    8|  ap_memory |   out_value_V   |     array    |
|out_value_V_ce0           | out |    1|  ap_memory |   out_value_V   |     array    |
|out_value_V_we0           | out |    1|  ap_memory |   out_value_V   |     array    |
|out_value_V_d0            | out |   32|  ap_memory |   out_value_V   |     array    |
|out_frequency_V_address0  | out |    8|  ap_memory | out_frequency_V |     array    |
|out_frequency_V_ce0       | out |    1|  ap_memory | out_frequency_V |     array    |
|out_frequency_V_we0       | out |    1|  ap_memory | out_frequency_V |     array    |
|out_frequency_V_d0        | out |   32|  ap_memory | out_frequency_V |     array    |
|n_out_din                 | out |   32|   ap_fifo  |      n_out      |    pointer   |
|n_out_full_n              |  in |    1|   ap_fifo  |      n_out      |    pointer   |
|n_out_write               | out |    1|   ap_fifo  |      n_out      |    pointer   |
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V = alloca i32"   --->   Operation 6 'alloca' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "store i32 0, i32* %t_V" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 7 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %0" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %entry ], [ %i, %hls_label_0_end ]"   --->   Operation 9 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.66ns)   --->   "%icmp_ln10 = icmp eq i9 %i_0_i, -256" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 10 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 11 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.82ns)   --->   "%i = add i9 %i_0_i, 1" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.exit, label %hls_label_0_begin" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i9 %i_0_i to i64" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21]   --->   Operation 14 'zext' 'zext_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%in_frequency_V_addr = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln12" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21]   --->   Operation 15 'getelementptr' 'in_frequency_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21]   --->   Operation 16 'load' 'in_frequency_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 6.70>
ST_3 : Operation 17 [1/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21]   --->   Operation 17 'load' 'in_frequency_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_3 : Operation 18 [1/1] (2.47ns)   --->   "%icmp_ln883 = icmp eq i32 %in_frequency_V_load, 0" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21]   --->   Operation 18 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %hls_label_0_end, label %1" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%t_V_load = load i32* %t_V" [./hls-src/huffman_filter.cpp:15->./hls-src/huffman_encoding.cpp:21]   --->   Operation 20 'load' 't_V_load' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i32 %t_V_load to i64" [./hls-src/huffman_filter.cpp:13->./hls-src/huffman_encoding.cpp:21]   --->   Operation 21 'zext' 'zext_ln544' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%out_frequency_V_addr = getelementptr [256 x i32]* %out_frequency_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_filter.cpp:13->./hls-src/huffman_encoding.cpp:21]   --->   Operation 22 'getelementptr' 'out_frequency_V_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.25ns)   --->   "store i32 %in_frequency_V_load, i32* %out_frequency_V_addr, align 4" [./hls-src/huffman_filter.cpp:13->./hls-src/huffman_encoding.cpp:21]   --->   Operation 23 'store' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%in_value_V_addr = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln12" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:21]   --->   Operation 24 'getelementptr' 'in_value_V_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:21]   --->   Operation 25 'load' 'in_value_V_load' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_3 : Operation 26 [1/1] (2.55ns)   --->   "%j_V = add i32 %t_V_load, 1" [./hls-src/huffman_filter.cpp:15->./hls-src/huffman_encoding.cpp:21]   --->   Operation 26 'add' 'j_V' <Predicate = (!icmp_ln883)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.76ns)   --->   "store i32 %j_V, i32* %t_V" [./hls-src/huffman_filter.cpp:16->./hls-src/huffman_encoding.cpp:21]   --->   Operation 27 'store' <Predicate = (!icmp_ln883)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str120)" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 28 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind" [./hls-src/huffman_filter.cpp:11->./hls-src/huffman_encoding.cpp:21]   --->   Operation 29 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:21]   --->   Operation 30 'load' 'in_value_V_load' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%out_value_V_addr = getelementptr [256 x i32]* %out_value_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:21]   --->   Operation 31 'getelementptr' 'out_value_V_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (3.25ns)   --->   "store i32 %in_value_V_load, i32* %out_value_V_addr, align 4" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:21]   --->   Operation 32 'store' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [./hls-src/huffman_filter.cpp:16->./hls-src/huffman_encoding.cpp:21]   --->   Operation 33 'br' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str120, i32 %tmp_i)" [./hls-src/huffman_filter.cpp:17->./hls-src/huffman_encoding.cpp:21]   --->   Operation 34 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br label %0" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 35 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.63>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%t_V_load_1 = load i32* %t_V" [./hls-src/huffman_encoding.cpp:21]   --->   Operation 36 'load' 't_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %n_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 37 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %n_out, i32 %t_V_load_1)" [./hls-src/huffman_encoding.cpp:21]   --->   Operation 38 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_encoding.cpp:21]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_frequency_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_frequency_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ n_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_V                   (alloca           ) [ 011111]
store_ln10            (store            ) [ 000000]
br_ln10               (br               ) [ 011110]
i_0_i                 (phi              ) [ 001000]
icmp_ln10             (icmp             ) [ 001110]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
i                     (add              ) [ 011110]
br_ln10               (br               ) [ 000000]
zext_ln12             (zext             ) [ 001100]
in_frequency_V_addr   (getelementptr    ) [ 001100]
in_frequency_V_load   (load             ) [ 000000]
icmp_ln883            (icmp             ) [ 001110]
br_ln12               (br               ) [ 000000]
t_V_load              (load             ) [ 000000]
zext_ln544            (zext             ) [ 001010]
out_frequency_V_addr  (getelementptr    ) [ 000000]
store_ln13            (store            ) [ 000000]
in_value_V_addr       (getelementptr    ) [ 001010]
j_V                   (add              ) [ 000000]
store_ln16            (store            ) [ 000000]
tmp_i                 (specregionbegin  ) [ 000000]
specpipeline_ln11     (specpipeline     ) [ 000000]
in_value_V_load       (load             ) [ 000000]
out_value_V_addr      (getelementptr    ) [ 000000]
store_ln14            (store            ) [ 000000]
br_ln16               (br               ) [ 000000]
empty                 (specregionend    ) [ 000000]
br_ln10               (br               ) [ 011110]
t_V_load_1            (load             ) [ 000000]
empty_26              (specinterface    ) [ 000000]
write_ln21            (write            ) [ 000000]
ret_ln21              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_value_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_frequency_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_frequency_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_value_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_value_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_frequency_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_frequency_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="t_V_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln21_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="in_frequency_V_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="9" slack="0"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_frequency_V_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_frequency_V_load/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="out_frequency_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_frequency_V_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln13_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="in_value_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="9" slack="1"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_value_V_addr/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_value_V_load/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="out_value_V_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="1"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_value_V_addr/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln14_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/4 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_0_i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="1"/>
<pin id="117" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_0_i_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="9" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_load/3 t_V_load_1/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln10_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln10_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="9" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln12_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln883_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln544_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="j_V_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln16_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/3 "/>
</bind>
</comp>

<comp id="174" class="1005" name="t_V_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="181" class="1005" name="icmp_ln10_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="2"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="190" class="1005" name="zext_ln12_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="195" class="1005" name="in_frequency_V_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_frequency_V_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="icmp_ln883_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln883 "/>
</bind>
</comp>

<comp id="204" class="1005" name="zext_ln544_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544 "/>
</bind>
</comp>

<comp id="209" class="1005" name="in_value_V_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="1"/>
<pin id="211" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_value_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="48" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="68" pin="3"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="95" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="126" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="119" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="119" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="119" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="156"><net_src comp="68" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="126" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="167"><net_src comp="126" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="50" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="184"><net_src comp="135" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="141" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="193"><net_src comp="147" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="198"><net_src comp="61" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="203"><net_src comp="152" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="158" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="212"><net_src comp="88" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_value_V | {}
	Port: in_frequency_V | {}
	Port: out_value_V | {4 }
	Port: out_frequency_V | {3 }
	Port: n_out | {5 }
 - Input state : 
	Port: filter : in_value_V | {3 4 }
	Port: filter : in_frequency_V | {2 3 }
  - Chain level:
	State 1
		store_ln10 : 1
	State 2
		icmp_ln10 : 1
		i : 1
		br_ln10 : 2
		zext_ln12 : 1
		in_frequency_V_addr : 2
		in_frequency_V_load : 3
	State 3
		icmp_ln883 : 1
		br_ln12 : 2
		zext_ln544 : 1
		out_frequency_V_addr : 2
		store_ln13 : 3
		in_value_V_load : 1
		j_V : 1
		store_ln16 : 2
	State 4
		store_ln14 : 1
		empty : 1
	State 5
		write_ln21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |        i_fu_141        |    0    |    15   |
|          |       j_V_fu_163       |    0    |    39   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln10_fu_135    |    0    |    13   |
|          |    icmp_ln883_fu_152   |    0    |    18   |
|----------|------------------------|---------|---------|
|   write  | write_ln21_write_fu_54 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln12_fu_147    |    0    |    0    |
|          |    zext_ln544_fu_158   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    85   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       i_0_i_reg_115       |    9   |
|         i_reg_185         |    9   |
|     icmp_ln10_reg_181     |    1   |
|     icmp_ln883_reg_200    |    1   |
|in_frequency_V_addr_reg_195|    8   |
|  in_value_V_addr_reg_209  |    8   |
|        t_V_reg_174        |   32   |
|     zext_ln12_reg_190     |   64   |
|     zext_ln544_reg_204    |   64   |
+---------------------------+--------+
|           Total           |   196  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_95 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   85   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   196  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   196  |   103  |
+-----------+--------+--------+--------+
