// Seed: 1880832877
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wand id_3,
    input wor id_4,
    input tri id_5,
    output wand id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output tri0 id_10,
    output tri1 id_11
);
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input wor id_2,
    output uwire id_3,
    input wire id_4,
    inout uwire id_5,
    input tri id_6,
    input supply1 id_7,
    input supply0 id_8
);
  wire id_10;
  assign id_3 = 1;
  wire id_11;
  wire id_12;
  module_0(
      id_4, id_0, id_7, id_5, id_5, id_4, id_3, id_6, id_1, id_0, id_3, id_5
  );
endmodule
