<html><body><samp><pre>
<!@TC:1743793623>
#Build: Synplify Pro (R) U-2023.03LR-1, Build 098R, May 29 2023
#install: C:\lscc\radiant\2023.1\synpbase
#OS: Windows 10 or later
#Hostname: H109W18

# Fri Apr  4 15:07:03 2025

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @</a>

@N: : <!@TM:1743793627> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @</a>

@N: : <!@TM:1743793627> | Running in 64-bit mode 
@N: : <!@TM:1743793627> | Can't find top module! 
Top entity isn't set yet!
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743793627> | Using the VHDL 1993 Standard for file 'C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.vhd'. 
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Fri Apr  4 15:07:03 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @</a>

@N: : <!@TM:1743793627> | Running in 64-bit mode 
@I::"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:313:13:313:26:@N:CG334:@XP_MSG">lscc_add_sub.v(313)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:333:13:333:25:@N:CG333:@XP_MSG">lscc_add_sub.v(333)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v:92:11:92:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(92)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v:101:11:101:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(101)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:129:13:129:26:@N:CG334:@XP_MSG">lscc_cntr.v(129)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:143:13:143:25:@N:CG333:@XP_MSG">lscc_cntr.v(143)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo\rtl\lscc_fifo.v:3267:17:3267:30:@N:CG334:@XP_MSG">lscc_fifo.v(3267)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo\rtl\lscc_fifo.v:3274:17:3274:29:@N:CG333:@XP_MSG">lscc_fifo.v(3274)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4907:25:4907:38:@N:CG334:@XP_MSG">lscc_fifo_dc.v(4907)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4911:25:4911:37:@N:CG333:@XP_MSG">lscc_fifo_dc.v(4911)</a><!@TM:1743793627> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4942:29:4942:42:@N:CG334:@XP_MSG">lscc_fifo_dc.v(4942)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4946:29:4946:41:@N:CG333:@XP_MSG">lscc_fifo_dc.v(4946)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v:94:11:94:24:@N:CG334:@XP_MSG">pmi_mac.v(94)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v:109:11:109:23:@N:CG333:@XP_MSG">pmi_mac.v(109)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:210:13:210:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(210)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:227:13:227:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(227)</a><!@TM:1743793627> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(84)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(93)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(91)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v:100:11:100:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(100)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_mult.v(87)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v:96:11:96:23:@N:CG333:@XP_MSG">pmi_mult.v(96)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1059:25:1059:38:@N:CG334:@XP_MSG">lscc_ram_dp.v(1059)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1063:25:1063:37:@N:CG333:@XP_MSG">lscc_ram_dp.v(1063)</a><!@TM:1743793627> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1094:29:1094:42:@N:CG334:@XP_MSG">lscc_ram_dp.v(1094)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1098:29:1098:41:@N:CG333:@XP_MSG">lscc_ram_dp.v(1098)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dq\rtl\lscc_ram_dq.v:1481:25:1481:38:@N:CG334:@XP_MSG">lscc_ram_dq.v(1481)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dq\rtl\lscc_ram_dq.v:1487:25:1487:37:@N:CG333:@XP_MSG">lscc_ram_dq.v(1487)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\rom\rtl\lscc_rom.v:969:25:969:38:@N:CG334:@XP_MSG">lscc_rom.v(969)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\rom\rtl\lscc_rom.v:975:25:975:37:@N:CG333:@XP_MSG">lscc_rom.v(975)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v:146:11:146:24:@N:CG334:@XP_MSG">pmi_ram_dp_be.v(146)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v:155:11:155:23:@N:CG333:@XP_MSG">pmi_ram_dp_be.v(155)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_ram_dq_be.v(87)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v:95:11:95:23:@N:CG333:@XP_MSG">pmi_ram_dq_be.v(95)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\my_pll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:44:11:44:15:@W:CG1337:@XP_MSG">camera_configure.v(44)</a><!@TM:1743793627> | Net sioc is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:45:11:45:15:@W:CG1337:@XP_MSG">camera_configure.v(45)</a><!@TM:1743793627> | Net siod is not declared.</font>
@I::"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\pattern_gen.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\seven_seg.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Process completed successfully.
# Fri Apr  4 15:07:04 2025

###########################################################]
###########################################################[
@I::"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:313:13:313:26:@N:CG334:@XP_MSG">lscc_add_sub.v(313)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:333:13:333:25:@N:CG333:@XP_MSG">lscc_add_sub.v(333)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v:92:11:92:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(92)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v:101:11:101:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(101)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:129:13:129:26:@N:CG334:@XP_MSG">lscc_cntr.v(129)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:143:13:143:25:@N:CG333:@XP_MSG">lscc_cntr.v(143)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo\rtl\lscc_fifo.v:3267:17:3267:30:@N:CG334:@XP_MSG">lscc_fifo.v(3267)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo\rtl\lscc_fifo.v:3274:17:3274:29:@N:CG333:@XP_MSG">lscc_fifo.v(3274)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4907:25:4907:38:@N:CG334:@XP_MSG">lscc_fifo_dc.v(4907)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4911:25:4911:37:@N:CG333:@XP_MSG">lscc_fifo_dc.v(4911)</a><!@TM:1743793627> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4942:29:4942:42:@N:CG334:@XP_MSG">lscc_fifo_dc.v(4942)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4946:29:4946:41:@N:CG333:@XP_MSG">lscc_fifo_dc.v(4946)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v:94:11:94:24:@N:CG334:@XP_MSG">pmi_mac.v(94)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v:109:11:109:23:@N:CG333:@XP_MSG">pmi_mac.v(109)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:210:13:210:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(210)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:227:13:227:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(227)</a><!@TM:1743793627> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(84)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(93)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(91)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v:100:11:100:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(100)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_mult.v(87)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v:96:11:96:23:@N:CG333:@XP_MSG">pmi_mult.v(96)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1059:25:1059:38:@N:CG334:@XP_MSG">lscc_ram_dp.v(1059)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1063:25:1063:37:@N:CG333:@XP_MSG">lscc_ram_dp.v(1063)</a><!@TM:1743793627> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1094:29:1094:42:@N:CG334:@XP_MSG">lscc_ram_dp.v(1094)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1098:29:1098:41:@N:CG333:@XP_MSG">lscc_ram_dp.v(1098)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dq\rtl\lscc_ram_dq.v:1481:25:1481:38:@N:CG334:@XP_MSG">lscc_ram_dq.v(1481)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dq\rtl\lscc_ram_dq.v:1487:25:1487:37:@N:CG333:@XP_MSG">lscc_ram_dq.v(1487)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\rom\rtl\lscc_rom.v:969:25:969:38:@N:CG334:@XP_MSG">lscc_rom.v(969)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\rom\rtl\lscc_rom.v:975:25:975:37:@N:CG333:@XP_MSG">lscc_rom.v(975)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v:146:11:146:24:@N:CG334:@XP_MSG">pmi_ram_dp_be.v(146)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v:155:11:155:23:@N:CG333:@XP_MSG">pmi_ram_dp_be.v(155)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_ram_dq_be.v(87)</a><!@TM:1743793627> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v:95:11:95:23:@N:CG333:@XP_MSG">pmi_ram_dq_be.v(95)</a><!@TM:1743793627> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\my_pll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:44:11:44:15:@W:CG1337:@XP_MSG">camera_configure.v(44)</a><!@TM:1743793627> | Net sioc is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:45:11:45:15:@W:CG1337:@XP_MSG">camera_configure.v(45)</a><!@TM:1743793627> | Net siod is not declared.</font>
@I::"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\pattern_gen.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\seven_seg.v" (library work)
Verilog syntax check successful!
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v:438:7:438:12:@N:CG364:@XP_MSG">ice40up.v(438)</a><!@TM:1743793627> | Synthesizing module PLL_B in library work.
Running optimization stage 1 on PLL_B .......
Finished optimization stage 1 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v:105:7:105:27:@N:CG364:@XP_MSG">mypll.v(105)</a><!@TM:1743793627> | Synthesizing module mypll_ipgen_lscc_pll in library work.

	DIVR=8'b00110000
	DIVF=16'b0011011000110110
	DIVQ=8'b00110101
	DELAY_PORT_WIDTH=32'b00000000000000000000000000000100
	FEEDBACK_PATH=48'b010100110100100101001101010100000100110001000101
	FILTER_RANGE=8'b00110001
	DELAY_ADJUSTMENT_MODE_FEEDBACK=40'b0100011001001001010110000100010101000100
	FDA_FEEDBACK=8'b00110000
	DELAY_ADJUSTMENT_MODE_RELATIVE=40'b0100011001001001010110000100010101000100
	FDA_RELATIVE=8'b00110000
	SHIFTREG_DIV_MODE=8'b00110000
	PLLOUT_SELECT_PORTA=48'b010001110100010101001110010000110100110001001011
	PLLOUT_SELECT_PORTB=48'b010001110100010101001110010000110100110001001011
	EXTERNAL_DIVIDE_FACTOR=32'b01001110010011110100111001000101
	ENABLE_ICEGATE_PORTA=8'b00110000
	ENABLE_ICEGATE_PORTB=8'b00110000
	FREQUENCY_PIN_REFERENCECLK=72'b001100010011001000101110001100000011000000110000001100000011000000110000
   Generated name = mypll_ipgen_lscc_pll_Z1_layer0
Running optimization stage 1 on mypll_ipgen_lscc_pll_Z1_layer0 .......
Finished optimization stage 1 on mypll_ipgen_lscc_pll_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v:11:7:11:12:@N:CG364:@XP_MSG">mypll.v(11)</a><!@TM:1743793627> | Synthesizing module mypll in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v:46:23:46:24:@W:CG781:@XP_MSG">mypll.v(46)</a><!@TM:1743793627> | Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v:47:22:47:23:@W:CG781:@XP_MSG">mypll.v(47)</a><!@TM:1743793627> | Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on mypll .......
Finished optimization stage 1 on mypll (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v:1:7:1:10:@N:CG364:@XP_MSG">vga.v(1)</a><!@TM:1743793627> | Synthesizing module vga in library work.
Running optimization stage 1 on vga .......
Finished optimization stage 1 on vga (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v:753:7:753:13:@N:CG364:@XP_MSG">ice40up.v(753)</a><!@TM:1743793627> | Synthesizing module SP256K in library work.
Running optimization stage 1 on SP256K .......
Finished optimization stage 1 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\seven_seg.v:1:7:1:15:@N:CG364:@XP_MSG">seven_seg.v(1)</a><!@TM:1743793627> | Synthesizing module sevenseg in library work.
Running optimization stage 1 on sevenseg .......
Finished optimization stage 1 on sevenseg (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:4:7:4:10:@N:CG364:@XP_MSG">camera_configure.v(4)</a><!@TM:1743793627> | Synthesizing module top in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:32:12:32:26:@W:CG360:@XP_MSG">camera_configure.v(32)</a><!@TM:1743793627> | Removing wire CAMERA_DATA_IN, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:34:15:34:23:@W:CG360:@XP_MSG">camera_configure.v(34)</a><!@TM:1743793627> | Removing wire rom_addr, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:35:16:35:24:@W:CG360:@XP_MSG">camera_configure.v(35)</a><!@TM:1743793627> | Removing wire rom_dout, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:36:15:36:24:@W:CG360:@XP_MSG">camera_configure.v(36)</a><!@TM:1743793627> | Removing wire SCCB_addr, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:37:15:37:24:@W:CG360:@XP_MSG">camera_configure.v(37)</a><!@TM:1743793627> | Removing wire SCCB_data, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:38:9:38:19:@W:CG360:@XP_MSG">camera_configure.v(38)</a><!@TM:1743793627> | Removing wire SCCB_start, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:39:9:39:19:@W:CG360:@XP_MSG">camera_configure.v(39)</a><!@TM:1743793627> | Removing wire SCCB_ready, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:40:9:40:21:@W:CG360:@XP_MSG">camera_configure.v(40)</a><!@TM:1743793627> | Removing wire SCCB_SIOC_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:41:9:41:21:@W:CG360:@XP_MSG">camera_configure.v(41)</a><!@TM:1743793627> | Removing wire SCCB_SIOD_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v:42:6:42:14:@W:CG360:@XP_MSG">camera_configure.v(42)</a><!@TM:1743793627> | Removing wire fast_clk, as there is no assignment to it.</font>
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
Running optimization stage 2 on sevenseg .......
Finished optimization stage 2 on sevenseg (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
Running optimization stage 2 on SP256K .......
Finished optimization stage 2 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
Running optimization stage 2 on vga .......
Finished optimization stage 2 on vga (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
Running optimization stage 2 on mypll .......
Finished optimization stage 2 on mypll (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
Running optimization stage 2 on mypll_ipgen_lscc_pll_Z1_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v:130:10:130:20:@N:CL159:@XP_MSG">mypll.v(130)</a><!@TM:1743793627> | Input feedback_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v:131:37:131:52:@N:CL159:@XP_MSG">mypll.v(131)</a><!@TM:1743793627> | Input dynamic_delay_i is unused.
Finished optimization stage 2 on mypll_ipgen_lscc_pll_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
Running optimization stage 2 on PLL_B .......
Finished optimization stage 2 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 113MB)


Process completed successfully.
# Fri Apr  4 15:07:06 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @</a>

@N: : <!@TM:1743793627> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr  4 15:07:06 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_comp.rt.csv:@XP_FILE">camera_output_impl_1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri Apr  4 15:07:06 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1743793623>
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
<a name=compilerReport11></a>Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @</a>

@N: : <!@TM:1743793628> | Running in 64-bit mode 
File Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr  4 15:07:08 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1743793623>
# Fri Apr  4 15:07:08 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
<a name=mapperReport18></a>Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 138MB)

Reading constraint file: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc
Linked File:  <a href="Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_scck.rpt:@XP_FILE">camera_output_impl_1_scck.rpt</a>
See clock summary report "Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1743793631> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1743793631> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1743793631> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)

NConnInternalConnection caching is on

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 187MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 187MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 187MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 187MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 188MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 188MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1743793631> | Applying syn_allowed_resources blockrams=30 on top level netlist top  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)



<a name=mapperReport19></a>Clock Summary</a>
******************

          Start                                                       Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                              
0 -       mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     38   
==============================================================================================================================================



Clock Load Summary
***********************

                                                            Clock     Source                                          Clock Pin        Non-clock Pin     Non-clock Pin
Clock                                                       Load      Pin                                             Seq Example      Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                               -                -                 -            
                                                                                                                                                                      
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     38        my_pll.lscc_pll_inst.u_PLL_B.OUTCORE(PLL_B)     start_prev.C     -                 -            
======================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="z:\senior_design\0v7670_verilog\camera_output\source\impl_1\vga.v:10:4:10:10:@W:MT530:@XP_MSG">vga.v(10)</a><!@TM:1743793631> | Found inferred clock mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock which controls 38 sequential elements including vga_inst.row[9:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport20></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 38 clock pin(s) of sequential element(s)
0 instances converted, 38 sequential instances remain driven by gated/generated clocks

================================================================= Gated/Generated Clocks ==================================================================
Clock Tree ID     Driving Element                          Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_prem.srm@|S:my_pll.lscc_pll_inst.u_PLL_B.OUTCORE@|E:count[15:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE     PLL_B                  38                     count[15:0]         Clock Optimization not enabled
===========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1743793631> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1743793631> | Writing default property annotation file Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 190MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 190MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 192MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Apr  4 15:07:11 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1743793623>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1743793623>
# Fri Apr  4 15:07:11 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
<a name=mapperReport33></a>Synopsys Lattice Technology Mapper, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1743793635> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1743793635> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1743793635> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)

@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="z:\senior_design\0v7670_verilog\camera_output\source\impl_1\seven_seg.v:7:8:7:12:@N:BZ173:@XP_MSG">seven_seg.v(7)</a><!@TM:1743793635> | ROM count_display.segments_1[6:0] (in view: work.top(verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="z:\senior_design\0v7670_verilog\camera_output\source\impl_1\seven_seg.v:7:8:7:12:@N:BZ173:@XP_MSG">seven_seg.v(7)</a><!@TM:1743793635> | ROM count_display.segments_1[6:0] (in view: work.top(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="z:\senior_design\0v7670_verilog\camera_output\source\impl_1\seven_seg.v:7:8:7:12:@N:MO106:@XP_MSG">seven_seg.v(7)</a><!@TM:1743793635> | Found ROM count_display.segments_1[6:0] (in view: work.top(verilog)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_configure.v:147:4:147:10:@N:MO231:@XP_MSG">camera_configure.v(147)</a><!@TM:1743793635> | Found counter in view:work.top(verilog) instance count[15:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 192MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.21ns		  70 /        38
   2		0h:00m:00s		    -2.21ns		  70 /        38

   3		0h:00m:00s		    -2.21ns		  80 /        38


   4		0h:00m:00s		    -0.09ns		  82 /        38

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 193MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 193MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 193MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 194MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 194MB)

Writing Analyst data base Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 194MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1743793635> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1743793635> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 196MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 196MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_configure.v:124:8:124:14:@W:MT246:@XP_MSG">camera_configure.v(124)</a><!@TM:1743793635> | Blackbox SP256K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="z:\senior_design\0v7670_verilog\camera_output\mypll\rtl\mypll.v:202:69:202:76:@W:MT246:@XP_MSG">mypll.v(202)</a><!@TM:1743793635> | Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1743793635> | Found inferred clock mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net my_pll.lscc_pll_inst.clk_25MHz.</font> 


<a name=timingReport34></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri Apr  4 15:07:14 2025
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1743793635> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1743793635> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary35></a>Performance Summary</a>
*******************


Worst slack in design: -6.822

                                                            Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                              Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     200.0 MHz     119.0 MHz     5.000         8.401         -3.401     inferred     Inferred_clkgroup_0_1
System                                                      200.0 MHz     249.9 MHz     5.000         4.002         0.999      system       system_clkgroup      
=================================================================================================================================================================





<a name=clockRelationships36></a>Clock Relationships</a>
*******************

Clocks                                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   System                                                   |  5.000       0.999   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                   mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  5.000       -4.040  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  System                                                   |  5.000       -6.822  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  5.000       -3.401  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo37></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport38></a>Detailed Report for Clock: mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock</a>
====================================



<a name=startingSlack39></a>Starting Points with Worst Slack</a>
********************************

                    Starting                                                                                   Arrival           
Instance            Reference                                                   Type        Pin     Net        Time        Slack 
                    Clock                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------
vga_inst.col[2]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[2]     0.796       -6.822
vga_inst.col[3]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[3]     0.796       -6.801
vga_inst.row[3]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[3]     0.796       -5.358
vga_inst.row[4]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[4]     0.796       -5.286
vga_inst.col[0]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[0]     0.796       -5.069
vga_inst.col[1]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[1]     0.796       -4.996
vga_inst.col[5]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[5]     0.796       -4.965
vga_inst.row[1]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[1]     0.796       -3.336
vga_inst.col[4]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[4]     0.796       -3.325
vga_inst.row[5]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[5]     0.796       -3.325
=================================================================================================================================


<a name=endingSlack40></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                                                                          Required           
Instance            Reference                                                   Type        Pin     Net               Time         Slack 
                    Clock                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------
RGB_obuf[0]         mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       RGB_0_i[0]        5.000        -6.822
RGB_obuf[1]         mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       RGB_0_i[1]        5.000        -6.822
RGB_obuf[2]         mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       RGB_c[2]          5.000        -6.812
RGB_obuf[3]         mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       RGB_c[3]          5.000        -6.812
RGB_obuf[4]         mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       RGB_c[4]          5.000        -6.812
RGB_obuf[5]         mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       RGB_c[5]          5.000        -6.812
VGA_VSYNC_obuf      mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       VGA_VSYNC_0_i     5.000        -5.358
vga_inst.col[5]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       col_3[5]          4.845        -3.401
vga_inst.col[8]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       col_3[8]          4.845        -3.401
vga_inst.col[9]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       col_3[9]          4.845        -3.401
=========================================================================================================================================



<a name=worstPaths41></a>Worst Path Information</a>
<a href="Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1.srr:srsfZ:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1.srs:fp:54497:56177:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      11.822
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.822

    Number of logic level(s):                4
    Starting point:                          vga_inst.col[2] / Q
    Ending point:                            RGB_obuf[0] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                              Pin      Pin               Arrival      No. of    
Name                                            Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------
vga_inst.col[2]                                 FD1P3DZ     Q        Out     0.796     0.796 f      -         
col[2]                                          Net         -        -       1.599     -            3         
count_display.segments_1_6_0_.un3_RGBlto3_0     LUT4        A        In      -         2.395 f      -         
count_display.segments_1_6_0_.un3_RGBlto3_0     LUT4        Z        Out     0.661     3.056 r      -         
un3_RGBlto3_0                                   Net         -        -       1.371     -            1         
count_display.segments_1_6_0_.un3_RGBlto7_0     LUT4        D        In      -         4.427 r      -         
count_display.segments_1_6_0_.un3_RGBlto7_0     LUT4        Z        Out     0.424     4.851 f      -         
un3_RGBlto7_0                                   Net         -        -       1.371     -            1         
count_display.segments_1_6_0_.un3_RGBlto7       LUT4        D        In      -         6.222 f      -         
count_display.segments_1_6_0_.un3_RGBlto7       LUT4        Z        Out     0.424     6.646 f      -         
un3_RGBlt9                                      Net         -        -       1.371     -            6         
count_display.segments_1_6_0_.RGB_0_i[0]        LUT4        D        In      -         8.017 f      -         
count_display.segments_1_6_0_.RGB_0_i[0]        LUT4        Z        Out     0.465     8.482 r      -         
RGB_0_i[0]                                      Net         -        -       3.340     -            1         
RGB_obuf[0]                                     OB          I        In      -         11.822 r     -         
==============================================================================================================
Total path delay (propagation time + setup) of 11.822 is 2.770(23.4%) logic and 9.052(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      11.822
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.822

    Number of logic level(s):                4
    Starting point:                          vga_inst.col[2] / Q
    Ending point:                            RGB_obuf[1] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                              Pin      Pin               Arrival      No. of    
Name                                            Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------
vga_inst.col[2]                                 FD1P3DZ     Q        Out     0.796     0.796 f      -         
col[2]                                          Net         -        -       1.599     -            3         
count_display.segments_1_6_0_.un3_RGBlto3_0     LUT4        A        In      -         2.395 f      -         
count_display.segments_1_6_0_.un3_RGBlto3_0     LUT4        Z        Out     0.661     3.056 r      -         
un3_RGBlto3_0                                   Net         -        -       1.371     -            1         
count_display.segments_1_6_0_.un3_RGBlto7_0     LUT4        D        In      -         4.427 r      -         
count_display.segments_1_6_0_.un3_RGBlto7_0     LUT4        Z        Out     0.424     4.851 f      -         
un3_RGBlto7_0                                   Net         -        -       1.371     -            1         
count_display.segments_1_6_0_.un3_RGBlto7       LUT4        D        In      -         6.222 f      -         
count_display.segments_1_6_0_.un3_RGBlto7       LUT4        Z        Out     0.424     6.646 f      -         
un3_RGBlt9                                      Net         -        -       1.371     -            6         
count_display.segments_1_6_0_.RGB_0_i[1]        LUT4        D        In      -         8.017 f      -         
count_display.segments_1_6_0_.RGB_0_i[1]        LUT4        Z        Out     0.465     8.482 r      -         
RGB_0_i[1]                                      Net         -        -       3.340     -            1         
RGB_obuf[1]                                     OB          I        In      -         11.822 r     -         
==============================================================================================================
Total path delay (propagation time + setup) of 11.822 is 2.770(23.4%) logic and 9.052(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      11.801
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.801

    Number of logic level(s):                4
    Starting point:                          vga_inst.col[3] / Q
    Ending point:                            RGB_obuf[2] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                              Pin      Pin               Arrival      No. of    
Name                                            Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------
vga_inst.col[3]                                 FD1P3DZ     Q        Out     0.796     0.796 r      -         
col[3]                                          Net         -        -       1.599     -            3         
count_display.segments_1_6_0_.un3_RGBlto3_0     LUT4        B        In      -         2.395 r      -         
count_display.segments_1_6_0_.un3_RGBlto3_0     LUT4        Z        Out     0.558     2.953 f      -         
un3_RGBlto3_0                                   Net         -        -       1.371     -            1         
count_display.segments_1_6_0_.un3_RGBlto7_0     LUT4        D        In      -         4.324 f      -         
count_display.segments_1_6_0_.un3_RGBlto7_0     LUT4        Z        Out     0.465     4.789 r      -         
un3_RGBlto7_0                                   Net         -        -       1.371     -            1         
count_display.segments_1_6_0_.un3_RGBlto7       LUT4        D        In      -         6.160 r      -         
count_display.segments_1_6_0_.un3_RGBlto7       LUT4        Z        Out     0.465     6.625 r      -         
un3_RGBlt9                                      Net         -        -       1.371     -            6         
count_display.segments_1_6_0_.RGB[2]            LUT4        D        In      -         7.996 r      -         
count_display.segments_1_6_0_.RGB[2]            LUT4        Z        Out     0.465     8.461 r      -         
RGB_c[2]                                        Net         -        -       3.340     -            1         
RGB_obuf[2]                                     OB          I        In      -         11.801 r     -         
==============================================================================================================
Total path delay (propagation time + setup) of 11.801 is 2.749(23.3%) logic and 9.052(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      11.801
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.801

    Number of logic level(s):                4
    Starting point:                          vga_inst.col[3] / Q
    Ending point:                            RGB_obuf[3] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                              Pin      Pin               Arrival      No. of    
Name                                            Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------
vga_inst.col[3]                                 FD1P3DZ     Q        Out     0.796     0.796 r      -         
col[3]                                          Net         -        -       1.599     -            3         
count_display.segments_1_6_0_.un3_RGBlto3_0     LUT4        B        In      -         2.395 r      -         
count_display.segments_1_6_0_.un3_RGBlto3_0     LUT4        Z        Out     0.558     2.953 f      -         
un3_RGBlto3_0                                   Net         -        -       1.371     -            1         
count_display.segments_1_6_0_.un3_RGBlto7_0     LUT4        D        In      -         4.324 f      -         
count_display.segments_1_6_0_.un3_RGBlto7_0     LUT4        Z        Out     0.465     4.789 r      -         
un3_RGBlto7_0                                   Net         -        -       1.371     -            1         
count_display.segments_1_6_0_.un3_RGBlto7       LUT4        D        In      -         6.160 r      -         
count_display.segments_1_6_0_.un3_RGBlto7       LUT4        Z        Out     0.465     6.625 r      -         
un3_RGBlt9                                      Net         -        -       1.371     -            6         
count_display.segments_1_6_0_.RGB[3]            LUT4        D        In      -         7.996 r      -         
count_display.segments_1_6_0_.RGB[3]            LUT4        Z        Out     0.465     8.461 r      -         
RGB_c[3]                                        Net         -        -       3.340     -            1         
RGB_obuf[3]                                     OB          I        In      -         11.801 r     -         
==============================================================================================================
Total path delay (propagation time + setup) of 11.801 is 2.749(23.3%) logic and 9.052(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      11.801
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.801

    Number of logic level(s):                4
    Starting point:                          vga_inst.col[3] / Q
    Ending point:                            RGB_obuf[5] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                              Pin      Pin               Arrival      No. of    
Name                                            Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------
vga_inst.col[3]                                 FD1P3DZ     Q        Out     0.796     0.796 r      -         
col[3]                                          Net         -        -       1.599     -            3         
count_display.segments_1_6_0_.un3_RGBlto3_0     LUT4        B        In      -         2.395 r      -         
count_display.segments_1_6_0_.un3_RGBlto3_0     LUT4        Z        Out     0.558     2.953 f      -         
un3_RGBlto3_0                                   Net         -        -       1.371     -            1         
count_display.segments_1_6_0_.un3_RGBlto7_0     LUT4        D        In      -         4.324 f      -         
count_display.segments_1_6_0_.un3_RGBlto7_0     LUT4        Z        Out     0.465     4.789 r      -         
un3_RGBlto7_0                                   Net         -        -       1.371     -            1         
count_display.segments_1_6_0_.un3_RGBlto7       LUT4        D        In      -         6.160 r      -         
count_display.segments_1_6_0_.un3_RGBlto7       LUT4        Z        Out     0.465     6.625 r      -         
un3_RGBlt9                                      Net         -        -       1.371     -            6         
count_display.segments_1_6_0_.RGB[5]            LUT4        D        In      -         7.996 r      -         
count_display.segments_1_6_0_.RGB[5]            LUT4        Z        Out     0.465     8.461 r      -         
RGB_c[5]                                        Net         -        -       3.340     -            1         
RGB_obuf[5]                                     OB          I        In      -         11.801 r     -         
==============================================================================================================
Total path delay (propagation time + setup) of 11.801 is 2.749(23.3%) logic and 9.052(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport42></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack43></a>Starting Points with Worst Slack</a>
********************************

                                 Starting                                                 Arrival           
Instance                         Reference     Type       Pin          Net                Time        Slack 
                                 Clock                                                                      
------------------------------------------------------------------------------------------------------------
start_ibuf                       System        IB         O            start_c            0.000       -4.040
SPRAM1                           System        SP256K     DO[0]        address_out[0]     0.000       0.999 
SPRAM1                           System        SP256K     DO[1]        address_out[1]     0.000       0.999 
SPRAM1                           System        SP256K     DO[2]        address_out[2]     0.000       0.999 
SPRAM1                           System        SP256K     DO[3]        address_out[3]     0.000       0.999 
SPRAM1                           System        SP256K     DO[4]        address_out[4]     0.000       0.999 
SPRAM1                           System        SP256K     DO[5]        address_out[5]     0.000       0.999 
clk_12MHz_ibuf                   System        IB         O            clk_12MHz_c        0.000       5.000 
my_pll.lscc_pll_inst.u_PLL_B     System        PLL_B      INTFBOUT     intfbout_w         0.000       5.000 
============================================================================================================


<a name=endingSlack44></a>Ending Points with Worst Slack</a>
******************************

             Starting                                     Required           
Instance     Reference     Type        Pin     Net        Time         Slack 
             Clock                                                           
-----------------------------------------------------------------------------
WR           System        FD1P3DZ     D       count9     4.845        -4.040
count[0]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[1]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[2]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[3]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[4]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[5]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[6]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[7]     System        FD1P3DZ     SP      count9     4.845        -4.040
count[8]     System        FD1P3DZ     SP      count9     4.845        -4.040
=============================================================================



<a name=worstPaths45></a>Worst Path Information</a>
<a href="Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1.srr:srsfZ:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1.srs:fp:73600:74116:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          start_ibuf / O
    Ending point:                            WR / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 f     -         
start_c                Net         -        -       6.717     -           2         
start_prev_RNITCNN     LUT4        A        In      -         6.717 f     -         
start_prev_RNITCNN     LUT4        Z        Out     0.661     7.378 r     -         
count9                 Net         -        -       1.507     -           17        
WR                     FD1P3DZ     D        In      -         8.886 r     -         
====================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          start_ibuf / O
    Ending point:                            count[0] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 f     -         
start_c                Net         -        -       6.717     -           2         
start_prev_RNITCNN     LUT4        A        In      -         6.717 f     -         
start_prev_RNITCNN     LUT4        Z        Out     0.661     7.378 r     -         
count9                 Net         -        -       1.507     -           17        
count[0]               FD1P3DZ     SP       In      -         8.886 r     -         
====================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          start_ibuf / O
    Ending point:                            count[1] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 f     -         
start_c                Net         -        -       6.717     -           2         
start_prev_RNITCNN     LUT4        A        In      -         6.717 f     -         
start_prev_RNITCNN     LUT4        Z        Out     0.661     7.378 r     -         
count9                 Net         -        -       1.507     -           17        
count[1]               FD1P3DZ     SP       In      -         8.886 r     -         
====================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          start_ibuf / O
    Ending point:                            count[2] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 f     -         
start_c                Net         -        -       6.717     -           2         
start_prev_RNITCNN     LUT4        A        In      -         6.717 f     -         
start_prev_RNITCNN     LUT4        Z        Out     0.661     7.378 r     -         
count9                 Net         -        -       1.507     -           17        
count[2]               FD1P3DZ     SP       In      -         8.886 r     -         
====================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          start_ibuf / O
    Ending point:                            count[3] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 f     -         
start_c                Net         -        -       6.717     -           2         
start_prev_RNITCNN     LUT4        A        In      -         6.717 f     -         
start_prev_RNITCNN     LUT4        Z        Out     0.661     7.378 r     -         
count9                 Net         -        -       1.507     -           17        
count[3]               FD1P3DZ     SP       In      -         8.886 r     -         
====================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 196MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 196MB)

---------------------------------------
<a name=resourceUsage46></a>Resource Usage Report for top </a>

Mapping to part: ice40up5ksg48i-6
Cell usage:
CCU2_B          19 uses
FD1P3DZ         38 uses
PLL_B           1 use
SP256K          1 use
VHI             5 uses
VLO             5 uses
LUT4            49 uses

I/O ports: 17
I/O primitives: 17
IB             2 uses
OB             15 uses

I/O Register bits:                  0
Register bits not including I/Os:   38 of 5280 (0%)
Total load per clock:
   mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock: 39

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed LUTs 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 63MB peak: 196MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Fri Apr  4 15:07:15 2025

###########################################################]

</pre></samp></body></html>
