$date
	Wed Nov 26 05:15:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_control_tb $end
$var wire 4 ! ALUCtrl [3:0] $end
$var reg 2 " ALUOp [1:0] $end
$var reg 3 # funct3 [2:0] $end
$var reg 1 $ funct7_5 $end
$scope module dut $end
$var wire 2 % ALUOp [1:0] $end
$var wire 3 & funct3 [2:0] $end
$var wire 1 ' funct7_5 $end
$var reg 4 ( ALUCtrl [3:0] $end
$upscope $end
$scope task run_case $end
$var reg 2 ) ALUOp_in [1:0] $end
$var reg 4 * exp_ctrl [3:0] $end
$var reg 3 + funct3_in [2:0] $end
$var reg 1 , funct7_5_in $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
b0 +
b0 *
b0 )
b0 (
0'
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#1
b1 (
b1 !
b1 "
b1 %
b1 *
b1 )
#2
b0 (
b0 !
b10 "
b10 %
b0 *
b10 )
#3
b1 (
b1 !
1$
1'
b1 *
1,
#4
b10 (
b10 !
0$
0'
b111 #
b111 &
b10 *
0,
b111 +
#5
b11 (
b11 !
b110 #
b110 &
b11 *
b110 +
#6
b100 (
b100 !
b100 #
b100 &
b100 *
b100 +
#7
b101 (
b101 !
b1 #
b1 &
b101 *
b1 +
#8
b110 (
b110 !
b101 #
b101 &
b110 *
b101 +
#9
b111 (
b111 !
1$
1'
b111 *
1,
#10
b1000 (
b1000 !
0$
0'
b10 #
b10 &
b1000 *
0,
b10 +
#11
b1001 (
b1001 !
b11 #
b11 &
b1001 *
b11 +
#12
b1010 (
b1010 !
b0 #
b0 &
b11 "
b11 %
b1010 *
b0 +
b11 )
#18
