

================================================================
== Vitis HLS Report for 'SgdLR'
================================================================
* Date:           Sun Jun 16 06:03:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spam_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.647 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2893201|  2893201|  14.466 ms|  14.466 ms|  2893202|  2893202|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_SgdLR_Pipeline_DOT_fu_93      |SgdLR_Pipeline_DOT     |     5128|     5128|  25.640 us|  25.640 us|  5128|  5128|       no|
        |grp_SgdLR_Pipeline_GRAD_fu_103    |SgdLR_Pipeline_GRAD    |     1031|     1031|   5.155 us|   5.155 us|  1031|  1031|       no|
        |grp_SgdLR_Pipeline_UPDATE_fu_112  |SgdLR_Pipeline_UPDATE  |     1036|     1036|   5.180 us|   5.180 us|  1036|  1036|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- EPOCH_TRAINING_INST  |  2893200|  2893200|      7233|          -|          -|   400|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     100|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    12|     1211|    1406|    -|
|Memory               |        2|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     458|    -|
|Register             |        -|     -|      232|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        2|    12|     1443|    1964|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_SgdLR_Pipeline_DOT_fu_93            |SgdLR_Pipeline_DOT                  |        0|   0|  183|  175|    0|
    |grp_SgdLR_Pipeline_GRAD_fu_103          |SgdLR_Pipeline_GRAD                 |        0|   0|  163|  131|    0|
    |grp_SgdLR_Pipeline_UPDATE_fu_112        |SgdLR_Pipeline_UPDATE               |        0|   0|  236|  107|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U16  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fdiv_32ns_32ns_32_10_no_dsp_1_U17       |fdiv_32ns_32ns_32_10_no_dsp_1       |        0|   0|    0|    0|    0|
    |fexp_32ns_32ns_32_10_full_dsp_1_U19     |fexp_32ns_32ns_32_10_full_dsp_1     |        0|   7|  281|  696|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   78|    0|
    |sitofp_32ns_32_4_no_dsp_1_U18           |sitofp_32ns_32_4_no_dsp_1           |        0|   0|    0|    0|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                    |        0|  12| 1211| 1406|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |gradient_U  |gradient_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_162_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln63_fu_185_p2     |         +|   0|  0|  14|           7|           1|
    |icmp_ln60_fu_156_p2    |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln63_fu_171_p2    |      icmp|   0|  0|  14|           7|           7|
    |select_ln60_fu_177_p3  |    select|   0|  0|   7|           1|           1|
    |xor_ln26_fu_216_p2     |       xor|   0|  0|  33|          32|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 100|          65|          51|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  177|         40|    1|         40|
    |data_address0         |   14|          3|   17|         51|
    |data_ce0              |   14|          3|    1|          3|
    |gradient_address0     |   14|          3|   10|         30|
    |gradient_ce0          |   14|          3|    1|          3|
    |gradient_we0          |    9|          2|    1|          2|
    |grp_fu_119_ce         |   14|          3|    1|          3|
    |grp_fu_119_opcode     |   26|          5|    2|         10|
    |grp_fu_119_p0         |   26|          5|   32|        160|
    |grp_fu_119_p1         |   26|          5|   32|        160|
    |grp_fu_305_ce         |   20|          4|    1|          4|
    |grp_fu_305_p0         |   20|          4|   32|        128|
    |grp_fu_305_p1         |   20|          4|   32|        128|
    |indvar_flatten_fu_68  |    9|          2|    9|         18|
    |theta_address0        |   14|          3|   10|         30|
    |theta_ce0             |   14|          3|    1|          3|
    |theta_ce1             |    9|          2|    1|          2|
    |theta_we0             |    9|          2|    1|          2|
    |training_id_fu_64     |    9|          2|    7|         14|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  458|         98|  192|        791|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  39|   0|   39|          0|
    |conv_reg_300                                   |  32|   0|   32|          0|
    |grp_SgdLR_Pipeline_DOT_fu_93_ap_start_reg      |   1|   0|    1|          0|
    |grp_SgdLR_Pipeline_GRAD_fu_103_ap_start_reg    |   1|   0|    1|          0|
    |grp_SgdLR_Pipeline_UPDATE_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_68                           |   9|   0|    9|          0|
    |prob_reg_295                                   |  32|   0|   32|          0|
    |reg_137                                        |  32|   0|   32|          0|
    |select_ln60_reg_258                            |   7|   0|    7|          0|
    |shl_ln_reg_264                                 |   7|   0|   17|         10|
    |tmp_reg_280                                    |  32|   0|   32|          0|
    |training_id_fu_64                              |   7|   0|    7|          0|
    |xor_ln26_reg_270                               |  32|   0|   32|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 232|   0|  242|         10|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|         SgdLR|  return value|
|data_address0     |  out|   17|   ap_memory|          data|         array|
|data_ce0          |  out|    1|   ap_memory|          data|         array|
|data_q0           |   in|   32|   ap_memory|          data|         array|
|label_r_address0  |  out|    7|   ap_memory|       label_r|         array|
|label_r_ce0       |  out|    1|   ap_memory|       label_r|         array|
|label_r_q0        |   in|    8|   ap_memory|       label_r|         array|
|theta_address0    |  out|   10|   ap_memory|         theta|         array|
|theta_ce0         |  out|    1|   ap_memory|         theta|         array|
|theta_we0         |  out|    1|   ap_memory|         theta|         array|
|theta_d0          |  out|   32|   ap_memory|         theta|         array|
|theta_q0          |   in|   32|   ap_memory|         theta|         array|
|theta_address1    |  out|   10|   ap_memory|         theta|         array|
|theta_ce1         |  out|    1|   ap_memory|         theta|         array|
|theta_q1          |   in|   32|   ap_memory|         theta|         array|
+------------------+-----+-----+------------+--------------+--------------+

