

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      8.86364MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        2 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     2 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fd0e239e19bce071704461e9b41cb476  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_YtPvHo
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_9FCNeP"
Running: cat _ptx_9FCNeP | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_iHh6Lf
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_iHh6Lf --output-file  /dev/null 2> _ptx_9FCNePinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_9FCNeP _ptx2_iHh6Lf _ptx_9FCNePinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=27159

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 3 sec (183 sec)
gpgpu_simulation_rate = 27159 (inst/sec)
gpgpu_simulation_rate = 2237 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=47802

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 17 sec (197 sec)
gpgpu_simulation_rate = 47802 (inst/sec)
gpgpu_simulation_rate = 3227 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=37469

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f9c546744c0 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 24 sec (384 sec)
gpgpu_simulation_rate = 37469 (inst/sec)
gpgpu_simulation_rate = 2825 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=47324

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 38 sec (398 sec)
gpgpu_simulation_rate = 47324 (inst/sec)
gpgpu_simulation_rate = 3292 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 754207
gpu_sim_insn = 4974794
gpu_ipc =       6.5961
gpu_tot_sim_cycle = 2292020
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3882
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16592554
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2166
partiton_reqs_in_parallel_util = 16592554
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 754207
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1996 GB/Sec
L2_BW_total  =       1.7738 GB/Sec
gpu_total_sim_rate=25195

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53145591	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168104 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001552
n_activity=6169 dram_eff=0.546
bk0: 92a 2169472i bk1: 68a 2169610i bk2: 76a 2169689i bk3: 76a 2169608i bk4: 68a 2169703i bk5: 76a 2169554i bk6: 76a 2169521i bk7: 68a 2169455i bk8: 120a 2169561i bk9: 128a 2169297i bk10: 136a 2169486i bk11: 140a 2169294i bk12: 132a 2169570i bk13: 136a 2169396i bk14: 140a 2169533i bk15: 132a 2169428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00349049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168105 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001544
n_activity=6242 dram_eff=0.5367
bk0: 80a 2169578i bk1: 76a 2169561i bk2: 72a 2169682i bk3: 76a 2169628i bk4: 68a 2169708i bk5: 84a 2169519i bk6: 72a 2169512i bk7: 68a 2169478i bk8: 108a 2169587i bk9: 132a 2169271i bk10: 152a 2169332i bk11: 140a 2169314i bk12: 128a 2169605i bk13: 132a 2169444i bk14: 132a 2169573i bk15: 136a 2169383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168050 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001589
n_activity=6522 dram_eff=0.5287
bk0: 84a 2169546i bk1: 72a 2169627i bk2: 92a 2169488i bk3: 88a 2169571i bk4: 80a 2169604i bk5: 72a 2169569i bk6: 84a 2169453i bk7: 76a 2169464i bk8: 120a 2169497i bk9: 120a 2169340i bk10: 140a 2169453i bk11: 140a 2169317i bk12: 128a 2169608i bk13: 140a 2169377i bk14: 132a 2169582i bk15: 136a 2169420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00316744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168083 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001566
n_activity=6342 dram_eff=0.5358
bk0: 80a 2169541i bk1: 92a 2169464i bk2: 72a 2169692i bk3: 68a 2169692i bk4: 76a 2169641i bk5: 84a 2169540i bk6: 80a 2169557i bk7: 68a 2169501i bk8: 116a 2169557i bk9: 124a 2169312i bk10: 132a 2169544i bk11: 140a 2169329i bk12: 140a 2169507i bk13: 136a 2169388i bk14: 132a 2169542i bk15: 136a 2169434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0029089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168092 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001558
n_activity=6229 dram_eff=0.5426
bk0: 88a 2169488i bk1: 84a 2169472i bk2: 84a 2169606i bk3: 72a 2169638i bk4: 64a 2169734i bk5: 68a 2169646i bk6: 88a 2169391i bk7: 76a 2169451i bk8: 112a 2169504i bk9: 112a 2169425i bk10: 136a 2169492i bk11: 132a 2169372i bk12: 136a 2169536i bk13: 128a 2169468i bk14: 148a 2169412i bk15: 140a 2169340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001582
n_activity=6394 dram_eff=0.5368
bk0: 72a 2169628i bk1: 84a 2169508i bk2: 84a 2169589i bk3: 76a 2169645i bk4: 76a 2169621i bk5: 68a 2169604i bk6: 68a 2169513i bk7: 76a 2169446i bk8: 120a 2169532i bk9: 128a 2169323i bk10: 148a 2169385i bk11: 144a 2169315i bk12: 136a 2169557i bk13: 140a 2169347i bk14: 140a 2169498i bk15: 132a 2169446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00350063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168072 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6369 dram_eff=0.5376
bk0: 80a 2169616i bk1: 72a 2169562i bk2: 80a 2169597i bk3: 68a 2169654i bk4: 80a 2169604i bk5: 72a 2169587i bk6: 80a 2169522i bk7: 80a 2169416i bk8: 136a 2169439i bk9: 116a 2169405i bk10: 132a 2169527i bk11: 136a 2169330i bk12: 140a 2169509i bk13: 136a 2169397i bk14: 140a 2169514i bk15: 144a 2169236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6437 dram_eff=0.5319
bk0: 76a 2169603i bk1: 80a 2169586i bk2: 76a 2169658i bk3: 72a 2169629i bk4: 68a 2169720i bk5: 72a 2169577i bk6: 76a 2169465i bk7: 88a 2169420i bk8: 112a 2169570i bk9: 108a 2169451i bk10: 148a 2169429i bk11: 152a 2169197i bk12: 148a 2169429i bk13: 136a 2169379i bk14: 144a 2169459i bk15: 136a 2169399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00308771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168149 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001527
n_activity=5769 dram_eff=0.5744
bk0: 68a 2169648i bk1: 76a 2169586i bk2: 92a 2169590i bk3: 92a 2169637i bk4: 76a 2169592i bk5: 64a 2169593i bk6: 68a 2169507i bk7: 80a 2169363i bk8: 108a 2169589i bk9: 112a 2169460i bk10: 132a 2169565i bk11: 136a 2169410i bk12: 132a 2169562i bk13: 144a 2169335i bk14: 136a 2169526i bk15: 124a 2169464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00309831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168197 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001485
n_activity=5499 dram_eff=0.5859
bk0: 72a 2169651i bk1: 72a 2169571i bk2: 72a 2169705i bk3: 76a 2169678i bk4: 72a 2169667i bk5: 72a 2169559i bk6: 76a 2169475i bk7: 64a 2169472i bk8: 112a 2169556i bk9: 116a 2169421i bk10: 132a 2169549i bk11: 132a 2169399i bk12: 132a 2169583i bk13: 132a 2169445i bk14: 128a 2169589i bk15: 140a 2169369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7f9c45e01e50 :  mf: uid=754509, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2292019), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168070 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.001572
n_activity=6457 dram_eff=0.5284
bk0: 88a 2169577i bk1: 76a 2169599i bk2: 80a 2169621i bk3: 72a 2169660i bk4: 72a 2169677i bk5: 80a 2169529i bk6: 79a 2169444i bk7: 72a 2169433i bk8: 128a 2169466i bk9: 128a 2169343i bk10: 136a 2169518i bk11: 140a 2169295i bk12: 132a 2169573i bk13: 140a 2169357i bk14: 132a 2169525i bk15: 128a 2169417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Accepted packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Injected flit rate average = 0.000380228
	minimum = 0.000190929 (at node 18)
	maximum = 0.000625824 (at node 42)
Accepted flit rate average= 0.000380228
	minimum = 0.000277113 (at node 37)
	maximum = 0.000546933 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Accepted packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Injected flit rate average = 0.0271004 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.0449961 (5 samples)
Accepted flit rate average = 0.0271004 (5 samples)
	minimum = 0.0202354 (5 samples)
	maximum = 0.0346142 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 45 sec (945 sec)
gpgpu_simulation_rate = 25195 (inst/sec)
gpgpu_simulation_rate = 2425 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3560
gpu_sim_insn = 4448504
gpu_ipc =    1249.5798
gpu_tot_sim_cycle = 2517730
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.2238
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 78320
partiton_reqs_in_parallel_total    = 25708781
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2422
partiton_reqs_in_parallel_util = 78320
partiton_reqs_in_parallel_util_total    = 25708781
gpu_sim_cycle_parition_util = 3560
gpu_tot_sim_cycle_parition_util    = 1168590
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     235.4424 GB/Sec
L2_BW_total  =       1.9477 GB/Sec
gpu_total_sim_rate=29466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 706, 705, 706, 705, 706, 954, 706, 706, 721, 706, 706, 706, 706, 706, 721, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 570, 570, 570, 570, 570, 570, 819, 570, 570, 570, 570, 570, 570, 570, 570, 570, 717, 505, 505, 505, 505, 505, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130440	W0_Idle:53152913	W0_Scoreboard:7936318	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1403 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2517729 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37229 	9461 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24242 	423 	109 	3 	22060 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37165 	8933 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26057     23323      2203      4467      2440      6440      2430      2649     10284      9389     16260     15423     25735     23721     19341     20281
dram[1]:      19142     19934      8905      2007      2568      3595      3134      2461     12706     12685     20911     16205     26695     25922     20312     19156
dram[2]:      17451     22083     10296      3295     10770      2320      2148      2395     10329     10608     15166     14591     26694     25275     20236     27038
dram[3]:      29887     14839      2951      2336     11442      3533      2215      2600     12113     15298     15782     14839     27351     30405     21986     20774
dram[4]:      16070     18517     12397      2187      2811      2654      2100      2576     10620     11329     20383     16305     23731     26672     18575     20546
dram[5]:      20956     18162      2212      2038      5920      2463      6453      2477      9887      9062     13935     14585     23740     25429     21157     22985
dram[6]:      19989     21568      9257     14896      7331      2521      5173      2018      8400     10582     16573     15645     27546     26466     21300     22331
dram[7]:      19899     19891      2085      5724      2594      2231     12659      4602     11954     12313     18619     25008     20126     22919     20582     29879
dram[8]:      19256     17174      1661      1863      1996      2550      5420      2128     12787     12304     16623     16103     22409     20682     28765     24342
dram[9]:      18259     17180      2270      2076      2302      2067      4148      2748     12974     20431     16141     16624     23549     23536     22962     26514
dram[10]:      15672     17375      1787     16613      4337      2130      5463      2308     11197     10710     18161     14391     23589     21155     22321     22951
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174713 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001547
n_activity=6169 dram_eff=0.546
bk0: 92a 2176081i bk1: 68a 2176219i bk2: 76a 2176298i bk3: 76a 2176217i bk4: 68a 2176312i bk5: 76a 2176163i bk6: 76a 2176130i bk7: 68a 2176064i bk8: 120a 2176170i bk9: 128a 2175906i bk10: 136a 2176095i bk11: 140a 2175903i bk12: 132a 2176179i bk13: 136a 2176005i bk14: 140a 2176142i bk15: 132a 2176037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174714 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001539
n_activity=6242 dram_eff=0.5367
bk0: 80a 2176187i bk1: 76a 2176170i bk2: 72a 2176291i bk3: 76a 2176237i bk4: 68a 2176317i bk5: 84a 2176128i bk6: 72a 2176121i bk7: 68a 2176087i bk8: 108a 2176196i bk9: 132a 2175880i bk10: 152a 2175941i bk11: 140a 2175923i bk12: 128a 2176214i bk13: 132a 2176053i bk14: 132a 2176182i bk15: 136a 2175992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00326809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174659 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001584
n_activity=6522 dram_eff=0.5287
bk0: 84a 2176155i bk1: 72a 2176236i bk2: 92a 2176097i bk3: 88a 2176180i bk4: 80a 2176213i bk5: 72a 2176178i bk6: 84a 2176062i bk7: 76a 2176073i bk8: 120a 2176106i bk9: 120a 2175949i bk10: 140a 2176062i bk11: 140a 2175926i bk12: 128a 2176217i bk13: 140a 2175986i bk14: 132a 2176191i bk15: 136a 2176029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174692 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001561
n_activity=6342 dram_eff=0.5358
bk0: 80a 2176150i bk1: 92a 2176073i bk2: 72a 2176301i bk3: 68a 2176301i bk4: 76a 2176250i bk5: 84a 2176149i bk6: 80a 2176166i bk7: 68a 2176110i bk8: 116a 2176166i bk9: 124a 2175921i bk10: 132a 2176153i bk11: 140a 2175938i bk12: 140a 2176116i bk13: 136a 2175997i bk14: 132a 2176151i bk15: 136a 2176043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00290006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174701 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001553
n_activity=6229 dram_eff=0.5426
bk0: 88a 2176097i bk1: 84a 2176081i bk2: 84a 2176215i bk3: 72a 2176247i bk4: 64a 2176343i bk5: 68a 2176255i bk6: 88a 2176000i bk7: 76a 2176060i bk8: 112a 2176113i bk9: 112a 2176034i bk10: 136a 2176101i bk11: 132a 2175981i bk12: 136a 2176145i bk13: 128a 2176077i bk14: 148a 2176021i bk15: 140a 2175949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001577
n_activity=6394 dram_eff=0.5368
bk0: 72a 2176237i bk1: 84a 2176117i bk2: 84a 2176198i bk3: 76a 2176254i bk4: 76a 2176230i bk5: 68a 2176213i bk6: 68a 2176122i bk7: 76a 2176055i bk8: 120a 2176141i bk9: 128a 2175932i bk10: 148a 2175994i bk11: 144a 2175924i bk12: 136a 2176166i bk13: 140a 2175956i bk14: 140a 2176107i bk15: 132a 2176055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174681 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6369 dram_eff=0.5376
bk0: 80a 2176225i bk1: 72a 2176171i bk2: 80a 2176206i bk3: 68a 2176263i bk4: 80a 2176213i bk5: 72a 2176196i bk6: 80a 2176131i bk7: 80a 2176025i bk8: 136a 2176048i bk9: 116a 2176014i bk10: 132a 2176136i bk11: 136a 2175939i bk12: 140a 2176118i bk13: 136a 2176006i bk14: 140a 2176123i bk15: 144a 2175845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6437 dram_eff=0.5319
bk0: 76a 2176212i bk1: 80a 2176195i bk2: 76a 2176267i bk3: 72a 2176238i bk4: 68a 2176329i bk5: 72a 2176186i bk6: 76a 2176074i bk7: 88a 2176029i bk8: 112a 2176179i bk9: 108a 2176060i bk10: 148a 2176038i bk11: 152a 2175806i bk12: 148a 2176038i bk13: 136a 2175988i bk14: 144a 2176068i bk15: 136a 2176008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174758 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001523
n_activity=5769 dram_eff=0.5744
bk0: 68a 2176257i bk1: 76a 2176195i bk2: 92a 2176199i bk3: 92a 2176246i bk4: 76a 2176201i bk5: 64a 2176202i bk6: 68a 2176116i bk7: 80a 2175972i bk8: 108a 2176198i bk9: 112a 2176069i bk10: 132a 2176174i bk11: 136a 2176019i bk12: 132a 2176171i bk13: 144a 2175944i bk14: 136a 2176135i bk15: 124a 2176073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174806 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.00148
n_activity=5499 dram_eff=0.5859
bk0: 72a 2176260i bk1: 72a 2176180i bk2: 72a 2176314i bk3: 76a 2176287i bk4: 72a 2176276i bk5: 72a 2176168i bk6: 76a 2176084i bk7: 64a 2176081i bk8: 112a 2176165i bk9: 116a 2176030i bk10: 132a 2176158i bk11: 132a 2176008i bk12: 132a 2176192i bk13: 132a 2176054i bk14: 128a 2176198i bk15: 140a 2175978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174678 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001569
n_activity=6470 dram_eff=0.5277
bk0: 88a 2176186i bk1: 76a 2176208i bk2: 80a 2176230i bk3: 72a 2176269i bk4: 72a 2176286i bk5: 80a 2176138i bk6: 80a 2176051i bk7: 72a 2176042i bk8: 128a 2176075i bk9: 128a 2175952i bk10: 136a 2176127i bk11: 140a 2175904i bk12: 132a 2176182i bk13: 140a 2175966i bk14: 132a 2176134i bk15: 128a 2176026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97863
	minimum = 6
	maximum = 46
Network latency average = 7.93243
	minimum = 6
	maximum = 39
Slowest packet = 87629
Flit latency average = 7.70643
	minimum = 6
	maximum = 38
Slowest flit = 154042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Accepted packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Injected flit rate average = 0.0745406
	minimum = 0.0415847 (at node 25)
	maximum = 0.130374 (at node 44)
Accepted flit rate average= 0.0745406
	minimum = 0.0564765 (at node 42)
	maximum = 0.104383 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5395 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Network latency average = 9.93945 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.3333 (6 samples)
Flit latency average = 9.73358 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Accepted packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Injected flit rate average = 0.0350071 (6 samples)
	minimum = 0.0196853 (6 samples)
	maximum = 0.0592257 (6 samples)
Accepted flit rate average = 0.0350071 (6 samples)
	minimum = 0.0262756 (6 samples)
	maximum = 0.0462423 (6 samples)
Injected packet size average = 1.50299 (6 samples)
Accepted packet size average = 1.50299 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 59 sec (959 sec)
gpgpu_simulation_rate = 29466 (inst/sec)
gpgpu_simulation_rate = 2625 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 345718
gpu_sim_insn = 4995458
gpu_ipc =      14.4495
gpu_tot_sim_cycle = 3090670
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      10.7595
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 7605796
partiton_reqs_in_parallel_total    = 25787101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.8044
partiton_reqs_in_parallel_util = 7605796
partiton_reqs_in_parallel_util_total    = 25787101
gpu_sim_cycle_parition_util = 345718
gpu_tot_sim_cycle_parition_util    = 1172150
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       4.2520 GB/Sec
L2_BW_total  =       2.0623 GB/Sec
gpu_total_sim_rate=26948

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
844, 844, 843, 844, 843, 844, 1092, 844, 844, 859, 844, 844, 988, 844, 844, 859, 1076, 946, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 639, 639, 639, 639, 639, 639, 888, 639, 639, 861, 639, 809, 639, 639, 639, 639, 1003, 620, 620, 620, 620, 620, 635, 620, 620, 620, 620, 620, 620, 620, 620, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153524	W0_Idle:68921488	W0_Scoreboard:11054605	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1162 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3090669 
mrq_lat_table:4954 	269 	280 	1279 	337 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51023 	11129 	36 	0 	899 	134 	2572 	1207 	15 	38 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	35192 	437 	109 	3 	26562 	51 	0 	0 	0 	899 	134 	2572 	1207 	15 	38 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50390 	9183 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	546 	77 	2 	3 	6 	5 	16 	18 	14 	17 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.583333  3.500000  4.250000  3.416667  2.722222  2.238095  2.727273  3.642857  2.789474  3.388889  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.666667  2.642857  3.083333  3.100000  2.916667  3.700000  2.857143  3.000000  3.923077  2.666667  4.272727  5.000000  7.333333  5.571429  4.818182  5.200000 
dram[2]:  2.086957  3.777778  2.294118  2.933333  3.166667  2.642857  2.714286  3.181818  2.894737  3.294118  3.625000  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.500000  3.700000  2.647059  2.800000  2.916667  2.500000  3.571429  2.736842  4.600000  4.250000  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.687500  3.000000  3.083333  3.333333  3.333333  3.200000  2.928571  3.285714  3.333333  4.500000  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  2.687500  2.625000  2.444444  3.636364  2.600000  3.444444  3.714286  3.222222  3.615385  3.166667  3.388889  3.769231  6.142857  3.285714  4.454545  4.166667 
dram[6]:  3.142857  3.875000  3.083333  3.222222  3.454545  3.100000  2.900000  2.375000  3.105263  3.000000  4.272727  3.250000  3.437500  4.900000  4.900000  4.090909 
dram[7]:  3.250000  3.076923  3.714286  3.200000  2.500000  3.100000  2.600000  3.416667  3.818182  4.888889  3.470588  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.300000  3.000000  3.900000  2.916667  3.500000  2.769231  2.466667  4.181818  3.727273  3.642857  3.437500  4.333333  4.363636  4.727273  5.125000 
dram[9]:  3.222222  3.125000  2.533333  3.083333  2.277778  3.500000  3.090909  3.875000  3.285714  4.000000  3.714286  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.529412  3.625000  3.416667  3.230769  2.937500  2.409091  2.842105  3.111111  4.600000  4.000000  6.250000  5.000000  3.923077  8.200000 
average row locality = 7596/2158 = 3.519926
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15556     15316      1594      3165      1366      2945      1268      4209      6536      9490      9668     12796     20990     20964     15201     16018
dram[1]:      10538     12821      4978      1816      2808      2487      1748      1367      7279      9627     18596     13353     19725     23251     13398     13980
dram[2]:       8785     12161      7129      2117      6428      1520      1520      4063      6101      6573      9742     13739     21794     20249     18991     21808
dram[3]:      13518     10737      2101      1570      5701      2283      1644      1295      7564      9723     11993     11099     21939     22991     19028     14467
dram[4]:       9734     11450      8225      1930      1835      4817      1564      1236      6698      7396     13173     11062     16840     20661     16538     17609
dram[5]:       9667     10444      1686      1400      3588      1649      4717      1887      7101      5892      9769     11376     20315     14605     15925     16696
dram[6]:       9550     13734      8100      9299      6517      7019      6609      5115      5680      6229     11994     12794     18379     19221     16396     18684
dram[7]:      10659     10385      2175      3862      7023      4040      7052      3043      8537      8150     12023     18883     16137     20901     15671     24558
dram[8]:      12601     10427      1540      1573      1508      4897      2984      6238      8824     10676     11133     10273     18486     17109     19677     20119
dram[9]:      11815     13658      1565      1591      1554      1469      2451      1579      8253     15200     13081     11797     17398     16694     17516     20445
dram[10]:      10857      8229      1550     10775      2352      1321      2746      1348      8241      6852     14136     10871     16352     18225     15262     18808
maximum mf latency per bank:
dram[0]:     230680     61484       361     52123       412     84262       502     73682     10608    137639     10680     73384    112927     13337     18334     18365
dram[1]:      18152     61148    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     37226     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496     89547     10607     32067     10648    112938     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497     97549      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     19090      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     56001
dram[6]:      18170     18183     88471    213540     69001     97763     73658    137597     10601     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274    132979     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460     89441     32701    106478     44908     79359     10670     10703    112958     13301    248288     55849
dram[9]:      18177     18204       359       359      6289       418     32618       501     10643    230458    112944     10705     13300     13316    118393    180433
dram[10]:      18175     18207       362    258751     32574       430     75319     15921     44956     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2818449 n_nop=2815546 n_act=207 n_pre=191 n_req=708 n_rd=2396 n_write=109 bw_util=0.001778
n_activity=13473 dram_eff=0.3719
bk0: 136a 2817694i bk1: 112a 2817819i bk2: 116a 2817940i bk3: 116a 2817981i bk4: 132a 2817854i bk5: 144a 2817545i bk6: 156a 2817406i bk7: 108a 2817664i bk8: 172a 2817708i bk9: 172a 2817432i bk10: 200a 2817491i bk11: 188a 2817509i bk12: 168a 2817835i bk13: 156a 2817777i bk14: 168a 2817820i bk15: 152a 2817843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00320034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2818449 n_nop=2815677 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.001716
n_activity=12969 dram_eff=0.3729
bk0: 136a 2817756i bk1: 124a 2817746i bk2: 116a 2817880i bk3: 112a 2817935i bk4: 116a 2817866i bk5: 132a 2817839i bk6: 124a 2817636i bk7: 128a 2817615i bk8: 168a 2817717i bk9: 180a 2817500i bk10: 176a 2817785i bk11: 172a 2817676i bk12: 152a 2817969i bk13: 148a 2817871i bk14: 172a 2817798i bk15: 168a 2817695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00294843
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2818449 n_nop=2815530 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.001788
n_activity=13955 dram_eff=0.361
bk0: 156a 2817503i bk1: 124a 2817867i bk2: 132a 2817724i bk3: 144a 2817726i bk4: 124a 2817855i bk5: 128a 2817731i bk6: 128a 2817663i bk7: 124a 2817691i bk8: 188a 2817540i bk9: 192a 2817412i bk10: 200a 2817550i bk11: 176a 2817560i bk12: 148a 2817990i bk13: 164a 2817758i bk14: 140a 2818066i bk15: 160a 2817826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00286966
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2818449 n_nop=2815527 n_act=206 n_pre=190 n_req=714 n_rd=2416 n_write=110 bw_util=0.001792
n_activity=13938 dram_eff=0.3625
bk0: 152a 2817551i bk1: 128a 2817716i bk2: 128a 2817940i bk3: 120a 2817892i bk4: 148a 2817721i bk5: 132a 2817697i bk6: 128a 2817792i bk7: 140a 2817473i bk8: 172a 2817718i bk9: 176a 2817404i bk10: 164a 2817841i bk11: 180a 2817641i bk12: 164a 2817850i bk13: 160a 2817761i bk14: 148a 2817965i bk15: 176a 2817645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00276358
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc08e4800, atomic=0 1 entries : 0x7f9c3e8571b0 :  mf: uid=1064116, sid27:w08, part=4, addr=0xc08e4860, load , size=32, unknown  status = IN_PARTITION_DRAM (3090669), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2818449 n_nop=2815677 n_act=181 n_pre=165 n_req=682 n_rd=2326 n_write=100 bw_util=0.001722
n_activity=12735 dram_eff=0.381
bk0: 128a 2817689i bk1: 136a 2817727i bk2: 132a 2817892i bk3: 104a 2817971i bk4: 104a 2818004i bk5: 120a 2817896i bk6: 132a 2817641i bk7: 140a 2817511i bk8: 166a 2817640i bk9: 164a 2817648i bk10: 184a 2817648i bk11: 180a 2817574i bk12: 172a 2817808i bk13: 148a 2817839i bk14: 160a 2817842i bk15: 156a 2817755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00296972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2818449 n_nop=2815488 n_act=214 n_pre=198 n_req=719 n_rd=2440 n_write=109 bw_util=0.001809
n_activity=14348 dram_eff=0.3553
bk0: 140a 2817699i bk1: 136a 2817642i bk2: 140a 2817685i bk3: 128a 2817849i bk4: 124a 2817769i bk5: 104a 2817874i bk6: 96a 2817877i bk7: 108a 2817762i bk8: 164a 2817795i bk9: 188a 2817461i bk10: 212a 2817528i bk11: 180a 2817577i bk12: 156a 2817962i bk13: 216a 2817292i bk14: 172a 2817796i bk15: 176a 2817642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00316557
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2818449 n_nop=2815585 n_act=201 n_pre=185 n_req=687 n_rd=2388 n_write=90 bw_util=0.001758
n_activity=13793 dram_eff=0.3593
bk0: 144a 2817714i bk1: 112a 2817909i bk2: 128a 2817870i bk3: 108a 2817951i bk4: 128a 2817862i bk5: 112a 2817886i bk6: 112a 2817853i bk7: 128a 2817580i bk8: 192a 2817546i bk9: 180a 2817439i bk10: 172a 2817781i bk11: 188a 2817451i bk12: 188a 2817647i bk13: 164a 2817693i bk14: 168a 2817832i bk15: 164a 2817616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00288811
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2818449 n_nop=2815671 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.001716
n_activity=12854 dram_eff=0.3762
bk0: 136a 2817814i bk1: 136a 2817730i bk2: 92a 2818107i bk3: 104a 2817918i bk4: 144a 2817672i bk5: 108a 2817833i bk6: 132a 2817574i bk7: 136a 2817685i bk8: 148a 2817847i bk9: 148a 2817731i bk10: 204a 2817533i bk11: 192a 2817430i bk12: 172a 2817767i bk13: 144a 2817877i bk14: 172a 2817762i bk15: 156a 2817782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00284021
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2818449 n_nop=2815714 n_act=183 n_pre=167 n_req=660 n_rd=2300 n_write=85 bw_util=0.001692
n_activity=12687 dram_eff=0.376
bk0: 100a 2817976i bk1: 124a 2817855i bk2: 128a 2817862i bk3: 140a 2817873i bk4: 116a 2817883i bk5: 96a 2817919i bk6: 124a 2817653i bk7: 124a 2817568i bk8: 164a 2817812i bk9: 152a 2817725i bk10: 188a 2817695i bk11: 188a 2817477i bk12: 172a 2817773i bk13: 164a 2817691i bk14: 172a 2817784i bk15: 148a 2817810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00280012
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2818449 n_nop=2815745 n_act=183 n_pre=167 n_req=653 n_rd=2268 n_write=86 bw_util=0.00167
n_activity=12571 dram_eff=0.3745
bk0: 104a 2817938i bk1: 96a 2817962i bk2: 132a 2817836i bk3: 128a 2817855i bk4: 136a 2817703i bk5: 120a 2817848i bk6: 112a 2817748i bk7: 108a 2817732i bk8: 164a 2817718i bk9: 148a 2817739i bk10: 184a 2817712i bk11: 176a 2817627i bk12: 160a 2817900i bk13: 164a 2817728i bk14: 168a 2817820i bk15: 168a 2817673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00247583
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2818449 n_nop=2815522 n_act=203 n_pre=187 n_req=725 n_rd=2416 n_write=121 bw_util=0.0018
n_activity=13753 dram_eff=0.3689
bk0: 116a 2817980i bk1: 132a 2817721i bk2: 148a 2817748i bk3: 104a 2818002i bk4: 128a 2817861i bk5: 132a 2817689i bk6: 140a 2817492i bk7: 160a 2817265i bk8: 188a 2817560i bk9: 192a 2817400i bk10: 164a 2817824i bk11: 176a 2817515i bk12: 164a 2817864i bk13: 156a 2817747i bk14: 172a 2817737i bk15: 144a 2817858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00273306

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12283
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.99004
	minimum = 6
	maximum = 28
Network latency average = 6.98259
	minimum = 6
	maximum = 24
Slowest packet = 103721
Flit latency average = 6.53976
	minimum = 6
	maximum = 24
Slowest flit = 155972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000897208
	minimum = 0.000604541 (at node 2)
	maximum = 0.00115123 (at node 38)
Accepted packet rate average = 0.000897208
	minimum = 0.000604541 (at node 2)
	maximum = 0.00115123 (at node 38)
Injected flit rate average = 0.00134717
	minimum = 0.000630574 (at node 2)
	maximum = 0.00220845 (at node 38)
Accepted flit rate average= 0.00134717
	minimum = 0.00108036 (at node 43)
	maximum = 0.00185123 (at node 4)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8896 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.2857 (7 samples)
Network latency average = 9.51704 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44 (7 samples)
Flit latency average = 9.27732 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0200925 (7 samples)
	minimum = 0.0168792 (7 samples)
	maximum = 0.027102 (7 samples)
Accepted packet rate average = 0.0200925 (7 samples)
	minimum = 0.0168792 (7 samples)
	maximum = 0.027102 (7 samples)
Injected flit rate average = 0.0301986 (7 samples)
	minimum = 0.0169632 (7 samples)
	maximum = 0.0510804 (7 samples)
Accepted flit rate average = 0.0301986 (7 samples)
	minimum = 0.0226763 (7 samples)
	maximum = 0.0399008 (7 samples)
Injected packet size average = 1.50298 (7 samples)
Accepted packet size average = 1.50298 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 34 sec (1234 sec)
gpgpu_simulation_rate = 26948 (inst/sec)
gpgpu_simulation_rate = 2504 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3946
gpu_sim_insn = 4456084
gpu_ipc =    1129.2661
gpu_tot_sim_cycle = 3316766
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      11.3695
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14468
partiton_reqs_in_parallel = 86812
partiton_reqs_in_parallel_total    = 33392897
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.0941
partiton_reqs_in_parallel_util = 86812
partiton_reqs_in_parallel_util_total    = 33392897
gpu_sim_cycle_parition_util = 3946
gpu_tot_sim_cycle_parition_util    = 1517868
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     281.7818 GB/Sec
L2_BW_total  =       2.2569 GB/Sec
gpu_total_sim_rate=30216

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
958, 928, 927, 943, 942, 928, 1191, 928, 928, 943, 943, 943, 1072, 943, 928, 958, 1181, 1051, 895, 880, 895, 895, 880, 880, 880, 880, 880, 895, 880, 880, 880, 880, 744, 744, 744, 744, 759, 744, 993, 744, 744, 981, 744, 914, 759, 744, 759, 759, 1087, 719, 719, 704, 704, 719, 719, 734, 704, 719, 704, 704, 704, 719, 704, 704, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7985
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1969
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1130
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171186	W0_Idle:68936205	W0_Scoreboard:11098511	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1016 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3316765 
mrq_lat_table:4954 	269 	280 	1279 	337 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62646 	11237 	36 	0 	899 	134 	2572 	1207 	15 	38 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	43916 	1017 	327 	265 	28399 	144 	17 	0 	0 	899 	134 	2572 	1207 	15 	38 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57850 	9854 	3854 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	554 	77 	2 	3 	6 	5 	16 	18 	14 	17 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.583333  3.500000  4.250000  3.416667  2.722222  2.238095  2.727273  3.642857  2.789474  3.388889  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.666667  2.642857  3.083333  3.100000  2.916667  3.700000  2.857143  3.000000  3.923077  2.666667  4.272727  5.000000  7.333333  5.571429  4.818182  5.200000 
dram[2]:  2.086957  3.777778  2.294118  2.933333  3.166667  2.642857  2.714286  3.181818  2.894737  3.294118  3.625000  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.500000  3.700000  2.647059  2.800000  2.916667  2.500000  3.571429  2.736842  4.600000  4.250000  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.687500  3.000000  3.083333  3.333333  3.333333  3.200000  2.928571  3.285714  3.333333  4.500000  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  2.687500  2.625000  2.444444  3.636364  2.600000  3.444444  3.714286  3.222222  3.615385  3.166667  3.388889  3.769231  6.142857  3.285714  4.454545  4.166667 
dram[6]:  3.142857  3.875000  3.083333  3.222222  3.454545  3.100000  2.900000  2.375000  3.105263  3.000000  4.272727  3.250000  3.437500  4.900000  4.900000  4.090909 
dram[7]:  3.250000  3.076923  3.714286  3.200000  2.500000  3.100000  2.600000  3.416667  3.818182  4.888889  3.470588  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.300000  3.000000  3.900000  2.916667  3.500000  2.769231  2.466667  4.181818  3.727273  3.642857  3.437500  4.333333  4.363636  4.727273  5.125000 
dram[9]:  3.222222  3.125000  2.533333  3.083333  2.277778  3.500000  3.090909  3.875000  3.285714  4.000000  3.714286  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.529412  3.625000  3.416667  3.230769  2.937500  2.409091  2.842105  3.111111  4.600000  4.000000  6.250000  5.000000  3.923077  8.200000 
average row locality = 7596/2158 = 3.519926
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15597     15381      1646      3232      1631      3127      1518      4576      6766      9727      9862     13032     21220     21248     15423     16283
dram[1]:      10631     12865      5022      1887      3068      2812      2047      1668      7513      9890     18846     13625     20017     23556     13629     14206
dram[2]:       8828     12287      7180      2186      6676      1782      1865      4415      6329      6791      9981     13981     22107     20503     19298     22100
dram[3]:      13561     10788      2177      1600      5938      2509      2036      1593      7830      9956     12236     11352     22185     23242     19310     14681
dram[4]:       9770     11530      8304      1982      2185      5142      1846      1492      6953      7693     13387     11329     17065     20927     16785     17855
dram[5]:       9725     10492      1731      1454      3851      1959      5163      2302      7401      6118      9964     11608     20568     14768     16163     16908
dram[6]:       9625     13821      8180      9369      6811      7352      7009      5419      5895      6485     12255     13031     18569     19436     16663     18947
dram[7]:      10752     10476      2233      3918      7229      4363      7372      3347      8827      8409     12261     19115     16381     21196     15905     24844
dram[8]:      12703     10538      1580      1642      1772      5210      3350      6585      9129     10962     11370     10490     21137     17321     19898     20390
dram[9]:      11919     13721      1623      1660      1804      1740      2799      1949      8513     15469     13312     12059     17649     16927     17732     20640
dram[10]:      10932      8280      1619     10862      2584      1541      2975      1583      8472      7058     14416     11092     16555     18469     15461     19064
maximum mf latency per bank:
dram[0]:     230680     61484       361     52123       412     84262       502     73682     10608    137639     10680     73384    112927     13337     18334     18365
dram[1]:      18152     61148    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     37226     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496     89547     10607     32067     10648    112938     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497     97549      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     19090      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     56001
dram[6]:      18170     18183     88471    213540     69001     97763     73658    137597     10601     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274    132979     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460     89441     32701    106478     44908     79359     10670     10703    112958     13301    248288     55849
dram[9]:      18177     18204       359       359      6289       418     32618       501     10643    230458    112944     10705     13300     13316    118393    180433
dram[10]:      18175     18207       362    258751     32574       430     75319     15921     44956     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825775 n_nop=2822872 n_act=207 n_pre=191 n_req=708 n_rd=2396 n_write=109 bw_util=0.001773
n_activity=13473 dram_eff=0.3719
bk0: 136a 2825020i bk1: 112a 2825145i bk2: 116a 2825266i bk3: 116a 2825307i bk4: 132a 2825180i bk5: 144a 2824871i bk6: 156a 2824732i bk7: 108a 2824990i bk8: 172a 2825034i bk9: 172a 2824758i bk10: 200a 2824817i bk11: 188a 2824835i bk12: 168a 2825161i bk13: 156a 2825103i bk14: 168a 2825146i bk15: 152a 2825169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00319204
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825775 n_nop=2823003 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.001711
n_activity=12969 dram_eff=0.3729
bk0: 136a 2825082i bk1: 124a 2825072i bk2: 116a 2825206i bk3: 112a 2825261i bk4: 116a 2825192i bk5: 132a 2825165i bk6: 124a 2824962i bk7: 128a 2824941i bk8: 168a 2825043i bk9: 180a 2824826i bk10: 176a 2825111i bk11: 172a 2825002i bk12: 152a 2825295i bk13: 148a 2825197i bk14: 172a 2825124i bk15: 168a 2825021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00294079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825775 n_nop=2822856 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.001783
n_activity=13955 dram_eff=0.361
bk0: 156a 2824829i bk1: 124a 2825193i bk2: 132a 2825050i bk3: 144a 2825052i bk4: 124a 2825181i bk5: 128a 2825057i bk6: 128a 2824989i bk7: 124a 2825017i bk8: 188a 2824866i bk9: 192a 2824738i bk10: 200a 2824876i bk11: 176a 2824886i bk12: 148a 2825316i bk13: 164a 2825084i bk14: 140a 2825392i bk15: 160a 2825152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00286222
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825775 n_nop=2822853 n_act=206 n_pre=190 n_req=714 n_rd=2416 n_write=110 bw_util=0.001788
n_activity=13938 dram_eff=0.3625
bk0: 152a 2824877i bk1: 128a 2825042i bk2: 128a 2825266i bk3: 120a 2825218i bk4: 148a 2825047i bk5: 132a 2825023i bk6: 128a 2825118i bk7: 140a 2824799i bk8: 172a 2825044i bk9: 176a 2824730i bk10: 164a 2825167i bk11: 180a 2824967i bk12: 164a 2825176i bk13: 160a 2825087i bk14: 148a 2825291i bk15: 176a 2824971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00275641
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825775 n_nop=2823001 n_act=181 n_pre=165 n_req=682 n_rd=2328 n_write=100 bw_util=0.001718
n_activity=12753 dram_eff=0.3808
bk0: 128a 2825015i bk1: 136a 2825053i bk2: 132a 2825218i bk3: 104a 2825297i bk4: 104a 2825330i bk5: 120a 2825222i bk6: 132a 2824967i bk7: 140a 2824837i bk8: 168a 2824963i bk9: 164a 2824974i bk10: 184a 2824974i bk11: 180a 2824900i bk12: 172a 2825134i bk13: 148a 2825165i bk14: 160a 2825168i bk15: 156a 2825081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00296202
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825775 n_nop=2822814 n_act=214 n_pre=198 n_req=719 n_rd=2440 n_write=109 bw_util=0.001804
n_activity=14348 dram_eff=0.3553
bk0: 140a 2825025i bk1: 136a 2824968i bk2: 140a 2825011i bk3: 128a 2825175i bk4: 124a 2825095i bk5: 104a 2825200i bk6: 96a 2825203i bk7: 108a 2825088i bk8: 164a 2825121i bk9: 188a 2824787i bk10: 212a 2824854i bk11: 180a 2824903i bk12: 156a 2825288i bk13: 216a 2824618i bk14: 172a 2825122i bk15: 176a 2824968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00315736
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825775 n_nop=2822911 n_act=201 n_pre=185 n_req=687 n_rd=2388 n_write=90 bw_util=0.001754
n_activity=13793 dram_eff=0.3593
bk0: 144a 2825040i bk1: 112a 2825235i bk2: 128a 2825196i bk3: 108a 2825277i bk4: 128a 2825188i bk5: 112a 2825212i bk6: 112a 2825179i bk7: 128a 2824906i bk8: 192a 2824872i bk9: 180a 2824765i bk10: 172a 2825107i bk11: 188a 2824777i bk12: 188a 2824973i bk13: 164a 2825019i bk14: 168a 2825158i bk15: 164a 2824942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00288063
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825775 n_nop=2822997 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.001711
n_activity=12854 dram_eff=0.3762
bk0: 136a 2825140i bk1: 136a 2825056i bk2: 92a 2825433i bk3: 104a 2825244i bk4: 144a 2824998i bk5: 108a 2825159i bk6: 132a 2824900i bk7: 136a 2825011i bk8: 148a 2825173i bk9: 148a 2825057i bk10: 204a 2824859i bk11: 192a 2824756i bk12: 172a 2825093i bk13: 144a 2825203i bk14: 172a 2825088i bk15: 156a 2825108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00283285
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825775 n_nop=2823040 n_act=183 n_pre=167 n_req=660 n_rd=2300 n_write=85 bw_util=0.001688
n_activity=12687 dram_eff=0.376
bk0: 100a 2825302i bk1: 124a 2825181i bk2: 128a 2825188i bk3: 140a 2825199i bk4: 116a 2825209i bk5: 96a 2825245i bk6: 124a 2824979i bk7: 124a 2824894i bk8: 164a 2825138i bk9: 152a 2825051i bk10: 188a 2825021i bk11: 188a 2824803i bk12: 172a 2825099i bk13: 164a 2825017i bk14: 172a 2825110i bk15: 148a 2825136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00279286
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825775 n_nop=2823071 n_act=183 n_pre=167 n_req=653 n_rd=2268 n_write=86 bw_util=0.001666
n_activity=12571 dram_eff=0.3745
bk0: 104a 2825264i bk1: 96a 2825288i bk2: 132a 2825162i bk3: 128a 2825181i bk4: 136a 2825029i bk5: 120a 2825174i bk6: 112a 2825074i bk7: 108a 2825058i bk8: 164a 2825044i bk9: 148a 2825065i bk10: 184a 2825038i bk11: 176a 2824953i bk12: 160a 2825226i bk13: 164a 2825054i bk14: 168a 2825146i bk15: 168a 2824999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00246941
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825775 n_nop=2822848 n_act=203 n_pre=187 n_req=725 n_rd=2416 n_write=121 bw_util=0.001796
n_activity=13753 dram_eff=0.3689
bk0: 116a 2825306i bk1: 132a 2825047i bk2: 148a 2825074i bk3: 104a 2825328i bk4: 128a 2825187i bk5: 132a 2825015i bk6: 140a 2824818i bk7: 160a 2824591i bk8: 188a 2824886i bk9: 192a 2824726i bk10: 164a 2825150i bk11: 176a 2824841i bk12: 164a 2825190i bk13: 156a 2825073i bk14: 172a 2825063i bk15: 144a 2825184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00272598

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12283
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.3662
	minimum = 6
	maximum = 351
Network latency average = 9.9061
	minimum = 6
	maximum = 287
Slowest packet = 137191
Flit latency average = 9.72992
	minimum = 6
	maximum = 286
Slowest flit = 206533
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0594728
	minimum = 0.0485425 (at node 10)
	maximum = 0.176172 (at node 44)
Accepted packet rate average = 0.0594728
	minimum = 0.0485425 (at node 10)
	maximum = 0.176172 (at node 44)
Injected flit rate average = 0.0892091
	minimum = 0.0612167 (at node 10)
	maximum = 0.223194 (at node 44)
Accepted flit rate average= 0.0892091
	minimum = 0.0740177 (at node 47)
	maximum = 0.305323 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9492 (8 samples)
	minimum = 6 (8 samples)
	maximum = 94.875 (8 samples)
Network latency average = 9.56568 (8 samples)
	minimum = 6 (8 samples)
	maximum = 74.375 (8 samples)
Flit latency average = 9.3339 (8 samples)
	minimum = 6 (8 samples)
	maximum = 73.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.025015 (8 samples)
	minimum = 0.0208371 (8 samples)
	maximum = 0.0457358 (8 samples)
Accepted packet rate average = 0.025015 (8 samples)
	minimum = 0.0208371 (8 samples)
	maximum = 0.0457358 (8 samples)
Injected flit rate average = 0.0375749 (8 samples)
	minimum = 0.0224949 (8 samples)
	maximum = 0.0725946 (8 samples)
Accepted flit rate average = 0.0375749 (8 samples)
	minimum = 0.029094 (8 samples)
	maximum = 0.0730786 (8 samples)
Injected packet size average = 1.50209 (8 samples)
Accepted packet size average = 1.50209 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 48 sec (1248 sec)
gpgpu_simulation_rate = 30216 (inst/sec)
gpgpu_simulation_rate = 2657 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 395492
gpu_sim_insn = 5111858
gpu_ipc =      12.9253
gpu_tot_sim_cycle = 3939480
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =      10.8700
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14469
partiton_reqs_in_parallel = 8700824
partiton_reqs_in_parallel_total    = 33479709
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.7071
partiton_reqs_in_parallel_util = 8700824
partiton_reqs_in_parallel_util_total    = 33479709
gpu_sim_cycle_parition_util = 395492
gpu_tot_sim_cycle_parition_util    = 1521814
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =      11.7165 GB/Sec
L2_BW_total  =       3.0764 GB/Sec
gpu_total_sim_rate=27205

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1050, 1386, 1019, 1206, 1257, 1020, 1428, 1020, 1138, 1035, 1232, 1035, 1164, 1035, 1191, 1050, 1296, 1166, 1010, 1166, 1010, 1232, 1218, 1164, 995, 995, 1296, 1010, 995, 995, 1140, 995, 1278, 1055, 1160, 859, 1123, 1082, 1108, 859, 859, 1096, 859, 1029, 1019, 859, 874, 874, 1202, 834, 834, 819, 819, 1607, 1031, 849, 819, 834, 819, 819, 819, 834, 990, 1253, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8776
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1130
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196136	W0_Idle:80030155	W0_Scoreboard:21566133	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 821 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3939479 
mrq_lat_table:11853 	305 	337 	3874 	528 	386 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106744 	15679 	36 	0 	901 	154 	2598 	1284 	130 	146 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	85979 	1070 	327 	265 	34822 	144 	17 	0 	0 	901 	154 	2598 	1284 	130 	146 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95160 	10107 	3855 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1144 	81 	6 	13 	15 	8 	30 	29 	23 	20 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.104167  2.230769  2.414634  2.928571  2.357143  2.244444  2.083333  2.268293  2.326087  2.211539  2.480000  2.458333  2.675676  2.789474  2.967742  3.062500 
dram[1]:  2.195122  2.000000  2.200000  2.351351  2.093023  2.263158  2.414634  2.232558  2.477273  2.355556  2.690476  2.967742  3.062500  2.909091  3.281250  3.428571 
dram[2]:  2.000000  2.484848  2.046512  2.268293  2.166667  2.250000  2.212766  2.142857  2.311111  2.265306  2.825000  2.450000  2.882353  2.848485  2.857143  2.968750 
dram[3]:  2.239130  2.285714  2.105263  2.153846  2.148936  2.039216  2.162791  2.121951  2.634146  2.236364  2.682927  2.295455  2.857143  2.800000  2.842105  2.852941 
dram[4]:  2.341463  2.470588  2.085106  2.125000  2.135135  2.350000  2.136364  2.311111  2.621622  2.425000  2.586957  2.413043  3.666667  3.344828  3.029412  3.066667 
dram[5]:  2.044445  2.102041  1.960000  2.617647  2.266667  2.512195  2.311111  2.243243  2.468085  2.214286  2.622222  2.657895  2.714286  2.547619  2.720930  2.864865 
dram[6]:  2.486486  2.250000  2.463415  2.200000  2.473684  2.500000  2.358974  2.072727  2.169811  2.420000  2.560976  2.244898  2.627907  2.848485  2.809524  2.969697 
dram[7]:  2.483871  2.309524  2.285714  2.459460  1.920635  2.216216  2.150000  2.177778  2.472222  2.282609  2.577778  2.466667  2.666667  3.571429  2.891892  2.540540 
dram[8]:  2.181818  2.292683  2.119048  2.342857  1.891304  2.000000  2.170213  2.065217  2.631579  2.230769  2.595238  2.700000  3.031250  2.564103  3.000000  3.322581 
dram[9]:  2.315789  2.111111  2.238095  2.086957  2.060000  2.400000  2.210526  2.687500  2.142857  2.222222  2.589744  3.387097  3.066667  2.861111  2.944444  2.692308 
dram[10]:  2.666667  2.243902  2.135135  2.200000  2.357143  2.282609  2.333333  2.318182  2.255319  2.428571  2.340909  2.434783  3.555556  2.685714  3.033333  2.939394 
average row locality = 17379/7133 = 2.436422
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        26        27        32        34        30        26        28        23        26 
dram[1]:        26        22        24        23        22        21        27        26        28        25        28        20        28        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        29        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        25        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        27        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        28        29        26        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        33        30        30        24        30        25        28        26        26        24        27 
total reads: 4468
bank skew: 34/16 = 2.12
chip skew: 437/370 = 1.18
average mf latency per bank:
dram[0]:       8619      5867      2093      2429      1084      2483      2059      1850      5224      6116      6483      6941     12136      9738      8810      8313
dram[1]:       6783      6405      2595      1371      1604      1559      3210      1487      5679      5320      8405      8206     10288     12556      7338      8097
dram[2]:       5112      5581      5904      2970      3884      1975      3630      5964      4502      5406      6602      7939     10393     12066     11853     11133
dram[3]:       9766      6771      4026      2200      3556      2335      2003      1584      4777      4783      5736      8373     13469     12944      7822      9874
dram[4]:       6290      5978      5057      1948      1210      2279      3752      1064      5319      4947      9055      6517     12194     12058     11057     10629
dram[5]:       5937      5825      1886      2945      2839       921      2475      1260      4024      4448      5668      7571     12005     10849      7866      9347
dram[6]:       5189      6479      4362      6185      3195      2569      2712      3804      4414      3930      7237      9789      9806     10625      8400      9442
dram[7]:       6983      6048      1603      3807      3737      2848      4957      1799      5548      5856      9260     10763      9014     10771      9229     12856
dram[8]:       4987      8046      2608      1428      1772      2726      2650      3077      5472      4567      8353      5947     11830     10314     11021     10076
dram[9]:       6655      5037      3682      2460      1082      1049      2033      1151      4871      7786      8208      5881     11282      9355     10126     12338
dram[10]:       4548      4304      2386      4696      2656       980      1776      1249      4927      6968      6877      6767     11444      9319      9479      9793
maximum mf latency per bank:
dram[0]:     230680     61484     82089     52123       412     84262     92188     73682     83112    137639    100267     91838    112927     64098     50449     50631
dram[1]:      99211     61148    128582     20921     42733     31869     91926     43013     94374     90833    248804    104099     49396    102225     18301     20137
dram[2]:      39016     18175    213550     71479     98251     84671     92196     92131     21284     83049     52125    112938     41959     79960     69875    230279
dram[3]:     257915     50626    102275     57419    193082     57365     53456     31366     83083    171042     21343     91749    157904    208804     32050     74958
dram[4]:      77724     25583    240381     51884       497     97549     92043       526     61198     92141    151099     61486     69872    102199    109386     74940
dram[5]:      50623    115732     52004    102309     84667       441     83217       518     43083     21453     30159    100331     61540     85125     69855     69903
dram[6]:      18170     99192     99252    213540     69001     97763     73658    137597     92218     61152     54146    100334    143804    124249     69764     66251
dram[7]:      82108    115745     20935     82091    132979     73585    219375     32761     83162    100317    137045    248157     49455    102044     66727    257910
dram[8]:      50700     77853     68042     10425     51936     89441     75491    106478     83130     79359    104060     21316    112958     53221    248288     55849
dram[9]:      68081     77767    102324     51987      6289       418     43063       501     61158    230458    112944     10705     69737     38778    118393    180433
dram[10]:      18175     18207     82243    258751     84643       430     75319     15921     44956    100331     85985     91802    102002     13326     31958     74910
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560144 n_nop=3553653 n_act=667 n_pre=651 n_req=1621 n_rd=4736 n_write=437 bw_util=0.002906
n_activity=36756 dram_eff=0.2815
bk0: 296a 3558078i bk1: 252a 3558428i bk2: 288a 3558383i bk3: 244a 3558784i bk4: 280a 3558313i bk5: 288a 3558152i bk6: 288a 3557995i bk7: 268a 3558143i bk8: 320a 3558174i bk9: 332a 3557840i bk10: 360a 3557911i bk11: 352a 3557814i bk12: 292a 3558449i bk13: 312a 3558246i bk14: 276a 3558633i bk15: 288a 3558381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00398945
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560144 n_nop=3553978 n_act=615 n_pre=599 n_req=1541 n_rd=4548 n_write=404 bw_util=0.002782
n_activity=35026 dram_eff=0.2828
bk0: 256a 3558475i bk1: 272a 3558285i bk2: 256a 3558518i bk3: 256a 3558525i bk4: 272a 3558308i bk5: 260a 3558440i bk6: 288a 3558184i bk7: 280a 3558135i bk8: 324a 3558155i bk9: 324a 3558031i bk10: 340a 3558209i bk11: 288a 3558455i bk12: 280a 3558584i bk13: 288a 3558479i bk14: 292a 3558486i bk15: 272a 3558613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00377541
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560144 n_nop=3553814 n_act=644 n_pre=628 n_req=1542 n_rd=4688 n_write=370 bw_util=0.002841
n_activity=35788 dram_eff=0.2827
bk0: 304a 3558132i bk1: 248a 3558590i bk2: 268a 3558394i bk3: 292a 3558392i bk4: 268a 3558388i bk5: 300a 3558218i bk6: 300a 3558026i bk7: 272a 3558155i bk8: 324a 3558146i bk9: 336a 3557875i bk10: 344a 3558186i bk11: 308a 3558218i bk12: 292a 3558518i bk13: 284a 3558474i bk14: 256a 3558855i bk15: 292a 3558539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00358497
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560144 n_nop=3553663 n_act=668 n_pre=652 n_req=1591 n_rd=4760 n_write=401 bw_util=0.002899
n_activity=37072 dram_eff=0.2784
bk0: 304a 3558169i bk1: 244a 3558562i bk2: 256a 3558620i bk3: 264a 3558544i bk4: 300a 3558225i bk5: 308a 3558016i bk6: 276a 3558239i bk7: 252a 3558278i bk8: 316a 3558291i bk9: 372a 3557682i bk10: 328a 3558279i bk11: 316a 3558150i bk12: 300a 3558494i bk13: 320a 3558158i bk14: 308a 3558304i bk15: 296a 3558443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00354368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc09abe00, atomic=0 1 entries : 0x7f9c40fd84b0 :  mf: uid=1477334, sid12:w39, part=4, addr=0xc09abe20, load , size=32, unknown  status = IN_PARTITION_DRAM (3939479), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560144 n_nop=3553931 n_act=614 n_pre=598 n_req=1538 n_rd=4618 n_write=383 bw_util=0.002809
n_activity=34906 dram_eff=0.2865
bk0: 288a 3558357i bk1: 256a 3558577i bk2: 300a 3558249i bk3: 272a 3558443i bk4: 236a 3558625i bk5: 292a 3558353i bk6: 272a 3558179i bk7: 288a 3557928i bk8: 292a 3558404i bk9: 300a 3558200i bk10: 368a 3558025i bk11: 340a 3557948i bk12: 258a 3558786i bk13: 280a 3558525i bk14: 304a 3558431i bk15: 272a 3558540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00359367
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560144 n_nop=3553571 n_act=675 n_pre=659 n_req=1627 n_rd=4816 n_write=423 bw_util=0.002943
n_activity=37133 dram_eff=0.2822
bk0: 268a 3558315i bk1: 296a 3558055i bk2: 292a 3558111i bk3: 264a 3558546i bk4: 304a 3558222i bk5: 276a 3558194i bk6: 300a 3557986i bk7: 256a 3558260i bk8: 352a 3558041i bk9: 292a 3558262i bk10: 360a 3558072i bk11: 316a 3558237i bk12: 280a 3558562i bk13: 316a 3558158i bk14: 336a 3558209i bk15: 308a 3558312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00407175
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560144 n_nop=3553525 n_act=671 n_pre=655 n_req=1639 n_rd=4872 n_write=421 bw_util=0.002973
n_activity=37069 dram_eff=0.2856
bk0: 276a 3558438i bk1: 272a 3558383i bk2: 288a 3558317i bk3: 244a 3558608i bk4: 276a 3558469i bk5: 304a 3558119i bk6: 276a 3558278i bk7: 332a 3557717i bk8: 340a 3557938i bk9: 356a 3557786i bk10: 332a 3558253i bk11: 344a 3557893i bk12: 328a 3558221i bk13: 276a 3558459i bk14: 340a 3558197i bk15: 288a 3558305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00377344
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560144 n_nop=3553818 n_act=643 n_pre=627 n_req=1558 n_rd=4664 n_write=392 bw_util=0.00284
n_activity=35181 dram_eff=0.2874
bk0: 232a 3558722i bk1: 284a 3558287i bk2: 244a 3558678i bk3: 268a 3558476i bk4: 352a 3557655i bk5: 252a 3558402i bk6: 264a 3558250i bk7: 284a 3558144i bk8: 276a 3558541i bk9: 316a 3558016i bk10: 356a 3558090i bk11: 340a 3557956i bk12: 300a 3558409i bk13: 288a 3558509i bk14: 312a 3558403i bk15: 296a 3558410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00361137
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560144 n_nop=3553752 n_act=659 n_pre=643 n_req=1580 n_rd=4680 n_write=410 bw_util=0.002859
n_activity=36157 dram_eff=0.2815
bk0: 292a 3558242i bk1: 284a 3558311i bk2: 268a 3558425i bk3: 248a 3558630i bk4: 268a 3558343i bk5: 284a 3558010i bk6: 296a 3557970i bk7: 288a 3557985i bk8: 304a 3558386i bk9: 348a 3557774i bk10: 324a 3558221i bk11: 316a 3558150i bk12: 284a 3558610i bk13: 292a 3558259i bk14: 292a 3558553i bk15: 292a 3558424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00378103
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560144 n_nop=3553879 n_act=636 n_pre=620 n_req=1559 n_rd=4600 n_write=409 bw_util=0.002814
n_activity=35415 dram_eff=0.2829
bk0: 264a 3558462i bk1: 284a 3558196i bk2: 280a 3558390i bk3: 288a 3558223i bk4: 292a 3558094i bk5: 276a 3558239i bk6: 244a 3558408i bk7: 252a 3558398i bk8: 328a 3558100i bk9: 304a 3558096i bk10: 312a 3558363i bk11: 312a 3558350i bk12: 272a 3558728i bk13: 296a 3558314i bk14: 300a 3558446i bk15: 296a 3558288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00346868
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3560144 n_nop=3553798 n_act=642 n_pre=626 n_req=1583 n_rd=4660 n_write=418 bw_util=0.002853
n_activity=35432 dram_eff=0.2866
bk0: 248a 3558588i bk1: 276a 3558364i bk2: 252a 3558670i bk3: 268a 3558462i bk4: 280a 3558332i bk5: 288a 3558027i bk6: 328a 3557871i bk7: 288a 3558008i bk8: 328a 3558142i bk9: 356a 3557833i bk10: 312a 3558209i bk11: 336a 3557932i bk12: 280a 3558684i bk13: 272a 3558407i bk14: 268a 3558697i bk15: 280a 3558424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00356306

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 559, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12309
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13744
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.89873
	minimum = 6
	maximum = 32
Network latency average = 6.89419
	minimum = 6
	maximum = 31
Slowest packet = 158659
Flit latency average = 6.38995
	minimum = 6
	maximum = 30
Slowest flit = 238338
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00247227
	minimum = 0.00155124 (at node 4)
	maximum = 0.00305317 (at node 11)
Accepted packet rate average = 0.00247227
	minimum = 0.00155124 (at node 4)
	maximum = 0.00305317 (at node 11)
Injected flit rate average = 0.00372534
	minimum = 0.00187741 (at node 4)
	maximum = 0.0054249 (at node 35)
Accepted flit rate average= 0.00372534
	minimum = 0.00281928 (at node 4)
	maximum = 0.00544387 (at node 11)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4991 (9 samples)
	minimum = 6 (9 samples)
	maximum = 87.8889 (9 samples)
Network latency average = 9.26884 (9 samples)
	minimum = 6 (9 samples)
	maximum = 69.5556 (9 samples)
Flit latency average = 9.00679 (9 samples)
	minimum = 6 (9 samples)
	maximum = 68.7778 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0225103 (9 samples)
	minimum = 0.0186943 (9 samples)
	maximum = 0.0409933 (9 samples)
Accepted packet rate average = 0.0225103 (9 samples)
	minimum = 0.0186943 (9 samples)
	maximum = 0.0409933 (9 samples)
Injected flit rate average = 0.0338138 (9 samples)
	minimum = 0.0202041 (9 samples)
	maximum = 0.0651313 (9 samples)
Accepted flit rate average = 0.0338138 (9 samples)
	minimum = 0.0261746 (9 samples)
	maximum = 0.0655636 (9 samples)
Injected packet size average = 1.50215 (9 samples)
Accepted packet size average = 1.50215 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 14 sec (1574 sec)
gpgpu_simulation_rate = 27205 (inst/sec)
gpgpu_simulation_rate = 2502 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7790
gpu_sim_insn = 4498644
gpu_ipc =     577.4896
gpu_tot_sim_cycle = 4169420
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      11.3494
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14508
partiton_reqs_in_parallel = 171380
partiton_reqs_in_parallel_total    = 42180533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.1577
partiton_reqs_in_parallel_util = 171380
partiton_reqs_in_parallel_util_total    = 42180533
gpu_sim_cycle_parition_util = 7790
gpu_tot_sim_cycle_parition_util    = 1917306
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     288.4037 GB/Sec
L2_BW_total  =       3.4456 GB/Sec
gpu_total_sim_rate=29538

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1200, 1506, 1169, 1341, 1377, 1155, 1593, 1155, 1273, 1155, 1367, 1185, 1284, 1185, 1326, 1185, 1416, 1271, 1130, 1301, 1175, 1367, 1323, 1299, 1145, 1115, 1431, 1160, 1115, 1145, 1305, 1130, 1443, 1190, 1310, 994, 1288, 1232, 1243, 1009, 1009, 1261, 994, 1164, 1184, 1009, 1009, 1009, 1301, 933, 963, 933, 903, 1706, 1130, 993, 933, 963, 903, 933, 948, 948, 1074, 1367, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 124946
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118227
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1833
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:383505	W0_Idle:80065705	W0_Scoreboard:21611492	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 723 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4169419 
mrq_lat_table:11853 	305 	337 	3874 	528 	386 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128673 	17362 	122 	5 	901 	154 	2598 	1284 	130 	146 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	90095 	2165 	1932 	5757 	44344 	1878 	82 	69 	4 	901 	154 	2598 	1284 	130 	146 	25 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102384 	11026 	3883 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1160 	81 	6 	13 	15 	8 	30 	29 	23 	20 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.104167  2.230769  2.414634  2.928571  2.357143  2.244444  2.083333  2.268293  2.326087  2.211539  2.480000  2.458333  2.675676  2.789474  2.967742  3.062500 
dram[1]:  2.195122  2.000000  2.200000  2.351351  2.093023  2.263158  2.414634  2.232558  2.477273  2.355556  2.690476  2.967742  3.062500  2.909091  3.281250  3.428571 
dram[2]:  2.000000  2.484848  2.046512  2.268293  2.166667  2.250000  2.212766  2.142857  2.311111  2.265306  2.825000  2.450000  2.882353  2.848485  2.857143  2.968750 
dram[3]:  2.239130  2.285714  2.105263  2.153846  2.148936  2.039216  2.162791  2.121951  2.634146  2.236364  2.682927  2.295455  2.857143  2.800000  2.842105  2.852941 
dram[4]:  2.341463  2.470588  2.085106  2.125000  2.135135  2.350000  2.136364  2.311111  2.621622  2.425000  2.586957  2.413043  3.666667  3.344828  3.029412  3.066667 
dram[5]:  2.044445  2.102041  1.960000  2.617647  2.266667  2.512195  2.311111  2.243243  2.468085  2.214286  2.622222  2.657895  2.714286  2.547619  2.720930  2.864865 
dram[6]:  2.486486  2.250000  2.463415  2.200000  2.473684  2.500000  2.358974  2.072727  2.169811  2.420000  2.560976  2.244898  2.627907  2.848485  2.809524  2.969697 
dram[7]:  2.483871  2.309524  2.285714  2.459460  1.920635  2.216216  2.150000  2.177778  2.472222  2.282609  2.577778  2.466667  2.666667  3.571429  2.891892  2.540540 
dram[8]:  2.181818  2.292683  2.119048  2.342857  1.891304  2.000000  2.170213  2.065217  2.631579  2.230769  2.595238  2.700000  3.031250  2.564103  3.000000  3.322581 
dram[9]:  2.315789  2.111111  2.238095  2.086957  2.060000  2.400000  2.210526  2.687500  2.142857  2.222222  2.589744  3.387097  3.066667  2.861111  2.944444  2.692308 
dram[10]:  2.666667  2.243902  2.135135  2.200000  2.357143  2.282609  2.333333  2.318182  2.255319  2.428571  2.340909  2.434783  3.555556  2.685714  3.033333  2.939394 
average row locality = 17379/7133 = 2.436422
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        26        27        32        34        30        26        28        23        26 
dram[1]:        26        22        24        23        22        21        27        26        28        25        28        20        28        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        29        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        25        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        27        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        28        29        26        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        33        30        30        24        30        25        28        26        26        24        27 
total reads: 4468
bank skew: 34/16 = 2.12
chip skew: 437/370 = 1.18
average mf latency per bank:
dram[0]:       8741      6012      2193      2570      1291      2697      2286      2085      5454      6336      6731      7174     12377      9954      9056      8555
dram[1]:       6911      6564      2726      1503      1811      1765      3437      1707      5915      5590      8635      8501     10543     12812      7549      8315
dram[2]:       5225      5698      6022      3090      4086      2179      3843      6220      4762      5634      6844      8203     10634     12311     12110     11364
dram[3]:       9871      6914      4157      2360      3727      2505      2250      1818      5005      4996      5974      8660     13699     13152      8023     10112
dram[4]:       6418      6092      5159      2072      1450      2489      3958      1283      5583      5216      9291      6772     12451     12279     11261     10867
dram[5]:       6059      5944      1996      3090      3033      1099      2683      1522      4241      4718      5895      7856     12277     11040      8022      9552
dram[6]:       5333      6637      4460      6329      3387      2747      2949      4013      4646      4129      7484     10030     10012     10882      8582      9678
dram[7]:       7168      6198      1775      3930      3901      3070      5221      2031      5855      6100      9483     11008      9252     11005      9468     13111
dram[8]:       5150      8166      2766      1588      1993      2922      2903      3337      5781      4835      8672      6252     20594     10593     11290     10297
dram[9]:       6771      5191      3831      2586      1268      1253      2323      1425      5139      8067      8500      6136     11555      9587     10353     12571
dram[10]:       4737      4480      2556      4860      2862      1175      1963      1463      5185      7214      7169      7009     11658      9566      9745     10029
maximum mf latency per bank:
dram[0]:     230680     61484     82089     52123       683     84262     92188     73682     83112    137639    100267     91838    112927     64098     50449     50631
dram[1]:      99211     61148    128582     20921     42733     31869     91926     43013     94374     90833    248804    104099     49396    102225     18301     20137
dram[2]:      39016     18175    213550     71479     98251     84671     92196     92131     21284     83049     52125    112938     41959     79960     69875    230279
dram[3]:     257915     50626    102275     57419    193082     57365     53456     31366     83083    171042     21343     91749    157904    208804     32050     74958
dram[4]:      77724     25583    240381     51884       497     97549     92043       526     61198     92141    151099     61486     69872    102199    109386     74940
dram[5]:      50623    115732     52004    102309     84667       441     83217       518     43083     21453     30159    100331     61540     85125     69855     69903
dram[6]:      18170     99192     99252    213540     69001     97763     73658    137597     92218     61152     54146    100334    143804    124249     69764     66251
dram[7]:      82108    115745     20935     82091    132979     73585    219375     32761     83162    100317    137045    248157     49455    102044     66727    257910
dram[8]:      50700     77853     68042     10425     51936     89441     75491    106478     83130     79359    104060     21316    112958     53221    248288     55849
dram[9]:      68081     77767    102324     51987      6289       418     43063       501     61158    230458    112944     10705     69737     38778    118393    180433
dram[10]:      18175     18207     82243    258751     84643       430     75319     15921     44956    100331     85985     91802    102002     13326     31958     74910
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3574608 n_nop=3568117 n_act=667 n_pre=651 n_req=1621 n_rd=4736 n_write=437 bw_util=0.002894
n_activity=36756 dram_eff=0.2815
bk0: 296a 3572542i bk1: 252a 3572892i bk2: 288a 3572847i bk3: 244a 3573248i bk4: 280a 3572777i bk5: 288a 3572616i bk6: 288a 3572459i bk7: 268a 3572607i bk8: 320a 3572638i bk9: 332a 3572304i bk10: 360a 3572375i bk11: 352a 3572278i bk12: 292a 3572913i bk13: 312a 3572710i bk14: 276a 3573097i bk15: 288a 3572845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0039733
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3574608 n_nop=3568442 n_act=615 n_pre=599 n_req=1541 n_rd=4548 n_write=404 bw_util=0.002771
n_activity=35026 dram_eff=0.2828
bk0: 256a 3572939i bk1: 272a 3572749i bk2: 256a 3572982i bk3: 256a 3572989i bk4: 272a 3572772i bk5: 260a 3572904i bk6: 288a 3572648i bk7: 280a 3572599i bk8: 324a 3572619i bk9: 324a 3572495i bk10: 340a 3572673i bk11: 288a 3572919i bk12: 280a 3573048i bk13: 288a 3572943i bk14: 292a 3572950i bk15: 272a 3573077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00376013
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3574608 n_nop=3568278 n_act=644 n_pre=628 n_req=1542 n_rd=4688 n_write=370 bw_util=0.00283
n_activity=35788 dram_eff=0.2827
bk0: 304a 3572596i bk1: 248a 3573054i bk2: 268a 3572858i bk3: 292a 3572856i bk4: 268a 3572852i bk5: 300a 3572682i bk6: 300a 3572490i bk7: 272a 3572619i bk8: 324a 3572610i bk9: 336a 3572339i bk10: 344a 3572650i bk11: 308a 3572682i bk12: 292a 3572982i bk13: 284a 3572938i bk14: 256a 3573319i bk15: 292a 3573003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00357046
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3574608 n_nop=3568127 n_act=668 n_pre=652 n_req=1591 n_rd=4760 n_write=401 bw_util=0.002888
n_activity=37072 dram_eff=0.2784
bk0: 304a 3572633i bk1: 244a 3573026i bk2: 256a 3573084i bk3: 264a 3573008i bk4: 300a 3572689i bk5: 308a 3572480i bk6: 276a 3572703i bk7: 252a 3572742i bk8: 316a 3572755i bk9: 372a 3572146i bk10: 328a 3572743i bk11: 316a 3572614i bk12: 300a 3572958i bk13: 320a 3572622i bk14: 308a 3572768i bk15: 296a 3572907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00352934
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3574608 n_nop=3568393 n_act=614 n_pre=598 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002799
n_activity=34924 dram_eff=0.2865
bk0: 288a 3572821i bk1: 256a 3573041i bk2: 300a 3572713i bk3: 272a 3572907i bk4: 236a 3573089i bk5: 292a 3572817i bk6: 272a 3572643i bk7: 288a 3572392i bk8: 292a 3572868i bk9: 300a 3572664i bk10: 368a 3572489i bk11: 340a 3572412i bk12: 260a 3573247i bk13: 280a 3572989i bk14: 304a 3572895i bk15: 272a 3573004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00357913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3574608 n_nop=3568035 n_act=675 n_pre=659 n_req=1627 n_rd=4816 n_write=423 bw_util=0.002931
n_activity=37133 dram_eff=0.2822
bk0: 268a 3572779i bk1: 296a 3572519i bk2: 292a 3572575i bk3: 264a 3573010i bk4: 304a 3572686i bk5: 276a 3572658i bk6: 300a 3572450i bk7: 256a 3572724i bk8: 352a 3572505i bk9: 292a 3572726i bk10: 360a 3572536i bk11: 316a 3572701i bk12: 280a 3573026i bk13: 316a 3572622i bk14: 336a 3572673i bk15: 308a 3572776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00405527
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3574608 n_nop=3567989 n_act=671 n_pre=655 n_req=1639 n_rd=4872 n_write=421 bw_util=0.002961
n_activity=37069 dram_eff=0.2856
bk0: 276a 3572902i bk1: 272a 3572847i bk2: 288a 3572781i bk3: 244a 3573072i bk4: 276a 3572933i bk5: 304a 3572583i bk6: 276a 3572742i bk7: 332a 3572181i bk8: 340a 3572402i bk9: 356a 3572250i bk10: 332a 3572717i bk11: 344a 3572357i bk12: 328a 3572685i bk13: 276a 3572923i bk14: 340a 3572661i bk15: 288a 3572769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00375817
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3574608 n_nop=3568282 n_act=643 n_pre=627 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002829
n_activity=35181 dram_eff=0.2874
bk0: 232a 3573186i bk1: 284a 3572751i bk2: 244a 3573142i bk3: 268a 3572940i bk4: 352a 3572119i bk5: 252a 3572866i bk6: 264a 3572714i bk7: 284a 3572608i bk8: 276a 3573005i bk9: 316a 3572480i bk10: 356a 3572554i bk11: 340a 3572420i bk12: 300a 3572873i bk13: 288a 3572973i bk14: 312a 3572867i bk15: 296a 3572874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00359676
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3574608 n_nop=3568216 n_act=659 n_pre=643 n_req=1580 n_rd=4680 n_write=410 bw_util=0.002848
n_activity=36157 dram_eff=0.2815
bk0: 292a 3572706i bk1: 284a 3572775i bk2: 268a 3572889i bk3: 248a 3573094i bk4: 268a 3572807i bk5: 284a 3572474i bk6: 296a 3572434i bk7: 288a 3572449i bk8: 304a 3572850i bk9: 348a 3572238i bk10: 324a 3572685i bk11: 316a 3572614i bk12: 284a 3573074i bk13: 292a 3572723i bk14: 292a 3573017i bk15: 292a 3572888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00376573
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3574608 n_nop=3568343 n_act=636 n_pre=620 n_req=1559 n_rd=4600 n_write=409 bw_util=0.002803
n_activity=35415 dram_eff=0.2829
bk0: 264a 3572926i bk1: 284a 3572660i bk2: 280a 3572854i bk3: 288a 3572687i bk4: 292a 3572558i bk5: 276a 3572703i bk6: 244a 3572872i bk7: 252a 3572862i bk8: 328a 3572564i bk9: 304a 3572560i bk10: 312a 3572827i bk11: 312a 3572814i bk12: 272a 3573192i bk13: 296a 3572778i bk14: 300a 3572910i bk15: 296a 3572752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00345464
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3574608 n_nop=3568262 n_act=642 n_pre=626 n_req=1583 n_rd=4660 n_write=418 bw_util=0.002841
n_activity=35432 dram_eff=0.2866
bk0: 248a 3573052i bk1: 276a 3572828i bk2: 252a 3573134i bk3: 268a 3572926i bk4: 280a 3572796i bk5: 288a 3572491i bk6: 328a 3572335i bk7: 288a 3572472i bk8: 328a 3572606i bk9: 356a 3572297i bk10: 312a 3572673i bk11: 336a 3572396i bk12: 280a 3573148i bk13: 272a 3572871i bk14: 268a 3573161i bk15: 280a 3572888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00354864

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 559, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12309
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29276
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.622
	minimum = 6
	maximum = 584
Network latency average = 35.6374
	minimum = 6
	maximum = 336
Slowest packet = 258531
Flit latency average = 40.4109
	minimum = 6
	maximum = 335
Slowest flit = 389333
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0608588
	minimum = 0.0477566 (at node 20)
	maximum = 0.307401 (at node 44)
Accepted packet rate average = 0.0608588
	minimum = 0.0477566 (at node 20)
	maximum = 0.307401 (at node 44)
Injected flit rate average = 0.0912883
	minimum = 0.0790808 (at node 20)
	maximum = 0.331215 (at node 44)
Accepted flit rate average= 0.0912883
	minimum = 0.064189 (at node 20)
	maximum = 0.590988 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8114 (10 samples)
	minimum = 6 (10 samples)
	maximum = 137.5 (10 samples)
Network latency average = 11.9057 (10 samples)
	minimum = 6 (10 samples)
	maximum = 96.2 (10 samples)
Flit latency average = 12.1472 (10 samples)
	minimum = 6 (10 samples)
	maximum = 95.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0263451 (10 samples)
	minimum = 0.0216005 (10 samples)
	maximum = 0.067634 (10 samples)
Accepted packet rate average = 0.0263451 (10 samples)
	minimum = 0.0216005 (10 samples)
	maximum = 0.067634 (10 samples)
Injected flit rate average = 0.0395613 (10 samples)
	minimum = 0.0260918 (10 samples)
	maximum = 0.0917396 (10 samples)
Accepted flit rate average = 0.0395613 (10 samples)
	minimum = 0.029976 (10 samples)
	maximum = 0.118106 (10 samples)
Injected packet size average = 1.50165 (10 samples)
Accepted packet size average = 1.50165 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 42 sec (1602 sec)
gpgpu_simulation_rate = 29538 (inst/sec)
gpgpu_simulation_rate = 2602 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 610184
gpu_sim_insn = 5750033
gpu_ipc =       9.4234
gpu_tot_sim_cycle = 5006826
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =      10.5997
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 200
gpu_stall_icnt2sh    = 14801
partiton_reqs_in_parallel = 13424047
partiton_reqs_in_parallel_total    = 42351913
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.1400
partiton_reqs_in_parallel_util = 13424047
partiton_reqs_in_parallel_util_total    = 42351913
gpu_sim_cycle_parition_util = 610184
gpu_tot_sim_cycle_parition_util    = 1925096
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      33.9728 GB/Sec
L2_BW_total  =       7.0096 GB/Sec
gpu_total_sim_rate=23927

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1787, 1792, 1808, 1900, 2367, 1781, 2065, 1270, 1875, 1650, 2383, 1667, 2134, 1823, 1664, 1693, 1739, 2039, 1933, 1989, 1487, 2083, 2222, 1559, 1576, 1816, 2111, 1705, 1728, 1682, 2037, 1478, 1862, 1665, 1781, 1348, 1629, 1468, 1718, 1755, 1702, 2232, 1580, 1505, 1840, 1705, 1323, 1286, 2010, 1560, 1319, 1340, 1434, 2073, 1708, 1411, 1627, 1549, 1726, 1444, 1040, 1563, 1430, 1619, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 155033
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 148312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1835
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:415408	W0_Idle:89528695	W0_Scoreboard:45291649	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 304 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 881 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 5006788 
mrq_lat_table:24653 	556 	633 	7749 	1924 	817 	268 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337467 	24351 	135 	6 	913 	255 	2813 	1730 	914 	1362 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	292112 	8028 	2169 	5757 	52017 	1883 	82 	69 	5 	913 	255 	2813 	1730 	914 	1362 	158 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	253286 	18029 	4171 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	60511 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2185 	82 	10 	21 	26 	29 	49 	54 	44 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    109023    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.134831  2.247191  2.264368  2.481482  2.310345  2.120000  2.106383  2.322222  2.144330  2.106796  2.177083  2.165138  2.418605  2.505882  2.512500  2.612500 
dram[1]:  2.144330  2.226804  2.220930  2.287356  2.272727  2.370786  2.289157  2.271739  2.122642  2.245098  2.307692  2.617284  2.460526  2.438202  2.849315  2.602564 
dram[2]:  2.142857  2.379310  2.129412  2.113402  2.306818  2.244898  2.175258  2.352273  2.221053  2.153153  2.359550  2.215686  2.385542  2.708861  2.452381  2.469136 
dram[3]:  2.280000  2.232558  2.270833  2.084211  2.242424  2.087912  2.282609  2.100000  2.203883  2.200000  2.313131  2.315789  2.584416  2.552632  2.567568  2.617284 
dram[4]:  2.385542  2.250000  2.086021  2.120879  2.208791  2.212766  2.104167  2.317647  2.305882  2.295455  2.219780  2.333333  2.753247  2.506173  2.597561  2.581395 
dram[5]:  2.131868  2.264368  2.051546  2.488095  2.311828  2.457831  2.294118  2.222222  2.194175  2.210000  2.422222  2.326087  2.488372  2.563218  2.716216  2.586207 
dram[6]:  2.329787  2.101852  2.325843  2.166667  2.206897  2.320988  2.350515  2.204082  2.062500  2.200000  2.416667  2.201923  2.321839  2.621951  2.352273  2.542169 
dram[7]:  2.265060  2.235955  2.206897  2.356322  2.009434  2.409091  2.284091  2.280899  2.260417  2.237624  2.329670  2.136364  2.321839  2.588889  2.547619  2.349398 
dram[8]:  2.224719  2.369048  2.204082  2.325301  2.147059  2.147368  2.236559  2.099010  2.423913  2.084906  2.174757  2.395349  2.340425  2.322581  2.475610  2.594594 
dram[9]:  2.358025  2.072917  2.215909  2.121951  2.150000  2.296703  2.413793  2.445783  1.990385  2.078431  2.376344  2.653846  2.516484  2.439560  2.426966  2.581395 
dram[10]:  2.430380  2.065217  2.341772  2.161290  2.329545  2.197675  2.212766  2.393258  2.009174  2.214286  2.268817  2.206186  2.771429  2.422222  2.587500  2.569620 
average row locality = 36631/15901 = 2.303692
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       149       145       149       149       154       147       154       153       156       155       169       155       157       146       155 
dram[1]:       154       164       143       149       150       160       139       155       161       165       156       156       137       156       156       148 
dram[2]:       161       157       139       155       152       166       158       157       152       173       156       167       145       159       155       152 
dram[3]:       173       142       166       149       169       141       160       138       165       164       170       160       148       144       140       158 
dram[4]:       150       129       148       150       145       158       153       146       143       148       150       154       159       149       159       167 
dram[5]:       148       152       149       159       162       151       143       153       168       160       161       153       156       166       151       169 
dram[6]:       170       170       157       158       139       138       171       164       166       167       171       166       151       159       151       157 
dram[7]:       142       148       142       155       160       158       152       155       162       167       158       169       151       169       159       146 
dram[8]:       151       154       165       145       167       154       155       159       167       161       161       150       159       157       152       142 
dram[9]:       147       150       148       131       161       160       157       152       147       155       162       153       165       163       161       161 
dram[10]:       146       144       140       152       149       139       158       161       162       160       154       157       145       157       154       149 
total reads: 27231
bank skew: 173/129 = 1.34
chip skew: 2555/2408 = 1.06
number of total write accesses:
dram[0]:        48        51        52        52        52        58        51        55        55        61        54        67        53        56        55        54 
dram[1]:        54        52        48        50        50        51        51        54        64        64        54        56        50        61        52        55 
dram[2]:        49        50        42        50        51        54        53        50        59        66        54        59        53        55        51        48 
dram[3]:        55        50        52        49        53        49        50        51        62        56        59        60        51        50        50        54 
dram[4]:        48        42        46        43        56        50        49        51        53        54        52        56        53        54        54        55 
dram[5]:        46        45        50        50        53        53        52        47        58        61        57        61        58        57        50        56 
dram[6]:        49        57        50        50        53        50        57        52        65        64        61        63        51        56        56        54 
dram[7]:        46        51        50        50        53        54        49        48        55        59        54        66        51        64        55        49 
dram[8]:        47        45        51        48        52        50        53        53        56        60        63        56        61        59        51        50 
dram[9]:        44        49        47        43        54        49        53        51        60        57        59        54        64        59        55        61 
dram[10]:        46        46        45        49        56        50        50        52        57        57        57        57        49        61        53        54 
total reads: 9400
bank skew: 67/42 = 1.60
chip skew: 888/816 = 1.09
average mf latency per bank:
dram[0]:       8101      8946      4032      4364      4959      8353      8286      7520      8686      7736     10736      8742     12212      8682     12216     12492
dram[1]:       7639      9169      7546      5072      6255      6872      4389      8382      9646      8884     10932      9183     10063     11386     10177      9933
dram[2]:       9550      7694      7544      5938      7052      8080     10096      9317      8835      8274     10375     11099      9903     11346     11828     11449
dram[3]:      11587      5382      5808      4772      9762      7652      6344      7336      8193      8142      6199      9892     10437     12639      8569     10683
dram[4]:       8803      7273      6264      7189      5831      7287      8801      9024      9134      7230     10800     10051     13107     10595     15539     14000
dram[5]:       8900     11634      6296      5214      6848      8079      6219      6282      8056      7015      8498      7562     11022     11063      9938     13787
dram[6]:       8925      6879      6095      7226      3968      5912      8030      7541      6046      9284      8415      9499     10345     10446     11959     14235
dram[7]:      10790      7965      4610      6416      7973      5446      8289      9807      5326      9543      9947     11656     10354      9439     11544     14838
dram[8]:       6667      8640      5850      5153      8157      8028      8263      9495     10091      5542      9634     10107     16989     11950     13587     13654
dram[9]:      10700      6999      4853      4805      8520      7008      7745      9951      7331      9528      8100     11424     10980     11682     11736     12990
dram[10]:       9570      7240      6293      5414      6127      7875     10469      8896      6911     10654      7145      9231     12740     10952     12040     13861
maximum mf latency per bank:
dram[0]:     230680    123689     82089     69633    135087    135017    124938    121721    103196    137639    153712    153722    153762    138093    145472    145517
dram[1]:      99211    123593    128582     82788    135052    121619     99737    113543    113155    113161    248804    153703    156333    153695    111864    145456
dram[2]:     123655    123644    213550    130386    135070    134993    124958    113488    113117    113172    153752    153745    138260    138163    114707    230279
dram[3]:     257915     66581    102275    130474    193082    130422     99821    113531    103196    171042    153750    134164    157904    208804    123643    145469
dram[4]:      83240     83605    240381    130409    130382    135054    124935    125028     99584    108298    151099    153705    138201    145417    145490    145467
dram[5]:     123546    123471    130410    102309    134996    135064    124911    124924    108169    113127    153727    134158    153722    153683    123469    123455
dram[6]:     123573    123583     99252    213540    109334    135129    125009    137597    103260    113227    153710    153714    143804    124249    145469    145451
dram[7]:     123641    123655     76374    130391    135026    130343    219375    113582    113073    113133    153739    248157    156305    153737    145491    257910
dram[8]:     123648    123626    130401     82728    135157    135090    108062    125044    113195     79359    153729    153748    156312    153770    248288    145520
dram[9]:     123641     83618    102324    130384    135051    135116    125045    121587    113201    230458    112944    153753    138211    153730    123701    180433
dram[10]:      83610    123508    130420    258751    135034    135057    113553    124983    108065    113057    104113    153724    153689    153706    145513    145467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707629 n_nop=4693832 n_act=1454 n_pre=1438 n_req=3309 n_rd=9740 n_write=1165 bw_util=0.004633
n_activity=69144 dram_eff=0.3154
bk0: 568a 4703420i bk1: 596a 4703252i bk2: 580a 4703257i bk3: 596a 4703419i bk4: 596a 4703304i bk5: 616a 4702543i bk6: 588a 4703270i bk7: 616a 4703076i bk8: 612a 4703004i bk9: 624a 4702764i bk10: 620a 4703087i bk11: 676a 4701941i bk12: 620a 4702984i bk13: 628a 4703066i bk14: 584a 4703574i bk15: 620a 4703490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00627089
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707629 n_nop=4693841 n_act=1415 n_pre=1399 n_req=3315 n_rd=9796 n_write=1178 bw_util=0.004662
n_activity=68487 dram_eff=0.3205
bk0: 616a 4702901i bk1: 656a 4702756i bk2: 572a 4703319i bk3: 596a 4702761i bk4: 600a 4703222i bk5: 640a 4702778i bk6: 556a 4703329i bk7: 620a 4702651i bk8: 644a 4702549i bk9: 660a 4702112i bk10: 624a 4702672i bk11: 624a 4702532i bk12: 548a 4703672i bk13: 624a 4702989i bk14: 624a 4703346i bk15: 592a 4703108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00688584
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707629 n_nop=4693594 n_act=1462 n_pre=1446 n_req=3348 n_rd=10016 n_write=1111 bw_util=0.004727
n_activity=70284 dram_eff=0.3166
bk0: 644a 4703072i bk1: 628a 4703145i bk2: 556a 4703552i bk3: 620a 4703072i bk4: 608a 4703419i bk5: 664a 4702750i bk6: 632a 4702757i bk7: 628a 4702913i bk8: 608a 4702836i bk9: 692a 4702075i bk10: 624a 4702969i bk11: 668a 4702142i bk12: 580a 4703511i bk13: 636a 4703349i bk14: 620a 4703477i bk15: 608a 4703409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00638835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707629 n_nop=4693680 n_act=1454 n_pre=1438 n_req=3338 n_rd=9948 n_write=1109 bw_util=0.004697
n_activity=70934 dram_eff=0.3118
bk0: 692a 4702553i bk1: 568a 4703264i bk2: 664a 4702911i bk3: 596a 4703205i bk4: 676a 4702696i bk5: 564a 4703442i bk6: 640a 4702999i bk7: 552a 4703299i bk8: 660a 4702678i bk9: 656a 4702258i bk10: 680a 4702505i bk11: 640a 4702721i bk12: 592a 4703541i bk13: 576a 4703479i bk14: 560a 4703381i bk15: 632a 4703169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00643636
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707629 n_nop=4694224 n_act=1389 n_pre=1373 n_req=3224 n_rd=9632 n_write=1011 bw_util=0.004522
n_activity=67868 dram_eff=0.3136
bk0: 600a 4703580i bk1: 516a 4704016i bk2: 592a 4703327i bk3: 600a 4703478i bk4: 580a 4703449i bk5: 632a 4703048i bk6: 612a 4703054i bk7: 584a 4703260i bk8: 572a 4703474i bk9: 592a 4703214i bk10: 600a 4703571i bk11: 616a 4703008i bk12: 636a 4703520i bk13: 596a 4703412i bk14: 636a 4703490i bk15: 668a 4702910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00578019
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707629 n_nop=4693662 n_act=1429 n_pre=1413 n_req=3355 n_rd=10004 n_write=1121 bw_util=0.004726
n_activity=69519 dram_eff=0.3201
bk0: 592a 4703357i bk1: 608a 4703175i bk2: 596a 4702977i bk3: 636a 4703046i bk4: 648a 4702544i bk5: 604a 4702871i bk6: 572a 4703339i bk7: 612a 4702867i bk8: 672a 4702631i bk9: 640a 4702302i bk10: 644a 4703150i bk11: 612a 4702420i bk12: 624a 4703307i bk13: 664a 4702913i bk14: 604a 4703659i bk15: 676a 4702958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00782581
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707629 n_nop=4693211 n_act=1507 n_pre=1491 n_req=3443 n_rd=10220 n_write=1200 bw_util=0.004852
n_activity=71506 dram_eff=0.3194
bk0: 680a 4702811i bk1: 680a 4701834i bk2: 628a 4702876i bk3: 632a 4702449i bk4: 556a 4703527i bk5: 552a 4703489i bk6: 684a 4702762i bk7: 656a 4702692i bk8: 664a 4701981i bk9: 668a 4701631i bk10: 684a 4702419i bk11: 664a 4702282i bk12: 604a 4703563i bk13: 636a 4703168i bk14: 604a 4703181i bk15: 628a 4703015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00725482
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707629 n_nop=4693628 n_act=1459 n_pre=1443 n_req=3347 n_rd=9972 n_write=1127 bw_util=0.004715
n_activity=69360 dram_eff=0.32
bk0: 568a 4703531i bk1: 592a 4702800i bk2: 568a 4702931i bk3: 620a 4702841i bk4: 640a 4702534i bk5: 632a 4702548i bk6: 608a 4702994i bk7: 620a 4702887i bk8: 648a 4702495i bk9: 668a 4702560i bk10: 632a 4703023i bk11: 676a 4701340i bk12: 604a 4703116i bk13: 676a 4702094i bk14: 636a 4702901i bk15: 584a 4703313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00772087
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707629 n_nop=4693577 n_act=1475 n_pre=1459 n_req=3354 n_rd=9996 n_write=1122 bw_util=0.004723
n_activity=70157 dram_eff=0.3169
bk0: 604a 4702987i bk1: 616a 4703251i bk2: 660a 4702710i bk3: 580a 4702983i bk4: 668a 4702895i bk5: 616a 4702885i bk6: 620a 4703114i bk7: 636a 4702645i bk8: 668a 4703052i bk9: 644a 4702229i bk10: 644a 4702856i bk11: 600a 4702681i bk12: 636a 4702431i bk13: 628a 4702723i bk14: 608a 4703447i bk15: 568a 4703183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00681235
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707629 n_nop=4693740 n_act=1442 n_pre=1426 n_req=3332 n_rd=9892 n_write=1129 bw_util=0.004682
n_activity=68195 dram_eff=0.3232
bk0: 588a 4703567i bk1: 600a 4702805i bk2: 592a 4702751i bk3: 524a 4703604i bk4: 644a 4702847i bk5: 640a 4702938i bk6: 628a 4703063i bk7: 608a 4703044i bk8: 588a 4702783i bk9: 620a 4702532i bk10: 648a 4702655i bk11: 612a 4702682i bk12: 660a 4702782i bk13: 652a 4702273i bk14: 644a 4703118i bk15: 644a 4702695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00645166
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4707629 n_nop=4694038 n_act=1416 n_pre=1400 n_req=3266 n_rd=9708 n_write=1067 bw_util=0.004578
n_activity=67979 dram_eff=0.317
bk0: 584a 4703721i bk1: 576a 4703340i bk2: 560a 4703920i bk3: 608a 4702918i bk4: 596a 4703484i bk5: 556a 4703455i bk6: 632a 4703221i bk7: 644a 4703003i bk8: 648a 4702655i bk9: 640a 4702905i bk10: 616a 4702941i bk11: 628a 4702560i bk12: 580a 4703819i bk13: 628a 4702894i bk14: 616a 4703696i bk15: 596a 4703390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00579506

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1192, Miss_rate = 0.073, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1243, Miss_rate = 0.075, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1196, Miss_rate = 0.073, Pending_hits = 573, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1253, Miss_rate = 0.076, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1218, Miss_rate = 0.074, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1286, Miss_rate = 0.076, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1291, Miss_rate = 0.076, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1196, Miss_rate = 0.073, Pending_hits = 573, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1207, Miss_rate = 0.074, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1201, Miss_rate = 0.073, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1238, Miss_rate = 0.074, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1263, Miss_rate = 0.074, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1276, Miss_rate = 0.076, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1279, Miss_rate = 0.076, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1226, Miss_rate = 0.074, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1267, Miss_rate = 0.076, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1277, Miss_rate = 0.058, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1222, Miss_rate = 0.075, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1248, Miss_rate = 0.075, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1225, Miss_rate = 0.076, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1208, Miss_rate = 0.074, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1219, Miss_rate = 0.073, Pending_hits = 577, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27231
L2_total_cache_miss_rate = 0.0735
L2_total_cache_pending_hits = 12746
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12558
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.69316
	minimum = 6
	maximum = 53
Network latency average = 7.64229
	minimum = 6
	maximum = 51
Slowest packet = 406440
Flit latency average = 7.11301
	minimum = 6
	maximum = 50
Slowest flit = 615522
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00716847
	minimum = 0.00522958 (at node 5)
	maximum = 0.00855153 (at node 34)
Accepted packet rate average = 0.00716847
	minimum = 0.00522958 (at node 5)
	maximum = 0.00855153 (at node 34)
Injected flit rate average = 0.0111336
	minimum = 0.00666357 (at node 5)
	maximum = 0.0159149 (at node 34)
Accepted flit rate average= 0.0111336
	minimum = 0.00964547 (at node 5)
	maximum = 0.0135058 (at node 20)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0734 (11 samples)
	minimum = 6 (11 samples)
	maximum = 129.818 (11 samples)
Network latency average = 11.5181 (11 samples)
	minimum = 6 (11 samples)
	maximum = 92.0909 (11 samples)
Flit latency average = 11.6895 (11 samples)
	minimum = 6 (11 samples)
	maximum = 91.2727 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0246018 (11 samples)
	minimum = 0.0201122 (11 samples)
	maximum = 0.0622629 (11 samples)
Accepted packet rate average = 0.0246018 (11 samples)
	minimum = 0.0201122 (11 samples)
	maximum = 0.0622629 (11 samples)
Injected flit rate average = 0.0369769 (11 samples)
	minimum = 0.0243256 (11 samples)
	maximum = 0.0848465 (11 samples)
Accepted flit rate average = 0.0369769 (11 samples)
	minimum = 0.0281278 (11 samples)
	maximum = 0.108597 (11 samples)
Injected packet size average = 1.50302 (11 samples)
Accepted packet size average = 1.50302 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 58 sec (2218 sec)
gpgpu_simulation_rate = 23927 (inst/sec)
gpgpu_simulation_rate = 2257 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14688
gpu_sim_insn = 4715414
gpu_ipc =     321.0385
gpu_tot_sim_cycle = 5243664
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =      11.0202
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 340
gpu_stall_icnt2sh    = 14997
partiton_reqs_in_parallel = 322996
partiton_reqs_in_parallel_total    = 55775960
partiton_level_parallism =      21.9905
partiton_level_parallism_total  =      10.6984
partiton_reqs_in_parallel_util = 322996
partiton_reqs_in_parallel_util_total    = 55775960
gpu_sim_cycle_parition_util = 14688
gpu_tot_sim_cycle_parition_util    = 2535280
partiton_level_parallism_util =      21.9905
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     256.4421 GB/Sec
L2_BW_total  =       7.4113 GB/Sec
gpu_total_sim_rate=25400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1967, 1972, 1973, 2065, 2547, 1961, 2245, 1450, 2055, 1815, 2563, 1832, 2314, 2003, 1844, 1873, 1904, 2219, 2113, 2169, 1667, 2263, 2402, 1739, 1741, 1996, 2291, 1885, 1908, 1862, 2217, 1658, 2027, 1845, 1961, 1528, 1809, 1648, 1898, 1935, 1867, 2412, 1760, 1670, 2020, 1885, 1503, 1466, 2154, 1704, 1463, 1469, 1578, 2202, 1852, 1555, 1771, 1678, 1870, 1588, 1184, 1707, 1574, 1763, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 450017
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 442965
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2166
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:909049	W0_Idle:89604986	W0_Scoreboard:45349066	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 304 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 816 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 5243663 
mrq_lat_table:25292 	566 	684 	7957 	2054 	950 	412 	73 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	372612 	28857 	198 	31 	913 	255 	2813 	1730 	914 	1362 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	295641 	9536 	3739 	13556 	73176 	5731 	347 	115 	20 	913 	255 	2813 	1730 	914 	1362 	158 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	260473 	18985 	4199 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	92079 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2214 	83 	10 	21 	26 	29 	49 	54 	44 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        18        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        85        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        21        16        22        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    109023    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.134831  2.255556  2.264368  2.481482  2.310345  2.120000  2.106383  2.322222  2.268041  2.219048  2.319588  2.327273  2.448276  2.639535  2.518518  2.617284 
dram[1]:  2.175258  2.226804  2.220930  2.287356  2.272727  2.370786  2.289157  2.268817  2.324074  2.456311  2.489130  2.829268  2.454545  2.521739  2.864865  2.645570 
dram[2]:  2.142857  2.348315  2.116279  2.113402  2.306818  2.244898  2.175258  2.352273  2.406250  2.387387  2.489130  2.371428  2.518072  2.837500  2.482353  2.469136 
dram[3]:  2.280000  2.232558  2.270833  2.084211  2.242424  2.087912  2.282609  2.087912  2.480769  2.297030  2.539216  2.552083  2.688312  2.649351  2.573333  2.641975 
dram[4]:  2.369048  2.250000  2.086021  2.120879  2.195652  2.212766  2.104167  2.302325  2.471264  2.465909  2.358696  2.516484  2.871795  2.621951  2.590361  2.651163 
dram[5]:  2.131868  2.264368  2.051546  2.453488  2.297872  2.440476  2.279070  2.222222  2.390476  2.316832  2.633333  2.623656  2.662791  2.704545  2.720000  2.590909 
dram[6]:  2.336842  2.101852  2.311111  2.154639  2.206897  2.320988  2.350515  2.204082  2.230088  2.367924  2.626263  2.428571  2.363636  2.741176  2.333333  2.541177 
dram[7]:  2.265060  2.235955  2.206897  2.356322  2.009434  2.409091  2.284091  2.266667  2.381443  2.405941  2.456522  2.360360  2.375000  2.717391  2.541177  2.357143 
dram[8]:  2.224719  2.352941  2.204082  2.325301  2.147059  2.147368  2.236559  2.099010  2.580645  2.224299  2.432692  2.597701  3.330000  2.395833  2.506024  2.594594 
dram[9]:  2.358025  2.061856  2.202247  2.121951  2.150000  2.296703  2.382022  2.445783  2.171429  2.233010  2.489583  2.772152  2.595745  2.489362  2.455555  2.586207 
dram[10]:  2.412500  2.065217  2.362500  2.161290  2.314607  2.197675  2.200000  2.393258  2.171171  2.397959  2.463158  2.397959  2.830986  2.533333  2.592592  2.555556 
average row locality = 37990/16037 = 2.368897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       150       145       149       149       154       147       154       157       161       160       178       157       162       147       156 
dram[1]:       155       164       143       149       150       160       139       155       170       173       163       164       138       161       157       150 
dram[2]:       161       157       139       155       152       166       158       157       159       182       163       176       149       164       157       152 
dram[3]:       173       142       166       149       169       141       160       138       175       168       181       169       151       148       141       159 
dram[4]:       150       129       148       150       145       158       153       146       149       153       155       162       163       153       160       169 
dram[5]:       148       152       149       159       162       151       143       153       176       165       168       164       161       171       152       170 
dram[6]:       171       170       157       158       139       138       171       164       173       174       181       176       153       165       152       159 
dram[7]:       142       148       142       155       160       158       152       155       167       173       163       179       154       175       160       147 
dram[8]:       151       154       165       145       167       154       155       159       173       167       172       157       167       162       154       142 
dram[9]:       147       150       148       131       161       160       157       152       154       161       168       158       170       167       163       162 
dram[10]:       146       144       141       152       149       139       158       161       169       166       161       164       148       161       155       150 
total reads: 27671
bank skew: 182/129 = 1.41
chip skew: 2601/2443 = 1.06
number of total write accesses:
dram[0]:        48        53        52        52        52        58        51        55        63        72        65        78        56        65        57        56 
dram[1]:        56        52        48        50        50        51        51        56        81        80        66        68        51        71        55        59 
dram[2]:        49        52        43        50        51        54        53        50        72        83        66        73        60        63        54        48 
dram[3]:        55        50        52        49        53        49        50        52        83        64        78        76        56        56        52        55 
dram[4]:        49        42        46        43        57        50        49        52        66        64        62        67        61        62        55        59 
dram[5]:        46        45        50        52        54        54        53        47        75        69        69        80        68        67        52        58 
dram[6]:        51        57        51        51        53        50        57        52        79        77        79        79        55        68        58        57 
dram[7]:        46        51        50        50        53        54        49        49        64        70        63        83        55        75        56        51 
dram[8]:        47        46        51        48        52        50        53        53        67        71        81        69       166        68        54        50 
dram[9]:        44        50        48        43        54        49        55        51        74        69        71        61        74        67        58        63 
dram[10]:        47        46        48        49        57        50        51        52        72        69        73        71        53        67        55        57 
total reads: 10319
bank skew: 166/42 = 3.95
chip skew: 1026/884 = 1.16
average mf latency per bank:
dram[0]:       8240      8948      4150      4479      5117      8504      8467      7693      8414      7393     10184      8248     12097      8315     12226     12508
dram[1]:       7657      9290      7680      5203      6425      7024      4575      8473      8828      8228     10230      8594     10150     10810     10173      9838
dram[2]:       9679      7749      7639      6052      7206      8224     10263      9491      8271      7638      9715     10262      9565     10864     11723     11628
dram[3]:      11708      5535      5922      4894      9906      7815      6508      7490      7394      7916      5664      9077     10215     12203      8628     10750
dram[4]:       8896      7426      6385      7317      5961      7443      8977      9155      8536      6937     10272      9418     12574     10182     15569     13794
dram[5]:       9039     11767      6416      5281      6964      8193      6368      6465      7438      6821      8015      6828     10462     10524      9969     13771
dram[6]:       8921      6993      6191      7332      4133      6083      8193      7710      5720      8733      7698      8724     10220      9803     11968     14083
dram[7]:      10935      8107      4748      6536      8130      5596      8480      9945      5211      9070      9561     10649     10202      8968     11615     14802
dram[8]:       6824      8733      5991      5304      8332      8205      8473      9697      9606      5367      8768      9463     16830     11412     13467     13865
dram[9]:      10833      7098      4957      4960      8674      7171      7860     10146      6869      8998      7692     11013     10472     11250     11638     12979
dram[10]:       9659      7378      6297      5539      6268      8052     10601      9062      6477     10038      6653      8610     12485     10629     12038     13764
maximum mf latency per bank:
dram[0]:     230680    123689     82089     69633    135087    135017    124938    121721    103196    137639    153712    153722    153762    138093    145472    145517
dram[1]:      99211    123593    128582     82788    135052    121619     99737    113543    113155    113161    248804    153703    156333    153695    111864    145456
dram[2]:     123655    123644    213550    130386    135070    134993    124958    113488    113117    113172    153752    153745    138260    138163    114707    230279
dram[3]:     257915     66581    102275    130474    193082    130422     99821    113531    103196    171042    153750    134164    157904    208804    123643    145469
dram[4]:      83240     83605    240381    130409    130382    135054    124935    125028     99584    108298    151099    153705    138201    145417    145490    145467
dram[5]:     123546    123471    130410    102309    134996    135064    124911    124924    108169    113127    153727    134158    153722    153683    123469    123455
dram[6]:     123573    123583     99252    213540    109334    135129    125009    137597    103260    113227    153710    153714    143804    124249    145469    145451
dram[7]:     123641    123655     76374    130391    135026    130343    219375    113582    113073    113133    153739    248157    156305    153737    145491    257910
dram[8]:     123648    123626    130401     82728    135157    135090    108062    125044    113195     79359    153729    153748    156312    153770    248288    145520
dram[9]:     123641     83618    102324    130384    135051    135116    125045    121587    113201    230458    112944    153753    138211    153730    123701    180433
dram[10]:      83610    123508    130420    258751    135034    135057    113553    124983    108065    113057    104113    153724    153689    153706    145513    145467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4734901 n_nop=4720892 n_act=1463 n_pre=1447 n_req=3401 n_rd=9872 n_write=1227 bw_util=0.004688
n_activity=70380 dram_eff=0.3154
bk0: 568a 4730688i bk1: 600a 4730473i bk2: 580a 4730529i bk3: 596a 4730692i bk4: 596a 4730577i bk5: 616a 4729816i bk6: 588a 4730543i bk7: 616a 4730349i bk8: 628a 4730122i bk9: 644a 4729788i bk10: 640a 4730191i bk11: 712a 4728986i bk12: 628a 4730198i bk13: 648a 4730204i bk14: 588a 4730795i bk15: 624a 4730710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00663541
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4734901 n_nop=4720830 n_act=1427 n_pre=1411 n_req=3436 n_rd=9964 n_write=1269 bw_util=0.004745
n_activity=70003 dram_eff=0.3209
bk0: 620a 4730139i bk1: 656a 4730025i bk2: 572a 4730590i bk3: 596a 4730033i bk4: 600a 4730496i bk5: 640a 4730053i bk6: 556a 4730606i bk7: 620a 4729892i bk8: 680a 4729411i bk9: 692a 4729022i bk10: 652a 4729725i bk11: 656a 4729569i bk12: 552a 4730904i bk13: 644a 4730052i bk14: 628a 4730573i bk15: 600a 4730276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.00847726
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4734901 n_nop=4720578 n_act=1474 n_pre=1458 n_req=3468 n_rd=10188 n_write=1203 bw_util=0.004812
n_activity=71825 dram_eff=0.3172
bk0: 644a 4730341i bk1: 628a 4730319i bk2: 556a 4730787i bk3: 620a 4730342i bk4: 608a 4730689i bk5: 664a 4730022i bk6: 632a 4730030i bk7: 628a 4730188i bk8: 636a 4729787i bk9: 728a 4728973i bk10: 652a 4729994i bk11: 704a 4729077i bk12: 596a 4730673i bk13: 656a 4730465i bk14: 628a 4730689i bk15: 608a 4730677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.00767872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4734901 n_nop=4720674 n_act=1463 n_pre=1447 n_req=3460 n_rd=10120 n_write=1197 bw_util=0.00478
n_activity=72490 dram_eff=0.3122
bk0: 692a 4729822i bk1: 568a 4730535i bk2: 664a 4730183i bk3: 596a 4730479i bk4: 676a 4729970i bk5: 564a 4730716i bk6: 640a 4730273i bk7: 552a 4730525i bk8: 700a 4729549i bk9: 672a 4729335i bk10: 724a 4729433i bk11: 676a 4729737i bk12: 604a 4730747i bk13: 592a 4730648i bk14: 564a 4730594i bk15: 636a 4730408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00764747
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4734901 n_nop=4721256 n_act=1399 n_pre=1383 n_req=3327 n_rd=9772 n_write=1091 bw_util=0.004588
n_activity=69205 dram_eff=0.3139
bk0: 600a 4730816i bk1: 516a 4731286i bk2: 592a 4730597i bk3: 600a 4730749i bk4: 580a 4730688i bk5: 632a 4730322i bk6: 612a 4730329i bk7: 584a 4730503i bk8: 596a 4730447i bk9: 612a 4730272i bk10: 620a 4730626i bk11: 648a 4730043i bk12: 652a 4730674i bk13: 612a 4730567i bk14: 640a 4730722i bk15: 676a 4730133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00645399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4734901 n_nop=4720635 n_act=1441 n_pre=1425 n_req=3483 n_rd=10176 n_write=1224 bw_util=0.004815
n_activity=71064 dram_eff=0.3208
bk0: 592a 4730629i bk1: 608a 4730448i bk2: 596a 4730252i bk3: 636a 4730220i bk4: 648a 4729782i bk5: 604a 4730114i bk6: 572a 4730583i bk7: 612a 4730139i bk8: 704a 4729536i bk9: 660a 4729333i bk10: 672a 4730232i bk11: 656a 4729372i bk12: 644a 4730444i bk13: 684a 4729992i bk14: 608a 4730870i bk15: 680a 4730181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.00893598
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4734901 n_nop=4720161 n_act=1524 n_pre=1508 n_req=3575 n_rd=10404 n_write=1304 bw_util=0.004945
n_activity=73225 dram_eff=0.3198
bk0: 684a 4730030i bk1: 680a 4729105i bk2: 628a 4730099i bk3: 632a 4729682i bk4: 556a 4730796i bk5: 552a 4730760i bk6: 684a 4730036i bk7: 656a 4729969i bk8: 692a 4728939i bk9: 696a 4728592i bk10: 724a 4729335i bk11: 704a 4729238i bk12: 612a 4730741i bk13: 660a 4730208i bk14: 608a 4730361i bk15: 636a 4730201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00850007
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4734901 n_nop=4720663 n_act=1468 n_pre=1452 n_req=3449 n_rd=10120 n_write=1198 bw_util=0.004781
n_activity=70717 dram_eff=0.3201
bk0: 568a 4730798i bk1: 592a 4730069i bk2: 568a 4730201i bk3: 620a 4730113i bk4: 640a 4729808i bk5: 632a 4729823i bk6: 608a 4730270i bk7: 620a 4730135i bk8: 668a 4729542i bk9: 692a 4729600i bk10: 652a 4730134i bk11: 716a 4728324i bk12: 616a 4730303i bk13: 700a 4729198i bk14: 640a 4730131i bk15: 588a 4730519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00825065
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4734901 n_nop=4720456 n_act=1490 n_pre=1474 n_req=3570 n_rd=10176 n_write=1305 bw_util=0.00485
n_activity=72095 dram_eff=0.3185
bk0: 604a 4730254i bk1: 616a 4730484i bk2: 660a 4729978i bk3: 580a 4730254i bk4: 668a 4730166i bk5: 616a 4730160i bk6: 620a 4730389i bk7: 636a 4729920i bk8: 692a 4729884i bk9: 668a 4729099i bk10: 688a 4729872i bk11: 628a 4729736i bk12: 668a 4729134i bk13: 648a 4729780i bk14: 616a 4730655i bk15: 568a 4730450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0084365
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4734901 n_nop=4720739 n_act=1460 n_pre=1444 n_req=3440 n_rd=10036 n_write=1222 bw_util=0.004755
n_activity=69681 dram_eff=0.3231
bk0: 588a 4730835i bk1: 600a 4730036i bk2: 592a 4729986i bk3: 524a 4730875i bk4: 644a 4730118i bk5: 640a 4730212i bk6: 628a 4730277i bk7: 608a 4730317i bk8: 616a 4729749i bk9: 644a 4729504i bk10: 672a 4729692i bk11: 632a 4729815i bk12: 680a 4729861i bk13: 668a 4729368i bk14: 652a 4730305i bk15: 648a 4729913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00768189
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4734901 n_nop=4721037 n_act=1429 n_pre=1413 n_req=3381 n_rd=9856 n_write=1166 bw_util=0.004656
n_activity=69474 dram_eff=0.3173
bk0: 584a 4730956i bk1: 576a 4730610i bk2: 564a 4731132i bk3: 608a 4730190i bk4: 596a 4730727i bk5: 556a 4730725i bk6: 632a 4730464i bk7: 644a 4730274i bk8: 676a 4729583i bk9: 664a 4729916i bk10: 644a 4729926i bk11: 656a 4729587i bk12: 592a 4730996i bk13: 644a 4730075i bk14: 620a 4730909i bk15: 600a 4730570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00664681

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1204, Miss_rate = 0.068, Pending_hits = 620, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1264, Miss_rate = 0.070, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1215, Miss_rate = 0.068, Pending_hits = 588, Reservation_fails = 3
L2_cache_bank[3]: Access = 17995, Miss = 1276, Miss_rate = 0.071, Pending_hits = 597, Reservation_fails = 2
L2_cache_bank[4]: Access = 17836, Miss = 1238, Miss_rate = 0.069, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1309, Miss_rate = 0.072, Pending_hits = 584, Reservation_fails = 7
L2_cache_bank[6]: Access = 18466, Miss = 1316, Miss_rate = 0.071, Pending_hits = 603, Reservation_fails = 5
L2_cache_bank[7]: Access = 17880, Miss = 1214, Miss_rate = 0.068, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1223, Miss_rate = 0.069, Pending_hits = 615, Reservation_fails = 2
L2_cache_bank[9]: Access = 17963, Miss = 1220, Miss_rate = 0.068, Pending_hits = 603, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1259, Miss_rate = 0.069, Pending_hits = 594, Reservation_fails = 2
L2_cache_bank[11]: Access = 18430, Miss = 1285, Miss_rate = 0.070, Pending_hits = 618, Reservation_fails = 0
L2_cache_bank[12]: Access = 18308, Miss = 1297, Miss_rate = 0.071, Pending_hits = 618, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1304, Miss_rate = 0.071, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[14]: Access = 18022, Miss = 1240, Miss_rate = 0.069, Pending_hits = 588, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1290, Miss_rate = 0.071, Pending_hits = 589, Reservation_fails = 1
L2_cache_bank[16]: Access = 31380, Miss = 1304, Miss_rate = 0.042, Pending_hits = 684, Reservation_fails = 1
L2_cache_bank[17]: Access = 17821, Miss = 1240, Miss_rate = 0.070, Pending_hits = 580, Reservation_fails = 2
L2_cache_bank[18]: Access = 18062, Miss = 1268, Miss_rate = 0.070, Pending_hits = 585, Reservation_fails = 1
L2_cache_bank[19]: Access = 17630, Miss = 1241, Miss_rate = 0.070, Pending_hits = 577, Reservation_fails = 1
L2_cache_bank[20]: Access = 17795, Miss = 1227, Miss_rate = 0.069, Pending_hits = 585, Reservation_fails = 4
L2_cache_bank[21]: Access = 18074, Miss = 1237, Miss_rate = 0.068, Pending_hits = 593, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27671
L2_total_cache_miss_rate = 0.0675
L2_total_cache_pending_hits = 13176
L2_total_cache_reservation_fails = 31
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252590
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12558
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116533
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.8853
	minimum = 6
	maximum = 839
Network latency average = 43.6394
	minimum = 6
	maximum = 594
Slowest packet = 744167
Flit latency average = 52.2127
	minimum = 6
	maximum = 593
Slowest flit = 1141039
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0541145
	minimum = 0.0448015 (at node 11)
	maximum = 0.317594 (at node 44)
Accepted packet rate average = 0.0541145
	minimum = 0.0448015 (at node 11)
	maximum = 0.317594 (at node 44)
Injected flit rate average = 0.0811718
	minimum = 0.0613808 (at node 46)
	maximum = 0.330224 (at node 44)
Accepted flit rate average= 0.0811718
	minimum = 0.0540614 (at node 11)
	maximum = 0.622557 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5577 (12 samples)
	minimum = 6 (12 samples)
	maximum = 188.917 (12 samples)
Network latency average = 14.1949 (12 samples)
	minimum = 6 (12 samples)
	maximum = 133.917 (12 samples)
Flit latency average = 15.0665 (12 samples)
	minimum = 6 (12 samples)
	maximum = 133.083 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0270612 (12 samples)
	minimum = 0.0221697 (12 samples)
	maximum = 0.0835405 (12 samples)
Accepted packet rate average = 0.0270612 (12 samples)
	minimum = 0.0221697 (12 samples)
	maximum = 0.0835405 (12 samples)
Injected flit rate average = 0.0406598 (12 samples)
	minimum = 0.0274135 (12 samples)
	maximum = 0.105295 (12 samples)
Accepted flit rate average = 0.0406598 (12 samples)
	minimum = 0.0302889 (12 samples)
	maximum = 0.151427 (12 samples)
Injected packet size average = 1.50251 (12 samples)
Accepted packet size average = 1.50251 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 55 sec (2275 sec)
gpgpu_simulation_rate = 25400 (inst/sec)
gpgpu_simulation_rate = 2304 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 733013
gpu_sim_insn = 8878634
gpu_ipc =      12.1125
gpu_tot_sim_cycle = 6203899
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =      10.7456
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 102728
gpu_stall_icnt2sh    = 515222
partiton_reqs_in_parallel = 16023898
partiton_reqs_in_parallel_total    = 56098956
partiton_level_parallism =      21.8603
partiton_level_parallism_total  =      11.6254
partiton_reqs_in_parallel_util = 16023898
partiton_reqs_in_parallel_util_total    = 56098956
gpu_sim_cycle_parition_util = 732602
gpu_tot_sim_cycle_parition_util    = 2549968
partiton_level_parallism_util =      21.8726
partiton_level_parallism_util_total  =      21.9715
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     111.5973 GB/Sec
L2_BW_total  =      19.4498 GB/Sec
gpu_total_sim_rate=20019

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2888, 3328, 3038, 3114, 3827, 3153, 3417, 2720, 3382, 3245, 3742, 3040, 3420, 3044, 3193, 3146, 2921, 3624, 3502, 3424, 2936, 3556, 3587, 3124, 2717, 3369, 3383, 3202, 2925, 3181, 3440, 2943, 3276, 3084, 3045, 2822, 3012, 3030, 3075, 3037, 3078, 3659, 3125, 2987, 3073, 3291, 2662, 2571, 2637, 2292, 2017, 2048, 2053, 2604, 2329, 1954, 2324, 2230, 2257, 1986, 1727, 2198, 1828, 2213, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 1103391
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1094782
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3723
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1254231	W0_Idle:96572551	W0_Scoreboard:77234973	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1376 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1326 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 6203861 
mrq_lat_table:47495 	1660 	2173 	14477 	6912 	5714 	4073 	4789 	5431 	2124 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1177536 	58565 	9764 	2785 	1041 	322 	4200 	3661 	4537 	8354 	2117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	878655 	127922 	95790 	31924 	93625 	17862 	2518 	473 	60 	1024 	430 	4150 	3613 	4527 	8354 	2117 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	609702 	146708 	101002 	15737 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	365785 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3476 	98 	18 	31 	47 	49 	79 	83 	66 	34 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        20        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        24        19        20        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        27        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        27        25        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        17        16        19        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        20        30        17        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        18        26        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        18        16        27        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        17        17        29        20        85        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        21        20        22        21        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    109023    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.656716  2.740933  2.958823  3.346405  2.704301  2.578947  2.774194  2.853107  2.815642  2.799020  2.744444  2.776596  2.647321  2.897196  2.752475  2.900000 
dram[1]:  2.830846  2.829897  2.869823  2.798942  2.670051  2.643617  2.688889  2.830508  2.926316  2.676471  2.907514  2.945055  2.734043  2.773399  2.989247  2.799065 
dram[2]:  2.780612  2.748718  2.716667  2.933333  2.673367  2.648148  2.722222  2.845745  2.704663  2.853403  2.780220  2.778846  2.647619  3.039801  2.827411  2.833333 
dram[3]:  2.674312  2.747191  2.832433  2.782123  2.600917  2.701571  2.574163  2.684729  2.854922  2.747126  2.859375  3.005780  2.947917  2.811881  2.772277  2.848780 
dram[4]:  2.823232  2.897297  2.810056  2.849162  2.824176  2.656566  2.622951  2.728205  2.785340  2.750000  2.715736  2.814815  3.143678  2.787440  2.751174  2.958115 
dram[5]:  2.592592  2.809783  2.705882  2.941860  2.712821  2.752632  2.611399  2.556604  2.747573  2.935673  2.852273  3.095238  2.815000  2.907692  2.856436  2.701754 
dram[6]:  2.775701  2.857843  3.047059  2.960227  2.544974  2.714286  2.677885  2.842640  2.606482  2.568182  2.968586  2.983607  2.546296  2.861244  2.806604  2.955000 
dram[7]:  2.887006  2.844560  2.954286  2.899408  2.557692  2.771144  2.702020  2.685567  2.750000  2.782828  2.833333  2.758794  2.758454  2.984615  3.053191  2.811518 
dram[8]:  2.714286  3.021739  2.798913  3.041420  2.597990  2.673797  2.801136  2.744792  2.770000  2.653266  2.785000  2.754098  3.241546  2.647321  2.868932  2.753695 
dram[9]:  2.851064  2.828125  2.956250  2.915584  2.627451  2.709184  2.656863  3.022472  2.672043  2.810256  2.930108  3.052941  2.752294  2.786408  2.832536  2.856410 
dram[10]:  2.812500  2.789216  2.929412  2.854839  2.832370  2.684783  2.745946  2.850267  2.700508  3.000000  2.921788  2.808383  2.921788  2.778846  2.820895  3.046154 
average row locality = 94944/33906 = 2.800212
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       404       401       391       405       388       442       404       402       382       421       380       390       439       453       411       438 
dram[1]:       426       425       390       407       406       389       379       397       409       394       378       401       386       416       422       431 
dram[2]:       421       405       385       417       412       434       396       418       389       406       388       428       410       450       415       430 
dram[3]:       438       386       418       392       437       403       412       411       405       368       410       395       424       422       416       432 
dram[4]:       429       404       394       409       398       414       378       396       390       378       398       400       412       416       436       424 
dram[5]:       424       405       403       402       418       399       395       416       417       381       379       387       419       425       421       452 
dram[6]:       454       450       409       405       379       386       431       438       408       412       421       413       416       441       428       432 
dram[7]:       388       413       410       388       417       435       407       407       391       412       392       409       430       428       437       401 
dram[8]:       419       428       412       410       405       389       387       416       409       389       406       376       428       433       433       412 
dram[9]:       414       420       381       358       413       417       419       417       365       399       405       388       436       423       439       410 
dram[10]:       415       427       390       420       394       385       403       418       386       423       393       357       393       425       413       433 
total reads: 72018
bank skew: 454/357 = 1.27
chip skew: 6723/6456 = 1.04
number of total write accesses:
dram[0]:       130       128       112       107       115       146       112       103       122       150       114       132       154       167       145       171 
dram[1]:       143       124        95       122       120       108       105       104       147       152       125       135       128       147       134       168 
dram[2]:       124       131       104       111       120       138        94       117       133       139       118       150       146       161       142       148 
dram[3]:       145       103       106       106       130       113       126       134       146       110       139       125       142       146       144       152 
dram[4]:       130       132       109       101       116       112       102       136       142       117       137       132       135       161       150       141 
dram[5]:       136       112       103       104       111       124       109       126       149       121       123       133       144       142       156       164 
dram[6]:       140       133       109       116       102       108       126       122       155       153       146       133       134       157       167       159 
dram[7]:       123       136       107       102       115       122       128       114       115       139       135       140       141       154       137       136 
dram[8]:       132       128       103       104       112       111       106       111       145       139       151       128       243       160       158       147 
dram[9]:       122       123        92        91       123       114       123       121       132       149       140       131       164       151       153       147 
dram[10]:       125       142       108       111        96       109       105       115       146       153       130       112       130       153       154       161 
total reads: 22926
bank skew: 243/91 = 2.67
chip skew: 2178/2044 = 1.07
average mf latency per bank:
dram[0]:      17616     16035     19799     17694     17283     15991     18613     19145     17396     17395     23096     19253     18144     18064     16984     16585
dram[1]:      17734     18913     17462     16747     16879     16571     17425     16310     18078     15888     22262     20398     18251     19607     16494     18126
dram[2]:      17227     14891     16806     16290     17892     14670     19644     17680     18733     16561     20066     18370     17966     19208     18474     17377
dram[3]:      16689     16099     16709     16871     16972     17699     13555     17799     15853     17556     17324     21102     19287     18477     16304     15941
dram[4]:      17313     16195     17798     18128     16410     17560     17746     15347     18257     18809     19419     20033     18371     16171     16387     16835
dram[5]:      17083     18825     16706     17886     17868     17121     17235     15284     17823     17210     18886     19395     18624     19754     16815     16780
dram[6]:      16116     16861     18236     18465     16289     15500     16633     18620     15721     16786     18674     19867     20635     19470     15574     18534
dram[7]:      18065     16930     19187     17360     16752     17728     16746     21381     15871     17329     18023     19824     18608     17032     17522     18449
dram[8]:      16725     18253     17194     19151     16661     18240     16867     20509     15077     16527     22209     20214     21755     15982     17587     18260
dram[9]:      18202     17908     18087     17508     17504     14608     18513     18225     19273     16892     18877     21156     17298     16994     16401     19509
dram[10]:      18924     16644     18658     18480     17307     14641     19741     18233     15260     17860     19616     18652     19861     19568     15989     17934
maximum mf latency per bank:
dram[0]:     230680    165276    165385    165518    144612    148488    154712    154384    154440    154580    155434    155435    163333    163760    163489    163267
dram[1]:     165332    165614    165399    165536    148489    148501    154275    154572    154556    154431    248804    153703    163798    163616    163544    163293
dram[2]:     165609    165591    213550    165263    139173    144782    154518    154527    154760    154776    153752    155669    163794    163674    163557    230279
dram[3]:     257915    165355    165513    165679    193082    144308    148904    154529    154538    171042    153750    155682    163638    208804    163529    163400
dram[4]:     165368    165761    240381    165449    148434    144252    154687    154388    154550    154553    156033    153705    163602    163637    152981    163383
dram[5]:     165711    165180    165200    165112    144431    148462    154496    154707    154453    154518    153727    144264    163633    163685    163398    163425
dram[6]:     165524    165340    165461    213540    146348    148462    154495    154605    154420    154807    155549    153714    163664    163684    163401    163346
dram[7]:     165520    165214    165256    165477    144518    148335    219375    154887    154798    154406    155528    248157    163654    163790    163375    257910
dram[8]:     165502    165389    165485    165495    139181    148335    154887    154545    154809    154726    155540    153748    163662    163490    248288    163546
dram[9]:     165407    165327    165345    165400    148222    139149    154531    154537    142006    230458    155800    155801    163597    163760    163617    180433
dram[10]:     165361    165329    165337    258751    148235    148487    154517    154573    154347    154401    155801    155450    163764    163804    163256    152982
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6095997 n_nop=6059052 n_act=3096 n_pre=3080 n_req=8659 n_rd=26204 n_write=4565 bw_util=0.01009
n_activity=141145 dram_eff=0.436
bk0: 1616a 6073673i bk1: 1604a 6073950i bk2: 1564a 6076077i bk3: 1620a 6075571i bk4: 1552a 6075910i bk5: 1768a 6073350i bk6: 1616a 6077593i bk7: 1608a 6077300i bk8: 1528a 6075925i bk9: 1684a 6073954i bk10: 1520a 6075934i bk11: 1560a 6074117i bk12: 1756a 6072909i bk13: 1812a 6071962i bk14: 1644a 6072424i bk15: 1752a 6070784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147332
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6095997 n_nop=6059695 n_act=3035 n_pre=3019 n_req=8513 n_rd=25824 n_write=4424 bw_util=0.009924
n_activity=139222 dram_eff=0.4345
bk0: 1704a 6073467i bk1: 1700a 6073817i bk2: 1560a 6076879i bk3: 1628a 6075150i bk4: 1624a 6077962i bk5: 1556a 6080371i bk6: 1516a 6078222i bk7: 1588a 6077507i bk8: 1636a 6076655i bk9: 1576a 6075321i bk10: 1512a 6075789i bk11: 1604a 6075605i bk12: 1544a 6075019i bk13: 1664a 6072694i bk14: 1688a 6073098i bk15: 1724a 6070911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138083
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6095997 n_nop=6058911 n_act=3120 n_pre=3104 n_req=8680 n_rd=26416 n_write=4446 bw_util=0.01013
n_activity=142806 dram_eff=0.4322
bk0: 1684a 6075000i bk1: 1620a 6075010i bk2: 1540a 6077101i bk3: 1668a 6074243i bk4: 1648a 6074367i bk5: 1736a 6074381i bk6: 1584a 6078494i bk7: 1672a 6076553i bk8: 1556a 6076878i bk9: 1624a 6074702i bk10: 1552a 6077938i bk11: 1712a 6073081i bk12: 1640a 6073839i bk13: 1800a 6072259i bk14: 1660a 6073108i bk15: 1720a 6071561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147914
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6095997 n_nop=6059075 n_act=3114 n_pre=3098 n_req=8636 n_rd=26276 n_write=4434 bw_util=0.01008
n_activity=144556 dram_eff=0.4249
bk0: 1752a 6073968i bk1: 1544a 6077622i bk2: 1672a 6076139i bk3: 1568a 6074409i bk4: 1748a 6074849i bk5: 1612a 6074641i bk6: 1648a 6077412i bk7: 1644a 6075153i bk8: 1620a 6073490i bk9: 1472a 6076811i bk10: 1640a 6075123i bk11: 1580a 6076166i bk12: 1696a 6073089i bk13: 1688a 6071761i bk14: 1664a 6074918i bk15: 1728a 6072835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147476
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6095997 n_nop=6059640 n_act=3041 n_pre=3025 n_req=8529 n_rd=25904 n_write=4387 bw_util=0.009938
n_activity=140241 dram_eff=0.432
bk0: 1716a 6075215i bk1: 1616a 6075466i bk2: 1576a 6075476i bk3: 1636a 6075342i bk4: 1592a 6076099i bk5: 1656a 6075238i bk6: 1512a 6076535i bk7: 1584a 6076510i bk8: 1560a 6076630i bk9: 1512a 6077704i bk10: 1592a 6074564i bk11: 1600a 6075837i bk12: 1648a 6072487i bk13: 1664a 6072840i bk14: 1744a 6071540i bk15: 1696a 6073072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150438
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6095997 n_nop=6059254 n_act=3095 n_pre=3079 n_req=8600 n_rd=26172 n_write=4397 bw_util=0.01003
n_activity=141781 dram_eff=0.4312
bk0: 1696a 6074800i bk1: 1620a 6075266i bk2: 1612a 6076000i bk3: 1608a 6074829i bk4: 1672a 6076473i bk5: 1596a 6076025i bk6: 1580a 6077342i bk7: 1664a 6076925i bk8: 1668a 6075308i bk9: 1524a 6075697i bk10: 1516a 6078396i bk11: 1548a 6076671i bk12: 1676a 6074740i bk13: 1700a 6075328i bk14: 1684a 6073973i bk15: 1808a 6072381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138947
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6095997 n_nop=6058085 n_act=3187 n_pre=3171 n_req=8883 n_rd=26892 n_write=4662 bw_util=0.01035
n_activity=144965 dram_eff=0.4353
bk0: 1816a 6072812i bk1: 1800a 6072551i bk2: 1636a 6074648i bk3: 1620a 6074059i bk4: 1516a 6076081i bk5: 1544a 6075815i bk6: 1724a 6073596i bk7: 1752a 6076103i bk8: 1632a 6074812i bk9: 1648a 6074290i bk10: 1684a 6073306i bk11: 1652a 6074025i bk12: 1664a 6073132i bk13: 1764a 6073158i bk14: 1712a 6071281i bk15: 1728a 6070399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153644
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6095997 n_nop=6059213 n_act=3063 n_pre=3047 n_req=8609 n_rd=26260 n_write=4414 bw_util=0.01006
n_activity=139414 dram_eff=0.44
bk0: 1552a 6073863i bk1: 1652a 6074505i bk2: 1640a 6074232i bk3: 1552a 6076337i bk4: 1668a 6073790i bk5: 1740a 6074606i bk6: 1628a 6074793i bk7: 1628a 6074620i bk8: 1564a 6075767i bk9: 1648a 6075360i bk10: 1568a 6073955i bk11: 1636a 6072735i bk12: 1720a 6073082i bk13: 1712a 6070732i bk14: 1748a 6072566i bk15: 1604a 6073388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154104
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6095997 n_nop=6059004 n_act=3116 n_pre=3100 n_req=8730 n_rd=26208 n_write=4569 bw_util=0.0101
n_activity=143002 dram_eff=0.4304
bk0: 1676a 6073776i bk1: 1712a 6075425i bk2: 1648a 6074505i bk3: 1640a 6075137i bk4: 1620a 6076936i bk5: 1556a 6074937i bk6: 1548a 6080214i bk7: 1664a 6076182i bk8: 1636a 6073935i bk9: 1556a 6075030i bk10: 1624a 6076122i bk11: 1504a 6073089i bk12: 1712a 6073571i bk13: 1732a 6072332i bk14: 1732a 6070529i bk15: 1648a 6071271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149902
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6095997 n_nop=6059454 n_act=3041 n_pre=3025 n_req=8580 n_rd=26016 n_write=4461 bw_util=0.009999
n_activity=140652 dram_eff=0.4334
bk0: 1656a 6076124i bk1: 1680a 6075232i bk2: 1524a 6076369i bk3: 1432a 6077686i bk4: 1652a 6077042i bk5: 1668a 6077986i bk6: 1676a 6076811i bk7: 1668a 6075883i bk8: 1460a 6077948i bk9: 1596a 6075532i bk10: 1620a 6074961i bk11: 1552a 6075706i bk12: 1744a 6074789i bk13: 1692a 6071916i bk14: 1756a 6074727i bk15: 1640a 6072003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141006
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6095997 n_nop=6059725 n_act=2999 n_pre=2983 n_req=8525 n_rd=25900 n_write=4390 bw_util=0.009938
n_activity=138052 dram_eff=0.4388
bk0: 1660a 6073741i bk1: 1708a 6074470i bk2: 1560a 6075751i bk3: 1680a 6075093i bk4: 1576a 6077543i bk5: 1540a 6074370i bk6: 1612a 6078555i bk7: 1672a 6076610i bk8: 1544a 6077108i bk9: 1692a 6074929i bk10: 1572a 6076423i bk11: 1428a 6077007i bk12: 1572a 6074950i bk13: 1700a 6071701i bk14: 1652a 6071966i bk15: 1732a 6071031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146663

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3199, Miss_rate = 0.056, Pending_hits = 759, Reservation_fails = 0
L2_cache_bank[1]: Access = 57563, Miss = 3352, Miss_rate = 0.058, Pending_hits = 739, Reservation_fails = 0
L2_cache_bank[2]: Access = 56961, Miss = 3196, Miss_rate = 0.056, Pending_hits = 728, Reservation_fails = 3
L2_cache_bank[3]: Access = 57114, Miss = 3260, Miss_rate = 0.057, Pending_hits = 722, Reservation_fails = 2
L2_cache_bank[4]: Access = 56785, Miss = 3216, Miss_rate = 0.057, Pending_hits = 712, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3388, Miss_rate = 0.059, Pending_hits = 734, Reservation_fails = 7
L2_cache_bank[6]: Access = 57935, Miss = 3360, Miss_rate = 0.058, Pending_hits = 738, Reservation_fails = 6
L2_cache_bank[7]: Access = 57130, Miss = 3209, Miss_rate = 0.056, Pending_hits = 734, Reservation_fails = 0
L2_cache_bank[8]: Access = 57418, Miss = 3235, Miss_rate = 0.056, Pending_hits = 748, Reservation_fails = 2
L2_cache_bank[9]: Access = 57604, Miss = 3241, Miss_rate = 0.056, Pending_hits = 740, Reservation_fails = 0
L2_cache_bank[10]: Access = 57578, Miss = 3276, Miss_rate = 0.057, Pending_hits = 726, Reservation_fails = 2
L2_cache_bank[11]: Access = 57727, Miss = 3267, Miss_rate = 0.057, Pending_hits = 751, Reservation_fails = 3
L2_cache_bank[12]: Access = 57590, Miss = 3346, Miss_rate = 0.058, Pending_hits = 751, Reservation_fails = 0
L2_cache_bank[13]: Access = 58054, Miss = 3377, Miss_rate = 0.058, Pending_hits = 744, Reservation_fails = 0
L2_cache_bank[14]: Access = 57323, Miss = 3272, Miss_rate = 0.057, Pending_hits = 727, Reservation_fails = 0
L2_cache_bank[15]: Access = 57214, Miss = 3293, Miss_rate = 0.058, Pending_hits = 737, Reservation_fails = 1
L2_cache_bank[16]: Access = 70240, Miss = 3299, Miss_rate = 0.047, Pending_hits = 822, Reservation_fails = 1
L2_cache_bank[17]: Access = 56879, Miss = 3253, Miss_rate = 0.057, Pending_hits = 725, Reservation_fails = 4
L2_cache_bank[18]: Access = 56869, Miss = 3272, Miss_rate = 0.058, Pending_hits = 724, Reservation_fails = 2
L2_cache_bank[19]: Access = 56598, Miss = 3232, Miss_rate = 0.057, Pending_hits = 719, Reservation_fails = 1
L2_cache_bank[20]: Access = 56661, Miss = 3187, Miss_rate = 0.056, Pending_hits = 721, Reservation_fails = 4
L2_cache_bank[21]: Access = 57158, Miss = 3288, Miss_rate = 0.058, Pending_hits = 724, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 72018
L2_total_cache_miss_rate = 0.0566
L2_total_cache_pending_hits = 16225
L2_total_cache_reservation_fails = 38
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 799423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 385343
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 527
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13659
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.3636
	minimum = 6
	maximum = 998
Network latency average = 14.5951
	minimum = 6
	maximum = 979
Slowest packet = 1194357
Flit latency average = 13.6355
	minimum = 6
	maximum = 979
Slowest flit = 1883748
Fragmentation average = 0.010799
	minimum = 0
	maximum = 698
Injected packet rate average = 0.0235477
	minimum = 0.0188544 (at node 26)
	maximum = 0.0270562 (at node 41)
Accepted packet rate average = 0.0235477
	minimum = 0.0188544 (at node 26)
	maximum = 0.0270562 (at node 41)
Injected flit rate average = 0.0396891
	minimum = 0.0248127 (at node 26)
	maximum = 0.0561471 (at node 37)
Accepted flit rate average= 0.0396891
	minimum = 0.034848 (at node 46)
	maximum = 0.0466807 (at node 5)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4659 (13 samples)
	minimum = 6 (13 samples)
	maximum = 251.154 (13 samples)
Network latency average = 14.2257 (13 samples)
	minimum = 6 (13 samples)
	maximum = 198.923 (13 samples)
Flit latency average = 14.9564 (13 samples)
	minimum = 6 (13 samples)
	maximum = 198.154 (13 samples)
Fragmentation average = 0.000830696 (13 samples)
	minimum = 0 (13 samples)
	maximum = 53.6923 (13 samples)
Injected packet rate average = 0.0267909 (13 samples)
	minimum = 0.0219146 (13 samples)
	maximum = 0.0791955 (13 samples)
Accepted packet rate average = 0.0267909 (13 samples)
	minimum = 0.0219146 (13 samples)
	maximum = 0.0791955 (13 samples)
Injected flit rate average = 0.0405852 (13 samples)
	minimum = 0.0272134 (13 samples)
	maximum = 0.101514 (13 samples)
Accepted flit rate average = 0.0405852 (13 samples)
	minimum = 0.0306396 (13 samples)
	maximum = 0.14337 (13 samples)
Injected packet size average = 1.51488 (13 samples)
Accepted packet size average = 1.51488 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 30 sec (3330 sec)
gpgpu_simulation_rate = 20019 (inst/sec)
gpgpu_simulation_rate = 1863 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15211
gpu_sim_insn = 5472444
gpu_ipc =     359.7689
gpu_tot_sim_cycle = 6441260
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      11.1992
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 102869
gpu_stall_icnt2sh    = 515412
partiton_reqs_in_parallel = 334501
partiton_reqs_in_parallel_total    = 72122854
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =      11.2489
partiton_reqs_in_parallel_util = 334501
partiton_reqs_in_parallel_util_total    = 72122854
gpu_sim_cycle_parition_util = 15211
gpu_tot_sim_cycle_parition_util    = 3282570
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      21.9715
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     254.5789 GB/Sec
L2_BW_total  =      19.3343 GB/Sec
gpu_total_sim_rate=21279

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3068, 3508, 3218, 3294, 4007, 3333, 3597, 2900, 3562, 3425, 3922, 3220, 3600, 3224, 3373, 3326, 3101, 3804, 3682, 3604, 3116, 3736, 3767, 3304, 2897, 3549, 3563, 3382, 3105, 3361, 3620, 3123, 3420, 3228, 3189, 2966, 3156, 3174, 3219, 3181, 3222, 3803, 3269, 3131, 3217, 3435, 2806, 2715, 2781, 2436, 2161, 2192, 2197, 2748, 2473, 2098, 2468, 2374, 2401, 2130, 1871, 2342, 1972, 2357, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 1409557
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1400762
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3909
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1768581	W0_Idle:96651953	W0_Scoreboard:77292696	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1376 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1291 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 6441259 
mrq_lat_table:50673 	1705 	2389 	15238 	7208 	5854 	4287 	4989 	5439 	2124 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1211813 	65084 	9799 	2809 	1041 	322 	4200 	3661 	4537 	8354 	2117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	882439 	129481 	97275 	39744 	115566 	21837 	2772 	495 	75 	1024 	430 	4150 	3613 	4527 	8354 	2117 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	616816 	147720 	101045 	15739 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	398469 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3505 	99 	18 	31 	47 	49 	79 	83 	66 	34 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        30        16        20        44        45        16        16 
dram[1]:        16        16        16        16        16        16        17        16        30        24        19        24        16        16        17        30 
dram[2]:        20        16        16        16        16        16        16        16        30        27        16        16        16        46        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        27        25        16        16        16        23 
dram[4]:        39        25        16        16        16        16        16        16        18        17        16        42        23        16        16        16 
dram[5]:        16        19        16        18        16        16        16        16        24        16        20        30        17        16        16        37 
dram[6]:        16        16        16        16        16        16        17        16        21        21        18        26        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        30        18        35        27        16        16        25        16 
dram[8]:        16        26        16        16        15        15        17        16        17        17        29        43        88        27        16        16 
dram[9]:        16        21        16        16        15        15        16        16        21        18        42        42        30        16        37        16 
dram[10]:        16        16        16        16        17        16        16        16        21        33        22        36        16        16        16        17 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    109023    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.876238  3.000000  3.000000  3.402597  2.704301  2.578947  2.764706  2.853107  2.966667  2.913043  2.955801  3.000000  2.823009  3.083333  2.960591  3.070423 
dram[1]:  3.049505  3.056410  2.873563  2.874346  2.671717  2.634921  2.688889  2.820225  3.046632  2.809756  3.143678  3.145946  2.941799  2.970588  3.174603  2.972350 
dram[2]:  2.984925  2.959184  2.735135  2.977901  2.673367  2.648148  2.712707  2.826316  2.835897  2.969072  3.005465  2.971292  2.848341  3.230392  3.030303  3.043902 
dram[3]:  2.853881  2.983333  2.913979  2.861111  2.605505  2.701571  2.566667  2.684729  2.994845  2.902857  3.046154  3.247126  3.181347  3.024631  2.980296  3.038461 
dram[4]:  3.014925  3.063158  2.862637  2.885870  2.830601  2.648241  2.605405  2.710660  2.927083  2.900553  2.909091  3.010471  3.361582  2.980769  2.953271  3.171875 
dram[5]:  2.774194  3.016043  2.765957  3.028736  2.704082  2.743455  2.594872  2.556604  2.879227  3.093023  3.084746  3.325444  3.029851  3.095960  3.054187  2.865801 
dram[6]:  2.972093  3.053658  3.123529  3.011299  2.544503  2.704918  2.677885  2.833333  2.732719  2.672646  3.187500  3.195652  2.718894  3.018868  3.000000  3.159204 
dram[7]:  3.101124  3.082901  2.977401  2.970414  2.550239  2.771144  2.693467  2.685567  2.887097  2.919598  3.015790  2.970000  2.927885  3.183673  3.202073  3.036458 
dram[8]:  2.897059  3.198925  2.870270  3.087209  2.597990  2.664894  2.801136  2.735751  2.905473  2.790000  2.975369  2.962162  3.846890  2.814978  3.072464  2.965686 
dram[9]:  3.101064  3.030769  3.012346  2.974194  2.627451  2.700508  2.648781  3.011173  2.834225  2.964286  3.127660  3.267442  2.879464  2.990338  3.000000  3.066327 
dram[10]:  3.026042  2.995122  2.982456  2.913979  2.821839  2.684783  2.745946  2.830688  2.853535  3.144330  3.120879  3.011765  3.155555  2.980861  3.024752  3.232323 
average row locality = 100002/34161 = 2.927373
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       420       417       395       409       388       442       404       402       392       431       396       406       455       469       427       454 
dram[1]:       442       441       395       413       407       389       379       397       419       404       394       417       402       432       438       447 
dram[2]:       437       420       390       421       412       434       396       418       399       416       404       444       426       466       431       446 
dram[3]:       453       402       423       397       437       403       412       411       415       378       426       411       440       438       432       448 
dram[4]:       445       419       399       415       399       414       378       396       400       388       414       416       428       432       452       440 
dram[5]:       439       421       407       408       418       399       395       416       427       391       395       403       435       441       437       468 
dram[6]:       470       466       414       409       380       386       431       438       418       422       437       429       432       457       444       448 
dram[7]:       404       429       414       392       417       435       407       407       401       422       408       425       446       444       453       417 
dram[8]:       434       443       417       415       405       389       387       416       419       399       422       392       445       449       449       428 
dram[9]:       430       436       385       362       413       417       419       417       376       410       421       404       452       439       455       426 
dram[10]:       429       443       394       424       394       385       403       418       397       434       409       373       409       441       429       449 
total reads: 73748
bank skew: 470/362 = 1.30
chip skew: 6881/6616 = 1.04
number of total write accesses:
dram[0]:       161       162       118       115       115       146       113       103       142       172       139       161       183       197       174       200 
dram[1]:       174       155       105       136       122       109       105       105       169       172       153       165       154       174       162       198 
dram[2]:       157       160       116       118       120       138        95       119       154       160       146       177       175       193       169       178 
dram[3]:       172       135       119       118       131       113       127       134       166       130       168       154       174       176       173       184 
dram[4]:       161       163       122       116       119       113       104       138       162       137       162       159       167       188       180       169 
dram[5]:       163       143       113       119       112       125       111       126       169       141       151       159       174       172       183       194 
dram[6]:       169       160       117       124       106       109       126       123       175       174       175       159       158       183       195       187 
dram[7]:       148       166       113       110       116       122       129       114       136       159       165       169       163       180       165       166 
dram[8]:       157       152       114       116       112       112       106       112       165       159       182       156       359       190       187       177 
dram[9]:       153       155       103        99       123       115       124       122       154       171       167       158       193       180       181       175 
dram[10]:       152       171       116       118        97       109       105       117       168       176       159       139       159       182       182       191 
total reads: 26254
bank skew: 359/95 = 3.78
chip skew: 2556/2321 = 1.10
average mf latency per bank:
dram[0]:      16241     14700     19463     17337     17349     16046     18647     19216     16508     16552     21422     17816     16928     16876     15777     15503
dram[1]:      16428     17470     16989     16184     16846     16603     17500     16352     17176     15143     20564     18873     16943     18282     15352     16898
dram[2]:      15855     13813     16292     16005     17953     14727     19675     17682     17769     15752     18552     17179     16690     17873     17217     16160
dram[3]:      15615     14716     16201     16364     17000     17762     13596     17866     15117     16613     16096     19511     17846     17158     15158     14793
dram[4]:      16017     14963     17232     17460     16347     17588     17749     15359     17370     17827     18125     18625     16956     15114     15258     15683
dram[5]:      15945     17314     16305     17224     17896     17152     17239     15351     17007     16329     17456     18032     17285     18337     15713     15675
dram[6]:      15034     15757     17841     18100     16190     15536     16697     18651     15008     15998     17383     18535     19305     18259     14565     17315
dram[7]:      16776     15673     18873     16999     16784     17786     16789     21454     15053     16520     16672     18414     17520     15957     16344     17068
dram[8]:      15654     17114     16736     18591     16737     18279     16958     20552     14406     15739     20584     18699     20563     14909     16422     16949
dram[9]:      16789     16507     17586     17112     17570     14649     18552     18267     18173     16024     17588     19631     16158     15826     15333     18150
dram[10]:      17640     15473     18274     18154     17346     14710     19818     18236     14462     16948     18154     17186     18360     18221     14900     16704
maximum mf latency per bank:
dram[0]:     230680    165276    165385    165518    144612    148488    154712    154384    154440    154580    155434    155435    163333    163760    163489    163267
dram[1]:     165332    165614    165399    165536    148489    148501    154275    154572    154556    154431    248804    153703    163798    163616    163544    163293
dram[2]:     165609    165591    213550    165263    139173    144782    154518    154527    154760    154776    153752    155669    163794    163674    163557    230279
dram[3]:     257915    165355    165513    165679    193082    144308    148904    154529    154538    171042    153750    155682    163638    208804    163529    163400
dram[4]:     165368    165761    240381    165449    148434    144252    154687    154388    154550    154553    156033    153705    163602    163637    152981    163383
dram[5]:     165711    165180    165200    165112    144431    148462    154496    154707    154453    154518    153727    144264    163633    163685    163398    163425
dram[6]:     165524    165340    165461    213540    146348    148462    154495    154605    154420    154807    155549    153714    163664    163684    163401    163346
dram[7]:     165520    165214    165256    165477    144518    148335    219375    154887    154798    154406    155528    248157    163654    163790    163375    257910
dram[8]:     165502    165389    165485    165495    139181    148335    154887    154545    154809    154726    155540    153748    163662    163490    248288    163546
dram[9]:     165407    165327    165345    165400    148222    139149    154531    154537    142006    230458    155800    155801    163597    163760    163617    180433
dram[10]:     165361    165329    165337    258751    148235    148487    154517    154573    154347    154401    155801    155450    163764    163804    163256    152982
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6124240 n_nop=6086321 n_act=3114 n_pre=3098 n_req=9108 n_rd=26828 n_write=4879 bw_util=0.01035
n_activity=146480 dram_eff=0.4329
bk0: 1680a 6101401i bk1: 1668a 6101697i bk2: 1580a 6104163i bk3: 1636a 6103684i bk4: 1552a 6104151i bk5: 1768a 6101592i bk6: 1616a 6105806i bk7: 1608a 6105545i bk8: 1568a 6103750i bk9: 1724a 6101626i bk10: 1584a 6103674i bk11: 1624a 6101871i bk12: 1820a 6100649i bk13: 1876a 6099663i bk14: 1708a 6100220i bk15: 1816a 6098476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148688
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6124240 n_nop=6086893 n_act=3063 n_pre=3047 n_req=8974 n_rd=26464 n_write=4773 bw_util=0.0102
n_activity=144741 dram_eff=0.4316
bk0: 1768a 6101264i bk1: 1764a 6101558i bk2: 1580a 6104836i bk3: 1652a 6103154i bk4: 1628a 6106149i bk5: 1556a 6108576i bk6: 1516a 6106463i bk7: 1588a 6105702i bk8: 1676a 6104382i bk9: 1616a 6103082i bk10: 1576a 6103522i bk11: 1668a 6103221i bk12: 1608a 6102827i bk13: 1728a 6100491i bk14: 1752a 6100802i bk15: 1788a 6098585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139561
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6124240 n_nop=6086137 n_act=3146 n_pre=3130 n_req=9135 n_rd=27040 n_write=4787 bw_util=0.01039
n_activity=148188 dram_eff=0.4295
bk0: 1748a 6102631i bk1: 1680a 6102762i bk2: 1560a 6105054i bk3: 1684a 6102356i bk4: 1648a 6102607i bk5: 1736a 6102626i bk6: 1584a 6106708i bk7: 1672a 6104721i bk8: 1596a 6104646i bk9: 1664a 6102385i bk10: 1616a 6105658i bk11: 1776a 6100853i bk12: 1704a 6101527i bk13: 1864a 6099956i bk14: 1724a 6100888i bk15: 1784a 6099345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149254
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6124240 n_nop=6086314 n_act=3132 n_pre=3116 n_req=9100 n_rd=26904 n_write=4774 bw_util=0.01035
n_activity=149987 dram_eff=0.4224
bk0: 1812a 6101789i bk1: 1608a 6105359i bk2: 1692a 6104197i bk3: 1588a 6102467i bk4: 1748a 6103081i bk5: 1612a 6102883i bk6: 1648a 6105622i bk7: 1644a 6103397i bk8: 1660a 6101297i bk9: 1512a 6104615i bk10: 1704a 6102782i bk11: 1644a 6103868i bk12: 1760a 6100859i bk13: 1752a 6099533i bk14: 1728a 6102641i bk15: 1792a 6100498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148881
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6124240 n_nop=6086811 n_act=3074 n_pre=3058 n_req=8995 n_rd=26540 n_write=4757 bw_util=0.01022
n_activity=146040 dram_eff=0.4286
bk0: 1780a 6102857i bk1: 1676a 6103191i bk2: 1596a 6103460i bk3: 1660a 6103282i bk4: 1596a 6104270i bk5: 1656a 6103442i bk6: 1512a 6104708i bk7: 1584a 6104654i bk8: 1600a 6104452i bk9: 1552a 6105429i bk10: 1656a 6102381i bk11: 1664a 6103494i bk12: 1712a 6100210i bk13: 1728a 6100623i bk14: 1808a 6099292i bk15: 1760a 6100798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151661
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6124240 n_nop=6086486 n_act=3118 n_pre=3102 n_req=9055 n_rd=26800 n_write=4734 bw_util=0.0103
n_activity=147269 dram_eff=0.4283
bk0: 1756a 6102604i bk1: 1684a 6102983i bk2: 1628a 6104081i bk3: 1632a 6102817i bk4: 1672a 6104680i bk5: 1596a 6104235i bk6: 1580a 6105495i bk7: 1664a 6105165i bk8: 1708a 6103118i bk9: 1564a 6103483i bk10: 1580a 6106085i bk11: 1612a 6104414i bk12: 1740a 6102505i bk13: 1764a 6103055i bk14: 1748a 6101759i bk15: 1872a 6100064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140253
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6124240 n_nop=6085360 n_act=3206 n_pre=3190 n_req=9321 n_rd=27524 n_write=4960 bw_util=0.01061
n_activity=150087 dram_eff=0.4329
bk0: 1880a 6100615i bk1: 1864a 6100349i bk2: 1656a 6102769i bk3: 1636a 6102167i bk4: 1520a 6104218i bk5: 1544a 6104028i bk6: 1724a 6101838i bk7: 1752a 6104304i bk8: 1672a 6102626i bk9: 1688a 6101991i bk10: 1748a 6100999i bk11: 1716a 6101746i bk12: 1728a 6100946i bk13: 1828a 6100882i bk14: 1776a 6099021i bk15: 1792a 6098127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154815
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6124240 n_nop=6086483 n_act=3084 n_pre=3068 n_req=9042 n_rd=26884 n_write=4721 bw_util=0.01032
n_activity=144599 dram_eff=0.4371
bk0: 1616a 6101725i bk1: 1716a 6102280i bk2: 1656a 6102340i bk3: 1568a 6104455i bk4: 1668a 6101987i bk5: 1740a 6102849i bk6: 1628a 6103006i bk7: 1628a 6102867i bk8: 1604a 6103552i bk9: 1688a 6103141i bk10: 1632a 6101613i bk11: 1700a 6100437i bk12: 1784a 6100945i bk13: 1776a 6098510i bk14: 1812a 6100221i bk15: 1668a 6101148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155345
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6124240 n_nop=6086165 n_act=3139 n_pre=3123 n_req=9265 n_rd=26836 n_write=4977 bw_util=0.01039
n_activity=148869 dram_eff=0.4274
bk0: 1736a 6101714i bk1: 1772a 6103294i bk2: 1668a 6102598i bk3: 1660a 6103158i bk4: 1620a 6105175i bk5: 1556a 6103143i bk6: 1548a 6108453i bk7: 1664a 6104378i bk8: 1676a 6101575i bk9: 1596a 6102657i bk10: 1688a 6103980i bk11: 1568a 6100859i bk12: 1780a 6101176i bk13: 1796a 6100057i bk14: 1796a 6098416i bk15: 1712a 6099081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152319
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6124240 n_nop=6086671 n_act=3067 n_pre=3051 n_req=9035 n_rd=26648 n_write=4803 bw_util=0.01027
n_activity=146184 dram_eff=0.4303
bk0: 1720a 6103929i bk1: 1744a 6102955i bk2: 1540a 6104407i bk3: 1448a 6105793i bk4: 1652a 6105283i bk5: 1668a 6106193i bk6: 1676a 6105021i bk7: 1668a 6104081i bk8: 1504a 6105725i bk9: 1640a 6103228i bk10: 1684a 6102653i bk11: 1616a 6103377i bk12: 1808a 6102431i bk13: 1756a 6099657i bk14: 1820a 6102462i bk15: 1704a 6099797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142686
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6124240 n_nop=6086986 n_act=3019 n_pre=3003 n_req=8972 n_rd=26524 n_write=4708 bw_util=0.0102
n_activity=143383 dram_eff=0.4356
bk0: 1716a 6101552i bk1: 1772a 6102215i bk2: 1576a 6103822i bk3: 1696a 6103247i bk4: 1576a 6105743i bk5: 1540a 6102616i bk6: 1612a 6106802i bk7: 1672a 6104795i bk8: 1588a 6104882i bk9: 1736a 6102617i bk10: 1636a 6104128i bk11: 1492a 6104765i bk12: 1636a 6102734i bk13: 1764a 6099450i bk14: 1716a 6099734i bk15: 1796a 6098637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148181

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3277, Miss_rate = 0.056, Pending_hits = 819, Reservation_fails = 2
L2_cache_bank[1]: Access = 59051, Miss = 3430, Miss_rate = 0.058, Pending_hits = 809, Reservation_fails = 2
L2_cache_bank[2]: Access = 58449, Miss = 3276, Miss_rate = 0.056, Pending_hits = 787, Reservation_fails = 9
L2_cache_bank[3]: Access = 58602, Miss = 3340, Miss_rate = 0.057, Pending_hits = 788, Reservation_fails = 7
L2_cache_bank[4]: Access = 58273, Miss = 3295, Miss_rate = 0.057, Pending_hits = 775, Reservation_fails = 3
L2_cache_bank[5]: Access = 59175, Miss = 3465, Miss_rate = 0.059, Pending_hits = 800, Reservation_fails = 11
L2_cache_bank[6]: Access = 59423, Miss = 3438, Miss_rate = 0.058, Pending_hits = 807, Reservation_fails = 8
L2_cache_bank[7]: Access = 58618, Miss = 3288, Miss_rate = 0.056, Pending_hits = 804, Reservation_fails = 2
L2_cache_bank[8]: Access = 58906, Miss = 3315, Miss_rate = 0.056, Pending_hits = 815, Reservation_fails = 5
L2_cache_bank[9]: Access = 59092, Miss = 3320, Miss_rate = 0.056, Pending_hits = 800, Reservation_fails = 2
L2_cache_bank[10]: Access = 59066, Miss = 3353, Miss_rate = 0.057, Pending_hits = 789, Reservation_fails = 3
L2_cache_bank[11]: Access = 59215, Miss = 3347, Miss_rate = 0.057, Pending_hits = 816, Reservation_fails = 4
L2_cache_bank[12]: Access = 59078, Miss = 3426, Miss_rate = 0.058, Pending_hits = 811, Reservation_fails = 0
L2_cache_bank[13]: Access = 59542, Miss = 3455, Miss_rate = 0.058, Pending_hits = 800, Reservation_fails = 2
L2_cache_bank[14]: Access = 58810, Miss = 3350, Miss_rate = 0.057, Pending_hits = 775, Reservation_fails = 1
L2_cache_bank[15]: Access = 58698, Miss = 3371, Miss_rate = 0.057, Pending_hits = 800, Reservation_fails = 3
L2_cache_bank[16]: Access = 79893, Miss = 3378, Miss_rate = 0.042, Pending_hits = 973, Reservation_fails = 2
L2_cache_bank[17]: Access = 58355, Miss = 3331, Miss_rate = 0.057, Pending_hits = 785, Reservation_fails = 4
L2_cache_bank[18]: Access = 58348, Miss = 3351, Miss_rate = 0.057, Pending_hits = 784, Reservation_fails = 4
L2_cache_bank[19]: Access = 58074, Miss = 3311, Miss_rate = 0.057, Pending_hits = 783, Reservation_fails = 3
L2_cache_bank[20]: Access = 58145, Miss = 3264, Miss_rate = 0.056, Pending_hits = 784, Reservation_fails = 6
L2_cache_bank[21]: Access = 58642, Miss = 3367, Miss_rate = 0.057, Pending_hits = 787, Reservation_fails = 1
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 73748
L2_total_cache_miss_rate = 0.0561
L2_total_cache_pending_hits = 17691
L2_total_cache_reservation_fails = 84
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 807594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 414831
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15389
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 84
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.1517
	minimum = 6
	maximum = 842
Network latency average = 43.7694
	minimum = 6
	maximum = 593
Slowest packet = 2549203
Flit latency average = 52.4769
	minimum = 6
	maximum = 592
Slowest flit = 4169547
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0537212
	minimum = 0.0420776 (at node 12)
	maximum = 0.317324 (at node 44)
Accepted packet rate average = 0.0537212
	minimum = 0.0420776 (at node 12)
	maximum = 0.317324 (at node 44)
Injected flit rate average = 0.0805819
	minimum = 0.060618 (at node 45)
	maximum = 0.32952 (at node 44)
Accepted flit rate average= 0.0805819
	minimum = 0.0504931 (at node 12)
	maximum = 0.622452 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.8006 (14 samples)
	minimum = 6 (14 samples)
	maximum = 293.357 (14 samples)
Network latency average = 16.3359 (14 samples)
	minimum = 6 (14 samples)
	maximum = 227.071 (14 samples)
Flit latency average = 17.6364 (14 samples)
	minimum = 6 (14 samples)
	maximum = 226.286 (14 samples)
Fragmentation average = 0.000771361 (14 samples)
	minimum = 0 (14 samples)
	maximum = 49.8571 (14 samples)
Injected packet rate average = 0.0287145 (14 samples)
	minimum = 0.0233549 (14 samples)
	maximum = 0.0962047 (14 samples)
Accepted packet rate average = 0.0287145 (14 samples)
	minimum = 0.0233549 (14 samples)
	maximum = 0.0962047 (14 samples)
Injected flit rate average = 0.0434421 (14 samples)
	minimum = 0.0295995 (14 samples)
	maximum = 0.1178 (14 samples)
Accepted flit rate average = 0.0434421 (14 samples)
	minimum = 0.0320577 (14 samples)
	maximum = 0.17759 (14 samples)
Injected packet size average = 1.5129 (14 samples)
Accepted packet size average = 1.5129 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 30 sec (3390 sec)
gpgpu_simulation_rate = 21279 (inst/sec)
gpgpu_simulation_rate = 1900 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 694245
gpu_sim_insn = 17757560
gpu_ipc =      25.5782
gpu_tot_sim_cycle = 7362727
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      12.2094
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 997628
gpu_stall_icnt2sh    = 7289409
partiton_reqs_in_parallel = 14378631
partiton_reqs_in_parallel_total    = 72457355
partiton_level_parallism =      20.7112
partiton_level_parallism_total  =      11.7940
partiton_reqs_in_parallel_util = 14378631
partiton_reqs_in_parallel_util_total    = 72457355
gpu_sim_cycle_parition_util = 693835
gpu_tot_sim_cycle_parition_util    = 3297781
partiton_level_parallism_util =      20.7234
partiton_level_parallism_util_total  =      21.7546
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     269.0206 GB/Sec
L2_BW_total  =      42.2810 GB/Sec
gpu_total_sim_rate=18364

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4425, 4940, 4607, 4746, 5445, 4831, 5055, 4283, 5001, 4802, 5424, 4668, 5073, 4647, 4810, 4689, 4553, 5187, 5142, 4955, 4504, 5255, 5152, 4769, 4282, 4990, 4939, 4873, 4542, 4697, 5094, 4560, 4946, 4696, 4557, 4424, 4554, 4621, 4706, 4638, 4683, 5174, 4601, 4501, 4686, 4902, 4248, 4158, 3924, 3707, 3265, 3287, 3332, 3977, 3730, 3223, 3641, 3660, 3471, 3205, 2982, 3640, 3045, 3500, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 4878169
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4856260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17023
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4726960	W0_Idle:102746789	W0_Scoreboard:104897748	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1376 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1384 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 7362689 
mrq_lat_table:95303 	4020 	5297 	24997 	14741 	13280 	11759 	10988 	10817 	4073 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2846246 	346264 	24720 	6421 	1498 	1129 	7442 	9871 	12304 	22839 	5443 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	1573647 	517080 	601370 	186854 	197911 	131710 	12907 	1756 	672 	1513 	1135 	7497 	9728 	12294 	22822 	5443 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	828422 	424730 	603946 	293693 	92670 	3086 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1003886 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4552 	218 	76 	60 	72 	78 	105 	107 	87 	43 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        52        16        16        16        16        16        16        30        30        41        45        44        45        45        29 
dram[1]:        47        47        16        18        16        16        17        16        30        30        44        24        42        43        26        30 
dram[2]:        28        44        16        16        16        16        16        16        30        27        44        43        45        46        43        46 
dram[3]:        42        34        18        16        17        16        16        16        31        30        38        45        48        46        45        24 
dram[4]:        39        25        16        16        16        16        16        16        30        30        41        42        24        43        46        44 
dram[5]:        42        27        16        18        16        16        16        16        30        30        44        42        46        33        43        37 
dram[6]:        45        43        16        16        16        16        17        16        30        21        45        42        40        29        44        44 
dram[7]:        41        47        16        16        16        16        16        16        30        30        35        45        38        42        25        46 
dram[8]:        40        26        16        16        16        16        17        16        30        30        29        43        88        27        45        46 
dram[9]:        48        26        16        16        16        16        16        16        33        33        42        42        30        45        37        44 
dram[10]:        43        45        16        16        17        16        16        16        33        33        23        36        45        45        44        28 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    109023    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.216374  3.323263  3.177370  3.505085  2.786842  2.792176  2.842105  2.852632  3.078078  3.190332  3.072508  3.133136  3.221374  3.350924  3.260870  3.291667 
dram[1]:  3.406528  3.518868  3.250794  3.278638  3.020057  2.743523  2.851852  2.985632  3.235650  3.090909  3.189024  3.088643  3.320809  3.400000  3.440000  3.237726 
dram[2]:  3.285303  3.306785  3.184375  3.311111  2.833333  2.860526  2.823205  3.029973  3.168224  3.176829  2.977337  2.962865  3.226776  3.529248  3.335180  3.202564 
dram[3]:  3.255014  3.381703  3.262346  3.286624  2.739240  2.746770  2.832891  2.845361  3.211656  3.092592  3.044321  3.246988  3.373961  3.410112  3.110831  3.214834 
dram[4]:  3.418182  3.358663  3.288889  3.186047  2.846774  2.770618  2.813333  2.938719  3.077364  3.005848  2.960106  3.079096  3.602985  3.198953  3.243968  3.330555 
dram[5]:  3.071038  3.229651  3.283871  3.436482  2.740260  2.870620  2.798969  2.794737  3.044321  3.314569  2.948370  3.224551  3.339726  3.331565  3.290909  3.049296 
dram[6]:  3.191892  3.224090  3.422581  3.384615  2.766756  2.775773  2.883721  2.941952  3.078717  2.922865  3.172702  3.123288  3.126289  3.407609  3.210390  3.291339 
dram[7]:  3.449511  3.439629  3.157434  3.378378  2.710938  2.852547  2.972376  2.855643  3.022857  3.093374  3.073034  3.161473  3.189474  3.410468  3.420613  3.409357 
dram[8]:  3.266082  3.358209  3.147929  3.505050  2.839335  2.855556  2.889764  2.922460  3.151976  3.044379  3.005305  2.985755  3.709091  3.282258  3.395543  3.481928 
dram[9]:  3.330330  3.247813  3.215434  3.355872  2.688725  2.811321  2.772277  3.065341  3.111455  3.116959  3.225146  3.194030  3.170543  3.368132  3.248677  3.277472 
dram[10]:  3.177465  3.173670  3.290221  3.229560  2.773684  2.851124  2.923077  2.936986  3.119761  3.274390  3.179941  3.208075  3.453757  3.270130  3.377465  3.413699 
average row locality = 195451/62314 = 3.136550
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       856       855       816       827       818       874       824       844       795       816       798       819       946       947       889       924 
dram[1]:       876       880       814       830       828       824       802       824       821       804       809       845       871       912       901       916 
dram[2]:       882       864       814       835       836       848       824       869       792       813       819       852       886       939       895       918 
dram[3]:       887       847       844       818       850       831       838       847       809       786       845       832       915       917       903       916 
dram[4]:       884       855       824       856       824       842       821       823       809       794       843       835       908       906       905       903 
dram[5]:       873       863       818       832       830       828       845       841       833       777       823       829       907       928       922       945 
dram[6]:       911       904       840       834       807       826       871       877       811       812       864       866       909       937       902       917 
dram[7]:       833       865       852       807       833       846       839       849       814       805       834       846       914       921       921       875 
dram[8]:       873       882       838       837       821       807       840       856       809       796       852       804       928       917       910       878 
dram[9]:       865       871       800       766       840       831       865       846       774       811       845       818       918       918       909       887 
dram[10]:       869       880       824       831       825       809       841       849       792       827       831       800       890       922       886       912 
total reads: 150244
bank skew: 947/766 = 1.24
chip skew: 13888/13557 = 1.02
number of total write accesses:
dram[0]:       244       245       223       207       241       268       202       240       230       240       219       240       320       323       311       340 
dram[1]:       272       239       210       229       226       235       199       215       250       250       237       270       278       312       303       337 
dram[2]:       258       257       205       208       235       239       198       243       225       229       232       265       295       328       309       331 
dram[3]:       249       225       213       214       232       232       230       257       238       216       254       246       303       297       332       341 
dram[4]:       244       250       212       240       235       233       234       232       265       234       270       255       299       316       305       296 
dram[5]:       251       248       200       223       225       237       241       221       266       224       262       248       312       328       345       354 
dram[6]:       270       247       221       222       225       251       245       238       245       249       275       274       304       317       334       337 
dram[7]:       226       246       231       193       208       218       237       239       244       222       260       270       298       317       307       291 
dram[8]:       244       243       226       204       204       221       261       237       228       233       281       244       500       304       309       278 
dram[9]:       244       243       200       177       257       212       255       233       231       255       258       252       309       308       319       306 
dram[10]:       259       253       219       196       229       206       223       223       250       247       247       233       305       337       313       334 
total reads: 45207
bank skew: 500/177 = 2.82
chip skew: 4254/4007 = 1.06
average mf latency per bank:
dram[0]:      22929     22138     22073     21231     21416     21092     20966     19955     22100     21816     28993     27151     25599     26234     24704     24780
dram[1]:      22158     23376     20097     20647     22284     21698     20659     19053     22784     21928     29134     26260     27025     27100     24646     25044
dram[2]:      21973     21097     21218     20634     22460     21166     20836     19360     23220     21975     27241     25901     26327     26799     26199     24601
dram[3]:      22767     21941     21084     20787     21714     22235     17533     19580     22130     22571     26163     27482     26484     27051     24020     23130
dram[4]:      22747     22522     21190     20463     21710     21928     19308     19221     22919     23127     26197     27183     26826     25822     24868     24842
dram[5]:      22149     22400     21546     20944     21894     22167     18896     19204     22043     22420     26308     27836     25611     26926     23928     23590
dram[6]:      20618     21918     21568     21589     21604     20439     18712     20039     22045     22309     25976     26414     26421     26138     23113     24380
dram[7]:      22844     21939     21880     21712     21926     22571     19131     20906     21254     22950     26421     26219     26060     25784     25071     26485
dram[8]:      22427     22615     20440     22445     22048     22241     18217     20374     22006     22453     27162     27422     27299     25577     25918     26377
dram[9]:      22693     22591     21801     21530     22140     21252     19890     20096     23168     22265     26289     26983     25732     25967     24203     25778
dram[10]:      22887     21574     22095     22115     21404     20851     20985     19862     21567     23276     27140     27359     27257     25629     23681     24720
maximum mf latency per bank:
dram[0]:     230680    165276    165385    165518    144612    148488    154712    154384    154440    154580    163231    163298    165559    165509    164106    164090
dram[1]:     165332    165614    165399    165536    148489    148501    154275    154572    154556    154431    248804    163198    165514    165540    164162    164212
dram[2]:     165609    165591    213550    165263    139173    144782    154518    154527    154760    154776    163160    163064    165513    165348    164125    230279
dram[3]:     257915    165355    165513    165679    193082    144308    148904    154529    154538    171042    163095    163041    165523    208804    164159    164161
dram[4]:     165368    165761    240381    165449    148434    144252    154687    154388    154550    154553    163001    163054    165431    165523    164162    164152
dram[5]:     165711    165180    165200    165112    144431    148462    154496    154707    154453    154518    163018    163108    165700    165843    164221    164114
dram[6]:     165524    165340    165461    213540    146348    148462    154495    154605    154420    154807    163072    163102    165689    165730    164220    164151
dram[7]:     165520    165214    165256    165477    144518    148335    219375    154887    154798    154406    163114    248157    165704    165731    164200    257910
dram[8]:     165502    165389    165485    165495    139181    148335    154887    154545    154809    154726    163164    163238    165477    165545    248288    164132
dram[9]:     165407    165327    165345    165400    148222    139149    154531    154537    144748    230458    163165    163218    165494    165540    164084    180433
dram[10]:     165361    165329    165337    258751    148235    148487    154517    154573    154347    154401    163248    163195    165508    165562    164052    164135
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7413350 n_nop=7337861 n_act=5683 n_pre=5667 n_req=17741 n_rd=54592 n_write=9547 bw_util=0.0173
n_activity=265498 dram_eff=0.4832
bk0: 3424a 7368999i bk1: 3420a 7368699i bk2: 3264a 7371778i bk3: 3308a 7371633i bk4: 3272a 7367771i bk5: 3496a 7366135i bk6: 3296a 7372601i bk7: 3376a 7370540i bk8: 3180a 7371857i bk9: 3264a 7371746i bk10: 3192a 7375481i bk11: 3276a 7372735i bk12: 3784a 7365535i bk13: 3788a 7364455i bk14: 3556a 7365291i bk15: 3696a 7361016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249829
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7413350 n_nop=7338599 n_act=5531 n_pre=5515 n_req=17619 n_rd=54228 n_write=9477 bw_util=0.01719
n_activity=262216 dram_eff=0.4859
bk0: 3504a 7368960i bk1: 3520a 7368639i bk2: 3256a 7371831i bk3: 3320a 7370623i bk4: 3312a 7373800i bk5: 3296a 7370966i bk6: 3208a 7373801i bk7: 3296a 7372627i bk8: 3284a 7374525i bk9: 3216a 7371837i bk10: 3236a 7373982i bk11: 3380a 7369444i bk12: 3484a 7367354i bk13: 3648a 7364009i bk14: 3604a 7366795i bk15: 3664a 7362200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.241437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7413350 n_nop=7337842 n_act=5663 n_pre=5647 n_req=17743 n_rd=54744 n_write=9454 bw_util=0.01732
n_activity=266341 dram_eff=0.4821
bk0: 3528a 7370064i bk1: 3456a 7368616i bk2: 3256a 7373553i bk3: 3340a 7369278i bk4: 3344a 7368019i bk5: 3392a 7366494i bk6: 3296a 7374623i bk7: 3476a 7371021i bk8: 3168a 7373640i bk9: 3252a 7372240i bk10: 3276a 7375809i bk11: 3408a 7367930i bk12: 3544a 7367600i bk13: 3756a 7363802i bk14: 3580a 7368214i bk15: 3672a 7360584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256833
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7413350 n_nop=7337731 n_act=5699 n_pre=5683 n_req=17764 n_rd=54740 n_write=9497 bw_util=0.01733
n_activity=269348 dram_eff=0.477
bk0: 3548a 7369710i bk1: 3388a 7373719i bk2: 3376a 7373139i bk3: 3272a 7370252i bk4: 3400a 7368361i bk5: 3324a 7366566i bk6: 3352a 7374060i bk7: 3388a 7369170i bk8: 3236a 7371942i bk9: 3144a 7374374i bk10: 3380a 7373585i bk11: 3328a 7371880i bk12: 3660a 7366087i bk13: 3668a 7364211i bk14: 3612a 7364922i bk15: 3664a 7365470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252531
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7413350 n_nop=7337838 n_act=5683 n_pre=5667 n_req=17752 n_rd=54528 n_write=9634 bw_util=0.01731
n_activity=268048 dram_eff=0.4787
bk0: 3536a 7371518i bk1: 3420a 7370725i bk2: 3296a 7372231i bk3: 3424a 7367914i bk4: 3296a 7369080i bk5: 3368a 7367457i bk6: 3284a 7369983i bk7: 3292a 7371079i bk8: 3236a 7373479i bk9: 3176a 7371929i bk10: 3372a 7369123i bk11: 3340a 7369847i bk12: 3632a 7364676i bk13: 3624a 7363512i bk14: 3620a 7366777i bk15: 3612a 7366565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258279
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7413350 n_nop=7337263 n_act=5769 n_pre=5753 n_req=17879 n_rd=54776 n_write=9789 bw_util=0.01742
n_activity=269338 dram_eff=0.4794
bk0: 3492a 7371277i bk1: 3452a 7368608i bk2: 3272a 7373441i bk3: 3328a 7370244i bk4: 3320a 7369616i bk5: 3312a 7368286i bk6: 3380a 7370816i bk7: 3364a 7370415i bk8: 3332a 7370613i bk9: 3108a 7373344i bk10: 3292a 7372127i bk11: 3316a 7374131i bk12: 3628a 7366974i bk13: 3712a 7365570i bk14: 3688a 7366498i bk15: 3780a 7361310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251605
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7413350 n_nop=7336195 n_act=5828 n_pre=5812 n_req=18142 n_rd=55552 n_write=9963 bw_util=0.01767
n_activity=272657 dram_eff=0.4806
bk0: 3644a 7366571i bk1: 3616a 7367411i bk2: 3360a 7370947i bk3: 3336a 7367454i bk4: 3228a 7368684i bk5: 3304a 7366285i bk6: 3484a 7368392i bk7: 3508a 7369503i bk8: 3244a 7372342i bk9: 3248a 7371720i bk10: 3456a 7371479i bk11: 3464a 7367582i bk12: 3636a 7363830i bk13: 3748a 7365960i bk14: 3608a 7363276i bk15: 3668a 7361555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261437
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7413350 n_nop=7338150 n_act=5604 n_pre=5588 n_req=17661 n_rd=54616 n_write=9392 bw_util=0.01727
n_activity=263799 dram_eff=0.4853
bk0: 3332a 7369929i bk1: 3460a 7368357i bk2: 3408a 7367566i bk3: 3228a 7372751i bk4: 3332a 7367722i bk5: 3384a 7367381i bk6: 3356a 7371114i bk7: 3396a 7367027i bk8: 3256a 7371802i bk9: 3220a 7372713i bk10: 3336a 7370865i bk11: 3384a 7368348i bk12: 3656a 7367097i bk13: 3684a 7362273i bk14: 3684a 7364434i bk15: 3500a 7365705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257484
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7413350 n_nop=7337892 n_act=5631 n_pre=5615 n_req=17865 n_rd=54592 n_write=9620 bw_util=0.01732
n_activity=266588 dram_eff=0.4817
bk0: 3492a 7371157i bk1: 3528a 7369918i bk2: 3352a 7371007i bk3: 3348a 7370182i bk4: 3284a 7372069i bk5: 3228a 7368883i bk6: 3360a 7372247i bk7: 3424a 7369083i bk8: 3236a 7374106i bk9: 3184a 7372979i bk10: 3408a 7370030i bk11: 3216a 7369822i bk12: 3712a 7365963i bk13: 3668a 7364063i bk14: 3640a 7364518i bk15: 3512a 7365260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.254296
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7413350 n_nop=7338357 n_act=5638 n_pre=5622 n_req=17623 n_rd=54256 n_write=9477 bw_util=0.01719
n_activity=265510 dram_eff=0.4801
bk0: 3460a 7372054i bk1: 3484a 7370042i bk2: 3200a 7373519i bk3: 3064a 7373134i bk4: 3360a 7370129i bk5: 3324a 7372554i bk6: 3460a 7371852i bk7: 3384a 7370294i bk8: 3096a 7375256i bk9: 3244a 7372291i bk10: 3380a 7373434i bk11: 3272a 7369860i bk12: 3672a 7367611i bk13: 3672a 7362882i bk14: 3636a 7368874i bk15: 3548a 7365125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249851
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7413350 n_nop=7338350 n_act=5586 n_pre=5570 n_req=17662 n_rd=54352 n_write=9492 bw_util=0.01722
n_activity=261877 dram_eff=0.4876
bk0: 3476a 7368204i bk1: 3520a 7366317i bk2: 3296a 7369876i bk3: 3324a 7370002i bk4: 3300a 7369739i bk5: 3236a 7368772i bk6: 3364a 7371759i bk7: 3396a 7368816i bk8: 3168a 7374507i bk9: 3308a 7371813i bk10: 3324a 7373948i bk11: 3200a 7372161i bk12: 3560a 7367920i bk13: 3688a 7360056i bk14: 3544a 7364346i bk15: 3648a 7363384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250529

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 6742, Miss_rate = 0.046, Pending_hits = 1195, Reservation_fails = 2
L2_cache_bank[1]: Access = 148856, Miss = 6906, Miss_rate = 0.046, Pending_hits = 1207, Reservation_fails = 2
L2_cache_bank[2]: Access = 147823, Miss = 6722, Miss_rate = 0.045, Pending_hits = 1163, Reservation_fails = 10
L2_cache_bank[3]: Access = 148284, Miss = 6835, Miss_rate = 0.046, Pending_hits = 1145, Reservation_fails = 9
L2_cache_bank[4]: Access = 147672, Miss = 6748, Miss_rate = 0.046, Pending_hits = 1146, Reservation_fails = 3
L2_cache_bank[5]: Access = 148430, Miss = 6938, Miss_rate = 0.047, Pending_hits = 1157, Reservation_fails = 13
L2_cache_bank[6]: Access = 149351, Miss = 6891, Miss_rate = 0.046, Pending_hits = 1179, Reservation_fails = 9
L2_cache_bank[7]: Access = 148038, Miss = 6794, Miss_rate = 0.046, Pending_hits = 1173, Reservation_fails = 3
L2_cache_bank[8]: Access = 148602, Miss = 6818, Miss_rate = 0.046, Pending_hits = 1237, Reservation_fails = 6
L2_cache_bank[9]: Access = 148850, Miss = 6814, Miss_rate = 0.046, Pending_hits = 1180, Reservation_fails = 2
L2_cache_bank[10]: Access = 148576, Miss = 6851, Miss_rate = 0.046, Pending_hits = 1167, Reservation_fails = 3
L2_cache_bank[11]: Access = 148852, Miss = 6843, Miss_rate = 0.046, Pending_hits = 1196, Reservation_fails = 5
L2_cache_bank[12]: Access = 148563, Miss = 6915, Miss_rate = 0.047, Pending_hits = 1195, Reservation_fails = 1
L2_cache_bank[13]: Access = 149723, Miss = 6973, Miss_rate = 0.047, Pending_hits = 1167, Reservation_fails = 2
L2_cache_bank[14]: Access = 148753, Miss = 6840, Miss_rate = 0.046, Pending_hits = 1167, Reservation_fails = 2
L2_cache_bank[15]: Access = 148540, Miss = 6814, Miss_rate = 0.046, Pending_hits = 1165, Reservation_fails = 3
L2_cache_bank[16]: Access = 169949, Miss = 6871, Miss_rate = 0.040, Pending_hits = 1345, Reservation_fails = 3
L2_cache_bank[17]: Access = 148545, Miss = 6777, Miss_rate = 0.046, Pending_hits = 1145, Reservation_fails = 4
L2_cache_bank[18]: Access = 147151, Miss = 6816, Miss_rate = 0.046, Pending_hits = 1147, Reservation_fails = 5
L2_cache_bank[19]: Access = 147135, Miss = 6748, Miss_rate = 0.046, Pending_hits = 1147, Reservation_fails = 4
L2_cache_bank[20]: Access = 147085, Miss = 6758, Miss_rate = 0.046, Pending_hits = 1168, Reservation_fails = 6
L2_cache_bank[21]: Access = 148069, Miss = 6830, Miss_rate = 0.046, Pending_hits = 1142, Reservation_fails = 1
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 150244
L2_total_cache_miss_rate = 0.0457
L2_total_cache_pending_hits = 25933
L2_total_cache_reservation_fails = 98
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2095662
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1012465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.4662
	minimum = 6
	maximum = 1104
Network latency average = 30.5378
	minimum = 6
	maximum = 975
Slowest packet = 2637981
Flit latency average = 28.7115
	minimum = 6
	maximum = 975
Slowest flit = 5806453
Fragmentation average = 0.0330276
	minimum = 0
	maximum = 591
Injected packet rate average = 0.0567651
	minimum = 0.0447199 (at node 13)
	maximum = 0.0649555 (at node 45)
Accepted packet rate average = 0.0567651
	minimum = 0.0447199 (at node 13)
	maximum = 0.0649555 (at node 45)
Injected flit rate average = 0.101275
	minimum = 0.0586415 (at node 13)
	maximum = 0.147425 (at node 45)
Accepted flit rate average= 0.101275
	minimum = 0.0834476 (at node 46)
	maximum = 0.120855 (at node 4)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.3783 (15 samples)
	minimum = 6 (15 samples)
	maximum = 347.4 (15 samples)
Network latency average = 17.2827 (15 samples)
	minimum = 6 (15 samples)
	maximum = 276.933 (15 samples)
Flit latency average = 18.3748 (15 samples)
	minimum = 6 (15 samples)
	maximum = 276.2 (15 samples)
Fragmentation average = 0.00292178 (15 samples)
	minimum = 0 (15 samples)
	maximum = 85.9333 (15 samples)
Injected packet rate average = 0.0305846 (15 samples)
	minimum = 0.0247792 (15 samples)
	maximum = 0.0941214 (15 samples)
Accepted packet rate average = 0.0305846 (15 samples)
	minimum = 0.0247792 (15 samples)
	maximum = 0.0941214 (15 samples)
Injected flit rate average = 0.0472976 (15 samples)
	minimum = 0.0315356 (15 samples)
	maximum = 0.119775 (15 samples)
Accepted flit rate average = 0.0472976 (15 samples)
	minimum = 0.0354837 (15 samples)
	maximum = 0.173807 (15 samples)
Injected packet size average = 1.54645 (15 samples)
Accepted packet size average = 1.54645 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 35 sec (4895 sec)
gpgpu_simulation_rate = 18364 (inst/sec)
gpgpu_simulation_rate = 1504 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15268
gpu_sim_insn = 5617924
gpu_ipc =     367.9542
gpu_tot_sim_cycle = 7600145
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      12.5672
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 997769
gpu_stall_icnt2sh    = 7289594
partiton_reqs_in_parallel = 335755
partiton_reqs_in_parallel_total    = 86835986
partiton_level_parallism =      21.9908
partiton_level_parallism_total  =      11.4697
partiton_reqs_in_parallel_util = 335755
partiton_reqs_in_parallel_util_total    = 86835986
gpu_sim_cycle_parition_util = 15268
gpu_tot_sim_cycle_parition_util    = 3991616
partiton_level_parallism_util =      21.9908
partiton_level_parallism_util_total  =      21.7555
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     253.6285 GB/Sec
L2_BW_total  =      41.4697 GB/Sec
gpu_total_sim_rate=19256

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4605, 5120, 4787, 4926, 5625, 5011, 5235, 4463, 5181, 4982, 5604, 4848, 5253, 4827, 4990, 4869, 4733, 5367, 5322, 5135, 4684, 5435, 5332, 4949, 4462, 5170, 5119, 5053, 4722, 4877, 5274, 4740, 5126, 4876, 4737, 4604, 4734, 4801, 4886, 4818, 4863, 5354, 4781, 4681, 4866, 5082, 4428, 4338, 4068, 3851, 3409, 3431, 3476, 4121, 3874, 3367, 3785, 3804, 3615, 3349, 3126, 3784, 3189, 3644, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 5183601
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5161517
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17198
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5240950	W0_Idle:102826853	W0_Scoreboard:104953702	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1376 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1370 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 7600144 
mrq_lat_table:99158 	4071 	5518 	25898 	15083 	13447 	11965 	11108 	10818 	4073 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2880202 	353124 	24741 	6438 	1499 	1129 	7442 	9871 	12304 	22839 	5443 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	1577513 	518392 	602791 	194884 	219974 	135666 	13089 	1769 	684 	1513 	1135 	7497 	9728 	12294 	22822 	5443 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	835825 	425487 	603957 	293693 	92670 	3086 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1036570 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4582 	219 	76 	60 	72 	78 	105 	107 	87 	43 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        52        16        16        16        16        16        16        30        30        45        45        44        45        45        29 
dram[1]:        47        47        16        18        16        16        17        16        33        30        45        42        42        43        28        39 
dram[2]:        28        44        16        16        16        16        16        16        30        27        44        43        45        46        43        46 
dram[3]:        42        34        18        16        17        16        16        16        31        30        38        45        48        46        45        24 
dram[4]:        39        25        16        16        16        16        16        16        31        30        41        42        24        43        46        44 
dram[5]:        42        41        16        18        16        16        16        16        30        30        44        42        46        33        43        44 
dram[6]:        45        43        23        16        16        16        17        16        30        32        45        42        40        29        44        44 
dram[7]:        41        47        23        16        16        16        16        16        30        30        46        45        38        42        25        46 
dram[8]:        40        26        16        16        16        16        17        16        30        32        29        48        94        27        45        46 
dram[9]:        48        26        16        16        16        16        16        16        37        33        42        42        30        45        37        44 
dram[10]:        43        45        16        26        17        16        16        16        35        35        23        36        45        45        44        28 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    109023    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.341108  3.451807  3.317073  3.586667  2.805774  2.812195  2.842105  2.852632  3.165165  3.280967  3.192192  3.247059  3.324873  3.463158  3.373984  3.402597 
dram[1]:  3.522124  3.634375  3.392405  3.419753  3.028571  2.761658  2.846591  2.985632  3.316265  3.156977  3.309091  3.190083  3.443804  3.504155  3.529745  3.330769 
dram[2]:  3.413793  3.426471  3.320872  3.449367  2.857143  2.876316  2.823205  3.024457  3.251553  3.244713  3.072829  3.039267  3.343324  3.641667  3.458564  3.304348 
dram[3]:  3.356941  3.498433  3.395062  3.409524  2.767089  2.750643  2.832891  2.840617  3.290520  3.185185  3.145205  3.349254  3.483425  3.523809  3.223618  3.318877 
dram[4]:  3.514970  3.484848  3.411392  3.272206  2.870968  2.782051  2.808511  2.938719  3.154286  3.090643  3.066313  3.191549  3.726191  3.300261  3.350267  3.448753 
dram[5]:  3.188011  3.331412  3.427653  3.568182  2.768831  2.897574  2.798969  2.794737  3.121884  3.410596  3.056911  3.343284  3.450820  3.431217  3.391192  3.135198 
dram[6]:  3.272727  3.340782  3.520635  3.520767  2.777480  2.791774  2.883721  2.941952  3.147826  2.997253  3.286111  3.220109  3.236504  3.517615  3.316062  3.397906 
dram[7]:  3.574675  3.546012  3.232759  3.474916  2.736979  2.858289  2.972376  2.855643  3.093750  3.164671  3.187151  3.267606  3.286089  3.521978  3.516667  3.515942 
dram[8]:  3.376093  3.488095  3.217391  3.654362  2.850829  2.856354  2.889764  2.922460  3.210210  3.126844  3.086842  3.104520  4.049096  3.391421  3.508333  3.603604 
dram[9]:  3.425595  3.377907  3.318471  3.395833  2.696821  2.815013  2.772277  3.065341  3.206790  3.210526  3.324638  3.318452  3.275773  3.484931  3.358839  3.397260 
dram[10]:  3.267410  3.265928  3.424528  3.329193  2.789474  2.857542  2.923077  2.931694  3.214925  3.357576  3.297059  3.334365  3.555874  3.378238  3.497191  3.530055 
average row locality = 201315/62567 = 3.217591
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       872       871       830       840       821       877       824       844       805       826       814       835       962       963       905       940 
dram[1]:       892       896       829       846       830       826       802       824       831       814       825       861       887       928       917       932 
dram[2]:       898       880       829       850       839       850       824       869       802       823       835       868       902       955       911       934 
dram[3]:       903       863       859       833       853       833       838       847       819       796       861       848       931       933       919       932 
dram[4]:       900       871       839       870       827       845       821       823       819       804       859       851       924       922       921       919 
dram[5]:       889       879       834       847       833       831       845       841       843       787       839       845       923       944       938       961 
dram[6]:       927       920       856       849       809       829       871       877       821       822       880       882       925       953       918       933 
dram[7]:       849       881       866       819       836       848       839       849       824       815       850       862       930       937       937       891 
dram[8]:       889       898       852       852       823       809       840       856       819       806       868       820       945       933       926       894 
dram[9]:       881       887       813       777       842       833       865       846       785       822       861       834       934       934       925       903 
dram[10]:       885       896       838       844       827       811       841       849       803       838       847       816       906       938       902       928 
total reads: 152246
bank skew: 963/777 = 1.24
chip skew: 14072/13740 = 1.02
number of total write accesses:
dram[0]:       274       275       258       236       248       276       202       240       249       260       249       269       348       353       340       370 
dram[1]:       302       267       243       262       230       240       200       215       270       272       267       297       308       337       329       367 
dram[2]:       290       285       237       240       241       243       198       244       245       251       262       293       325       356       341       358 
dram[3]:       282       253       241       241       240       237       230       258       257       236       287       274       330       325       364       369 
dram[4]:       274       279       239       272       241       240       235       232       285       253       297       282       328       342       332       326 
dram[5]:       281       277       232       252       233       244       241       221       284       243       289       275       340       353       371       384 
dram[6]:       297       276       253       253       227       257       245       238       265       269       303       303       334       345       362       365 
dram[7]:       252       275       259       220       215       221       237       239       265       242       291       298       322       345       329       322 
dram[8]:       269       274       258       237       209       225       261       237       250       254       305       279       622       332       337       306 
dram[9]:       270       275       229       201       261       217       255       233       254       276       286       281       337       338       348       337 
dram[10]:       288       283       251       228       233       212       223       224       274       270       274       261       335       366       343       364 
total reads: 49069
bank skew: 622/198 = 3.14
chip skew: 4655/4332 = 1.07
average mf latency per bank:
dram[0]:      22034     21274     21104     20427     21246     20920     21002     19989     21536     21257     27786     26091     24771     25349     23844     23941
dram[1]:      21328     22516     19222     19758     22189     21587     20675     19088     22207     21326     27953     25328     26018     26253     23848     24188
dram[2]:      21111     20327     20308     19770     22304     21080     20872     19376     22601     21366     26143     24963     25373     25930     25226     23812
dram[3]:      21851     21103     20285     19999     21527     22120     17568     19595     21578     21963     25090     26448     25613     26137     23152     22378
dram[4]:      21879     21666     20390     19663     21558     21756     19325     19256     22340     22538     25265     26195     25895     24996     24046     23956
dram[5]:      21303     21553     20601     20131     21700     21991     18930     19239     21538     21837     25350     26811     24751     26106     23190     22813
dram[6]:      19916     21119     20659     20714     21552     20301     18745     20074     21481     21741     25051     25453     25489     25284     22350     23586
dram[7]:      22002     21115     21088     20924     21751     22497     19168     20941     20697     22346     25380     25270     25261     24932     24352     25493
dram[8]:      21667     21739     19623     21484     21938     22148     18259     20414     21403     21851     26289     26206     26113     24724     25053     25447
dram[9]:      21890     21685     20949     20789     22052     21144     19927     20134     22460     21665     25329     25941     24875     25060     23381     24833
dram[10]:      22035     20757     21189     21213     21320     20725     21022     19878     20915     22607     26146     26288     26279     24776     22837     23870
maximum mf latency per bank:
dram[0]:     230680    165276    165385    165518    144612    148488    154712    154384    154440    154580    163231    163298    165559    165509    164106    164090
dram[1]:     165332    165614    165399    165536    148489    148501    154275    154572    154556    154431    248804    163198    165514    165540    164162    164212
dram[2]:     165609    165591    213550    165263    139173    144782    154518    154527    154760    154776    163160    163064    165513    165348    164125    230279
dram[3]:     257915    165355    165513    165679    193082    144308    148904    154529    154538    171042    163095    163041    165523    208804    164159    164161
dram[4]:     165368    165761    240381    165449    148434    144252    154687    154388    154550    154553    163001    163054    165431    165523    164162    164152
dram[5]:     165711    165180    165200    165112    144431    148462    154496    154707    154453    154518    163018    163108    165700    165843    164221    164114
dram[6]:     165524    165340    165461    213540    146348    148462    154495    154605    154420    154807    163072    163102    165689    165730    164220    164151
dram[7]:     165520    165214    165256    165477    144518    148335    219375    154887    154798    154406    163114    248157    165704    165731    164200    257910
dram[8]:     165502    165389    165485    165495    139181    148335    154887    154545    154809    154726    163164    163238    165477    165545    248288    164132
dram[9]:     165407    165327    165345    165400    148222    139149    154531    154537    144748    230458    163165    163218    165494    165540    164084    180433
dram[10]:     165361    165329    165337    258751    148235    148487    154517    154573    154347    154401    163248    163195    165508    165562    164052    164135
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7441699 n_nop=7365042 n_act=5701 n_pre=5685 n_req=18276 n_rd=55316 n_write=9955 bw_util=0.01754
n_activity=271552 dram_eff=0.4807
bk0: 3488a 7396864i bk1: 3484a 7396556i bk2: 3320a 7399538i bk3: 3360a 7399413i bk4: 3284a 7395989i bk5: 3508a 7394342i bk6: 3296a 7400948i bk7: 3376a 7398890i bk8: 3220a 7399798i bk9: 3304a 7399608i bk10: 3256a 7403127i bk11: 3340a 7400460i bk12: 3848a 7393338i bk13: 3852a 7392284i bk14: 3620a 7393182i bk15: 3760a 7388814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25006
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7441699 n_nop=7365764 n_act=5555 n_pre=5539 n_req=18146 n_rd=54960 n_write=9881 bw_util=0.01743
n_activity=268591 dram_eff=0.4828
bk0: 3568a 7396855i bk1: 3584a 7396500i bk2: 3316a 7399637i bk3: 3384a 7398422i bk4: 3320a 7402088i bk5: 3304a 7399243i bk6: 3208a 7402116i bk7: 3296a 7400975i bk8: 3324a 7402428i bk9: 3256a 7399618i bk10: 3300a 7401719i bk11: 3444a 7397245i bk12: 3548a 7395224i bk13: 3712a 7391915i bk14: 3668a 7394679i bk15: 3728a 7390025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242124
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7441699 n_nop=7365015 n_act=5685 n_pre=5669 n_req=18278 n_rd=55476 n_write=9854 bw_util=0.01756
n_activity=272576 dram_eff=0.4794
bk0: 3592a 7397887i bk1: 3520a 7396489i bk2: 3316a 7401483i bk3: 3400a 7397103i bk4: 3356a 7396287i bk5: 3400a 7394779i bk6: 3296a 7402974i bk7: 3476a 7399345i bk8: 3208a 7401544i bk9: 3292a 7400053i bk10: 3340a 7403485i bk11: 3472a 7395615i bk12: 3608a 7395477i bk13: 3820a 7391648i bk14: 3644a 7396045i bk15: 3736a 7388454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257167
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7441699 n_nop=7364899 n_act=5721 n_pre=5705 n_req=18292 n_rd=55472 n_write=9902 bw_util=0.01757
n_activity=275574 dram_eff=0.4745
bk0: 3612a 7397437i bk1: 3452a 7401554i bk2: 3436a 7401110i bk3: 3332a 7398163i bk4: 3412a 7396618i bk5: 3332a 7394801i bk6: 3352a 7402408i bk7: 3388a 7397475i bk8: 3276a 7399866i bk9: 3184a 7402290i bk10: 3444a 7401283i bk11: 3392a 7399587i bk12: 3724a 7393960i bk13: 3732a 7392081i bk14: 3676a 7392720i bk15: 3728a 7393308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253073
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7441699 n_nop=7365031 n_act=5704 n_pre=5688 n_req=18272 n_rd=55260 n_write=10016 bw_util=0.01754
n_activity=274188 dram_eff=0.4761
bk0: 3600a 7399278i bk1: 3484a 7398574i bk2: 3356a 7400166i bk3: 3480a 7395719i bk4: 3308a 7397351i bk5: 3380a 7395640i bk6: 3284a 7398294i bk7: 3292a 7399422i bk8: 3276a 7401408i bk9: 3216a 7399822i bk10: 3436a 7396984i bk11: 3404a 7397641i bk12: 3696a 7392512i bk13: 3688a 7391378i bk14: 3684a 7394719i bk15: 3676a 7394443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258327
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7441699 n_nop=7364473 n_act=5783 n_pre=5767 n_req=18399 n_rd=55516 n_write=10160 bw_util=0.01765
n_activity=275422 dram_eff=0.4769
bk0: 3556a 7399170i bk1: 3516a 7396397i bk2: 3336a 7401309i bk3: 3388a 7398100i bk4: 3332a 7397854i bk5: 3324a 7396534i bk6: 3380a 7399163i bk7: 3364a 7398764i bk8: 3372a 7398558i bk9: 3148a 7401327i bk10: 3356a 7399979i bk11: 3380a 7401871i bk12: 3692a 7394821i bk13: 3776a 7393464i bk14: 3752a 7394440i bk15: 3844a 7389168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251954
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7441699 n_nop=7363373 n_act=5851 n_pre=5835 n_req=18664 n_rd=56288 n_write=10352 bw_util=0.01791
n_activity=279003 dram_eff=0.4777
bk0: 3708a 7394428i bk1: 3680a 7395293i bk2: 3424a 7398740i bk3: 3396a 7395328i bk4: 3236a 7396990i bk5: 3316a 7394532i bk6: 3484a 7396738i bk7: 3508a 7397851i bk8: 3284a 7400240i bk9: 3288a 7399558i bk10: 3520a 7399209i bk11: 3528a 7395287i bk12: 3700a 7391690i bk13: 3812a 7393839i bk14: 3672a 7391151i bk15: 3732a 7389426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261609
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7441699 n_nop=7365359 n_act=5631 n_pre=5615 n_req=18165 n_rd=55332 n_write=9762 bw_util=0.01749
n_activity=270017 dram_eff=0.4821
bk0: 3396a 7397863i bk1: 3524a 7396231i bk2: 3464a 7395489i bk3: 3276a 7400632i bk4: 3344a 7395992i bk5: 3392a 7395659i bk6: 3356a 7399459i bk7: 3396a 7395376i bk8: 3296a 7399681i bk9: 3260a 7400568i bk10: 3400a 7398701i bk11: 3448a 7396153i bk12: 3720a 7395032i bk13: 3748a 7390143i bk14: 3748a 7392417i bk15: 3564a 7393499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257694
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7441699 n_nop=7364945 n_act=5660 n_pre=5644 n_req=18485 n_rd=55320 n_write=10130 bw_util=0.01759
n_activity=273490 dram_eff=0.4786
bk0: 3556a 7399146i bk1: 3592a 7397812i bk2: 3408a 7398807i bk3: 3408a 7398049i bk4: 3292a 7400336i bk5: 3236a 7397148i bk6: 3360a 7400596i bk7: 3424a 7397434i bk8: 3276a 7401749i bk9: 3224a 7400715i bk10: 3472a 7397923i bk11: 3280a 7397551i bk12: 3780a 7393610i bk13: 3732a 7391951i bk14: 3704a 7392547i bk15: 3576a 7393189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255751
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7441699 n_nop=7365552 n_act=5664 n_pre=5648 n_req=18140 n_rd=54968 n_write=9867 bw_util=0.01742
n_activity=271679 dram_eff=0.4773
bk0: 3524a 7400001i bk1: 3548a 7397896i bk2: 3252a 7401405i bk3: 3108a 7400957i bk4: 3368a 7398394i bk5: 3332a 7400771i bk6: 3460a 7400189i bk7: 3384a 7398638i bk8: 3140a 7403115i bk9: 3288a 7400152i bk10: 3444a 7401234i bk11: 3336a 7397709i bk12: 3736a 7395441i bk13: 3736a 7390689i bk14: 3700a 7396780i bk15: 3612a 7392988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250472
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7441699 n_nop=7365482 n_act=5613 n_pre=5597 n_req=18198 n_rd=55076 n_write=9931 bw_util=0.01747
n_activity=268321 dram_eff=0.4845
bk0: 3540a 7396050i bk1: 3584a 7394097i bk2: 3352a 7397724i bk3: 3376a 7397805i bk4: 3308a 7398013i bk5: 3244a 7396998i bk6: 3364a 7400102i bk7: 3396a 7397127i bk8: 3212a 7402355i bk9: 3352a 7399574i bk10: 3388a 7401683i bk11: 3264a 7399911i bk12: 3624a 7395664i bk13: 3752a 7387890i bk14: 3608a 7392261i bk15: 3712a 7391271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251345

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 6833, Miss_rate = 0.046, Pending_hits = 1273, Reservation_fails = 3
L2_cache_bank[1]: Access = 150344, Miss = 6996, Miss_rate = 0.047, Pending_hits = 1284, Reservation_fails = 5
L2_cache_bank[2]: Access = 149311, Miss = 6813, Miss_rate = 0.046, Pending_hits = 1237, Reservation_fails = 14
L2_cache_bank[3]: Access = 149772, Miss = 6927, Miss_rate = 0.046, Pending_hits = 1212, Reservation_fails = 11
L2_cache_bank[4]: Access = 149160, Miss = 6840, Miss_rate = 0.046, Pending_hits = 1229, Reservation_fails = 4
L2_cache_bank[5]: Access = 149918, Miss = 7029, Miss_rate = 0.047, Pending_hits = 1227, Reservation_fails = 13
L2_cache_bank[6]: Access = 150839, Miss = 6983, Miss_rate = 0.046, Pending_hits = 1256, Reservation_fails = 12
L2_cache_bank[7]: Access = 149526, Miss = 6885, Miss_rate = 0.046, Pending_hits = 1238, Reservation_fails = 4
L2_cache_bank[8]: Access = 150090, Miss = 6910, Miss_rate = 0.046, Pending_hits = 1305, Reservation_fails = 7
L2_cache_bank[9]: Access = 150338, Miss = 6905, Miss_rate = 0.046, Pending_hits = 1251, Reservation_fails = 3
L2_cache_bank[10]: Access = 150064, Miss = 6944, Miss_rate = 0.046, Pending_hits = 1238, Reservation_fails = 5
L2_cache_bank[11]: Access = 150340, Miss = 6935, Miss_rate = 0.046, Pending_hits = 1263, Reservation_fails = 5
L2_cache_bank[12]: Access = 150051, Miss = 7007, Miss_rate = 0.047, Pending_hits = 1261, Reservation_fails = 2
L2_cache_bank[13]: Access = 151211, Miss = 7065, Miss_rate = 0.047, Pending_hits = 1238, Reservation_fails = 5
L2_cache_bank[14]: Access = 150240, Miss = 6931, Miss_rate = 0.046, Pending_hits = 1227, Reservation_fails = 3
L2_cache_bank[15]: Access = 150024, Miss = 6902, Miss_rate = 0.046, Pending_hits = 1236, Reservation_fails = 6
L2_cache_bank[16]: Access = 179602, Miss = 6962, Miss_rate = 0.039, Pending_hits = 1500, Reservation_fails = 3
L2_cache_bank[17]: Access = 150021, Miss = 6868, Miss_rate = 0.046, Pending_hits = 1222, Reservation_fails = 8
L2_cache_bank[18]: Access = 148630, Miss = 6906, Miss_rate = 0.046, Pending_hits = 1215, Reservation_fails = 8
L2_cache_bank[19]: Access = 148611, Miss = 6836, Miss_rate = 0.046, Pending_hits = 1223, Reservation_fails = 4
L2_cache_bank[20]: Access = 148569, Miss = 6849, Miss_rate = 0.046, Pending_hits = 1240, Reservation_fails = 8
L2_cache_bank[21]: Access = 149553, Miss = 6920, Miss_rate = 0.046, Pending_hits = 1216, Reservation_fails = 7
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 152246
L2_total_cache_miss_rate = 0.0458
L2_total_cache_pending_hits = 27591
L2_total_cache_reservation_fails = 140
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2103833
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1041489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3763
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 140
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.9105
	minimum = 6
	maximum = 840
Network latency average = 43.6236
	minimum = 6
	maximum = 592
Slowest packet = 6571574
Flit latency average = 52.235
	minimum = 6
	maximum = 591
Slowest flit = 11323013
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0535207
	minimum = 0.0419205 (at node 5)
	maximum = 0.316139 (at node 44)
Accepted packet rate average = 0.0535207
	minimum = 0.0419205 (at node 5)
	maximum = 0.316139 (at node 44)
Injected flit rate average = 0.080281
	minimum = 0.0603917 (at node 45)
	maximum = 0.32829 (at node 44)
Accepted flit rate average= 0.080281
	minimum = 0.0503046 (at node 5)
	maximum = 0.620128 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.7865 (16 samples)
	minimum = 6 (16 samples)
	maximum = 378.188 (16 samples)
Network latency average = 18.929 (16 samples)
	minimum = 6 (16 samples)
	maximum = 296.625 (16 samples)
Flit latency average = 20.491 (16 samples)
	minimum = 6 (16 samples)
	maximum = 295.875 (16 samples)
Fragmentation average = 0.00273917 (16 samples)
	minimum = 0 (16 samples)
	maximum = 80.5625 (16 samples)
Injected packet rate average = 0.0320181 (16 samples)
	minimum = 0.0258505 (16 samples)
	maximum = 0.107998 (16 samples)
Accepted packet rate average = 0.0320181 (16 samples)
	minimum = 0.0258505 (16 samples)
	maximum = 0.107998 (16 samples)
Injected flit rate average = 0.0493591 (16 samples)
	minimum = 0.0333391 (16 samples)
	maximum = 0.132807 (16 samples)
Accepted flit rate average = 0.0493591 (16 samples)
	minimum = 0.03641 (16 samples)
	maximum = 0.201702 (16 samples)
Injected packet size average = 1.5416 (16 samples)
Accepted packet size average = 1.5416 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 40 sec (4960 sec)
gpgpu_simulation_rate = 19256 (inst/sec)
gpgpu_simulation_rate = 1532 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 674116
gpu_sim_insn = 15785486
gpu_ipc =      23.4166
gpu_tot_sim_cycle = 8501483
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      13.0916
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 1681573
gpu_stall_icnt2sh    = 11528817
partiton_reqs_in_parallel = 14146748
partiton_reqs_in_parallel_total    = 87171741
partiton_level_parallism =      20.9856
partiton_level_parallism_total  =      11.9177
partiton_reqs_in_parallel_util = 14146748
partiton_reqs_in_parallel_util_total    = 87171741
gpu_sim_cycle_parition_util = 671963
gpu_tot_sim_cycle_parition_util    = 4006884
partiton_level_parallism_util =      21.0529
partiton_level_parallism_util_total  =      21.6546
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     168.5460 GB/Sec
L2_BW_total  =      50.4377 GB/Sec
gpu_total_sim_rate=17945

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5682, 6218, 5913, 6010, 6866, 6012, 6323, 5514, 6213, 6018, 6630, 5927, 6436, 5868, 6080, 6026, 5860, 6414, 6466, 6132, 5748, 6514, 6360, 6044, 5655, 6178, 6180, 6079, 5729, 6001, 6367, 5820, 6003, 5740, 5696, 5428, 5621, 5645, 5824, 5736, 5718, 6173, 5700, 5551, 5673, 5990, 5309, 5153, 4665, 4528, 4052, 4058, 4119, 4726, 4463, 3986, 4502, 4480, 4336, 3963, 3746, 4352, 3859, 4291, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 7138733
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7097575
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36272
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6432214	W0_Idle:109558938	W0_Scoreboard:133147932	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1677 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1601 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 8500779 
mrq_lat_table:141945 	6282 	8275 	38159 	23531 	21636 	21866 	19697 	18293 	7120 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3785896 	584071 	41838 	15119 	2754 	2302 	10974 	14918 	20386 	35708 	9787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	2241677 	587375 	787517 	286337 	271248 	210323 	35273 	5390 	2609 	2256 	2310 	11145 	14627 	20449 	35585 	9787 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1035524 	660616 	989426 	504561 	183076 	6753 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1096477 	13576 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5558 	318 	124 	81 	89 	103 	136 	136 	109 	61 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        52        49        16        16        16        16        16        33        34        45        45        44        46        45        46 
dram[1]:        47        47        48        49        16        16        17        16        33        30        45        42        46        43        28        39 
dram[2]:        48        44        47        47        16        16        16        16        30        27        44        43        46        46        48        46 
dram[3]:        42        43        44        42        17        16        16        16        31        33        38        45        48        46        48        44 
dram[4]:        39        45        42        18        16        16        16        16        31        31        43        43        45        43        46        46 
dram[5]:        46        41        48        44        16        16        16        16        31        31        44        43        46        41        43        44 
dram[6]:        45        45        23        46        16        16        17        16        30        32        45        42        46        44        44        44 
dram[7]:        42        47        23        37        16        16        16        16        30        30        46        45        40        44        38        46 
dram[8]:        41        47        25        48        16        16        17        16        30        32        33        48        94        44        45        46 
dram[9]:        48        48        39        22        16        16        16        16        37        35        42        45        44        46        45        47 
dram[10]:        43        45        46        26        17        16        16        16        35        35        43        44        45        45        46        46 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    109023    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.095238  3.255682  3.309859  3.593258  2.789037  2.824302  2.826010  2.836489  3.096045  3.140481  3.168278  3.147114  3.134707  3.275290  3.059677  3.100787 
dram[1]:  3.246869  3.312030  3.419492  3.444906  3.003731  2.793220  2.797513  2.858907  3.240234  3.176015  3.320408  3.155357  3.187175  3.270869  3.231164  3.102237 
dram[2]:  3.326454  3.203636  3.274590  3.435790  2.835897  2.901384  2.709030  2.860738  3.206693  3.260081  3.097786  3.071174  3.222996  3.252855  3.116883  3.075472 
dram[3]:  3.190476  3.228407  3.383023  3.271287  2.736585  2.812500  2.815700  2.750405  3.165703  3.244939  3.126334  3.203390  3.189055  3.229202  3.127243  3.114286 
dram[4]:  3.320000  3.391389  3.336066  3.261036  2.845361  2.791172  2.744186  2.817259  3.169524  3.119461  3.107206  3.163636  3.334477  3.075320  3.096774  3.172697 
dram[5]:  3.163375  3.222836  3.346392  3.442348  2.836268  2.866782  2.701131  2.711507  3.062950  3.237525  3.056940  3.278626  3.174056  3.174960  3.157303  3.003003 
dram[6]:  3.049669  3.151786  3.481405  3.451346  2.781086  2.749175  2.806189  2.810147  3.087751  3.098881  3.143106  3.162257  3.021739  3.238806  2.959520  3.079316 
dram[7]:  3.328155  3.362069  3.182836  3.318458  2.749580  2.826690  2.877836  2.771005  3.034799  3.045956  3.114901  3.176259  3.099010  3.343860  3.299308  3.330404 
dram[8]:  3.228519  3.287594  3.199234  3.472803  2.879859  2.816399  2.881557  2.864775  3.095327  3.221359  3.063140  3.082267  3.453005  3.212224  3.181373  3.245217 
dram[9]:  3.246729  3.269663  3.346808  3.397321  2.689764  2.805172  2.736926  3.055249  3.097378  3.163534  3.189781  3.306796  3.071656  3.274873  3.167480  3.165276 
dram[10]:  3.137566  3.127660  3.400826  3.301010  2.798635  2.930582  2.776490  2.849481  3.026978  3.190019  3.184843  3.294695  3.197969  3.119497  3.195041  3.222962 
average row locality = 307126/99009 = 3.102001
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1340      1322      1277      1269      1277      1317      1272      1285      1235      1276      1242      1266      1450      1448      1383      1423 
dram[1]:      1367      1359      1264      1285      1265      1271      1249      1268      1251      1237      1237      1303      1361      1415      1394      1414 
dram[2]:      1356      1338      1261      1279      1284      1297      1280      1315      1235      1244      1266      1293      1377      1449      1396      1423 
dram[3]:      1353      1315      1289      1282      1299      1280      1287      1293      1236      1227      1306      1277      1416      1408      1398      1415 
dram[4]:      1354      1329      1271      1314      1276      1281      1273      1280      1246      1232      1300      1290      1424      1401      1410      1408 
dram[5]:      1349      1338      1276      1284      1264      1276      1296      1300      1273      1222      1271      1278      1406      1436      1418      1446 
dram[6]:      1397      1364      1310      1296      1239      1273      1318      1328      1260      1258      1319      1326      1418      1440      1417      1425 
dram[7]:      1320      1349      1319      1280      1286      1284      1282      1303      1253      1255      1281      1303      1402      1411      1414      1381 
dram[8]:      1358      1352      1299      1297      1275      1239      1296      1317      1258      1244      1316      1252      1440      1405      1423      1382 
dram[9]:      1342      1341      1245      1214      1297      1276      1324      1291      1230      1258      1294      1268      1416      1428      1419      1386 
dram[10]:      1358      1352      1277      1288      1270      1243      1300      1296      1250      1257      1286      1254      1385      1431      1398      1410 
total reads: 232166
bank skew: 1450/1214 = 1.19
chip skew: 21388/20940 = 1.02
number of total write accesses:
dram[0]:       415       397       368       330       402       403       336       363       409       423       396       424       528       527       514       546 
dram[1]:       448       403       350       372       345       377       326       353       408       405       390       464       478       505       493       528 
dram[2]:       417       424       337       353       375       380       340       390       394       373       413       433       473       545       524       533 
dram[3]:       389       367       345       370       384       385       363       404       407       376       451       424       507       494       519       547 
dram[4]:       389       404       357       385       380       363       379       385       418       387       468       450       520       518       510       521 
dram[5]:       413       412       347       358       347       381       376       373       430       400       447       440       527       542       549       554 
dram[6]:       445       401       375       371       349       393       405       389       429       403       482       467       528       513       557       555 
dram[7]:       394       406       387       356       350       347       367       379       404       402       454       463       476       495       493       514 
dram[8]:       408       397       371       363       355       341       407       399       398       415       479       434       801       487       524       484 
dram[9]:       395       405       328       308       411       351       403       368       424       425       454       435       513       514       529       510 
dram[10]:       421       412       369       346       370       319       377       351       433       405       437       423       505       553       535       527 
total reads: 74960
bank skew: 801/308 = 2.60
chip skew: 7063/6645 = 1.06
average mf latency per bank:
dram[0]:      24131     24623     25087     23945     20941     21464     20580     20029     22745     22474     28315     26624     24332     24765     23396     23475
dram[1]:      24101     24849     24119     24070     22445     22004     20374     19045     24304     23033     28945     26211     25457     25381     23922     23899
dram[2]:      24194     24124     24317     23729     22599     21661     20035     19336     23874     23876     26717     26660     24995     24764     24157     23932
dram[3]:      25052     24685     24327     23305     21817     22248     18259     19648     23025     23706     25695     27302     24923     25342     23410     22653
dram[4]:      24590     24650     24283     23931     21676     21795     19175     19202     24130     23916     25858     26753     24676     24404     23775     23269
dram[5]:      24384     24690     24555     24446     22523     22029     19117     18875     22793     22915     26279     26962     23965     25012     22938     23343
dram[6]:      23076     24141     24257     24183     21854     20875     18887     19831     22731     23359     25808     25958     24577     24517     22179     22903
dram[7]:      25017     24478     24414     24648     21781     22836     19363     20314     22500     23141     26448     26180     24784     24251     24185     24669
dram[8]:      24448     24642     23422     24845     21903     22538     18624     19758     22957     22914     26246     27205     25332     24503     23689     24415
dram[9]:      24558     25025     24964     25239     21869     21444     19591     19898     23726     23214     25976     26955     24058     24443     23154     24032
dram[10]:      24703     23926     24923     24772     21287     21807     20174     19853     22218     24210     26870     27028     25110     23782     22863     23625
maximum mf latency per bank:
dram[0]:     230680    165276    165385    165518    149106    149113    154712    154384    155513    155549    163231    163298    165559    165509    166106    166108
dram[1]:     165332    165614    165399    165536    149090    149136    154275    154572    155540    155574    248804    163198    165514    165540    166143    166463
dram[2]:     165609    165591    213550    165263    149112    148589    154518    154527    155576    156012    163160    163064    165513    165348    165883    230279
dram[3]:     257915    165355    165513    165679    193082    148621    153821    154529    155768    171042    163610    163635    165523    208804    166450    166442
dram[4]:     165368    165761    240381    165449    148590    144252    154687    154388    155819    155770    163611    163616    165431    165523    166452    166466
dram[5]:     165711    165180    165200    165112    148671    148672    154496    154707    155770    155637    163625    163634    165700    165843    166256    166295
dram[6]:     165524    165340    165461    213540    148997    148999    154495    154605    155599    155601    163625    163102    165689    165730    166257    166296
dram[7]:     165520    165214    165256    165477    149000    148709    219375    154887    155853    155854    163303    248157    165704    165731    166257    257910
dram[8]:     165502    165389    165485    165495    148632    148692    154887    154545    155813    155814    163305    163324    165477    165545    248288    164132
dram[9]:     165407    165327    165345    165400    148656    148656    154531    154537    155858    230458    163326    163303    165494    165540    166223    180433
dram[10]:     165361    165329    165337    258751    149106    149113    154517    154573    155523    155610    163248    163202    165508    165562    166227    166228
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8693432 n_nop=8574402 n_act=9014 n_pre=8998 n_req=27863 n_rd=84328 n_write=16690 bw_util=0.02324
n_activity=408741 dram_eff=0.4943
bk0: 5360a 8618502i bk1: 5288a 8620704i bk2: 5108a 8625256i bk3: 5076a 8627241i bk4: 5108a 8619422i bk5: 5268a 8619468i bk6: 5088a 8624910i bk7: 5140a 8621541i bk8: 4940a 8623895i bk9: 5104a 8620884i bk10: 4968a 8627255i bk11: 5064a 8621155i bk12: 5800a 8615494i bk13: 5792a 8616664i bk14: 5532a 8613653i bk15: 5692a 8607602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.371595
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8693432 n_nop=8575784 n_act=8753 n_pre=8737 n_req=27585 n_rd=83760 n_write=16398 bw_util=0.02304
n_activity=402722 dram_eff=0.4974
bk0: 5468a 8620067i bk1: 5436a 8621692i bk2: 5056a 8626148i bk3: 5140a 8623004i bk4: 5060a 8627884i bk5: 5084a 8624072i bk6: 4996a 8625676i bk7: 5072a 8623818i bk8: 5004a 8625691i bk9: 4948a 8623128i bk10: 4948a 8627818i bk11: 5212a 8620461i bk12: 5444a 8618942i bk13: 5660a 8614672i bk14: 5576a 8616969i bk15: 5656a 8610885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357507
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8693432 n_nop=8574692 n_act=8950 n_pre=8934 n_req=27797 n_rd=84372 n_write=16484 bw_util=0.0232
n_activity=409446 dram_eff=0.4926
bk0: 5424a 8624006i bk1: 5352a 8621153i bk2: 5044a 8630199i bk3: 5116a 8622902i bk4: 5136a 8622491i bk5: 5188a 8618275i bk6: 5120a 8626146i bk7: 5260a 8622670i bk8: 4940a 8627777i bk9: 4976a 8625380i bk10: 5064a 8627733i bk11: 5172a 8619108i bk12: 5508a 8620311i bk13: 5796a 8612875i bk14: 5584a 8614502i bk15: 5692a 8607876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366767
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8693432 n_nop=8574570 n_act=9006 n_pre=8990 n_req=27813 n_rd=84324 n_write=16542 bw_util=0.02321
n_activity=411790 dram_eff=0.4899
bk0: 5412a 8624513i bk1: 5260a 8629361i bk2: 5156a 8628631i bk3: 5128a 8620194i bk4: 5196a 8620880i bk5: 5120a 8617858i bk6: 5148a 8627309i bk7: 5172a 8619981i bk8: 4944a 8623289i bk9: 4908a 8627007i bk10: 5224a 8625086i bk11: 5108a 8623339i bk12: 5664a 8615010i bk13: 5632a 8614692i bk14: 5592a 8615839i bk15: 5660a 8613090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370511
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8693432 n_nop=8574239 n_act=9007 n_pre=8991 n_req=27923 n_rd=84356 n_write=16839 bw_util=0.02328
n_activity=411948 dram_eff=0.4913
bk0: 5416a 8624568i bk1: 5316a 8623695i bk2: 5084a 8625728i bk3: 5256a 8620726i bk4: 5104a 8621611i bk5: 5124a 8621096i bk6: 5092a 8623002i bk7: 5120a 8622647i bk8: 4984a 8624519i bk9: 4928a 8622919i bk10: 5200a 8620342i bk11: 5160a 8617443i bk12: 5696a 8614035i bk13: 5604a 8612346i bk14: 5640a 8617021i bk15: 5632a 8611750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388232
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8693432 n_nop=8573700 n_act=9108 n_pre=9092 n_req=28029 n_rd=84532 n_write=17000 bw_util=0.02336
n_activity=412429 dram_eff=0.4924
bk0: 5396a 8622279i bk1: 5352a 8620435i bk2: 5104a 8627785i bk3: 5136a 8622168i bk4: 5056a 8623859i bk5: 5104a 8618812i bk6: 5184a 8621336i bk7: 5200a 8620991i bk8: 5092a 8622042i bk9: 4888a 8622939i bk10: 5084a 8622574i bk11: 5112a 8626150i bk12: 5624a 8612452i bk13: 5744a 8614368i bk14: 5672a 8614879i bk15: 5784a 8609613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375998
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8693432 n_nop=8571870 n_act=9313 n_pre=9297 n_req=28450 n_rd=85552 n_write=17400 bw_util=0.02369
n_activity=418753 dram_eff=0.4917
bk0: 5588a 8617786i bk1: 5456a 8620629i bk2: 5240a 8624855i bk3: 5184a 8621227i bk4: 4956a 8620132i bk5: 5092a 8617665i bk6: 5272a 8621679i bk7: 5312a 8620870i bk8: 5040a 8624636i bk9: 5032a 8624525i bk10: 5276a 8619751i bk11: 5304a 8617243i bk12: 5672a 8612181i bk13: 5760a 8612419i bk14: 5668a 8609619i bk15: 5700a 8608370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381751
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8693432 n_nop=8574574 n_act=8944 n_pre=8928 n_req=27810 n_rd=84492 n_write=16494 bw_util=0.02323
n_activity=408119 dram_eff=0.4949
bk0: 5280a 8620976i bk1: 5396a 8618788i bk2: 5276a 8620914i bk3: 5120a 8624745i bk4: 5144a 8622056i bk5: 5136a 8620199i bk6: 5128a 8625616i bk7: 5212a 8618409i bk8: 5012a 8624707i bk9: 5020a 8624219i bk10: 5124a 8623188i bk11: 5212a 8616813i bk12: 5608a 8617802i bk13: 5644a 8613972i bk14: 5656a 8613765i bk15: 5524a 8614098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375472
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8693432 n_nop=8573904 n_act=9004 n_pre=8988 n_req=28216 n_rd=84612 n_write=16924 bw_util=0.02336
n_activity=412275 dram_eff=0.4926
bk0: 5432a 8622677i bk1: 5408a 8621563i bk2: 5196a 8624557i bk3: 5188a 8623472i bk4: 5100a 8623505i bk5: 4956a 8622576i bk6: 5184a 8626193i bk7: 5268a 8620076i bk8: 5032a 8625313i bk9: 4976a 8623810i bk10: 5264a 8618710i bk11: 5008a 8620891i bk12: 5760a 8613882i bk13: 5620a 8613116i bk14: 5692a 8612293i bk15: 5528a 8615561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376955
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8693432 n_nop=8574839 n_act=8940 n_pre=8924 n_req=27802 n_rd=84116 n_write=16613 bw_util=0.02317
n_activity=407392 dram_eff=0.4945
bk0: 5368a 8623320i bk1: 5364a 8622097i bk2: 4980a 8631181i bk3: 4856a 8625936i bk4: 5188a 8622421i bk5: 5104a 8624256i bk6: 5296a 8624302i bk7: 5164a 8622115i bk8: 4920a 8624751i bk9: 5032a 8622081i bk10: 5176a 8623482i bk11: 5072a 8620930i bk12: 5664a 8616576i bk13: 5712a 8612107i bk14: 5676a 8618018i bk15: 5544a 8614395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373002
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8693432 n_nop=8574570 n_act=8971 n_pre=8955 n_req=27838 n_rd=84220 n_write=16716 bw_util=0.02322
n_activity=406421 dram_eff=0.4967
bk0: 5432a 8622423i bk1: 5408a 8618391i bk2: 5108a 8622213i bk3: 5152a 8623059i bk4: 5080a 8621503i bk5: 4972a 8622672i bk6: 5200a 8623077i bk7: 5184a 8621524i bk8: 5000a 8624842i bk9: 5028a 8621723i bk10: 5144a 8622871i bk11: 5016a 8623073i bk12: 5540a 8618824i bk13: 5724a 8609374i bk14: 5592a 8612122i bk15: 5640a 8611659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.372779

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10476, Miss_rate = 0.051, Pending_hits = 1557, Reservation_fails = 3
L2_cache_bank[1]: Access = 204825, Miss = 10606, Miss_rate = 0.052, Pending_hits = 1532, Reservation_fails = 5
L2_cache_bank[2]: Access = 203921, Miss = 10388, Miss_rate = 0.051, Pending_hits = 1504, Reservation_fails = 15
L2_cache_bank[3]: Access = 204543, Miss = 10552, Miss_rate = 0.052, Pending_hits = 1476, Reservation_fails = 11
L2_cache_bank[4]: Access = 203926, Miss = 10455, Miss_rate = 0.051, Pending_hits = 1485, Reservation_fails = 4
L2_cache_bank[5]: Access = 205028, Miss = 10638, Miss_rate = 0.052, Pending_hits = 1492, Reservation_fails = 13
L2_cache_bank[6]: Access = 205141, Miss = 10584, Miss_rate = 0.052, Pending_hits = 1517, Reservation_fails = 12
L2_cache_bank[7]: Access = 204015, Miss = 10497, Miss_rate = 0.051, Pending_hits = 1503, Reservation_fails = 4
L2_cache_bank[8]: Access = 204756, Miss = 10554, Miss_rate = 0.052, Pending_hits = 1571, Reservation_fails = 7
L2_cache_bank[9]: Access = 204618, Miss = 10535, Miss_rate = 0.051, Pending_hits = 1510, Reservation_fails = 4
L2_cache_bank[10]: Access = 204736, Miss = 10553, Miss_rate = 0.052, Pending_hits = 1477, Reservation_fails = 5
L2_cache_bank[11]: Access = 204819, Miss = 10580, Miss_rate = 0.052, Pending_hits = 1527, Reservation_fails = 6
L2_cache_bank[12]: Access = 204923, Miss = 10678, Miss_rate = 0.052, Pending_hits = 1543, Reservation_fails = 3
L2_cache_bank[13]: Access = 205297, Miss = 10710, Miss_rate = 0.052, Pending_hits = 1485, Reservation_fails = 5
L2_cache_bank[14]: Access = 204654, Miss = 10557, Miss_rate = 0.052, Pending_hits = 1487, Reservation_fails = 3
L2_cache_bank[15]: Access = 205078, Miss = 10566, Miss_rate = 0.052, Pending_hits = 1488, Reservation_fails = 6
L2_cache_bank[16]: Access = 233916, Miss = 10665, Miss_rate = 0.046, Pending_hits = 1768, Reservation_fails = 3
L2_cache_bank[17]: Access = 204248, Miss = 10488, Miss_rate = 0.051, Pending_hits = 1485, Reservation_fails = 8
L2_cache_bank[18]: Access = 203028, Miss = 10567, Miss_rate = 0.052, Pending_hits = 1478, Reservation_fails = 9
L2_cache_bank[19]: Access = 202820, Miss = 10462, Miss_rate = 0.052, Pending_hits = 1477, Reservation_fails = 4
L2_cache_bank[20]: Access = 202456, Miss = 10524, Miss_rate = 0.052, Pending_hits = 1517, Reservation_fails = 8
L2_cache_bank[21]: Access = 203679, Miss = 10531, Miss_rate = 0.052, Pending_hits = 1457, Reservation_fails = 8
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 232166
L2_total_cache_miss_rate = 0.0513
L2_total_cache_pending_hits = 33336
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3153164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 197373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1105214
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 145
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.9682
	minimum = 6
	maximum = 1128
Network latency average = 31.7875
	minimum = 6
	maximum = 1003
Slowest packet = 6659632
Flit latency average = 30.4692
	minimum = 6
	maximum = 1003
Slowest flit = 12359117
Fragmentation average = 0.0110201
	minimum = 0
	maximum = 782
Injected packet rate average = 0.0355643
	minimum = 0.0293377 (at node 0)
	maximum = 0.0408758 (at node 33)
Accepted packet rate average = 0.0355643
	minimum = 0.0293377 (at node 0)
	maximum = 0.0408758 (at node 33)
Injected flit rate average = 0.0620963
	minimum = 0.0311683 (at node 0)
	maximum = 0.0994541 (at node 33)
Accepted flit rate average= 0.0620963
	minimum = 0.0422851 (at node 48)
	maximum = 0.0810552 (at node 12)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.9737 (17 samples)
	minimum = 6 (17 samples)
	maximum = 422.294 (17 samples)
Network latency average = 19.6854 (17 samples)
	minimum = 6 (17 samples)
	maximum = 338.176 (17 samples)
Flit latency average = 21.078 (17 samples)
	minimum = 6 (17 samples)
	maximum = 337.471 (17 samples)
Fragmentation average = 0.00322628 (17 samples)
	minimum = 0 (17 samples)
	maximum = 121.824 (17 samples)
Injected packet rate average = 0.0322267 (17 samples)
	minimum = 0.0260556 (17 samples)
	maximum = 0.104049 (17 samples)
Accepted packet rate average = 0.0322267 (17 samples)
	minimum = 0.0260556 (17 samples)
	maximum = 0.104049 (17 samples)
Injected flit rate average = 0.0501083 (17 samples)
	minimum = 0.0332114 (17 samples)
	maximum = 0.130845 (17 samples)
Accepted flit rate average = 0.0501083 (17 samples)
	minimum = 0.0367556 (17 samples)
	maximum = 0.194606 (17 samples)
Injected packet size average = 1.55487 (17 samples)
Accepted packet size average = 1.55487 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 22 sec (6202 sec)
gpgpu_simulation_rate = 17945 (inst/sec)
gpgpu_simulation_rate = 1370 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10364
gpu_sim_insn = 4532584
gpu_ipc =     437.3393
gpu_tot_sim_cycle = 8733997
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      13.2620
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 1681715
gpu_stall_icnt2sh    = 11529040
partiton_reqs_in_parallel = 227866
partiton_reqs_in_parallel_total    = 101318489
partiton_level_parallism =      21.9863
partiton_level_parallism_total  =      11.6266
partiton_reqs_in_parallel_util = 227866
partiton_reqs_in_parallel_util_total    = 101318489
gpu_sim_cycle_parition_util = 10364
gpu_tot_sim_cycle_parition_util    = 4678847
partiton_level_parallism_util =      21.9863
partiton_level_parallism_util_total  =      21.6553
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     269.6369 GB/Sec
L2_BW_total  =      49.4149 GB/Sec
gpu_total_sim_rate=18524

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5862, 6383, 6048, 6160, 7016, 6147, 6473, 5664, 6378, 6168, 6795, 6077, 6556, 6033, 6215, 6176, 6025, 6579, 6616, 6267, 5913, 6649, 6540, 6209, 5805, 6313, 6330, 6259, 5879, 6166, 6532, 5970, 6132, 5854, 5795, 5527, 5735, 5744, 5953, 5850, 5832, 6302, 5829, 5680, 5787, 6089, 5438, 5267, 4749, 4672, 4181, 4202, 4233, 4855, 4607, 4100, 4646, 4579, 4450, 4092, 3875, 4496, 3988, 4405, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 7322555
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7281277
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36392
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6739318	W0_Idle:109605366	W0_Scoreboard:133196711	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1677 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1592 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 8733996 
mrq_lat_table:144996 	6344 	8452 	38754 	23833 	21775 	22037 	19788 	18293 	7120 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3810547 	588873 	41865 	15122 	2754 	2302 	10974 	14918 	20386 	35708 	9787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	2245632 	588486 	788933 	292414 	285560 	212749 	35454 	5395 	2609 	2256 	2310 	11145 	14627 	20449 	35585 	9787 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1042769 	661517 	989451 	504561 	183076 	6753 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1096477 	34888 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5578 	319 	124 	81 	89 	103 	136 	136 	109 	61 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        52        49        16        16        16        16        16        33        34        45        45        44        46        45        46 
dram[1]:        47        47        48        49        16        16        17        16        33        30        45        42        46        43        30        40 
dram[2]:        48        44        47        47        16        16        16        16        30        27        44        43        46        46        48        46 
dram[3]:        42        43        44        42        17        16        16        16        31        33        40        45        48        46        48        44 
dram[4]:        39        45        42        18        16        16        16        16        31        31        43        43        45        43        46        46 
dram[5]:        46        41        48        44        16        16        16        16        31        31        44        43        46        41        43        44 
dram[6]:        45        45        23        46        16        16        17        16        30        32        45        42        46        44        44        44 
dram[7]:        42        47        23        37        16        16        16        16        30        30        46        45        40        44        38        46 
dram[8]:        41        47        25        48        16        16        17        16        30        32        33        48        94        44        45        46 
dram[9]:        48        48        39        22        16        16        16        16        37        35        42        45        44        46        45        47 
dram[10]:        43        45        46        26        17        16        16        16        35        35        43        44        45        45        46        46 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    109023    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.156690  3.315690  3.303393  3.607623  2.787728  2.824302  2.819615  2.833333  3.125468  3.164835  3.235521  3.204461  3.182965  3.320132  3.104502  3.147567 
dram[1]:  3.300178  3.376405  3.435518  3.450413  2.996283  2.790540  2.791150  2.850877  3.280156  3.209615  3.376518  3.215686  3.240484  3.318105  3.280612  3.160828 
dram[2]:  3.393258  3.258590  3.277551  3.453975  2.834471  2.894828  2.702163  2.859297  3.247059  3.297189  3.148352  3.132979  3.283478  3.297561  3.157810  3.126563 
dram[3]:  3.254113  3.284351  3.389691  3.288538  2.738211  2.806397  2.811224  2.750809  3.199234  3.271084  3.189716  3.262664  3.235585  3.263865  3.183740  3.150943 
dram[4]:  3.387833  3.460938  3.349693  3.284351  2.842466  2.786802  2.742952  2.812816  3.212928  3.153551  3.157068  3.217391  3.393836  3.122612  3.145833  3.232787 
dram[5]:  3.226786  3.292279  3.360082  3.453975  2.836268  2.865285  2.694534  2.709208  3.081851  3.279762  3.120781  3.333333  3.219870  3.218501  3.199362  3.061377 
dram[6]:  3.110744  3.202128  3.480493  3.460905  2.777972  2.743421  2.802269  2.812398  3.123636  3.135688  3.203478  3.213660  3.053929  3.289951  2.979321  3.121914 
dram[7]:  3.393411  3.428298  3.176795  3.329960  2.751261  2.826690  2.879581  2.769737  3.052441  3.072860  3.175313  3.235188  3.154098  3.394415  3.347677  3.378709 
dram[8]:  3.293796  3.340187  3.208413  3.487500  2.875000  2.813167  2.876897  2.860233  3.130354  3.258687  3.118845  3.138433  3.632873  3.274576  3.241436  3.305026 
dram[9]:  3.317164  3.332710  3.360934  3.402655  2.690252  2.797599  2.731438  3.043956  3.126160  3.207865  3.247273  3.366089  3.120635  3.328308  3.218801  3.231281 
dram[10]:  3.198944  3.187279  3.416495  3.314516  2.792517  2.930582  2.773927  2.846287  3.066072  3.233270  3.245388  3.362035  3.254637  3.160938  3.237316  3.264463 
average row locality = 311714/99431 = 3.134978
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1355      1338      1281      1273      1277      1317      1273      1286      1245      1289      1257      1282      1466      1463      1398      1439 
dram[1]:      1383      1375      1268      1290      1266      1273      1250      1270      1261      1249      1257      1319      1377      1434      1413      1432 
dram[2]:      1371      1354      1264      1285      1286      1298      1283      1315      1248      1255      1284      1311      1393      1464      1413      1442 
dram[3]:      1369      1331      1293      1286      1300      1280      1289      1296      1247      1239      1324      1294      1436      1425      1417      1434 
dram[4]:      1370      1345      1275      1321      1277      1283      1274      1282      1256      1243      1320      1307      1440      1419      1427      1424 
dram[5]:      1365      1354      1280      1288      1264      1277      1298      1302      1285      1233      1286      1297      1425      1453      1436      1465 
dram[6]:      1412      1380      1313      1301      1240      1274      1321      1332      1272      1268      1337      1344      1433      1460      1435      1443 
dram[7]:      1336      1365      1325      1284      1287      1284      1283      1304      1265      1266      1298      1319      1422      1427      1430      1399 
dram[8]:      1374      1368      1303      1302      1276      1240      1298      1317      1268      1256      1332      1269      1457      1421      1439      1399 
dram[9]:      1358      1357      1249      1219      1300      1277      1325      1292      1242      1271      1310      1288      1433      1446      1437      1403 
dram[10]:      1374      1368      1281      1292      1270      1243      1303      1297      1263      1269      1302      1271      1402      1450      1416      1427 
total reads: 234066
bank skew: 1466/1219 = 1.20
chip skew: 21565/21117 = 1.02
number of total write accesses:
dram[0]:       438       416       374       336       404       403       337       363       424       439       419       442       552       549       533       566 
dram[1]:       475       428       357       380       346       379       327       355       425       420       411       485       496       527       516       553 
dram[2]:       441       448       342       366       375       381       341       392       408       387       435       456       495       564       548       559 
dram[3]:       411       390       351       378       384       387       364       404       423       390       475       445       528       517       541       570 
dram[4]:       412       427       363       400       383       364       380       386       434       400       489       469       542       542       536       548 
dram[5]:       442       437       353       363       347       382       378       375       447       420       471       463       552       565       570       580 
dram[6]:       470       426       382       381       349       394       408       392       446       419       505       491       549       537       582       580 
dram[7]:       415       428       400       361       350       347       367       380       423       421       477       483       502       518       515       537 
dram[8]:       431       419       375       372       357       341       408       402       413       432       505       454       908       511       548       508 
dram[9]:       420       426       334       319       411       354       404       370       443       442       476       459       533       541       549       539 
dram[10]:       443       436       376       352       372       319       378       351       454       422       457       447       528       573       562       548 
total reads: 77648
bank skew: 908/319 = 2.85
chip skew: 7384/6880 = 1.07
average mf latency per bank:
dram[0]:      23629     24143     24945     23807     20930     21478     20571     20033     22426     22117     27694     26119     23865     24325     22999     23069
dram[1]:      23555     24296     23966     23892     22433     21964     20365     19016     23936     22681     28255     25694     25010     24866     23417     23397
dram[2]:      23684     23598     24206     23466     22586     21649     20001     19329     23505     23533     26116     26062     24509     24364     23667     23409
dram[3]:      24528     24136     24190     23148     21818     22234     18242     19630     22674     23348     25115     26725     24419     24836     22935     22192
dram[4]:      24062     24117     24145     23635     21638     21770     19169     19183     23779     23588     25293     26231     24219     23897     23271     22778
dram[5]:      23788     24136     24415     24322     22538     22016     19088     18846     22432     22508     25718     26339     23446     24530     22508     22845
dram[6]:      22596     23604     24124     23977     21856     20865     18837     19766     22368     23019     25254     25385     24146     23994     21721     22433
dram[7]:      24501     23972     24155     24523     21782     22850     19367     20306     22109     22752     25875     25678     24209     23782     23729     24163
dram[8]:      23933     24130     23321     24648     21880     22541     18611     19741     22641     22545     25670     26646     24528     24015     23231     23908
dram[9]:      24004     24518     24817     24989     21844     21406     19586     19880     23312     22832     25445     26299     23621     23905     22727     23479
dram[10]:      24197     23407     24768     24631     21277     21823     20143     19858     21800     23817     26341     26405     24607     23339     22359     23185
maximum mf latency per bank:
dram[0]:     230680    165276    165385    165518    149106    149113    154712    154384    155513    155549    163231    163298    165559    165509    166106    166108
dram[1]:     165332    165614    165399    165536    149090    149136    154275    154572    155540    155574    248804    163198    165514    165540    166143    166463
dram[2]:     165609    165591    213550    165263    149112    148589    154518    154527    155576    156012    163160    163064    165513    165348    165883    230279
dram[3]:     257915    165355    165513    165679    193082    148621    153821    154529    155768    171042    163610    163635    165523    208804    166450    166442
dram[4]:     165368    165761    240381    165449    148590    144252    154687    154388    155819    155770    163611    163616    165431    165523    166452    166466
dram[5]:     165711    165180    165200    165112    148671    148672    154496    154707    155770    155637    163625    163634    165700    165843    166256    166295
dram[6]:     165524    165340    165461    213540    148997    148999    154495    154605    155599    155601    163625    163102    165689    165730    166257    166296
dram[7]:     165520    165214    165256    165477    149000    148709    219375    154887    155853    155854    163303    248157    165704    165731    166257    257910
dram[8]:     165502    165389    165485    165495    148632    148692    154887    154545    155813    155814    163305    163324    165477    165545    248288    164132
dram[9]:     165407    165327    165345    165400    148656    148656    154531    154537    155858    230458    163326    163303    165494    165540    166223    180433
dram[10]:     165361    165329    165337    258751    149106    149113    154517    154573    155523    155610    163248    163202    165508    165562    166227    166228
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8712675 n_nop=8592708 n_act=9045 n_pre=9029 n_req=28234 n_rd=84956 n_write=16937 bw_util=0.02339
n_activity=413520 dram_eff=0.4928
bk0: 5420a 8637358i bk1: 5352a 8639576i bk2: 5124a 8644311i bk3: 5092a 8646343i bk4: 5108a 8638605i bk5: 5268a 8638707i bk6: 5092a 8644084i bk7: 5144a 8640754i bk8: 4980a 8642730i bk9: 5156a 8639608i bk10: 5028a 8646020i bk11: 5128a 8639900i bk12: 5864a 8634245i bk13: 5852a 8635370i bk14: 5592a 8632481i bk15: 5756a 8626424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.371663
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8712675 n_nop=8593941 n_act=8793 n_pre=8777 n_req=27997 n_rd=84468 n_write=16696 bw_util=0.02322
n_activity=408092 dram_eff=0.4958
bk0: 5532a 8638727i bk1: 5500a 8640423i bk2: 5072a 8645256i bk3: 5160a 8642026i bk4: 5064a 8647043i bk5: 5092a 8643220i bk6: 5000a 8644826i bk7: 5080a 8642963i bk8: 5044a 8644496i bk9: 4996a 8641919i bk10: 5028a 8646489i bk11: 5276a 8639189i bk12: 5508a 8637797i bk13: 5736a 8633390i bk14: 5652a 8635617i bk15: 5728a 8629590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357554
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8712675 n_nop=8592894 n_act=8988 n_pre=8972 n_req=28204 n_rd=85064 n_write=16757 bw_util=0.02337
n_activity=414987 dram_eff=0.4907
bk0: 5484a 8642795i bk1: 5416a 8639904i bk2: 5056a 8649313i bk3: 5140a 8641894i bk4: 5144a 8641689i bk5: 5192a 8637452i bk6: 5132a 8645277i bk7: 5260a 8641864i bk8: 4992a 8646603i bk9: 5020a 8644241i bk10: 5136a 8646516i bk11: 5244a 8637784i bk12: 5572a 8639141i bk13: 5856a 8631690i bk14: 5652a 8633205i bk15: 5768a 8626506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366841
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8712675 n_nop=8592747 n_act=9047 n_pre=9031 n_req=28218 n_rd=85040 n_write=16810 bw_util=0.02338
n_activity=417395 dram_eff=0.488
bk0: 5476a 8643287i bk1: 5324a 8648070i bk2: 5172a 8647722i bk3: 5144a 8639290i bk4: 5200a 8640116i bk5: 5120a 8637018i bk6: 5156a 8646479i bk7: 5184a 8639175i bk8: 4988a 8642080i bk9: 4956a 8645795i bk10: 5296a 8643805i bk11: 5176a 8642105i bk12: 5744a 8633732i bk13: 5700a 8633318i bk14: 5668a 8634617i bk15: 5736a 8631706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3705
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8712675 n_nop=8592434 n_act=9040 n_pre=9024 n_req=28338 n_rd=85052 n_write=17125 bw_util=0.02345
n_activity=417482 dram_eff=0.4895
bk0: 5480a 8643385i bk1: 5380a 8642505i bk2: 5100a 8644832i bk3: 5284a 8639632i bk4: 5108a 8640772i bk5: 5132a 8640264i bk6: 5096a 8642209i bk7: 5128a 8641808i bk8: 5024a 8643376i bk9: 4972a 8641760i bk10: 5280a 8639096i bk11: 5228a 8636182i bk12: 5760a 8632851i bk13: 5676a 8631034i bk14: 5708a 8635618i bk15: 5696a 8630437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388133
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8712675 n_nop=8591861 n_act=9149 n_pre=9133 n_req=28453 n_rd=85232 n_write=17300 bw_util=0.02354
n_activity=417983 dram_eff=0.4906
bk0: 5460a 8640966i bk1: 5416a 8639094i bk2: 5120a 8646910i bk3: 5152a 8641305i bk4: 5056a 8643100i bk5: 5108a 8638022i bk6: 5192a 8640480i bk7: 5208a 8640129i bk8: 5140a 8640680i bk9: 4932a 8641684i bk10: 5144a 8641421i bk11: 5188a 8644796i bk12: 5700a 8631062i bk13: 5812a 8633068i bk14: 5744a 8633606i bk15: 5860a 8628342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376285
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8712675 n_nop=8589967 n_act=9367 n_pre=9351 n_req=28876 n_rd=86260 n_write=17730 bw_util=0.02387
n_activity=424658 dram_eff=0.4898
bk0: 5648a 8636615i bk1: 5520a 8639350i bk2: 5252a 8643888i bk3: 5204a 8640200i bk4: 4960a 8639335i bk5: 5096a 8636845i bk6: 5284a 8640794i bk7: 5328a 8639989i bk8: 5088a 8643382i bk9: 5072a 8643357i bk10: 5348a 8638543i bk11: 5376a 8635926i bk12: 5732a 8630961i bk13: 5840a 8631097i bk14: 5740a 8628141i bk15: 5772a 8626993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.38197
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8712675 n_nop=8592768 n_act=8984 n_pre=8968 n_req=28218 n_rd=85176 n_write=16779 bw_util=0.0234
n_activity=413578 dram_eff=0.493
bk0: 5344a 8639853i bk1: 5460a 8637578i bk2: 5300a 8639832i bk3: 5136a 8643861i bk4: 5148a 8641291i bk5: 5136a 8639444i bk6: 5132a 8644860i bk7: 5216a 8637627i bk8: 5060a 8643350i bk9: 5064a 8642925i bk10: 5192a 8641942i bk11: 5276a 8635661i bk12: 5688a 8636507i bk13: 5708a 8632669i bk14: 5720a 8632519i bk15: 5596a 8632768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375625
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8712675 n_nop=8592063 n_act=9034 n_pre=9018 n_req=28703 n_rd=85276 n_write=17284 bw_util=0.02354
n_activity=417800 dram_eff=0.491
bk0: 5496a 8641549i bk1: 5472a 8640365i bk2: 5212a 8643700i bk3: 5208a 8642496i bk4: 5104a 8642665i bk5: 4960a 8641790i bk6: 5192a 8645363i bk7: 5268a 8639248i bk8: 5072a 8644002i bk9: 5024a 8642439i bk10: 5328a 8637464i bk11: 5076a 8639737i bk12: 5828a 8632516i bk13: 5684a 8631895i bk14: 5756a 8631193i bk15: 5596a 8634352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.377048
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8712675 n_nop=8593003 n_act=8979 n_pre=8963 n_req=28227 n_rd=84828 n_write=16902 bw_util=0.02335
n_activity=412792 dram_eff=0.4929
bk0: 5432a 8642164i bk1: 5428a 8640944i bk2: 4996a 8650269i bk3: 4876a 8644943i bk4: 5200a 8641619i bk5: 5108a 8643359i bk6: 5300a 8643479i bk7: 5168a 8641268i bk8: 4968a 8643467i bk9: 5084a 8640876i bk10: 5240a 8642252i bk11: 5152a 8639598i bk12: 5732a 8635271i bk13: 5784a 8630696i bk14: 5748a 8636785i bk15: 5612a 8633040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.37331
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8712675 n_nop=8592780 n_act=9006 n_pre=8990 n_req=28246 n_rd=84912 n_write=16987 bw_util=0.02339
n_activity=411795 dram_eff=0.4949
bk0: 5496a 8641101i bk1: 5472a 8637111i bk2: 5124a 8641335i bk3: 5168a 8642184i bk4: 5080a 8640675i bk5: 4972a 8641913i bk6: 5212a 8642243i bk7: 5188a 8640737i bk8: 5052a 8643527i bk9: 5076a 8640496i bk10: 5208a 8641702i bk11: 5084a 8641827i bk12: 5608a 8637609i bk13: 5800a 8628069i bk14: 5664a 8630786i bk15: 5708a 8630365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373233

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 10552, Miss_rate = 0.052, Pending_hits = 1593, Reservation_fails = 3
L2_cache_bank[1]: Access = 205937, Miss = 10687, Miss_rate = 0.052, Pending_hits = 1562, Reservation_fails = 6
L2_cache_bank[2]: Access = 205029, Miss = 10475, Miss_rate = 0.051, Pending_hits = 1542, Reservation_fails = 19
L2_cache_bank[3]: Access = 205636, Miss = 10642, Miss_rate = 0.052, Pending_hits = 1518, Reservation_fails = 14
L2_cache_bank[4]: Access = 205010, Miss = 10542, Miss_rate = 0.051, Pending_hits = 1529, Reservation_fails = 4
L2_cache_bank[5]: Access = 206107, Miss = 10724, Miss_rate = 0.052, Pending_hits = 1538, Reservation_fails = 13
L2_cache_bank[6]: Access = 206240, Miss = 10675, Miss_rate = 0.052, Pending_hits = 1566, Reservation_fails = 13
L2_cache_bank[7]: Access = 205089, Miss = 10585, Miss_rate = 0.052, Pending_hits = 1542, Reservation_fails = 5
L2_cache_bank[8]: Access = 205876, Miss = 10639, Miss_rate = 0.052, Pending_hits = 1614, Reservation_fails = 7
L2_cache_bank[9]: Access = 205691, Miss = 10624, Miss_rate = 0.052, Pending_hits = 1556, Reservation_fails = 4
L2_cache_bank[10]: Access = 205863, Miss = 10639, Miss_rate = 0.052, Pending_hits = 1523, Reservation_fails = 7
L2_cache_bank[11]: Access = 205901, Miss = 10669, Miss_rate = 0.052, Pending_hits = 1579, Reservation_fails = 7
L2_cache_bank[12]: Access = 206031, Miss = 10763, Miss_rate = 0.052, Pending_hits = 1586, Reservation_fails = 5
L2_cache_bank[13]: Access = 206398, Miss = 10802, Miss_rate = 0.052, Pending_hits = 1533, Reservation_fails = 8
L2_cache_bank[14]: Access = 205748, Miss = 10646, Miss_rate = 0.052, Pending_hits = 1531, Reservation_fails = 4
L2_cache_bank[15]: Access = 206195, Miss = 10648, Miss_rate = 0.052, Pending_hits = 1523, Reservation_fails = 11
L2_cache_bank[16]: Access = 240327, Miss = 10747, Miss_rate = 0.045, Pending_hits = 1889, Reservation_fails = 4
L2_cache_bank[17]: Access = 205364, Miss = 10572, Miss_rate = 0.051, Pending_hits = 1524, Reservation_fails = 8
L2_cache_bank[18]: Access = 204106, Miss = 10654, Miss_rate = 0.052, Pending_hits = 1520, Reservation_fails = 15
L2_cache_bank[19]: Access = 203935, Miss = 10553, Miss_rate = 0.052, Pending_hits = 1538, Reservation_fails = 6
L2_cache_bank[20]: Access = 203542, Miss = 10611, Miss_rate = 0.052, Pending_hits = 1563, Reservation_fails = 13
L2_cache_bank[21]: Access = 204790, Miss = 10617, Miss_rate = 0.052, Pending_hits = 1494, Reservation_fails = 8
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 234066
L2_total_cache_miss_rate = 0.0514
L2_total_cache_pending_hits = 34363
L2_total_cache_reservation_fails = 184
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3160923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 197563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1124011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 183
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.6559
	minimum = 6
	maximum = 762
Network latency average = 40.4014
	minimum = 6
	maximum = 596
Slowest packet = 9050647
Flit latency average = 47.0024
	minimum = 6
	maximum = 595
Slowest flit = 15631272
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0568978
	minimum = 0.0451585 (at node 11)
	maximum = 0.309307 (at node 44)
Accepted packet rate average = 0.0568978
	minimum = 0.0451585 (at node 11)
	maximum = 0.309307 (at node 44)
Injected flit rate average = 0.0853466
	minimum = 0.0697158 (at node 37)
	maximum = 0.327206 (at node 44)
Accepted flit rate average= 0.0853466
	minimum = 0.0582815 (at node 11)
	maximum = 0.600714 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.3449 (18 samples)
	minimum = 6 (18 samples)
	maximum = 441.167 (18 samples)
Network latency average = 20.8363 (18 samples)
	minimum = 6 (18 samples)
	maximum = 352.5 (18 samples)
Flit latency average = 22.5182 (18 samples)
	minimum = 6 (18 samples)
	maximum = 351.778 (18 samples)
Fragmentation average = 0.00304704 (18 samples)
	minimum = 0 (18 samples)
	maximum = 115.056 (18 samples)
Injected packet rate average = 0.0335973 (18 samples)
	minimum = 0.0271169 (18 samples)
	maximum = 0.115452 (18 samples)
Accepted packet rate average = 0.0335973 (18 samples)
	minimum = 0.0271169 (18 samples)
	maximum = 0.115452 (18 samples)
Injected flit rate average = 0.052066 (18 samples)
	minimum = 0.0352394 (18 samples)
	maximum = 0.141754 (18 samples)
Accepted flit rate average = 0.052066 (18 samples)
	minimum = 0.0379515 (18 samples)
	maximum = 0.217167 (18 samples)
Injected packet size average = 1.54971 (18 samples)
Accepted packet size average = 1.54971 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 44 min, 13 sec (6253 sec)
gpgpu_simulation_rate = 18524 (inst/sec)
gpgpu_simulation_rate = 1396 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 657192
gpu_sim_insn = 5569050
gpu_ipc =       8.4740
gpu_tot_sim_cycle = 9618411
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      12.6216
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 1681725
gpu_stall_icnt2sh    = 11529102
partiton_reqs_in_parallel = 14458214
partiton_reqs_in_parallel_total    = 101546355
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.0607
partiton_reqs_in_parallel_util = 14458214
partiton_reqs_in_parallel_util_total    = 101546355
gpu_sim_cycle_parition_util = 657192
gpu_tot_sim_cycle_parition_util    = 4689211
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6977
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =      13.8367 GB/Sec
L2_BW_total  =      45.8166 GB/Sec
gpu_total_sim_rate=17457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6302, 6782, 6593, 6530, 7331, 6432, 6758, 6209, 6678, 6698, 7165, 6487, 6986, 6593, 6715, 6416, 6510, 6964, 7116, 6682, 6098, 6989, 7155, 6324, 6402, 6643, 6875, 6783, 6349, 6536, 6917, 6395, 6394, 6261, 6172, 5849, 6182, 5921, 6230, 6271, 6154, 6594, 6021, 6042, 5964, 6321, 5815, 5734, 5226, 5149, 4503, 4494, 4680, 5156, 4824, 4522, 4978, 4826, 4782, 4454, 4232, 4903, 4235, 4782, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 7345747
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7304469
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36392
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6766218	W0_Idle:119207099	W0_Scoreboard:159867469	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1677 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1641 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 9615713 
mrq_lat_table:153245 	6731 	8947 	40039 	25964 	23238 	23372 	21127 	19385 	7160 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3892608 	596312 	43288 	15124 	2772 	2461 	11257 	15696 	21533 	37669 	10454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	2330061 	589458 	788958 	292414 	291055 	212753 	35454 	5395 	2609 	2275 	2468 	11441 	15413 	21575 	37546 	10454 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1126967 	667678 	989675 	504562 	183076 	6753 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1096477 	40242 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6175 	323 	126 	81 	94 	113 	155 	165 	147 	83 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        52        49        16        16        16        16        16        33        34        45        45        44        46        45        46 
dram[1]:        47        47        48        49        16        16        17        16        33        30        45        42        46        43        30        40 
dram[2]:        48        44        47        47        16        16        16        16        30        27        44        43        46        46        48        46 
dram[3]:        42        43        44        42        17        16        16        16        31        33        40        45        48        46        48        44 
dram[4]:        39        45        42        19        16        16        16        16        31        31        43        43        45        43        46        46 
dram[5]:        46        41        48        44        16        16        16        16        31        31        44        43        46        41        43        44 
dram[6]:        45        45        23        46        16        16        17        16        30        32        45        42        46        44        44        44 
dram[7]:        42        47        23        37        16        16        16        16        30        30        46        45        40        44        38        46 
dram[8]:        41        47        25        48        16        16        17        16        30        32        33        48        94        44        45        46 
dram[9]:        48        48        39        22        16        16        16        16        37        35        42        45        44        46        45        47 
dram[10]:        43        45        46        26        17        16        16        16        35        35        43        44        45        45        46        46 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    109023    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.116203  3.301786  3.269159  3.558333  2.752308  2.776935  2.789902  2.789223  3.051635  3.071066  3.140071  3.144578  3.155786  3.222561  3.088550  3.090511 
dram[1]:  3.245470  3.292387  3.408284  3.414397  2.913706  2.739063  2.772277  2.815961  3.210432  3.129663  3.274401  3.159734  3.165064  3.284800  3.224522  3.127055 
dram[2]:  3.368421  3.261986  3.241445  3.395711  2.773083  2.850891  2.693023  2.842520  3.158559  3.190037  3.033557  3.062295  3.245161  3.260736  3.097778  3.088495 
dram[3]:  3.215986  3.254937  3.364865  3.272727  2.694529  2.762128  2.795853  2.694153  3.157522  3.217228  3.156406  3.175958  3.184900  3.195276  3.163359  3.118343 
dram[4]:  3.365419  3.398537  3.291667  3.243339  2.807325  2.772655  2.702744  2.774603  3.102076  3.086572  3.047695  3.102649  3.309637  3.053019  3.091045  3.158779 
dram[5]:  3.205387  3.223368  3.296367  3.419802  2.788618  2.817170  2.662687  2.687311  3.000000  3.209259  3.077430  3.268078  3.137725  3.156805  3.147321  3.033803 
dram[6]:  3.080495  3.207358  3.440228  3.428023  2.756888  2.686930  2.768882  2.781297  3.082215  3.050676  3.068750  3.134087  3.005755  3.233846  2.955370  3.070809 
dram[7]:  3.311270  3.383512  3.108997  3.302632  2.701095  2.795820  2.812601  2.759202  2.985075  2.998333  3.139496  3.145215  3.103395  3.305556  3.299838  3.357377 
dram[8]:  3.273666  3.302977  3.183636  3.437743  2.852893  2.772425  2.864139  2.807692  3.063356  3.150177  3.047771  3.035000  3.574964  3.204082  3.182515  3.256039 
dram[9]:  3.292683  3.276224  3.310413  3.386694  2.657895  2.787097  2.707353  3.005111  3.072041  3.121993  3.130579  3.297491  3.071429  3.240370  3.148426  3.159196 
dram[10]:  3.141680  3.143791  3.392650  3.268939  2.762360  2.888307  2.753067  2.792880  3.009868  3.138597  3.175768  3.259928  3.170279  3.130177  3.172727  3.187692 
average row locality = 329530/106898 = 3.082658
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1452      1427      1361      1363      1365      1409      1359      1377      1325      1356      1334      1362      1560      1551      1484      1531 
dram[1]:      1481      1459      1361      1366      1355      1350      1335      1354      1338      1323      1343      1398      1466      1516      1494      1527 
dram[2]:      1468      1451      1354      1364      1370      1366      1377      1399      1318      1321      1351      1394      1501      1553      1519      1522 
dram[3]:      1466      1413      1385      1376      1372      1364      1371      1372      1338      1313      1403      1363      1527      1499      1514      1526 
dram[4]:      1469      1423      1361      1415      1359      1363      1372      1349      1333      1325      1402      1382      1534      1513      1518      1510 
dram[5]:      1454      1428      1356      1359      1351      1368      1386      1386      1367      1297      1377      1372      1524      1548      1525      1559 
dram[6]:      1504      1485      1415      1392      1332      1355      1406      1432      1364      1358      1426      1429      1519      1548      1521      1529 
dram[7]:      1420      1449      1389      1384      1360      1373      1352      1400      1354      1348      1376      1395      1502      1495      1510      1490 
dram[8]:      1462      1459      1371      1386      1356      1317      1393      1400      1352      1330      1395      1347      1537      1513      1511      1499 
dram[9]:      1456      1437      1337      1302      1388      1359      1416      1378      1327      1352      1393      1366      1516      1545      1533      1491 
dram[10]:      1452      1471      1372      1367      1347      1323      1399      1363      1354      1343      1385      1338      1501      1530      1513      1510 
total reads: 249001
bank skew: 1560/1297 = 1.20
chip skew: 23015/22466 = 1.02
number of total write accesses:
dram[0]:       452       422       388       345       424       421       354       383       448       459       437       465       567       563       539       586 
dram[1]:       489       444       367       389       367       403       345       375       447       439       435       501       509       537       531       565 
dram[2]:       452       454       351       378       402       393       360       406       435       408       457       474       511       573       572       572 
dram[3]:       425       400       358       388       401       401       382       425       446       405       494       460       540       530       558       582 
dram[4]:       419       436       377       411       404       381       401       399       460       422       515       492       561       560       553       559 
dram[5]:       450       448       368       368       364       404       398       393       469       436       491       481       572       586       590       595 
dram[6]:       486       433       398       394       369       413       427       412       473       448       538       511       570       554       598       596 
dram[7]:       431       439       408       373       366       366       389       399       446       451       492       511       509       528       526       558 
dram[8]:       440       427       380       381       370       352       420       425       437       453       519       474       919       528       564       523 
dram[9]:       434       437       348       327       430       369       425       386       464       465       501       474       548       558       567       553 
dram[10]:       455       453       382       359       385       332       396       363       476       446       476       468       547       586       581       562 
total reads: 80529
bank skew: 919/327 = 2.81
chip skew: 7620/7143 = 1.07
average mf latency per bank:
dram[0]:      23878     24010     24737     23883     20494     21054     20408     20091     22905     22399     27446     26104     23374     24152     22997     22918
dram[1]:      23228     24228     24014     23636     21631     21869     20537     19029     23818     22715     27834     25858     24534     24645     23275     23391
dram[2]:      23832     23770     24186     23505     21796     21477     19786     19134     23340     23594     25909     26150     24291     24228     23484     23152
dram[3]:      24689     24208     23927     23352     21706     21841     18621     19714     22731     23529     24914     26465     24262     24671     22873     22171
dram[4]:      24015     24088     23839     24129     21454     21654     19000     19178     23531     23764     24980     26035     24106     23751     22859     22795
dram[5]:      23884     24079     24598     24672     22103     21606     19370     18901     22825     22397     25318     26009     23086     23999     22175     22666
dram[6]:      22529     23619     24329     24353     21344     20719     19103     19809     22812     22921     25517     25533     23535     23938     21391     22244
dram[7]:      24503     24276     24016     24117     21447     22301     19464     20461     22321     22957     25838     25493     23926     23495     23482     23812
dram[8]:      24217     24103     23593     24492     21510     22286     18762     19532     22567     22881     25475     26721     24359     24083     23001     23757
dram[9]:      23807     24283     24484     24438     21867     20737     19575     20018     23554     23333     25038     26069     23543     23763     22620     23277
dram[10]:      24187     23737     24685     24636     20827     21510     20191     19875     22076     23552     25919     26193     24305     23238     22381     23048
maximum mf latency per bank:
dram[0]:     230680    165276    165385    165518    149106    162336    154712    154384    155513    155549    163231    163298    165559    165509    166106    166108
dram[1]:     165332    165614    165399    165536    150802    150896    154275    154572    155540    155574    248804    163198    165514    165540    166143    166463
dram[2]:     165609    165591    213550    165263    162456    162253    154518    154527    155576    156012    163160    163064    165513    165348    165883    230279
dram[3]:     257915    165355    165513    165679    193082    150656    153821    154529    155768    171042    163610    163635    165523    208804    166450    166442
dram[4]:     165368    165761    240381    165449    153133    150665    154687    154388    155819    155770    163611    163616    165431    165523    166452    166466
dram[5]:     165711    165180    165200    165112    153253    153257    154496    154707    155770    155637    163625    163634    165700    165843    166256    166295
dram[6]:     165524    165340    165461    213540    162352    150540    154495    154605    155599    155601    163625    163102    165689    165730    166257    166296
dram[7]:     165520    165214    165256    165477    150667    153249    219375    154887    155853    155854    163303    248157    165704    165731    166257    257910
dram[8]:     165502    165389    165485    165495    148632    162229    154887    154545    155813    155814    163305    163324    165477    165545    248288    164132
dram[9]:     165407    165327    165345    165400    162231    148656    154531    154537    155858    230458    163326    163303    165494    165540    166223    180433
dram[10]:     165361    165329    165337    258751    162358    153213    154517    154573    155523    155610    163248    163202    165508    165562    166227    166228
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9932983 n_nop=9805110 n_act=9728 n_pre=9712 n_req=29869 n_rd=90464 n_write=17969 bw_util=0.02183
n_activity=435344 dram_eff=0.4981
bk0: 5808a 9852069i bk1: 5708a 9856478i bk2: 5444a 9859303i bk3: 5452a 9862100i bk4: 5460a 9852568i bk5: 5636a 9853525i bk6: 5436a 9858876i bk7: 5508a 9855131i bk8: 5300a 9856803i bk9: 5424a 9853319i bk10: 5336a 9861715i bk11: 5448a 9854610i bk12: 6240a 9848442i bk13: 6204a 9849769i bk14: 5936a 9849453i bk15: 6124a 9841045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341211
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9932983 n_nop=9806455 n_act=9466 n_pre=9450 n_req=29609 n_rd=89864 n_write=17748 bw_util=0.02167
n_activity=429152 dram_eff=0.5015
bk0: 5924a 9854455i bk1: 5836a 9855198i bk2: 5444a 9860911i bk3: 5464a 9857145i bk4: 5420a 9860632i bk5: 5400a 9857382i bk6: 5340a 9858557i bk7: 5416a 9858226i bk8: 5352a 9859369i bk9: 5292a 9857133i bk10: 5372a 9860788i bk11: 5592a 9855052i bk12: 5864a 9852625i bk13: 6064a 9849573i bk14: 5976a 9851924i bk15: 6108a 9845934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327576
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9932983 n_nop=9805379 n_act=9657 n_pre=9641 n_req=29826 n_rd=90512 n_write=17794 bw_util=0.02181
n_activity=436587 dram_eff=0.4961
bk0: 5872a 9858138i bk1: 5804a 9855725i bk2: 5416a 9864611i bk3: 5456a 9856542i bk4: 5480a 9854932i bk5: 5464a 9853549i bk6: 5508a 9860511i bk7: 5596a 9857105i bk8: 5272a 9860640i bk9: 5284a 9859742i bk10: 5404a 9861081i bk11: 5576a 9853812i bk12: 6004a 9854631i bk13: 6212a 9847905i bk14: 6076a 9848177i bk15: 6088a 9842062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9932983 n_nop=9805469 n_act=9682 n_pre=9666 n_req=29797 n_rd=90408 n_write=17758 bw_util=0.02178
n_activity=437854 dram_eff=0.4941
bk0: 5864a 9858503i bk1: 5652a 9864128i bk2: 5540a 9864263i bk3: 5504a 9855095i bk4: 5488a 9855844i bk5: 5456a 9851708i bk6: 5484a 9863104i bk7: 5488a 9853556i bk8: 5352a 9857286i bk9: 5252a 9861446i bk10: 5612a 9858987i bk11: 5452a 9857124i bk12: 6108a 9849368i bk13: 5996a 9849993i bk14: 6056a 9850027i bk15: 6104a 9846984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339129
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9932983 n_nop=9804750 n_act=9756 n_pre=9740 n_req=29978 n_rd=90512 n_write=18225 bw_util=0.02189
n_activity=439541 dram_eff=0.4948
bk0: 5876a 9859995i bk1: 5692a 9858339i bk2: 5444a 9860344i bk3: 5660a 9855573i bk4: 5436a 9855703i bk5: 5452a 9854711i bk6: 5488a 9856569i bk7: 5396a 9858131i bk8: 5332a 9857707i bk9: 5300a 9856638i bk10: 5608a 9852938i bk11: 5528a 9850940i bk12: 6136a 9847159i bk13: 6052a 9845975i bk14: 6072a 9851270i bk15: 6040a 9846096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353997
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9932983 n_nop=9804335 n_act=9832 n_pre=9816 n_req=30070 n_rd=90628 n_write=18372 bw_util=0.02195
n_activity=439534 dram_eff=0.496
bk0: 5816a 9857485i bk1: 5712a 9854456i bk2: 5424a 9862803i bk3: 5436a 9857328i bk4: 5404a 9858300i bk5: 5472a 9852650i bk6: 5544a 9855288i bk7: 5544a 9855362i bk8: 5468a 9856381i bk9: 5188a 9858042i bk10: 5508a 9856726i bk11: 5488a 9860280i bk12: 6096a 9845162i bk13: 6192a 9846628i bk14: 6100a 9847725i bk15: 6236a 9843622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345102
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9932983 n_nop=9801787 n_act=10093 n_pre=10077 n_req=30635 n_rd=92060 n_write=18966 bw_util=0.02236
n_activity=447876 dram_eff=0.4958
bk0: 6016a 9852372i bk1: 5940a 9855271i bk2: 5660a 9859476i bk3: 5568a 9854711i bk4: 5328a 9853466i bk5: 5420a 9850945i bk6: 5624a 9855546i bk7: 5728a 9853905i bk8: 5456a 9856893i bk9: 5432a 9856288i bk10: 5704a 9851912i bk11: 5716a 9850719i bk12: 6076a 9845084i bk13: 6192a 9846008i bk14: 6084a 9842783i bk15: 6116a 9843060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351988
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9932983 n_nop=9805460 n_act=9650 n_pre=9634 n_req=29789 n_rd=90388 n_write=17851 bw_util=0.02179
n_activity=434713 dram_eff=0.498
bk0: 5680a 9855436i bk1: 5796a 9853204i bk2: 5556a 9856529i bk3: 5536a 9859873i bk4: 5440a 9857434i bk5: 5492a 9854796i bk6: 5408a 9859125i bk7: 5600a 9851525i bk8: 5416a 9857451i bk9: 5392a 9855625i bk10: 5504a 9857070i bk11: 5580a 9850479i bk12: 6008a 9852822i bk13: 5980a 9848587i bk14: 6040a 9849237i bk15: 5960a 9847175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346245
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9932983 n_nop=9804929 n_act=9681 n_pre=9665 n_req=30240 n_rd=90512 n_write=18196 bw_util=0.02189
n_activity=437872 dram_eff=0.4965
bk0: 5848a 9857781i bk1: 5836a 9856391i bk2: 5484a 9860924i bk3: 5544a 9858164i bk4: 5424a 9857479i bk5: 5268a 9857548i bk6: 5572a 9860476i bk7: 5600a 9852498i bk8: 5408a 9858351i bk9: 5320a 9856812i bk10: 5580a 9853693i bk11: 5388a 9854779i bk12: 6148a 9848444i bk13: 6052a 9845623i bk14: 6044a 9846143i bk15: 5996a 9849716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342841
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9932983 n_nop=9805312 n_act=9670 n_pre=9654 n_req=29882 n_rd=90384 n_write=17963 bw_util=0.02182
n_activity=434272 dram_eff=0.499
bk0: 5824a 9857444i bk1: 5748a 9856155i bk2: 5348a 9864710i bk3: 5208a 9860658i bk4: 5552a 9855399i bk5: 5436a 9857490i bk6: 5664a 9857791i bk7: 5512a 9854693i bk8: 5308a 9857478i bk9: 5408a 9855486i bk10: 5572a 9856711i bk11: 5464a 9854965i bk12: 6064a 9851460i bk13: 6180a 9846413i bk14: 6132a 9851790i bk15: 5964a 9847982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345148
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9932983 n_nop=9805379 n_act=9684 n_pre=9668 n_req=29835 n_rd=90272 n_write=17980 bw_util=0.0218
n_activity=432799 dram_eff=0.5002
bk0: 5808a 9857089i bk1: 5884a 9851837i bk2: 5488a 9857635i bk3: 5468a 9858229i bk4: 5388a 9855870i bk5: 5292a 9856540i bk6: 5596a 9857379i bk7: 5452a 9855985i bk8: 5416a 9858043i bk9: 5372a 9854509i bk10: 5540a 9856005i bk11: 5352a 9857013i bk12: 6004a 9851150i bk13: 6120a 9843464i bk14: 6052a 9845089i bk15: 6040a 9844438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344746

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11240, Miss_rate = 0.054, Pending_hits = 1602, Reservation_fails = 3
L2_cache_bank[1]: Access = 210322, Miss = 11376, Miss_rate = 0.054, Pending_hits = 1579, Reservation_fails = 6
L2_cache_bank[2]: Access = 209466, Miss = 11173, Miss_rate = 0.053, Pending_hits = 1550, Reservation_fails = 19
L2_cache_bank[3]: Access = 209934, Miss = 11293, Miss_rate = 0.054, Pending_hits = 1525, Reservation_fails = 14
L2_cache_bank[4]: Access = 209540, Miss = 11258, Miss_rate = 0.054, Pending_hits = 1537, Reservation_fails = 4
L2_cache_bank[5]: Access = 210392, Miss = 11370, Miss_rate = 0.054, Pending_hits = 1544, Reservation_fails = 13
L2_cache_bank[6]: Access = 210689, Miss = 11376, Miss_rate = 0.054, Pending_hits = 1571, Reservation_fails = 13
L2_cache_bank[7]: Access = 209302, Miss = 11226, Miss_rate = 0.054, Pending_hits = 1546, Reservation_fails = 5
L2_cache_bank[8]: Access = 210327, Miss = 11348, Miss_rate = 0.054, Pending_hits = 1618, Reservation_fails = 7
L2_cache_bank[9]: Access = 209957, Miss = 11280, Miss_rate = 0.054, Pending_hits = 1563, Reservation_fails = 4
L2_cache_bank[10]: Access = 210261, Miss = 11340, Miss_rate = 0.054, Pending_hits = 1528, Reservation_fails = 7
L2_cache_bank[11]: Access = 210055, Miss = 11317, Miss_rate = 0.054, Pending_hits = 1579, Reservation_fails = 7
L2_cache_bank[12]: Access = 210465, Miss = 11487, Miss_rate = 0.055, Pending_hits = 1599, Reservation_fails = 5
L2_cache_bank[13]: Access = 210869, Miss = 11528, Miss_rate = 0.055, Pending_hits = 1538, Reservation_fails = 8
L2_cache_bank[14]: Access = 209940, Miss = 11263, Miss_rate = 0.054, Pending_hits = 1535, Reservation_fails = 4
L2_cache_bank[15]: Access = 210618, Miss = 11334, Miss_rate = 0.054, Pending_hits = 1531, Reservation_fails = 11
L2_cache_bank[16]: Access = 244634, Miss = 11377, Miss_rate = 0.047, Pending_hits = 1890, Reservation_fails = 4
L2_cache_bank[17]: Access = 209736, Miss = 11251, Miss_rate = 0.054, Pending_hits = 1531, Reservation_fails = 8
L2_cache_bank[18]: Access = 208560, Miss = 11366, Miss_rate = 0.054, Pending_hits = 1535, Reservation_fails = 15
L2_cache_bank[19]: Access = 208272, Miss = 11230, Miss_rate = 0.054, Pending_hits = 1538, Reservation_fails = 6
L2_cache_bank[20]: Access = 208064, Miss = 11323, Miss_rate = 0.054, Pending_hits = 1571, Reservation_fails = 13
L2_cache_bank[21]: Access = 209003, Miss = 11245, Miss_rate = 0.054, Pending_hits = 1495, Reservation_fails = 8
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 249001
L2_total_cache_miss_rate = 0.0536
L2_total_cache_pending_hits = 34505
L2_total_cache_reservation_fails = 184
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3236433
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1129362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36499
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 183
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.68777
	minimum = 6
	maximum = 64
Network latency average = 7.64805
	minimum = 6
	maximum = 64
Slowest packet = 9184743
Flit latency average = 7.28927
	minimum = 6
	maximum = 62
Slowest flit = 15835521
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00291964
	minimum = 0.00236537 (at node 1)
	maximum = 0.00344649 (at node 32)
Accepted packet rate average = 0.00291964
	minimum = 0.00236537 (at node 1)
	maximum = 0.00344649 (at node 32)
Injected flit rate average = 0.00453168
	minimum = 0.00249775 (at node 1)
	maximum = 0.00705959 (at node 32)
Accepted flit rate average= 0.00453168
	minimum = 0.00334149 (at node 39)
	maximum = 0.00596478 (at node 12)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.9945 (19 samples)
	minimum = 6 (19 samples)
	maximum = 421.316 (19 samples)
Network latency average = 20.1422 (19 samples)
	minimum = 6 (19 samples)
	maximum = 337.316 (19 samples)
Flit latency average = 21.7167 (19 samples)
	minimum = 6 (19 samples)
	maximum = 336.526 (19 samples)
Fragmentation average = 0.00288667 (19 samples)
	minimum = 0 (19 samples)
	maximum = 109 (19 samples)
Injected packet rate average = 0.0319827 (19 samples)
	minimum = 0.0258142 (19 samples)
	maximum = 0.109557 (19 samples)
Accepted packet rate average = 0.0319827 (19 samples)
	minimum = 0.0258142 (19 samples)
	maximum = 0.109557 (19 samples)
Injected flit rate average = 0.0495642 (19 samples)
	minimum = 0.0335162 (19 samples)
	maximum = 0.134665 (19 samples)
Accepted flit rate average = 0.0495642 (19 samples)
	minimum = 0.0361299 (19 samples)
	maximum = 0.206051 (19 samples)
Injected packet size average = 1.54972 (19 samples)
Accepted packet size average = 1.54972 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 54 sec (6954 sec)
gpgpu_simulation_rate = 17457 (inst/sec)
gpgpu_simulation_rate = 1383 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3276
gpu_sim_insn = 4446854
gpu_ipc =    1357.4036
gpu_tot_sim_cycle = 9843837
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      12.7843
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 1681725
gpu_stall_icnt2sh    = 11529181
partiton_reqs_in_parallel = 72072
partiton_reqs_in_parallel_total    = 116004569
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.7918
partiton_reqs_in_parallel_util = 72072
partiton_reqs_in_parallel_util_total    = 116004569
gpu_sim_cycle_parition_util = 3276
gpu_tot_sim_cycle_parition_util    = 5346403
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6979
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     236.9889 GB/Sec
L2_BW_total  =      44.8463 GB/Sec
gpu_total_sim_rate=18058

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6407, 6887, 6698, 6635, 7436, 6537, 6863, 6314, 6783, 6803, 7270, 6592, 7091, 6698, 6820, 6521, 6615, 7069, 7221, 6787, 6203, 7094, 7260, 6429, 6507, 6748, 6980, 6888, 6454, 6641, 7022, 6500, 6478, 6345, 6256, 5933, 6266, 6005, 6314, 6355, 6238, 6678, 6105, 6126, 6048, 6405, 5899, 5818, 5310, 5233, 4587, 4578, 4764, 5240, 4908, 4606, 5062, 4910, 4866, 4538, 4316, 4987, 4319, 4866, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 7345747
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7304469
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36392
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6782383	W0_Idle:119208609	W0_Scoreboard:159900694	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1677 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1639 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 9843836 
mrq_lat_table:153901 	6778 	8969 	40064 	26004 	23244 	23372 	21127 	19385 	7160 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3900435 	596676 	43288 	15124 	2772 	2461 	11257 	15696 	21533 	37669 	10454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	2338157 	589552 	788958 	292414 	291056 	212753 	35454 	5395 	2609 	2275 	2468 	11441 	15413 	21575 	37546 	10454 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1133587 	669047 	989857 	504562 	183076 	6753 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1096477 	40262 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6182 	323 	126 	81 	94 	113 	155 	165 	147 	83 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        52        49        16        16        16        16        16        33        34        45        45        44        46        45        46 
dram[1]:        47        47        48        49        16        16        17        16        33        30        45        42        46        43        30        40 
dram[2]:        48        44        47        47        16        16        16        16        30        27        44        43        46        46        48        46 
dram[3]:        42        43        44        42        17        16        16        16        31        33        40        45        48        46        48        44 
dram[4]:        39        45        42        19        16        16        16        16        31        31        43        43        45        43        46        46 
dram[5]:        46        41        48        44        16        16        16        16        31        31        44        43        46        41        43        44 
dram[6]:        45        45        23        46        16        16        17        16        30        32        45        42        46        44        44        44 
dram[7]:        42        47        23        37        16        16        16        16        30        30        46        45        40        44        38        46 
dram[8]:        41        47        25        48        16        16        17        16        30        32        33        48        94        44        45        46 
dram[9]:        48        48        39        22        16        16        16        16        37        35        42        45        44        46        45        47 
dram[10]:        43        45        46        26        17        16        16        16        35        35        43        44        45        45        46        46 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    109023    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.116203  3.301786  3.269159  3.558333  2.757297  2.784522  2.790244  2.797147  3.047945  3.067454  3.137809  3.133106  3.153619  3.236280  3.089939  3.102190 
dram[1]:  3.245470  3.292387  3.408284  3.414397  2.922166  2.742188  2.774300  2.824104  3.205724  3.129433  3.260473  3.143564  3.174400  3.284345  3.227345  3.132836 
dram[2]:  3.368421  3.261986  3.241445  3.395711  2.784375  2.851133  2.699690  2.845912  3.157989  3.184982  3.035176  3.062193  3.260450  3.263400  3.103550  3.095729 
dram[3]:  3.215986  3.254937  3.364865  3.272727  2.693475  2.762500  2.805423  2.698651  3.147368  3.212687  3.159468  3.166378  3.192604  3.194663  3.170732  3.121123 
dram[4]:  3.365419  3.398537  3.291667  3.243339  2.810811  2.774603  2.711890  2.779365  3.103448  3.084358  3.041074  3.102310  3.311811  3.058824  3.096870  3.160061 
dram[5]:  3.205387  3.223368  3.296367  3.419802  2.800000  2.825397  2.670149  2.694864  2.996748  3.205176  3.070376  3.264085  3.144560  3.165192  3.154532  3.042253 
dram[6]:  3.080495  3.207358  3.440228  3.428023  2.766613  2.693009  2.777946  2.784639  3.086957  3.043551  3.078003  3.130225  3.012913  3.239631  2.965132  3.070605 
dram[7]:  3.311270  3.383512  3.108997  3.302632  2.705790  2.799358  2.819063  2.767228  2.973684  2.995025  3.135906  3.149918  3.106318  3.316993  3.304207  3.371522 
dram[8]:  3.273666  3.302977  3.183636  3.437743  2.859504  2.772803  2.870458  2.820000  3.061329  3.142355  3.044515  3.028192  3.573913  3.205329  3.186830  3.266881 
dram[9]:  3.292683  3.276224  3.310413  3.386694  2.659854  2.789050  2.710720  3.003401  3.073504  3.128645  3.135314  3.295170  3.075780  3.250769  3.155922  3.157408 
dram[10]:  3.141680  3.143791  3.392650  3.268939  2.767516  2.886760  2.758040  2.793215  3.006547  3.136126  3.162436  3.257194  3.153139  3.128508  3.177005  3.187404 
average row locality = 330326/107092 = 3.084507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1452      1427      1361      1363      1371      1414      1362      1382      1331      1359      1338      1369      1566      1557      1487      1536 
dram[1]:      1481      1459      1361      1366      1360      1352      1339      1359      1344      1326      1352      1402      1472      1518      1498      1532 
dram[2]:      1468      1451      1354      1364      1380      1369      1384      1404      1322      1328      1355      1397      1511      1557      1526      1527 
dram[3]:      1466      1413      1385      1376      1374      1367      1377      1375      1346      1316      1408      1366      1531      1502      1520      1529 
dram[4]:      1469      1423      1361      1415      1364      1367      1378      1352      1339      1331      1408      1387      1541      1518      1524      1513 
dram[5]:      1454      1428      1356      1359      1358      1376      1391      1391      1373      1298      1383      1373      1532      1556      1530      1564 
dram[6]:      1504      1485      1415      1392      1338      1359      1412      1437      1372      1367      1435      1434      1527      1553      1527      1534 
dram[7]:      1420      1449      1389      1384      1363      1378      1356      1408      1360      1354      1377      1401      1505      1500      1514      1498 
dram[8]:      1462      1459      1371      1386      1360      1320      1397      1408      1359      1334      1396      1351      1542      1517      1515      1507 
dram[9]:      1456      1437      1337      1302      1392      1363      1421      1380      1333      1357      1399      1368      1521      1552      1538      1493 
dram[10]:      1452      1471      1372      1367      1353      1325      1405      1366      1360      1350      1391      1342      1507      1532      1518      1513 
total reads: 249660
bank skew: 1566/1298 = 1.21
chip skew: 23091/22521 = 1.03
number of total write accesses:
dram[0]:       452       422       388       345       424       421       354       383       449       460       438       467       569       566       540       589 
dram[1]:       489       444       367       389       367       403       345       375       448       439       438       503       512       538       532       567 
dram[2]:       452       454       351       378       402       393       360       406       437       411       457       474       517       574       572       575 
dram[3]:       425       400       358       388       401       401       382       425       448       406       494       461       541       533       560       584 
dram[4]:       419       436       377       411       404       381       401       399       461       424       517       493       562       562       554       560 
dram[5]:       450       448       368       368       364       404       398       393       470       436       493       481       578       590       593       596 
dram[6]:       486       433       398       394       369       413       427       412       474       450       538       513       573       556       599       597 
dram[7]:       431       439       408       373       366       366       389       399       448       452       492       511       511       530       528       562 
dram[8]:       440       427       380       381       370       352       420       425       438       454       519       475       924       528       566       525 
dram[9]:       434       437       348       327       430       369       425       386       465       467       501       474       549       561       567       553 
dram[10]:       455       453       382       359       385       332       396       363       477       447       478       469       552       586       582       562 
total reads: 80666
bank skew: 924/327 = 2.83
chip skew: 7632/7156 = 1.07
average mf latency per bank:
dram[0]:      23878     24010     24737     23883     20430     21002     20377     20040     22821     22355     27375     25982     23291     24055     22956     22836
dram[1]:      23228     24228     24014     23636     21573     21848     20494     18980     23731     22682     27654     25782     24428     24613     23223     23317
dram[2]:      23832     23770     24186     23505     21679     21445     19713     19087     23266     23464     25858     26113     24105     24176     23410     23068
dram[3]:      24689     24208     23927     23352     21686     21808     18564     19687     22611     23480     24854     26413     24208     24603     22790     22123
dram[4]:      24015     24088     23839     24129     21398     21609     18941     19150     23445     23661     24882     25957     24020     23676     22787     22756
dram[5]:      23884     24079     24598     24672     22019     21514     19322     18854     22744     22389     25215     26000     22939     23870     22096     22608
dram[6]:      22529     23619     24329     24353     21274     20677     19046     19761     22708     22788     25407     25446     23417     23864     21326     22186
dram[7]:      24504     24276     24016     24117     21414     22242     19425     20376     22229     22874     25829     25419     23872     23419     23417     23678
dram[8]:      24217     24103     23593     24492     21465     22251     18726     19453     22473     22822     25466     26653     24264     24040     22940     23645
dram[9]:      23807     24283     24484     24438     21824     20694     19528     20001     23468     23249     24965     26045     23480     23656     22571     23258
dram[10]:      24187     23737     24685     24636     20760     21489     20130     19846     21997     23453     25814     26126     24180     23220     22322     23019
maximum mf latency per bank:
dram[0]:     230680    165276    165385    165518    149106    162336    154712    154384    155513    155549    163231    163298    165559    165509    166106    166108
dram[1]:     165332    165614    165399    165536    150802    150896    154275    154572    155540    155574    248804    163198    165514    165540    166143    166463
dram[2]:     165609    165591    213550    165263    162456    162253    154518    154527    155576    156012    163160    163064    165513    165348    165883    230279
dram[3]:     257915    165355    165513    165679    193082    150656    153821    154529    155768    171042    163610    163635    165523    208804    166450    166442
dram[4]:     165368    165761    240381    165449    153133    150665    154687    154388    155819    155770    163611    163616    165431    165523    166452    166466
dram[5]:     165711    165180    165200    165112    153253    153257    154496    154707    155770    155637    163625    163634    165700    165843    166256    166295
dram[6]:     165524    165340    165461    213540    162352    150540    154495    154605    155599    155601    163625    163102    165689    165730    166257    166296
dram[7]:     165520    165214    165256    165477    150667    153249    219375    154887    155853    155854    163303    248157    165704    165731    166257    257910
dram[8]:     165502    165389    165485    165495    148632    162229    154887    154545    155813    155814    163305    163324    165477    165545    248288    164132
dram[9]:     165407    165327    165345    165400    162231    148656    154531    154537    155858    230458    163326    163303    165494    165540    166223    180433
dram[10]:     165361    165329    165337    258751    162358    153213    154517    154573    155523    155610    163248    163202    165508    165562    166227    166228
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939065 n_nop=9810864 n_act=9746 n_pre=9730 n_req=29942 n_rd=90700 n_write=18025 bw_util=0.02188
n_activity=436636 dram_eff=0.498
bk0: 5808a 9858149i bk1: 5708a 9862558i bk2: 5444a 9865383i bk3: 5452a 9868182i bk4: 5484a 9858557i bk5: 5656a 9859491i bk6: 5448a 9864913i bk7: 5528a 9861182i bk8: 5324a 9862748i bk9: 5436a 9859316i bk10: 5352a 9867705i bk11: 5476a 9860512i bk12: 6264a 9854397i bk13: 6228a 9855752i bk14: 5948a 9855467i bk15: 6144a 9846992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341043
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939065 n_nop=9812225 n_act=9486 n_pre=9470 n_req=29677 n_rd=90084 n_write=17800 bw_util=0.02171
n_activity=430564 dram_eff=0.5011
bk0: 5924a 9860534i bk1: 5836a 9861277i bk2: 5444a 9866991i bk3: 5464a 9863226i bk4: 5440a 9866676i bk5: 5408a 9863450i bk6: 5356a 9864587i bk7: 5436a 9864259i bk8: 5376a 9865335i bk9: 5304a 9863161i bk10: 5408a 9866629i bk11: 5608a 9860946i bk12: 5888a 9858591i bk13: 6072a 9855608i bk14: 5992a 9857940i bk15: 6128a 9851912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327397
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939065 n_nop=9811091 n_act=9674 n_pre=9658 n_req=29910 n_rd=90788 n_write=17854 bw_util=0.02186
n_activity=438134 dram_eff=0.4959
bk0: 5872a 9864218i bk1: 5804a 9861805i bk2: 5416a 9870692i bk3: 5456a 9862624i bk4: 5520a 9860881i bk5: 5476a 9859496i bk6: 5536a 9866517i bk7: 5616a 9863120i bk8: 5288a 9866620i bk9: 5312a 9865659i bk10: 5420a 9867109i bk11: 5588a 9859848i bk12: 6044a 9860438i bk13: 6228a 9853923i bk14: 6104a 9854182i bk15: 6108a 9848024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33605
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939065 n_nop=9811273 n_act=9699 n_pre=9683 n_req=29858 n_rd=90604 n_write=17806 bw_util=0.02181
n_activity=439163 dram_eff=0.4937
bk0: 5864a 9864582i bk1: 5652a 9870208i bk2: 5540a 9870344i bk3: 5504a 9861176i bk4: 5496a 9861852i bk5: 5468a 9857708i bk6: 5508a 9869142i bk7: 5500a 9859590i bk8: 5384a 9863153i bk9: 5264a 9867451i bk10: 5632a 9865002i bk11: 5464a 9863097i bk12: 6124a 9855413i bk13: 6008a 9855957i bk14: 6080a 9856003i bk15: 6116a 9853007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338939
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939065 n_nop=9810504 n_act=9774 n_pre=9758 n_req=30051 n_rd=90760 n_write=18269 bw_util=0.02194
n_activity=440921 dram_eff=0.4946
bk0: 5876a 9866073i bk1: 5692a 9864419i bk2: 5444a 9866426i bk3: 5660a 9861657i bk4: 5456a 9861700i bk5: 5468a 9860676i bk6: 5512a 9862602i bk7: 5408a 9864190i bk8: 5356a 9863697i bk9: 5324a 9862580i bk10: 5632a 9858869i bk11: 5548a 9856917i bk12: 6164a 9853100i bk13: 6072a 9851914i bk14: 6096a 9857275i bk15: 6052a 9852125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353795
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939065 n_nop=9810057 n_act=9848 n_pre=9832 n_req=30152 n_rd=90888 n_write=18440 bw_util=0.022
n_activity=440994 dram_eff=0.4958
bk0: 5816a 9863564i bk1: 5712a 9860536i bk2: 5424a 9868883i bk3: 5436a 9863409i bk4: 5432a 9864287i bk5: 5504a 9858565i bk6: 5564a 9861326i bk7: 5564a 9861400i bk8: 5492a 9862348i bk9: 5192a 9864094i bk10: 5532a 9862659i bk11: 5492a 9866321i bk12: 6128a 9850939i bk13: 6224a 9852406i bk14: 6120a 9853682i bk15: 6256a 9849625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344931
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939065 n_nop=9807483 n_act=10110 n_pre=10094 n_req=30723 n_rd=92364 n_write=19014 bw_util=0.02241
n_activity=449474 dram_eff=0.4956
bk0: 6016a 9858449i bk1: 5940a 9861350i bk2: 5660a 9865559i bk3: 5568a 9860794i bk4: 5352a 9859505i bk5: 5436a 9856994i bk6: 5648a 9861589i bk7: 5748a 9859931i bk8: 5488a 9862857i bk9: 5468a 9862152i bk10: 5740a 9857884i bk11: 5736a 9856659i bk12: 6108a 9850972i bk13: 6212a 9851959i bk14: 6108a 9848795i bk15: 6136a 9849050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35179
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939065 n_nop=9811224 n_act=9665 n_pre=9649 n_req=29861 n_rd=90624 n_write=17903 bw_util=0.02184
n_activity=435932 dram_eff=0.4979
bk0: 5680a 9861515i bk1: 5796a 9859284i bk2: 5556a 9862613i bk3: 5536a 9865957i bk4: 5452a 9863494i bk5: 5512a 9860801i bk6: 5424a 9865148i bk7: 5632a 9857497i bk8: 5440a 9863302i bk9: 5416a 9861569i bk10: 5508a 9863112i bk11: 5604a 9856482i bk12: 6020a 9858800i bk13: 6000a 9854566i bk14: 6056a 9855233i bk15: 5992a 9853100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346041
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939065 n_nop=9810711 n_act=9698 n_pre=9682 n_req=30308 n_rd=90736 n_write=18238 bw_util=0.02193
n_activity=439215 dram_eff=0.4962
bk0: 5848a 9863859i bk1: 5836a 9862470i bk2: 5484a 9867006i bk3: 5544a 9864246i bk4: 5440a 9863532i bk5: 5280a 9863583i bk6: 5588a 9866532i bk7: 5632a 9858518i bk8: 5436a 9864303i bk9: 5336a 9862779i bk10: 5584a 9859742i bk11: 5404a 9860754i bk12: 6168a 9854326i bk13: 6068a 9851642i bk14: 6060a 9852131i bk15: 6028a 9855670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342652
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939065 n_nop=9811130 n_act=9682 n_pre=9666 n_req=29942 n_rd=90596 n_write=17991 bw_util=0.02185
n_activity=435330 dram_eff=0.4989
bk0: 5824a 9863524i bk1: 5748a 9862236i bk2: 5348a 9870792i bk3: 5208a 9866742i bk4: 5568a 9861415i bk5: 5452a 9863471i bk6: 5684a 9863815i bk7: 5520a 9860740i bk8: 5332a 9863445i bk9: 5428a 9861485i bk10: 5596a 9862725i bk11: 5472a 9861006i bk12: 6084a 9857459i bk13: 6208a 9852329i bk14: 6152a 9857834i bk15: 5972a 9854022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344952
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9939065 n_nop=9811139 n_act=9711 n_pre=9695 n_req=29902 n_rd=90496 n_write=18024 bw_util=0.02184
n_activity=434347 dram_eff=0.4997
bk0: 5808a 9863169i bk1: 5884a 9857918i bk2: 5488a 9863717i bk3: 5468a 9864312i bk4: 5412a 9861867i bk5: 5300a 9862585i bk6: 5620a 9863395i bk7: 5464a 9862021i bk8: 5440a 9864005i bk9: 5400a 9860458i bk10: 5564a 9861908i bk11: 5368a 9863005i bk12: 6028a 9856943i bk13: 6128a 9849501i bk14: 6072a 9851082i bk15: 6052a 9850466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11268, Miss_rate = 0.054, Pending_hits = 1669, Reservation_fails = 3
L2_cache_bank[1]: Access = 210694, Miss = 11407, Miss_rate = 0.054, Pending_hits = 1657, Reservation_fails = 6
L2_cache_bank[2]: Access = 209838, Miss = 11207, Miss_rate = 0.053, Pending_hits = 1637, Reservation_fails = 19
L2_cache_bank[3]: Access = 210306, Miss = 11314, Miss_rate = 0.054, Pending_hits = 1580, Reservation_fails = 14
L2_cache_bank[4]: Access = 209912, Miss = 11300, Miss_rate = 0.054, Pending_hits = 1648, Reservation_fails = 4
L2_cache_bank[5]: Access = 210764, Miss = 11397, Miss_rate = 0.054, Pending_hits = 1608, Reservation_fails = 13
L2_cache_bank[6]: Access = 211062, Miss = 11407, Miss_rate = 0.054, Pending_hits = 1652, Reservation_fails = 13
L2_cache_bank[7]: Access = 209674, Miss = 11244, Miss_rate = 0.054, Pending_hits = 1589, Reservation_fails = 5
L2_cache_bank[8]: Access = 210700, Miss = 11384, Miss_rate = 0.054, Pending_hits = 1714, Reservation_fails = 7
L2_cache_bank[9]: Access = 210329, Miss = 11306, Miss_rate = 0.054, Pending_hits = 1627, Reservation_fails = 4
L2_cache_bank[10]: Access = 210637, Miss = 11377, Miss_rate = 0.054, Pending_hits = 1622, Reservation_fails = 7
L2_cache_bank[11]: Access = 210428, Miss = 11345, Miss_rate = 0.054, Pending_hits = 1646, Reservation_fails = 7
L2_cache_bank[12]: Access = 210840, Miss = 11530, Miss_rate = 0.055, Pending_hits = 1707, Reservation_fails = 5
L2_cache_bank[13]: Access = 211242, Miss = 11561, Miss_rate = 0.055, Pending_hits = 1624, Reservation_fails = 8
L2_cache_bank[14]: Access = 210315, Miss = 11284, Miss_rate = 0.054, Pending_hits = 1587, Reservation_fails = 4
L2_cache_bank[15]: Access = 210991, Miss = 11372, Miss_rate = 0.054, Pending_hits = 1626, Reservation_fails = 11
L2_cache_bank[16]: Access = 245010, Miss = 11402, Miss_rate = 0.047, Pending_hits = 1949, Reservation_fails = 4
L2_cache_bank[17]: Access = 210104, Miss = 11282, Miss_rate = 0.054, Pending_hits = 1603, Reservation_fails = 8
L2_cache_bank[18]: Access = 208928, Miss = 11397, Miss_rate = 0.055, Pending_hits = 1611, Reservation_fails = 15
L2_cache_bank[19]: Access = 208640, Miss = 11252, Miss_rate = 0.054, Pending_hits = 1588, Reservation_fails = 6
L2_cache_bank[20]: Access = 208436, Miss = 11358, Miss_rate = 0.054, Pending_hits = 1660, Reservation_fails = 13
L2_cache_bank[21]: Access = 209375, Miss = 11266, Miss_rate = 0.054, Pending_hits = 1550, Reservation_fails = 8
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 249660
L2_total_cache_miss_rate = 0.0536
L2_total_cache_pending_hits = 36154
L2_total_cache_reservation_fails = 184
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3242298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1129380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4603
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 183
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.66958
	minimum = 6
	maximum = 55
Network latency average = 8.42101
	minimum = 6
	maximum = 51
Slowest packet = 9300827
Flit latency average = 8.3796
	minimum = 6
	maximum = 50
Slowest flit = 16033948
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0500214
	minimum = 0.0439695 (at node 0)
	maximum = 0.0574046 (at node 38)
Accepted packet rate average = 0.0500214
	minimum = 0.0439695 (at node 0)
	maximum = 0.0574046 (at node 38)
Injected flit rate average = 0.0750321
	minimum = 0.0439695 (at node 0)
	maximum = 0.114198 (at node 38)
Accepted flit rate average= 0.0750321
	minimum = 0.0561832 (at node 45)
	maximum = 0.0940458 (at node 24)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.8283 (20 samples)
	minimum = 6 (20 samples)
	maximum = 403 (20 samples)
Network latency average = 19.5561 (20 samples)
	minimum = 6 (20 samples)
	maximum = 323 (20 samples)
Flit latency average = 21.0499 (20 samples)
	minimum = 6 (20 samples)
	maximum = 322.2 (20 samples)
Fragmentation average = 0.00274234 (20 samples)
	minimum = 0 (20 samples)
	maximum = 103.55 (20 samples)
Injected packet rate average = 0.0328846 (20 samples)
	minimum = 0.026722 (20 samples)
	maximum = 0.10695 (20 samples)
Accepted packet rate average = 0.0328846 (20 samples)
	minimum = 0.026722 (20 samples)
	maximum = 0.10695 (20 samples)
Injected flit rate average = 0.0508376 (20 samples)
	minimum = 0.0340389 (20 samples)
	maximum = 0.133642 (20 samples)
Accepted flit rate average = 0.0508376 (20 samples)
	minimum = 0.0371326 (20 samples)
	maximum = 0.200451 (20 samples)
Injected packet size average = 1.54594 (20 samples)
Accepted packet size average = 1.54594 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 56 min, 9 sec (6969 sec)
gpgpu_simulation_rate = 18058 (inst/sec)
gpgpu_simulation_rate = 1412 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 5089
gpu_sim_insn = 4970317
gpu_ipc =     976.6785
gpu_tot_sim_cycle = 10076148
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      12.9828
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 1681725
gpu_stall_icnt2sh    = 11529220
partiton_reqs_in_parallel = 111958
partiton_reqs_in_parallel_total    = 116076641
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.5311
partiton_reqs_in_parallel_util = 111958
partiton_reqs_in_parallel_util_total    = 116076641
gpu_sim_cycle_parition_util = 5089
gpu_tot_sim_cycle_parition_util    = 5349679
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6982
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =     152.9507 GB/Sec
L2_BW_total  =      43.8896 GB/Sec
gpu_total_sim_rate=18728

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6522, 7002, 6813, 6750, 7551, 6652, 6978, 6429, 6898, 6918, 7385, 6707, 7206, 6813, 6935, 6636, 6730, 7184, 7336, 6902, 6318, 7209, 7375, 6544, 6622, 6863, 7095, 7003, 6569, 6756, 7137, 6615, 6570, 6437, 6348, 6025, 6358, 6097, 6406, 6447, 6330, 6770, 6197, 6218, 6140, 6497, 5991, 5910, 5402, 5325, 4679, 4670, 4856, 5332, 5000, 4698, 5154, 5002, 4958, 4630, 4408, 5079, 4411, 4958, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 7345747
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7304469
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36392
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6803536	W0_Idle:119215559	W0_Scoreboard:159928829	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1677 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1636 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 10074503 
mrq_lat_table:154057 	6790 	8970 	40081 	26008 	23244 	23372 	21127 	19385 	7160 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3908515 	596808 	43288 	15124 	2772 	2461 	11257 	15696 	21533 	37669 	10454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	2346341 	589573 	788958 	292414 	291063 	212753 	35454 	5395 	2609 	2275 	2468 	11441 	15413 	21575 	37546 	10454 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1141474 	669343 	989881 	504562 	183076 	6753 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1096477 	40267 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6193 	323 	126 	81 	94 	113 	155 	165 	147 	83 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        52        49        16        16        16        16        16        33        34        45        45        44        46        45        46 
dram[1]:        47        47        48        49        16        16        17        16        33        30        45        42        46        43        30        40 
dram[2]:        48        44        47        47        16        16        16        16        30        27        44        43        46        46        48        46 
dram[3]:        42        43        44        42        17        16        16        16        31        33        40        45        48        46        48        44 
dram[4]:        39        45        42        19        16        16        16        16        31        31        43        43        45        43        46        46 
dram[5]:        46        41        48        44        16        16        16        16        31        31        44        43        46        41        43        44 
dram[6]:        45        45        23        46        16        16        17        16        30        32        45        42        46        44        44        44 
dram[7]:        42        47        23        37        16        16        16        16        30        30        46        45        40        44        38        46 
dram[8]:        41        47        25        48        16        16        17        16        30        32        33        48        94        44        45        46 
dram[9]:        48        48        39        22        16        16        16        16        37        35        42        45        44        46        45        47 
dram[10]:        43        45        46        26        17        16        16        16        35        35        43        44        45        45        46        46 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    109023    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.116203  3.301786  3.269159  3.558333  2.757297  2.784522  2.790244  2.797147  3.049573  3.065657  3.144876  3.134583  3.150442  3.232877  3.089939  3.102190 
dram[1]:  3.245470  3.292387  3.408284  3.414397  2.922166  2.742188  2.774300  2.824104  3.208929  3.129204  3.269091  3.143328  3.174400  3.284345  3.227345  3.132836 
dram[2]:  3.368421  3.261986  3.241445  3.395711  2.784375  2.851133  2.697063  2.845912  3.155635  3.194139  3.033445  3.060457  3.256822  3.259939  3.103550  3.095729 
dram[3]:  3.215986  3.254937  3.364865  3.272727  2.693475  2.762500  2.802548  2.698651  3.152364  3.214552  3.160862  3.162630  3.192604  3.196232  3.167428  3.121123 
dram[4]:  3.365419  3.398537  3.291667  3.243339  2.810811  2.774603  2.711890  2.779365  3.103270  3.091388  3.044164  3.110561  3.308176  3.058824  3.096870  3.160061 
dram[5]:  3.205387  3.223368  3.296367  3.419802  2.800000  2.822504  2.670149  2.694864  2.998377  3.205176  3.078560  3.260105  3.141369  3.162003  3.154532  3.042253 
dram[6]:  3.080495  3.207358  3.440228  3.428023  2.766613  2.693009  2.777946  2.784639  3.096990  3.048495  3.082555  3.133226  3.011461  3.239631  2.965132  3.064655 
dram[7]:  3.311270  3.383512  3.108997  3.302632  2.705790  2.799358  2.819063  2.767228  2.975369  3.000000  3.132328  3.152961  3.106318  3.316993  3.304207  3.371522 
dram[8]:  3.273666  3.302977  3.183636  3.437743  2.859504  2.772803  2.870458  2.820000  3.062925  3.142105  3.041270  3.029801  3.573913  3.205329  3.186830  3.266881 
dram[9]:  3.292683  3.276224  3.310413  3.386694  2.659854  2.789050  2.710720  3.003401  3.075085  3.135506  3.138386  3.292857  3.075780  3.250769  3.155922  3.157408 
dram[10]:  3.138158  3.143791  3.392650  3.268939  2.767516  2.886760  2.758040  2.793215  3.009804  3.135652  3.163851  3.254937  3.154434  3.128508  3.177005  3.187404 
average row locality = 330516/107145 = 3.084754
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1452      1427      1361      1363      1371      1414      1362      1382      1335      1361      1342      1373      1567      1558      1487      1536 
dram[1]:      1481      1459      1361      1366      1360      1352      1339      1359      1349      1329      1360      1405      1472      1518      1498      1532 
dram[2]:      1468      1451      1354      1364      1380      1369      1385      1404      1327      1333      1357      1399      1512      1558      1526      1527 
dram[3]:      1466      1413      1385      1376      1374      1367      1378      1375      1352      1317      1412      1367      1531      1503      1521      1529 
dram[4]:      1469      1423      1361      1415      1364      1367      1378      1352      1342      1335      1413      1392      1542      1518      1524      1513 
dram[5]:      1454      1428      1356      1359      1358      1377      1391      1391      1377      1298      1388      1374      1533      1557      1530      1564 
dram[6]:      1504      1485      1415      1392      1338      1359      1412      1437      1378      1373      1441      1439      1529      1553      1527      1536 
dram[7]:      1420      1449      1389      1384      1363      1378      1356      1408      1364      1360      1378      1406      1505      1500      1514      1498 
dram[8]:      1462      1459      1371      1386      1360      1320      1397      1408      1363      1337      1397      1355      1542      1517      1515      1507 
dram[9]:      1456      1437      1337      1302      1392      1363      1421      1380      1337      1361      1404      1370      1521      1552      1538      1493 
dram[10]:      1453      1471      1372      1367      1353      1325      1405      1366      1365      1356      1395      1344      1511      1532      1518      1513 
total reads: 249850
bank skew: 1567/1298 = 1.21
chip skew: 23118/22540 = 1.03
number of total write accesses:
dram[0]:       452       422       388       345       424       421       354       383       449       460       438       467       569       566       540       589 
dram[1]:       489       444       367       389       367       403       345       375       448       439       438       503       512       538       532       567 
dram[2]:       452       454       351       378       402       393       360       406       437       411       457       474       517       574       572       575 
dram[3]:       425       400       358       388       401       401       382       425       448       406       494       461       541       533       560       584 
dram[4]:       419       436       377       411       404       381       401       399       461       424       517       493       562       562       554       560 
dram[5]:       450       448       368       368       364       404       398       393       470       436       493       481       578       590       593       596 
dram[6]:       486       433       398       394       369       413       427       412       474       450       538       513       573       556       599       597 
dram[7]:       431       439       408       373       366       366       389       399       448       452       492       511       511       530       528       562 
dram[8]:       440       427       380       381       370       352       420       425       438       454       519       475       924       528       566       525 
dram[9]:       434       437       348       327       430       369       425       386       465       467       501       474       549       561       567       553 
dram[10]:       455       453       382       359       385       332       396       363       477       447       478       469       552       586       582       562 
total reads: 80666
bank skew: 924/327 = 2.83
chip skew: 7632/7156 = 1.07
average mf latency per bank:
dram[0]:      23882     24014     24741     23888     20431     21002     20377     20040     22773     22334     27318     25930     23285     24048     22960     22840
dram[1]:      23233     24233     24019     23641     21573     21849     20494     18980     23669     22647     27536     25746     24432     24617     23227     23321
dram[2]:      23836     23774     24191     23510     21680     21446     19702     19087     23204     23401     25834     26089     24098     24169     23414     23072
dram[3]:      24693     24213     23932     23357     21687     21809     18553     19687     22540     23469     24807     26403     24212     24595     22784     22127
dram[4]:      24019     24093     23844     24133     21399     21610     18941     19150     23410     23611     24823     25893     24012     23680     22791     22760
dram[5]:      23889     24084     24603     24677     22020     21503     19322     18854     22699     22392     25153     25991     22932     23863     22100     22612
dram[6]:      22533     23624     24334     24358     21275     20678     19046     19761     22638     22717     25335     25386     23399     23868     21330     22169
dram[7]:      24508     24281     24020     24122     21415     22242     19425     20376     22183     22802     25820     25357     23876     23423     23422     23682
dram[8]:      24222     24108     23598     24497     21465     22251     18726     19453     22426     22788     25457     26600     24268     24044     22944     23649
dram[9]:      23811     24288     24489     24443     21824     20694     19528     20001     23420     23202     24904     26022     23484     23660     22575     23262
dram[10]:      24179     23742     24690     24641     20761     21489     20130     19846     21942     23380     25764     26102     24138     23224     22326     23023
maximum mf latency per bank:
dram[0]:     230680    165276    165385    165518    149106    162336    154712    154384    155513    155549    163231    163298    165559    165509    166106    166108
dram[1]:     165332    165614    165399    165536    150802    150896    154275    154572    155540    155574    248804    163198    165514    165540    166143    166463
dram[2]:     165609    165591    213550    165263    162456    162253    154518    154527    155576    156012    163160    163064    165513    165348    165883    230279
dram[3]:     257915    165355    165513    165679    193082    150656    153821    154529    155768    171042    163610    163635    165523    208804    166450    166442
dram[4]:     165368    165761    240381    165449    153133    150665    154687    154388    155819    155770    163611    163616    165431    165523    166452    166466
dram[5]:     165711    165180    165200    165112    153253    153257    154496    154707    155770    155637    163625    163634    165700    165843    166256    166295
dram[6]:     165524    165340    165461    213540    162352    150540    154495    154605    155599    155601    163625    163102    165689    165730    166257    166296
dram[7]:     165520    165214    165256    165477    150667    153249    219375    154887    155853    155854    163303    248157    165704    165731    166257    257910
dram[8]:     165502    165389    165485    165495    148632    162229    154887    154545    155813    155814    163305    163324    165477    165545    248288    164132
dram[9]:     165407    165327    165345    165400    162231    148656    154531    154537    155858    230458    163326    163303    165494    165540    166223    180433
dram[10]:     165361    165329    165337    258751    162358    153213    154517    154573    155523    155610    163248    163202    165508    165562    166227    166228
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9948513 n_nop=9820238 n_act=9751 n_pre=9735 n_req=29958 n_rd=90764 n_write=18025 bw_util=0.02187
n_activity=437009 dram_eff=0.4979
bk0: 5808a 9867596i bk1: 5708a 9872005i bk2: 5444a 9874830i bk3: 5452a 9877629i bk4: 5484a 9868005i bk5: 5656a 9868939i bk6: 5448a 9874362i bk7: 5528a 9870631i bk8: 5340a 9872143i bk9: 5444a 9868718i bk10: 5368a 9877126i bk11: 5492a 9869909i bk12: 6268a 9863813i bk13: 6232a 9865167i bk14: 5948a 9864913i bk15: 6144a 9856439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340725
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9948513 n_nop=9821589 n_act=9490 n_pre=9474 n_req=29696 n_rd=90160 n_write=17800 bw_util=0.0217
n_activity=430939 dram_eff=0.501
bk0: 5924a 9869982i bk1: 5836a 9870725i bk2: 5444a 9876439i bk3: 5464a 9872674i bk4: 5440a 9876125i bk5: 5408a 9872899i bk6: 5356a 9874037i bk7: 5436a 9873709i bk8: 5396a 9874722i bk9: 5316a 9872562i bk10: 5440a 9875994i bk11: 5620a 9870347i bk12: 5888a 9868036i bk13: 6072a 9865054i bk14: 5992a 9867387i bk15: 6128a 9861359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327091
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9948513 n_nop=9820457 n_act=9681 n_pre=9665 n_req=29927 n_rd=90856 n_write=17854 bw_util=0.02185
n_activity=438537 dram_eff=0.4958
bk0: 5872a 9873665i bk1: 5804a 9871253i bk2: 5416a 9880140i bk3: 5456a 9872072i bk4: 5520a 9870331i bk5: 5476a 9868947i bk6: 5540a 9875936i bk7: 5616a 9872569i bk8: 5308a 9875982i bk9: 5332a 9875052i bk10: 5428a 9876517i bk11: 5596a 9869256i bk12: 6048a 9869852i bk13: 6232a 9863338i bk14: 6104a 9863628i bk15: 6108a 9857471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335738
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9948513 n_nop=9820651 n_act=9704 n_pre=9688 n_req=29873 n_rd=90664 n_write=17806 bw_util=0.02181
n_activity=439560 dram_eff=0.4935
bk0: 5864a 9874029i bk1: 5652a 9879656i bk2: 5540a 9879792i bk3: 5504a 9870624i bk4: 5496a 9871300i bk5: 5468a 9867157i bk6: 5512a 9878560i bk7: 5500a 9869038i bk8: 5408a 9872532i bk9: 5268a 9876894i bk10: 5648a 9874399i bk11: 5468a 9872513i bk12: 6124a 9864859i bk13: 6012a 9865397i bk14: 6084a 9865418i bk15: 6116a 9862453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338622
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9948513 n_nop=9819874 n_act=9777 n_pre=9761 n_req=30069 n_rd=90832 n_write=18269 bw_util=0.02193
n_activity=441297 dram_eff=0.4945
bk0: 5876a 9875520i bk1: 5692a 9873866i bk2: 5444a 9875874i bk3: 5660a 9871105i bk4: 5456a 9871148i bk5: 5468a 9870126i bk6: 5512a 9872052i bk7: 5408a 9873641i bk8: 5368a 9873102i bk9: 5340a 9872000i bk10: 5652a 9868258i bk11: 5568a 9866328i bk12: 6168a 9862515i bk13: 6072a 9861359i bk14: 6096a 9866720i bk15: 6052a 9861571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353459
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9948513 n_nop=9819443 n_act=9853 n_pre=9837 n_req=30165 n_rd=90940 n_write=18440 bw_util=0.02199
n_activity=441351 dram_eff=0.4957
bk0: 5816a 9873011i bk1: 5712a 9869984i bk2: 5424a 9878331i bk3: 5436a 9872857i bk4: 5432a 9873735i bk5: 5508a 9867982i bk6: 5564a 9870772i bk7: 5564a 9870850i bk8: 5508a 9871744i bk9: 5192a 9873542i bk10: 5552a 9872072i bk11: 5496a 9875739i bk12: 6132a 9860355i bk13: 6228a 9861821i bk14: 6120a 9863127i bk15: 6256a 9859072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344605
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9948513 n_nop=9816811 n_act=10116 n_pre=10100 n_req=30750 n_rd=92472 n_write=19014 bw_util=0.02241
n_activity=450030 dram_eff=0.4955
bk0: 6016a 9867892i bk1: 5940a 9870795i bk2: 5660a 9875006i bk3: 5568a 9870243i bk4: 5352a 9868954i bk5: 5436a 9866445i bk6: 5648a 9871040i bk7: 5748a 9869382i bk8: 5512a 9872264i bk9: 5492a 9871531i bk10: 5764a 9867263i bk11: 5756a 9866037i bk12: 6116a 9860379i bk13: 6212a 9861404i bk14: 6108a 9858240i bk15: 6144a 9858433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351465
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9948513 n_nop=9820600 n_act=9669 n_pre=9653 n_req=29877 n_rd=90688 n_write=17903 bw_util=0.02183
n_activity=436267 dram_eff=0.4978
bk0: 5680a 9870961i bk1: 5796a 9868731i bk2: 5556a 9872061i bk3: 5536a 9875406i bk4: 5452a 9872943i bk5: 5512a 9870252i bk6: 5424a 9874599i bk7: 5632a 9866948i bk8: 5456a 9872699i bk9: 5440a 9870944i bk10: 5512a 9872528i bk11: 5624a 9865869i bk12: 6020a 9868245i bk13: 6000a 9864011i bk14: 6056a 9864678i bk15: 5992a 9862545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345717
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9948513 n_nop=9820103 n_act=9702 n_pre=9686 n_req=30320 n_rd=90784 n_write=18238 bw_util=0.02192
n_activity=439492 dram_eff=0.4961
bk0: 5848a 9873307i bk1: 5836a 9871918i bk2: 5484a 9876454i bk3: 5544a 9873695i bk4: 5440a 9872981i bk5: 5280a 9873032i bk6: 5588a 9875982i bk7: 5632a 9867968i bk8: 5452a 9873699i bk9: 5348a 9872180i bk10: 5588a 9869157i bk11: 5420a 9870148i bk12: 6168a 9863772i bk13: 6068a 9861088i bk14: 6060a 9861577i bk15: 6028a 9865117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342329
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9948513 n_nop=9820512 n_act=9685 n_pre=9669 n_req=29957 n_rd=90656 n_write=17991 bw_util=0.02184
n_activity=435590 dram_eff=0.4988
bk0: 5824a 9872972i bk1: 5748a 9871684i bk2: 5348a 9880240i bk3: 5208a 9876190i bk4: 5568a 9870863i bk5: 5452a 9872919i bk6: 5684a 9873263i bk7: 5520a 9870191i bk8: 5348a 9872840i bk9: 5444a 9870886i bk10: 5616a 9872112i bk11: 5480a 9870414i bk12: 6084a 9866904i bk13: 6208a 9861776i bk14: 6152a 9867281i bk15: 5972a 9863470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344629
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9948513 n_nop=9820485 n_act=9718 n_pre=9702 n_req=29924 n_rd=90584 n_write=18024 bw_util=0.02183
n_activity=434855 dram_eff=0.4995
bk0: 5812a 9872583i bk1: 5884a 9867364i bk2: 5488a 9873163i bk3: 5468a 9873761i bk4: 5412a 9871316i bk5: 5300a 9872034i bk6: 5620a 9872844i bk7: 5464a 9871472i bk8: 5460a 9873394i bk9: 5424a 9869805i bk10: 5580a 9871302i bk11: 5376a 9872414i bk12: 6044a 9866338i bk13: 6128a 9858947i bk14: 6072a 9860528i bk15: 6052a 9859912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344243

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11277, Miss_rate = 0.054, Pending_hits = 1681, Reservation_fails = 3
L2_cache_bank[1]: Access = 211067, Miss = 11414, Miss_rate = 0.054, Pending_hits = 1668, Reservation_fails = 6
L2_cache_bank[2]: Access = 210211, Miss = 11220, Miss_rate = 0.053, Pending_hits = 1654, Reservation_fails = 19
L2_cache_bank[3]: Access = 210680, Miss = 11320, Miss_rate = 0.054, Pending_hits = 1587, Reservation_fails = 14
L2_cache_bank[4]: Access = 210288, Miss = 11309, Miss_rate = 0.054, Pending_hits = 1658, Reservation_fails = 4
L2_cache_bank[5]: Access = 211136, Miss = 11405, Miss_rate = 0.054, Pending_hits = 1620, Reservation_fails = 13
L2_cache_bank[6]: Access = 211440, Miss = 11419, Miss_rate = 0.054, Pending_hits = 1667, Reservation_fails = 13
L2_cache_bank[7]: Access = 210047, Miss = 11247, Miss_rate = 0.054, Pending_hits = 1592, Reservation_fails = 5
L2_cache_bank[8]: Access = 211072, Miss = 11393, Miss_rate = 0.054, Pending_hits = 1725, Reservation_fails = 7
L2_cache_bank[9]: Access = 210701, Miss = 11315, Miss_rate = 0.054, Pending_hits = 1636, Reservation_fails = 4
L2_cache_bank[10]: Access = 211012, Miss = 11387, Miss_rate = 0.054, Pending_hits = 1635, Reservation_fails = 7
L2_cache_bank[11]: Access = 210803, Miss = 11348, Miss_rate = 0.054, Pending_hits = 1649, Reservation_fails = 7
L2_cache_bank[12]: Access = 211213, Miss = 11544, Miss_rate = 0.055, Pending_hits = 1725, Reservation_fails = 5
L2_cache_bank[13]: Access = 211616, Miss = 11574, Miss_rate = 0.055, Pending_hits = 1642, Reservation_fails = 8
L2_cache_bank[14]: Access = 210687, Miss = 11289, Miss_rate = 0.054, Pending_hits = 1596, Reservation_fails = 4
L2_cache_bank[15]: Access = 211362, Miss = 11383, Miss_rate = 0.054, Pending_hits = 1639, Reservation_fails = 11
L2_cache_bank[16]: Access = 245379, Miss = 11407, Miss_rate = 0.046, Pending_hits = 1956, Reservation_fails = 4
L2_cache_bank[17]: Access = 210474, Miss = 11289, Miss_rate = 0.054, Pending_hits = 1612, Reservation_fails = 8
L2_cache_bank[18]: Access = 209302, Miss = 11406, Miss_rate = 0.054, Pending_hits = 1623, Reservation_fails = 15
L2_cache_bank[19]: Access = 209012, Miss = 11258, Miss_rate = 0.054, Pending_hits = 1600, Reservation_fails = 6
L2_cache_bank[20]: Access = 208811, Miss = 11372, Miss_rate = 0.054, Pending_hits = 1678, Reservation_fails = 13
L2_cache_bank[21]: Access = 209749, Miss = 11274, Miss_rate = 0.054, Pending_hits = 1561, Reservation_fails = 8
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 249850
L2_total_cache_miss_rate = 0.0535
L2_total_cache_pending_hits = 36404
L2_total_cache_reservation_fails = 184
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3250065
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1129385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4603
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 183
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.3423
	minimum = 6
	maximum = 42
Network latency average = 7.28531
	minimum = 6
	maximum = 33
Slowest packet = 9315157
Flit latency average = 6.92726
	minimum = 6
	maximum = 32
Slowest flit = 16052891
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0322799
	minimum = 0.0283019 (at node 0)
	maximum = 0.0371462 (at node 34)
Accepted packet rate average = 0.0322799
	minimum = 0.0283019 (at node 0)
	maximum = 0.0371462 (at node 34)
Injected flit rate average = 0.0484198
	minimum = 0.0283019 (at node 0)
	maximum = 0.0741942 (at node 34)
Accepted flit rate average= 0.0484198
	minimum = 0.0362618 (at node 44)
	maximum = 0.061419 (at node 23)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.7099 (21 samples)
	minimum = 6 (21 samples)
	maximum = 385.81 (21 samples)
Network latency average = 18.9718 (21 samples)
	minimum = 6 (21 samples)
	maximum = 309.19 (21 samples)
Flit latency average = 20.3774 (21 samples)
	minimum = 6 (21 samples)
	maximum = 308.381 (21 samples)
Fragmentation average = 0.00261175 (21 samples)
	minimum = 0 (21 samples)
	maximum = 98.619 (21 samples)
Injected packet rate average = 0.0328558 (21 samples)
	minimum = 0.0267972 (21 samples)
	maximum = 0.103626 (21 samples)
Accepted packet rate average = 0.0328558 (21 samples)
	minimum = 0.0267972 (21 samples)
	maximum = 0.103626 (21 samples)
Injected flit rate average = 0.0507225 (21 samples)
	minimum = 0.0337657 (21 samples)
	maximum = 0.130811 (21 samples)
Accepted flit rate average = 0.0507225 (21 samples)
	minimum = 0.0370911 (21 samples)
	maximum = 0.19383 (21 samples)
Injected packet size average = 1.54379 (21 samples)
Accepted packet size average = 1.54379 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 56 min, 25 sec (6985 sec)
gpgpu_simulation_rate = 18728 (inst/sec)
gpgpu_simulation_rate = 1442 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3179
gpu_sim_insn = 4446804
gpu_ipc =    1398.8059
gpu_tot_sim_cycle = 10301477
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      13.1305
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 1681725
gpu_stall_icnt2sh    = 11529232
partiton_reqs_in_parallel = 69938
partiton_reqs_in_parallel_total    = 116188599
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2856
partiton_reqs_in_parallel_util = 69938
partiton_reqs_in_parallel_util_total    = 116188599
gpu_sim_cycle_parition_util = 3179
gpu_tot_sim_cycle_parition_util    = 5354768
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6983
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.6238 GB/Sec
L2_BW_total  =      43.0048 GB/Sec
gpu_total_sim_rate=19323

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6627, 7107, 6918, 6855, 7656, 6757, 7083, 6534, 7003, 7023, 7490, 6812, 7311, 6918, 7040, 6741, 6835, 7289, 7441, 7007, 6423, 7314, 7480, 6649, 6727, 6968, 7200, 7108, 6674, 6861, 7242, 6720, 6654, 6521, 6432, 6109, 6442, 6181, 6490, 6531, 6414, 6854, 6281, 6302, 6224, 6581, 6075, 5994, 5486, 5409, 4763, 4754, 4940, 5416, 5084, 4782, 5238, 5086, 5042, 4714, 4492, 5163, 4495, 5042, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 7345747
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7304469
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36392
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6819841	W0_Idle:119217960	W0_Scoreboard:159958404	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1677 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1633 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 10074503 
mrq_lat_table:154057 	6790 	8970 	40081 	26008 	23244 	23372 	21127 	19385 	7160 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3916686 	596808 	43288 	15124 	2772 	2461 	11257 	15696 	21533 	37669 	10454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	2354216 	589869 	788958 	292414 	291063 	212753 	35454 	5395 	2609 	2275 	2468 	11441 	15413 	21575 	37546 	10454 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1148355 	670557 	989957 	504562 	183076 	6753 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1096477 	40267 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6200 	323 	126 	81 	94 	113 	155 	165 	147 	83 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        52        49        16        16        16        16        16        33        34        45        45        44        46        45        46 
dram[1]:        47        47        48        49        16        16        17        16        33        30        45        42        46        43        30        40 
dram[2]:        48        44        47        47        16        16        16        16        30        27        44        43        46        46        48        46 
dram[3]:        42        43        44        42        17        16        16        16        31        33        40        45        48        46        48        44 
dram[4]:        39        45        42        19        16        16        16        16        31        31        43        43        45        43        46        46 
dram[5]:        46        41        48        44        16        16        16        16        31        31        44        43        46        41        43        44 
dram[6]:        45        45        23        46        16        16        17        16        30        32        45        42        46        44        44        44 
dram[7]:        42        47        23        37        16        16        16        16        30        30        46        45        40        44        38        46 
dram[8]:        41        47        25        48        16        16        17        16        30        32        33        48        94        44        45        46 
dram[9]:        48        48        39        22        16        16        16        16        37        35        42        45        44        46        45        47 
dram[10]:        43        45        46        26        17        16        16        16        35        35        43        44        45        45        46        46 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188335    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    335567 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    190392    127965    189457    335229    496733    194742    224832    212028    746041 
dram[2]:    428347    188613    260748    336633    184709    184714    266664    216360    115347    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    187904    181522    307375    349571    256660    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    191572    387904    402845    267494    186429    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    271656    268224    329934    301590    233602    254644    387833    197481    251938    421221    363717    243802    289203 
dram[7]:    477618    183499    206112    190748    185119    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191789    187356    211781    190786    188978    267354    131924    253052    198246    579987    584718    248614    164840    250109    278163    190401 
dram[9]:    194160    210163    135990    184165    335491    471074    291452    115643    516484    496384    109023    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    221321    246211    289556    276797    290418    194331    281505    172819    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.116203  3.301786  3.269159  3.558333  2.757297  2.784522  2.790244  2.797147  3.049573  3.065657  3.144876  3.134583  3.150442  3.232877  3.089939  3.102190 
dram[1]:  3.245470  3.292387  3.408284  3.414397  2.922166  2.742188  2.774300  2.824104  3.208929  3.129204  3.269091  3.143328  3.174400  3.284345  3.227345  3.132836 
dram[2]:  3.368421  3.261986  3.241445  3.395711  2.784375  2.851133  2.697063  2.845912  3.155635  3.194139  3.033445  3.060457  3.256822  3.259939  3.103550  3.095729 
dram[3]:  3.215986  3.254937  3.364865  3.272727  2.693475  2.762500  2.802548  2.698651  3.152364  3.214552  3.160862  3.162630  3.192604  3.196232  3.167428  3.121123 
dram[4]:  3.365419  3.398537  3.291667  3.243339  2.810811  2.774603  2.711890  2.779365  3.103270  3.091388  3.044164  3.110561  3.308176  3.058824  3.096870  3.160061 
dram[5]:  3.205387  3.223368  3.296367  3.419802  2.800000  2.822504  2.670149  2.694864  2.998377  3.205176  3.078560  3.260105  3.141369  3.162003  3.154532  3.042253 
dram[6]:  3.080495  3.207358  3.440228  3.428023  2.766613  2.693009  2.777946  2.784639  3.096990  3.048495  3.082555  3.133226  3.011461  3.239631  2.965132  3.064655 
dram[7]:  3.311270  3.383512  3.108997  3.302632  2.705790  2.799358  2.819063  2.767228  2.975369  3.000000  3.132328  3.152961  3.106318  3.316993  3.304207  3.371522 
dram[8]:  3.273666  3.302977  3.183636  3.437743  2.859504  2.772803  2.870458  2.820000  3.062925  3.142105  3.041270  3.029801  3.573913  3.205329  3.186830  3.266881 
dram[9]:  3.292683  3.276224  3.310413  3.386694  2.659854  2.789050  2.710720  3.003401  3.075085  3.135506  3.138386  3.292857  3.075780  3.250769  3.155922  3.157408 
dram[10]:  3.138158  3.143791  3.392650  3.268939  2.767516  2.886760  2.758040  2.793215  3.009804  3.135652  3.163851  3.254937  3.154434  3.128508  3.177005  3.187404 
average row locality = 330516/107145 = 3.084754
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1452      1427      1361      1363      1371      1414      1362      1382      1335      1361      1342      1373      1567      1558      1487      1536 
dram[1]:      1481      1459      1361      1366      1360      1352      1339      1359      1349      1329      1360      1405      1472      1518      1498      1532 
dram[2]:      1468      1451      1354      1364      1380      1369      1385      1404      1327      1333      1357      1399      1512      1558      1526      1527 
dram[3]:      1466      1413      1385      1376      1374      1367      1378      1375      1352      1317      1412      1367      1531      1503      1521      1529 
dram[4]:      1469      1423      1361      1415      1364      1367      1378      1352      1342      1335      1413      1392      1542      1518      1524      1513 
dram[5]:      1454      1428      1356      1359      1358      1377      1391      1391      1377      1298      1388      1374      1533      1557      1530      1564 
dram[6]:      1504      1485      1415      1392      1338      1359      1412      1437      1378      1373      1441      1439      1529      1553      1527      1536 
dram[7]:      1420      1449      1389      1384      1363      1378      1356      1408      1364      1360      1378      1406      1505      1500      1514      1498 
dram[8]:      1462      1459      1371      1386      1360      1320      1397      1408      1363      1337      1397      1355      1542      1517      1515      1507 
dram[9]:      1456      1437      1337      1302      1392      1363      1421      1380      1337      1361      1404      1370      1521      1552      1538      1493 
dram[10]:      1453      1471      1372      1367      1353      1325      1405      1366      1365      1356      1395      1344      1511      1532      1518      1513 
total reads: 249850
bank skew: 1567/1298 = 1.21
chip skew: 23118/22540 = 1.03
number of total write accesses:
dram[0]:       452       422       388       345       424       421       354       383       449       460       438       467       569       566       540       589 
dram[1]:       489       444       367       389       367       403       345       375       448       439       438       503       512       538       532       567 
dram[2]:       452       454       351       378       402       393       360       406       437       411       457       474       517       574       572       575 
dram[3]:       425       400       358       388       401       401       382       425       448       406       494       461       541       533       560       584 
dram[4]:       419       436       377       411       404       381       401       399       461       424       517       493       562       562       554       560 
dram[5]:       450       448       368       368       364       404       398       393       470       436       493       481       578       590       593       596 
dram[6]:       486       433       398       394       369       413       427       412       474       450       538       513       573       556       599       597 
dram[7]:       431       439       408       373       366       366       389       399       448       452       492       511       511       530       528       562 
dram[8]:       440       427       380       381       370       352       420       425       438       454       519       475       924       528       566       525 
dram[9]:       434       437       348       327       430       369       425       386       465       467       501       474       549       561       567       553 
dram[10]:       455       453       382       359       385       332       396       363       477       447       478       469       552       586       582       562 
total reads: 80666
bank skew: 924/327 = 2.83
chip skew: 7632/7156 = 1.07
average mf latency per bank:
dram[0]:      23882     24014     24741     23888     20435     21006     20382     20045     22778     22338     27323     25935     23289     24052     22964     22844
dram[1]:      23233     24233     24019     23641     21578     21853     20499     18985     23674     22652     27541     25751     24436     24621     23231     23325
dram[2]:      23836     23774     24191     23510     21684     21450     19707     19091     23209     23406     25839     26094     24102     24173     23418     23076
dram[3]:      24693     24213     23932     23357     21691     21813     18558     19691     22544     23474     24811     26407     24216     24599     22788     22131
dram[4]:      24019     24093     23844     24133     21402     21614     18946     19155     23414     23616     24827     25898     24016     23684     22795     22764
dram[5]:      23889     24084     24603     24677     22024     21507     19327     18858     22703     22397     25158     25995     22936     23867     22104     22616
dram[6]:      22533     23624     24334     24358     21279     20682     19051     19765     22642     22722     25339     25391     23403     23872     21334     22173
dram[7]:      24508     24281     24020     24122     21419     22246     19429     20381     22188     22807     25824     25362     23880     23427     23426     23687
dram[8]:      24222     24108     23598     24497     21469     22255     18731     19457     22431     22792     25462     26605     24271     24048     22948     23653
dram[9]:      23811     24288     24489     24443     21828     20698     19532     20006     23425     23207     24909     26026     23488     23664     22579     23266
dram[10]:      24179     23742     24690     24641     20765     21494     20134     19851     21946     23384     25768     26107     24142     23228     22329     23027
maximum mf latency per bank:
dram[0]:     230680    165276    165385    165518    149106    162336    154712    154384    155513    155549    163231    163298    165559    165509    166106    166108
dram[1]:     165332    165614    165399    165536    150802    150896    154275    154572    155540    155574    248804    163198    165514    165540    166143    166463
dram[2]:     165609    165591    213550    165263    162456    162253    154518    154527    155576    156012    163160    163064    165513    165348    165883    230279
dram[3]:     257915    165355    165513    165679    193082    150656    153821    154529    155768    171042    163610    163635    165523    208804    166450    166442
dram[4]:     165368    165761    240381    165449    153133    150665    154687    154388    155819    155770    163611    163616    165431    165523    166452    166466
dram[5]:     165711    165180    165200    165112    153253    153257    154496    154707    155770    155637    163625    163634    165700    165843    166256    166295
dram[6]:     165524    165340    165461    213540    162352    150540    154495    154605    155599    155601    163625    163102    165689    165730    166257    166296
dram[7]:     165520    165214    165256    165477    150667    153249    219375    154887    155853    155854    163303    248157    165704    165731    166257    257910
dram[8]:     165502    165389    165485    165495    148632    162229    154887    154545    155813    155814    163305    163324    165477    165545    248288    164132
dram[9]:     165407    165327    165345    165400    162231    148656    154531    154537    155858    230458    163326    163303    165494    165540    166223    180433
dram[10]:     165361    165329    165337    258751    162358    153213    154517    154573    155523    155610    163248    163202    165508    165562    166227    166228
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9954415 n_nop=9826140 n_act=9751 n_pre=9735 n_req=29958 n_rd=90764 n_write=18025 bw_util=0.02186
n_activity=437009 dram_eff=0.4979
bk0: 5808a 9873498i bk1: 5708a 9877907i bk2: 5444a 9880732i bk3: 5452a 9883531i bk4: 5484a 9873907i bk5: 5656a 9874841i bk6: 5448a 9880264i bk7: 5528a 9876533i bk8: 5340a 9878045i bk9: 5444a 9874620i bk10: 5368a 9883028i bk11: 5492a 9875811i bk12: 6268a 9869715i bk13: 6232a 9871069i bk14: 5948a 9870815i bk15: 6144a 9862341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340523
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9954415 n_nop=9827491 n_act=9490 n_pre=9474 n_req=29696 n_rd=90160 n_write=17800 bw_util=0.02169
n_activity=430939 dram_eff=0.501
bk0: 5924a 9875884i bk1: 5836a 9876627i bk2: 5444a 9882341i bk3: 5464a 9878576i bk4: 5440a 9882027i bk5: 5408a 9878801i bk6: 5356a 9879939i bk7: 5436a 9879611i bk8: 5396a 9880624i bk9: 5316a 9878464i bk10: 5440a 9881896i bk11: 5620a 9876249i bk12: 5888a 9873938i bk13: 6072a 9870956i bk14: 5992a 9873289i bk15: 6128a 9867261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326897
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9954415 n_nop=9826359 n_act=9681 n_pre=9665 n_req=29927 n_rd=90856 n_write=17854 bw_util=0.02184
n_activity=438537 dram_eff=0.4958
bk0: 5872a 9879567i bk1: 5804a 9877155i bk2: 5416a 9886042i bk3: 5456a 9877974i bk4: 5520a 9876233i bk5: 5476a 9874849i bk6: 5540a 9881838i bk7: 5616a 9878471i bk8: 5308a 9881884i bk9: 5332a 9880954i bk10: 5428a 9882419i bk11: 5596a 9875158i bk12: 6048a 9875754i bk13: 6232a 9869240i bk14: 6104a 9869530i bk15: 6108a 9863373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335539
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9954415 n_nop=9826553 n_act=9704 n_pre=9688 n_req=29873 n_rd=90664 n_write=17806 bw_util=0.02179
n_activity=439560 dram_eff=0.4935
bk0: 5864a 9879931i bk1: 5652a 9885558i bk2: 5540a 9885694i bk3: 5504a 9876526i bk4: 5496a 9877202i bk5: 5468a 9873059i bk6: 5512a 9884462i bk7: 5500a 9874940i bk8: 5408a 9878434i bk9: 5268a 9882796i bk10: 5648a 9880301i bk11: 5468a 9878415i bk12: 6124a 9870761i bk13: 6012a 9871299i bk14: 6084a 9871320i bk15: 6116a 9868355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338421
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9954415 n_nop=9825776 n_act=9777 n_pre=9761 n_req=30069 n_rd=90832 n_write=18269 bw_util=0.02192
n_activity=441297 dram_eff=0.4945
bk0: 5876a 9881422i bk1: 5692a 9879768i bk2: 5444a 9881776i bk3: 5660a 9877007i bk4: 5456a 9877050i bk5: 5468a 9876028i bk6: 5512a 9877954i bk7: 5408a 9879543i bk8: 5368a 9879004i bk9: 5340a 9877902i bk10: 5652a 9874160i bk11: 5568a 9872230i bk12: 6168a 9868417i bk13: 6072a 9867261i bk14: 6096a 9872622i bk15: 6052a 9867473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35325
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9954415 n_nop=9825345 n_act=9853 n_pre=9837 n_req=30165 n_rd=90940 n_write=18440 bw_util=0.02198
n_activity=441351 dram_eff=0.4957
bk0: 5816a 9878913i bk1: 5712a 9875886i bk2: 5424a 9884233i bk3: 5436a 9878759i bk4: 5432a 9879637i bk5: 5508a 9873884i bk6: 5564a 9876674i bk7: 5564a 9876752i bk8: 5508a 9877646i bk9: 5192a 9879444i bk10: 5552a 9877974i bk11: 5496a 9881641i bk12: 6132a 9866257i bk13: 6228a 9867723i bk14: 6120a 9869029i bk15: 6256a 9864974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344401
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9954415 n_nop=9822713 n_act=10116 n_pre=10100 n_req=30750 n_rd=92472 n_write=19014 bw_util=0.0224
n_activity=450030 dram_eff=0.4955
bk0: 6016a 9873794i bk1: 5940a 9876697i bk2: 5660a 9880908i bk3: 5568a 9876145i bk4: 5352a 9874856i bk5: 5436a 9872347i bk6: 5648a 9876942i bk7: 5748a 9875284i bk8: 5512a 9878166i bk9: 5492a 9877433i bk10: 5764a 9873165i bk11: 5756a 9871939i bk12: 6116a 9866281i bk13: 6212a 9867306i bk14: 6108a 9864142i bk15: 6144a 9864335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351257
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9954415 n_nop=9826502 n_act=9669 n_pre=9653 n_req=29877 n_rd=90688 n_write=17903 bw_util=0.02182
n_activity=436267 dram_eff=0.4978
bk0: 5680a 9876863i bk1: 5796a 9874633i bk2: 5556a 9877963i bk3: 5536a 9881308i bk4: 5452a 9878845i bk5: 5512a 9876154i bk6: 5424a 9880501i bk7: 5632a 9872850i bk8: 5456a 9878601i bk9: 5440a 9876846i bk10: 5512a 9878430i bk11: 5624a 9871771i bk12: 6020a 9874147i bk13: 6000a 9869913i bk14: 6056a 9870580i bk15: 5992a 9868447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345512
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9954415 n_nop=9826005 n_act=9702 n_pre=9686 n_req=30320 n_rd=90784 n_write=18238 bw_util=0.0219
n_activity=439492 dram_eff=0.4961
bk0: 5848a 9879209i bk1: 5836a 9877820i bk2: 5484a 9882356i bk3: 5544a 9879597i bk4: 5440a 9878883i bk5: 5280a 9878934i bk6: 5588a 9881884i bk7: 5632a 9873870i bk8: 5452a 9879601i bk9: 5348a 9878082i bk10: 5588a 9875059i bk11: 5420a 9876050i bk12: 6168a 9869674i bk13: 6068a 9866990i bk14: 6060a 9867479i bk15: 6028a 9871019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342126
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9954415 n_nop=9826414 n_act=9685 n_pre=9669 n_req=29957 n_rd=90656 n_write=17991 bw_util=0.02183
n_activity=435590 dram_eff=0.4988
bk0: 5824a 9878874i bk1: 5748a 9877586i bk2: 5348a 9886142i bk3: 5208a 9882092i bk4: 5568a 9876765i bk5: 5452a 9878821i bk6: 5684a 9879165i bk7: 5520a 9876093i bk8: 5348a 9878742i bk9: 5444a 9876788i bk10: 5616a 9878014i bk11: 5480a 9876316i bk12: 6084a 9872806i bk13: 6208a 9867678i bk14: 6152a 9873183i bk15: 5972a 9869372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344425
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9954415 n_nop=9826387 n_act=9718 n_pre=9702 n_req=29924 n_rd=90584 n_write=18024 bw_util=0.02182
n_activity=434855 dram_eff=0.4995
bk0: 5812a 9878485i bk1: 5884a 9873266i bk2: 5488a 9879065i bk3: 5468a 9879663i bk4: 5412a 9877218i bk5: 5300a 9877936i bk6: 5620a 9878746i bk7: 5464a 9877374i bk8: 5460a 9879296i bk9: 5424a 9875707i bk10: 5580a 9877204i bk11: 5376a 9878316i bk12: 6044a 9872240i bk13: 6128a 9864849i bk14: 6072a 9866430i bk15: 6052a 9865814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344039

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11277, Miss_rate = 0.054, Pending_hits = 1681, Reservation_fails = 3
L2_cache_bank[1]: Access = 211439, Miss = 11414, Miss_rate = 0.054, Pending_hits = 1668, Reservation_fails = 6
L2_cache_bank[2]: Access = 210583, Miss = 11220, Miss_rate = 0.053, Pending_hits = 1654, Reservation_fails = 19
L2_cache_bank[3]: Access = 211052, Miss = 11320, Miss_rate = 0.054, Pending_hits = 1587, Reservation_fails = 14
L2_cache_bank[4]: Access = 210660, Miss = 11309, Miss_rate = 0.054, Pending_hits = 1658, Reservation_fails = 4
L2_cache_bank[5]: Access = 211508, Miss = 11405, Miss_rate = 0.054, Pending_hits = 1620, Reservation_fails = 13
L2_cache_bank[6]: Access = 211812, Miss = 11419, Miss_rate = 0.054, Pending_hits = 1667, Reservation_fails = 13
L2_cache_bank[7]: Access = 210419, Miss = 11247, Miss_rate = 0.053, Pending_hits = 1592, Reservation_fails = 5
L2_cache_bank[8]: Access = 211444, Miss = 11393, Miss_rate = 0.054, Pending_hits = 1725, Reservation_fails = 7
L2_cache_bank[9]: Access = 211073, Miss = 11315, Miss_rate = 0.054, Pending_hits = 1636, Reservation_fails = 4
L2_cache_bank[10]: Access = 211384, Miss = 11387, Miss_rate = 0.054, Pending_hits = 1635, Reservation_fails = 7
L2_cache_bank[11]: Access = 211175, Miss = 11348, Miss_rate = 0.054, Pending_hits = 1649, Reservation_fails = 7
L2_cache_bank[12]: Access = 211585, Miss = 11544, Miss_rate = 0.055, Pending_hits = 1725, Reservation_fails = 5
L2_cache_bank[13]: Access = 211988, Miss = 11574, Miss_rate = 0.055, Pending_hits = 1642, Reservation_fails = 8
L2_cache_bank[14]: Access = 211059, Miss = 11289, Miss_rate = 0.053, Pending_hits = 1596, Reservation_fails = 4
L2_cache_bank[15]: Access = 211734, Miss = 11383, Miss_rate = 0.054, Pending_hits = 1639, Reservation_fails = 11
L2_cache_bank[16]: Access = 245750, Miss = 11407, Miss_rate = 0.046, Pending_hits = 1956, Reservation_fails = 4
L2_cache_bank[17]: Access = 210842, Miss = 11289, Miss_rate = 0.054, Pending_hits = 1612, Reservation_fails = 8
L2_cache_bank[18]: Access = 209670, Miss = 11406, Miss_rate = 0.054, Pending_hits = 1623, Reservation_fails = 15
L2_cache_bank[19]: Access = 209380, Miss = 11258, Miss_rate = 0.054, Pending_hits = 1600, Reservation_fails = 6
L2_cache_bank[20]: Access = 209183, Miss = 11372, Miss_rate = 0.054, Pending_hits = 1678, Reservation_fails = 13
L2_cache_bank[21]: Access = 210121, Miss = 11274, Miss_rate = 0.054, Pending_hits = 1561, Reservation_fails = 8
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 249850
L2_total_cache_miss_rate = 0.0535
L2_total_cache_pending_hits = 36404
L2_total_cache_reservation_fails = 184
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3258236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1129385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4603
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 183
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.69245
	minimum = 6
	maximum = 45
Network latency average = 8.59007
	minimum = 6
	maximum = 36
Slowest packet = 9332337
Flit latency average = 8.41941
	minimum = 6
	maximum = 35
Slowest flit = 16071143
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0514223
	minimum = 0.0453115 (at node 0)
	maximum = 0.0585274 (at node 28)
Accepted packet rate average = 0.0514223
	minimum = 0.0453115 (at node 0)
	maximum = 0.0585274 (at node 28)
Injected flit rate average = 0.0771334
	minimum = 0.0453115 (at node 0)
	maximum = 0.117055 (at node 28)
Accepted flit rate average= 0.0771334
	minimum = 0.057898 (at node 45)
	maximum = 0.0956576 (at node 2)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.7546 (22 samples)
	minimum = 6 (22 samples)
	maximum = 370.318 (22 samples)
Network latency average = 18.4999 (22 samples)
	minimum = 6 (22 samples)
	maximum = 296.773 (22 samples)
Flit latency average = 19.8338 (22 samples)
	minimum = 6 (22 samples)
	maximum = 295.955 (22 samples)
Fragmentation average = 0.00249304 (22 samples)
	minimum = 0 (22 samples)
	maximum = 94.1364 (22 samples)
Injected packet rate average = 0.0336997 (22 samples)
	minimum = 0.0276388 (22 samples)
	maximum = 0.101576 (22 samples)
Accepted packet rate average = 0.0336997 (22 samples)
	minimum = 0.0276388 (22 samples)
	maximum = 0.101576 (22 samples)
Injected flit rate average = 0.051923 (22 samples)
	minimum = 0.0342905 (22 samples)
	maximum = 0.130186 (22 samples)
Accepted flit rate average = 0.051923 (22 samples)
	minimum = 0.0380369 (22 samples)
	maximum = 0.189368 (22 samples)
Injected packet size average = 1.54075 (22 samples)
Accepted packet size average = 1.54075 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 56 min, 40 sec (7000 sec)
gpgpu_simulation_rate = 19323 (inst/sec)
gpgpu_simulation_rate = 1471 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 163908 Tlb_hit: 157325 Tlb_miss: 6583 Tlb_hit_rate: 0.959837
Shader1: Tlb_access: 164192 Tlb_hit: 157717 Tlb_miss: 6475 Tlb_hit_rate: 0.960564
Shader2: Tlb_access: 167281 Tlb_hit: 160339 Tlb_miss: 6942 Tlb_hit_rate: 0.958501
Shader3: Tlb_access: 169191 Tlb_hit: 162259 Tlb_miss: 6932 Tlb_hit_rate: 0.959029
Shader4: Tlb_access: 171047 Tlb_hit: 164137 Tlb_miss: 6910 Tlb_hit_rate: 0.959602
Shader5: Tlb_access: 171229 Tlb_hit: 164484 Tlb_miss: 6745 Tlb_hit_rate: 0.960608
Shader6: Tlb_access: 169897 Tlb_hit: 163121 Tlb_miss: 6776 Tlb_hit_rate: 0.960117
Shader7: Tlb_access: 167816 Tlb_hit: 161010 Tlb_miss: 6806 Tlb_hit_rate: 0.959444
Shader8: Tlb_access: 168650 Tlb_hit: 161947 Tlb_miss: 6703 Tlb_hit_rate: 0.960255
Shader9: Tlb_access: 166057 Tlb_hit: 159404 Tlb_miss: 6653 Tlb_hit_rate: 0.959935
Shader10: Tlb_access: 162231 Tlb_hit: 155646 Tlb_miss: 6585 Tlb_hit_rate: 0.959410
Shader11: Tlb_access: 161564 Tlb_hit: 155032 Tlb_miss: 6532 Tlb_hit_rate: 0.959570
Shader12: Tlb_access: 160970 Tlb_hit: 154496 Tlb_miss: 6474 Tlb_hit_rate: 0.959781
Shader13: Tlb_access: 158467 Tlb_hit: 152035 Tlb_miss: 6432 Tlb_hit_rate: 0.959411
Shader14: Tlb_access: 157816 Tlb_hit: 151176 Tlb_miss: 6640 Tlb_hit_rate: 0.957926
Shader15: Tlb_access: 162248 Tlb_hit: 155605 Tlb_miss: 6643 Tlb_hit_rate: 0.959056
Shader16: Tlb_access: 162415 Tlb_hit: 155951 Tlb_miss: 6464 Tlb_hit_rate: 0.960201
Shader17: Tlb_access: 163047 Tlb_hit: 156615 Tlb_miss: 6432 Tlb_hit_rate: 0.960551
Shader18: Tlb_access: 166643 Tlb_hit: 160097 Tlb_miss: 6546 Tlb_hit_rate: 0.960718
Shader19: Tlb_access: 167696 Tlb_hit: 161144 Tlb_miss: 6552 Tlb_hit_rate: 0.960929
Shader20: Tlb_access: 169513 Tlb_hit: 162581 Tlb_miss: 6932 Tlb_hit_rate: 0.959106
Shader21: Tlb_access: 167755 Tlb_hit: 161121 Tlb_miss: 6634 Tlb_hit_rate: 0.960454
Shader22: Tlb_access: 168541 Tlb_hit: 161885 Tlb_miss: 6656 Tlb_hit_rate: 0.960508
Shader23: Tlb_access: 169766 Tlb_hit: 163124 Tlb_miss: 6642 Tlb_hit_rate: 0.960876
Shader24: Tlb_access: 167457 Tlb_hit: 160888 Tlb_miss: 6569 Tlb_hit_rate: 0.960772
Shader25: Tlb_access: 165539 Tlb_hit: 158712 Tlb_miss: 6827 Tlb_hit_rate: 0.958759
Shader26: Tlb_access: 163955 Tlb_hit: 157225 Tlb_miss: 6730 Tlb_hit_rate: 0.958952
Shader27: Tlb_access: 164280 Tlb_hit: 157728 Tlb_miss: 6552 Tlb_hit_rate: 0.960117
Tlb_tot_access: 4639171 Tlb_tot_hit: 4452804, Tlb_tot_miss: 186367, Tlb_tot_hit_rate: 0.959828
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 899 Tlb_invalidate: 689 Tlb_evict: 0 Tlb_page_evict: 689
Shader1: Tlb_validate: 910 Tlb_invalidate: 709 Tlb_evict: 0 Tlb_page_evict: 709
Shader2: Tlb_validate: 922 Tlb_invalidate: 722 Tlb_evict: 0 Tlb_page_evict: 722
Shader3: Tlb_validate: 936 Tlb_invalidate: 732 Tlb_evict: 0 Tlb_page_evict: 732
Shader4: Tlb_validate: 926 Tlb_invalidate: 731 Tlb_evict: 0 Tlb_page_evict: 731
Shader5: Tlb_validate: 935 Tlb_invalidate: 729 Tlb_evict: 0 Tlb_page_evict: 729
Shader6: Tlb_validate: 941 Tlb_invalidate: 736 Tlb_evict: 0 Tlb_page_evict: 736
Shader7: Tlb_validate: 915 Tlb_invalidate: 710 Tlb_evict: 0 Tlb_page_evict: 710
Shader8: Tlb_validate: 919 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader9: Tlb_validate: 914 Tlb_invalidate: 704 Tlb_evict: 0 Tlb_page_evict: 704
Shader10: Tlb_validate: 903 Tlb_invalidate: 695 Tlb_evict: 0 Tlb_page_evict: 695
Shader11: Tlb_validate: 929 Tlb_invalidate: 720 Tlb_evict: 0 Tlb_page_evict: 720
Shader12: Tlb_validate: 912 Tlb_invalidate: 711 Tlb_evict: 0 Tlb_page_evict: 711
Shader13: Tlb_validate: 913 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader14: Tlb_validate: 905 Tlb_invalidate: 708 Tlb_evict: 0 Tlb_page_evict: 708
Shader15: Tlb_validate: 922 Tlb_invalidate: 734 Tlb_evict: 0 Tlb_page_evict: 734
Shader16: Tlb_validate: 911 Tlb_invalidate: 725 Tlb_evict: 0 Tlb_page_evict: 725
Shader17: Tlb_validate: 914 Tlb_invalidate: 730 Tlb_evict: 0 Tlb_page_evict: 730
Shader18: Tlb_validate: 921 Tlb_invalidate: 742 Tlb_evict: 0 Tlb_page_evict: 742
Shader19: Tlb_validate: 912 Tlb_invalidate: 731 Tlb_evict: 0 Tlb_page_evict: 731
Shader20: Tlb_validate: 906 Tlb_invalidate: 723 Tlb_evict: 0 Tlb_page_evict: 723
Shader21: Tlb_validate: 916 Tlb_invalidate: 723 Tlb_evict: 0 Tlb_page_evict: 723
Shader22: Tlb_validate: 912 Tlb_invalidate: 727 Tlb_evict: 0 Tlb_page_evict: 727
Shader23: Tlb_validate: 929 Tlb_invalidate: 730 Tlb_evict: 0 Tlb_page_evict: 730
Shader24: Tlb_validate: 907 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader25: Tlb_validate: 905 Tlb_invalidate: 709 Tlb_evict: 0 Tlb_page_evict: 709
Shader26: Tlb_validate: 905 Tlb_invalidate: 707 Tlb_evict: 0 Tlb_page_evict: 707
Shader27: Tlb_validate: 911 Tlb_invalidate: 707 Tlb_evict: 0 Tlb_page_evict: 707
Tlb_tot_valiate: 25650 Tlb_invalidate: 20120, Tlb_tot_evict: 0, Tlb_tot_evict page: 20120
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787189 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787197 Trashed: 1 | Page: 787198 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787281 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787365 Trashed: 1 | Page: 787366 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787715 Trashed: 1 | Page: 787767 Trashed: 2 | Page: 787768 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787852 Trashed: 1 | Page: 787853 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787936 Trashed: 1 | Page: 787937 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788083 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788167 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788251 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788334 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788648 Trashed: 1 | Total 47
Shader1: Page: 787191 Trashed: 1 | Page: 787200 Trashed: 1 | Page: 787201 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787276 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787284 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787369 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787620 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787771 Trashed: 1 | Page: 787772 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787855 Trashed: 1 | Page: 787856 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787939 Trashed: 1 | Page: 787940 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788023 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788568 Trashed: 1 | Total 50
Shader2: Page: 787195 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787203 Trashed: 1 | Page: 787204 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787279 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787287 Trashed: 1 | Page: 787288 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787447 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787456 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 787775 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787858 Trashed: 1 | Page: 787859 Trashed: 1 | Page: 787941 Trashed: 1 | Page: 787942 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788025 Trashed: 1 | Page: 788026 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788089 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788173 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788570 Trashed: 1 | Total 52
Shader3: Page: 787205 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787207 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787290 Trashed: 1 | Page: 787291 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787458 Trashed: 1 | Page: 787459 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787626 Trashed: 1 | Page: 787710 Trashed: 1 | Page: 787776 Trashed: 1 | Page: 787777 Trashed: 1 | Page: 787778 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787861 Trashed: 1 | Page: 787862 Trashed: 1 | Page: 787944 Trashed: 1 | Page: 787945 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788029 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788175 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788343 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788656 Trashed: 1 | Total 52
Shader4: Page: 787199 Trashed: 1 | Page: 787200 Trashed: 1 | Page: 787201 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787209 Trashed: 1 | Page: 787210 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787293 Trashed: 1 | Page: 787294 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787378 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787452 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787461 Trashed: 1 | Page: 787462 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787780 Trashed: 1 | Page: 787781 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787863 Trashed: 1 | Page: 787864 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787947 Trashed: 1 | Page: 787948 Trashed: 1 | Page: 787949 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788032 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788346 Trashed: 1 | Page: 788347 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788659 Trashed: 1 | Page: 788661 Trashed: 1 | Page: 788662 Trashed: 1 | Total 58
Shader5: Page: 787203 Trashed: 1 | Page: 787204 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787212 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787455 Trashed: 1 | Page: 787456 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787464 Trashed: 1 | Page: 787465 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787784 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787867 Trashed: 1 | Page: 787868 Trashed: 1 | Page: 787950 Trashed: 1 | Page: 787951 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788349 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788662 Trashed: 1 | Total 53
Shader6: Page: 787205 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787207 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787216 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787299 Trashed: 1 | Page: 787300 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787383 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787458 Trashed: 1 | Page: 787459 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787467 Trashed: 1 | Page: 787468 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787786 Trashed: 1 | Page: 787787 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787870 Trashed: 1 | Page: 787871 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787953 Trashed: 1 | Page: 787954 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788037 Trashed: 1 | Page: 788038 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788665 Trashed: 1 | Total 58
Shader7: Page: 787209 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787218 Trashed: 1 | Page: 787219 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787302 Trashed: 1 | Page: 787303 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787386 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787789 Trashed: 1 | Page: 787790 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787873 Trashed: 1 | Page: 787874 Trashed: 1 | Page: 787956 Trashed: 1 | Page: 787957 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788585 Trashed: 1 | Total 43
Shader8: Page: 787136 Trashed: 1 | Page: 787137 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787221 Trashed: 1 | Page: 787222 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787380 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787389 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787465 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787792 Trashed: 1 | Page: 787793 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 787877 Trashed: 1 | Page: 787959 Trashed: 1 | Page: 787960 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788191 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788359 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788588 Trashed: 1 | Total 48
Shader9: Page: 787139 Trashed: 1 | Page: 787140 Trashed: 1 | Page: 787141 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787216 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787224 Trashed: 1 | Page: 787225 Trashed: 1 | Page: 787300 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787308 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787392 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787467 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787786 Trashed: 1 | Page: 787787 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787795 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787878 Trashed: 1 | Page: 787879 Trashed: 1 | Page: 787880 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 787962 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788193 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788649 Trashed: 1 | Total 51
Shader10: Page: 787142 Trashed: 1 | Page: 787143 Trashed: 1 | Page: 787144 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787227 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787396 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787798 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787882 Trashed: 1 | Page: 787883 Trashed: 1 | Page: 787965 Trashed: 1 | Page: 787966 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788910 Trashed: 1 | Total 41
Shader11: Page: 787137 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787145 Trashed: 1 | Page: 787146 Trashed: 1 | Page: 787147 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787222 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787315 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787399 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787802 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787884 Trashed: 1 | Page: 787885 Trashed: 1 | Page: 787886 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 787969 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788199 Trashed: 1 | Page: 788200 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788884 Trashed: 1 | Total 47
Shader12: Page: 787140 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787150 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787503 Trashed: 1 | Page: 787504 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787804 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787888 Trashed: 1 | Page: 787889 Trashed: 1 | Page: 787971 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788659 Trashed: 1 | Total 40
Shader13: Page: 787143 Trashed: 1 | Page: 787152 Trashed: 1 | Page: 787153 Trashed: 1 | Page: 787228 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787236 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787320 Trashed: 1 | Page: 787321 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787807 Trashed: 1 | Page: 787808 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 787975 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 788205 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788290 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788579 Trashed: 1 | Total 40
Shader14: Page: 787146 Trashed: 1 | Page: 787147 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787155 Trashed: 1 | Page: 787156 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787239 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787324 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 787408 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787810 Trashed: 1 | Page: 787811 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787893 Trashed: 1 | Page: 787894 Trashed: 1 | Page: 787895 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787978 Trashed: 1 | Page: 787979 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788293 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788582 Trashed: 1 | Total 44
Shader15: Page: 787148 Trashed: 1 | Page: 787149 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787158 Trashed: 1 | Page: 787159 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787242 Trashed: 1 | Page: 787243 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787317 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787410 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787730 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787813 Trashed: 1 | Page: 787814 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787896 Trashed: 1 | Page: 787897 Trashed: 1 | Page: 787898 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 787981 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788212 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788297 Trashed: 1 | Total 51
Shader16: Page: 787151 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787162 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787245 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787329 Trashed: 1 | Page: 787330 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787414 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787732 Trashed: 1 | Page: 787733 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787816 Trashed: 1 | Page: 787817 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787899 Trashed: 1 | Page: 787900 Trashed: 1 | Page: 787901 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788215 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788529 Trashed: 1 | Total 42
Shader17: Page: 787155 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787164 Trashed: 1 | Page: 787165 Trashed: 1 | Page: 787239 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787248 Trashed: 1 | Page: 787249 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787323 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787332 Trashed: 1 | Page: 787333 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787416 Trashed: 1 | Page: 787417 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787497 Trashed: 1 | Page: 787498 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787735 Trashed: 1 | Page: 787736 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787819 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787902 Trashed: 1 | Page: 787903 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788531 Trashed: 1 | Total 42
Shader18: Page: 787157 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787168 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787242 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787251 Trashed: 1 | Page: 787252 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787410 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787579 Trashed: 1 | Page: 787671 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787738 Trashed: 1 | Page: 787739 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787822 Trashed: 1 | Page: 787823 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787905 Trashed: 1 | Page: 787906 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788220 Trashed: 1 | Page: 788221 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788535 Trashed: 1 | Total 50
Shader19: Page: 787160 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787162 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787329 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787339 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787741 Trashed: 1 | Page: 787742 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787814 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787826 Trashed: 1 | Page: 787908 Trashed: 1 | Page: 787909 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788224 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788307 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788537 Trashed: 1 | Page: 788623 Trashed: 1 | Total 45
Shader20: Page: 787172 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787332 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787416 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787426 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787744 Trashed: 1 | Page: 787745 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787827 Trashed: 1 | Page: 787829 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787911 Trashed: 1 | Page: 787912 Trashed: 1 | Page: 787913 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788540 Trashed: 1 | Total 38
Shader21: Page: 787168 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787260 Trashed: 1 | Page: 787261 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787344 Trashed: 1 | Page: 787345 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787428 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787747 Trashed: 1 | Page: 787748 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787914 Trashed: 1 | Page: 787915 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788230 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788543 Trashed: 1 | Total 47
Shader22: Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787263 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787348 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787431 Trashed: 1 | Page: 787432 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787683 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787750 Trashed: 1 | Page: 787751 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787822 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787834 Trashed: 1 | Page: 787835 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787917 Trashed: 1 | Page: 787918 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788064 Trashed: 1 | Page: 788065 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788232 Trashed: 1 | Page: 788233 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788316 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788632 Trashed: 1 | Total 52
Shader23: Page: 787172 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787182 Trashed: 1 | Page: 787183 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787350 Trashed: 1 | Page: 787351 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787435 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787753 Trashed: 1 | Page: 787754 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787837 Trashed: 1 | Page: 787838 Trashed: 1 | Page: 787920 Trashed: 1 | Page: 787922 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788549 Trashed: 1 | Total 49
Shader24: Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787185 Trashed: 1 | Page: 787186 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787269 Trashed: 1 | Page: 787270 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787344 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 787438 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787755 Trashed: 2 | Page: 787756 Trashed: 1 | Page: 787757 Trashed: 1 | Page: 787828 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787840 Trashed: 1 | Page: 787841 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787923 Trashed: 1 | Page: 787924 Trashed: 1 | Page: 787925 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788008 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788070 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788238 Trashed: 1 | Page: 788239 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788322 Trashed: 1 | Page: 788323 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788553 Trashed: 1 | Total 47
Shader25: Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787188 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787263 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787273 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787692 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787760 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 787928 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788073 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788641 Trashed: 1 | Total 41
Shader26: Page: 787182 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787192 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787276 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787359 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787762 Trashed: 1 | Page: 787763 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787846 Trashed: 1 | Page: 787847 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787930 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788076 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788161 Trashed: 1 | Page: 788244 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788877 Trashed: 1 | Total 50
Shader27: Page: 787185 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787194 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787278 Trashed: 1 | Page: 787279 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787353 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787765 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 787849 Trashed: 1 | Page: 787850 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787932 Trashed: 1 | Page: 787933 Trashed: 1 | Page: 787934 Trashed: 1 | Page: 788016 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788247 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788249 Trashed: 2 | Page: 788332 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788398 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788646 Trashed: 1 | Total 53
Tlb_tot_thrash: 1331
========================================Page fault statistics==============================
Shader0: Page_table_access:6583 Page_hit: 3006 Page_miss: 3577 Page_hit_rate: 0.456631
Shader1: Page_table_access:6475 Page_hit: 2916 Page_miss: 3559 Page_hit_rate: 0.450347
Shader2: Page_table_access:6942 Page_hit: 3530 Page_miss: 3412 Page_hit_rate: 0.508499
Shader3: Page_table_access:6932 Page_hit: 3430 Page_miss: 3502 Page_hit_rate: 0.494807
Shader4: Page_table_access:6910 Page_hit: 3387 Page_miss: 3523 Page_hit_rate: 0.490159
Shader5: Page_table_access:6745 Page_hit: 3290 Page_miss: 3455 Page_hit_rate: 0.487769
Shader6: Page_table_access:6776 Page_hit: 3386 Page_miss: 3390 Page_hit_rate: 0.499705
Shader7: Page_table_access:6806 Page_hit: 3549 Page_miss: 3257 Page_hit_rate: 0.521452
Shader8: Page_table_access:6703 Page_hit: 3433 Page_miss: 3270 Page_hit_rate: 0.512159
Shader9: Page_table_access:6653 Page_hit: 3475 Page_miss: 3178 Page_hit_rate: 0.522321
Shader10: Page_table_access:6585 Page_hit: 3351 Page_miss: 3234 Page_hit_rate: 0.508884
Shader11: Page_table_access:6532 Page_hit: 3365 Page_miss: 3167 Page_hit_rate: 0.515156
Shader12: Page_table_access:6474 Page_hit: 3233 Page_miss: 3241 Page_hit_rate: 0.499382
Shader13: Page_table_access:6432 Page_hit: 3143 Page_miss: 3289 Page_hit_rate: 0.488651
Shader14: Page_table_access:6640 Page_hit: 3268 Page_miss: 3372 Page_hit_rate: 0.492169
Shader15: Page_table_access:6643 Page_hit: 3083 Page_miss: 3560 Page_hit_rate: 0.464098
Shader16: Page_table_access:6464 Page_hit: 3074 Page_miss: 3390 Page_hit_rate: 0.475557
Shader17: Page_table_access:6432 Page_hit: 2945 Page_miss: 3487 Page_hit_rate: 0.457867
Shader18: Page_table_access:6546 Page_hit: 3199 Page_miss: 3347 Page_hit_rate: 0.488695
Shader19: Page_table_access:6552 Page_hit: 3119 Page_miss: 3433 Page_hit_rate: 0.476038
Shader20: Page_table_access:6932 Page_hit: 3439 Page_miss: 3493 Page_hit_rate: 0.496105
Shader21: Page_table_access:6634 Page_hit: 3194 Page_miss: 3440 Page_hit_rate: 0.481459
Shader22: Page_table_access:6656 Page_hit: 3229 Page_miss: 3427 Page_hit_rate: 0.485126
Shader23: Page_table_access:6642 Page_hit: 3169 Page_miss: 3473 Page_hit_rate: 0.477115
Shader24: Page_table_access:6569 Page_hit: 3190 Page_miss: 3379 Page_hit_rate: 0.485614
Shader25: Page_table_access:6827 Page_hit: 3407 Page_miss: 3420 Page_hit_rate: 0.499048
Shader26: Page_table_access:6730 Page_hit: 3152 Page_miss: 3578 Page_hit_rate: 0.468351
Shader27: Page_table_access:6552 Page_hit: 2822 Page_miss: 3730 Page_hit_rate: 0.430708
Page_table_tot_access: 186367 Page_tot_hit: 90784, Page_tot_miss 95583, Page_tot_hit_rate: 0.487125 Page_tot_fault: 429 Page_tot_pending: 95154
Total_memory_access_page_fault: 429, Average_latency: 7967195.500000
========================================Page thrashing statistics==============================
Page_validate: 8448 Page_evict_dirty: 640 Page_evict_not_dirty: 5552
Page: 787136 Thrashed: 6
Page: 787137 Thrashed: 6
Page: 787138 Thrashed: 6
Page: 787139 Thrashed: 6
Page: 787140 Thrashed: 6
Page: 787141 Thrashed: 6
Page: 787142 Thrashed: 6
Page: 787143 Thrashed: 6
Page: 787144 Thrashed: 6
Page: 787145 Thrashed: 6
Page: 787146 Thrashed: 6
Page: 787147 Thrashed: 6
Page: 787148 Thrashed: 6
Page: 787149 Thrashed: 6
Page: 787150 Thrashed: 6
Page: 787151 Thrashed: 6
Page: 787152 Thrashed: 6
Page: 787153 Thrashed: 6
Page: 787154 Thrashed: 6
Page: 787155 Thrashed: 6
Page: 787156 Thrashed: 6
Page: 787157 Thrashed: 6
Page: 787158 Thrashed: 6
Page: 787159 Thrashed: 6
Page: 787160 Thrashed: 6
Page: 787161 Thrashed: 6
Page: 787162 Thrashed: 6
Page: 787163 Thrashed: 6
Page: 787164 Thrashed: 6
Page: 787165 Thrashed: 6
Page: 787166 Thrashed: 6
Page: 787167 Thrashed: 6
Page: 787168 Thrashed: 6
Page: 787169 Thrashed: 6
Page: 787170 Thrashed: 6
Page: 787171 Thrashed: 6
Page: 787172 Thrashed: 6
Page: 787173 Thrashed: 6
Page: 787174 Thrashed: 6
Page: 787175 Thrashed: 6
Page: 787176 Thrashed: 6
Page: 787177 Thrashed: 6
Page: 787178 Thrashed: 6
Page: 787179 Thrashed: 6
Page: 787180 Thrashed: 6
Page: 787181 Thrashed: 6
Page: 787182 Thrashed: 6
Page: 787183 Thrashed: 6
Page: 787184 Thrashed: 5
Page: 787185 Thrashed: 5
Page: 787186 Thrashed: 5
Page: 787187 Thrashed: 5
Page: 787188 Thrashed: 5
Page: 787189 Thrashed: 5
Page: 787190 Thrashed: 5
Page: 787191 Thrashed: 5
Page: 787192 Thrashed: 5
Page: 787193 Thrashed: 5
Page: 787194 Thrashed: 5
Page: 787195 Thrashed: 5
Page: 787196 Thrashed: 5
Page: 787197 Thrashed: 5
Page: 787198 Thrashed: 5
Page: 787199 Thrashed: 5
Page: 787200 Thrashed: 5
Page: 787201 Thrashed: 5
Page: 787202 Thrashed: 5
Page: 787203 Thrashed: 5
Page: 787204 Thrashed: 5
Page: 787205 Thrashed: 5
Page: 787206 Thrashed: 5
Page: 787207 Thrashed: 5
Page: 787208 Thrashed: 5
Page: 787209 Thrashed: 5
Page: 787210 Thrashed: 5
Page: 787211 Thrashed: 5
Page: 787212 Thrashed: 5
Page: 787213 Thrashed: 5
Page: 787214 Thrashed: 5
Page: 787215 Thrashed: 5
Page: 787216 Thrashed: 5
Page: 787217 Thrashed: 5
Page: 787218 Thrashed: 5
Page: 787219 Thrashed: 5
Page: 787220 Thrashed: 5
Page: 787221 Thrashed: 5
Page: 787222 Thrashed: 5
Page: 787223 Thrashed: 5
Page: 787224 Thrashed: 5
Page: 787225 Thrashed: 5
Page: 787226 Thrashed: 5
Page: 787227 Thrashed: 5
Page: 787228 Thrashed: 5
Page: 787229 Thrashed: 5
Page: 787230 Thrashed: 5
Page: 787231 Thrashed: 5
Page: 787232 Thrashed: 5
Page: 787233 Thrashed: 5
Page: 787234 Thrashed: 5
Page: 787235 Thrashed: 5
Page: 787236 Thrashed: 5
Page: 787237 Thrashed: 5
Page: 787238 Thrashed: 5
Page: 787239 Thrashed: 5
Page: 787240 Thrashed: 5
Page: 787241 Thrashed: 5
Page: 787242 Thrashed: 5
Page: 787243 Thrashed: 5
Page: 787244 Thrashed: 5
Page: 787245 Thrashed: 5
Page: 787246 Thrashed: 5
Page: 787247 Thrashed: 5
Page: 787248 Thrashed: 5
Page: 787249 Thrashed: 5
Page: 787250 Thrashed: 5
Page: 787251 Thrashed: 5
Page: 787252 Thrashed: 5
Page: 787253 Thrashed: 5
Page: 787254 Thrashed: 5
Page: 787255 Thrashed: 5
Page: 787256 Thrashed: 5
Page: 787257 Thrashed: 5
Page: 787258 Thrashed: 5
Page: 787259 Thrashed: 5
Page: 787260 Thrashed: 5
Page: 787261 Thrashed: 5
Page: 787262 Thrashed: 5
Page: 787263 Thrashed: 5
Page: 787264 Thrashed: 4
Page: 787265 Thrashed: 4
Page: 787266 Thrashed: 4
Page: 787267 Thrashed: 4
Page: 787268 Thrashed: 4
Page: 787269 Thrashed: 4
Page: 787270 Thrashed: 4
Page: 787271 Thrashed: 4
Page: 787272 Thrashed: 4
Page: 787273 Thrashed: 4
Page: 787274 Thrashed: 4
Page: 787275 Thrashed: 4
Page: 787276 Thrashed: 4
Page: 787277 Thrashed: 4
Page: 787278 Thrashed: 4
Page: 787279 Thrashed: 4
Page: 787280 Thrashed: 5
Page: 787281 Thrashed: 5
Page: 787282 Thrashed: 5
Page: 787283 Thrashed: 5
Page: 787284 Thrashed: 5
Page: 787285 Thrashed: 5
Page: 787286 Thrashed: 5
Page: 787287 Thrashed: 5
Page: 787288 Thrashed: 5
Page: 787289 Thrashed: 5
Page: 787290 Thrashed: 5
Page: 787291 Thrashed: 5
Page: 787292 Thrashed: 5
Page: 787293 Thrashed: 5
Page: 787294 Thrashed: 5
Page: 787295 Thrashed: 5
Page: 787296 Thrashed: 5
Page: 787297 Thrashed: 5
Page: 787298 Thrashed: 5
Page: 787299 Thrashed: 5
Page: 787300 Thrashed: 5
Page: 787301 Thrashed: 5
Page: 787302 Thrashed: 5
Page: 787303 Thrashed: 5
Page: 787304 Thrashed: 5
Page: 787305 Thrashed: 5
Page: 787306 Thrashed: 5
Page: 787307 Thrashed: 5
Page: 787308 Thrashed: 5
Page: 787309 Thrashed: 5
Page: 787310 Thrashed: 5
Page: 787311 Thrashed: 5
Page: 787312 Thrashed: 3
Page: 787313 Thrashed: 3
Page: 787314 Thrashed: 3
Page: 787315 Thrashed: 3
Page: 787316 Thrashed: 3
Page: 787317 Thrashed: 3
Page: 787318 Thrashed: 3
Page: 787319 Thrashed: 3
Page: 787320 Thrashed: 3
Page: 787321 Thrashed: 3
Page: 787322 Thrashed: 3
Page: 787323 Thrashed: 3
Page: 787324 Thrashed: 3
Page: 787325 Thrashed: 3
Page: 787326 Thrashed: 3
Page: 787327 Thrashed: 3
Page: 787328 Thrashed: 4
Page: 787329 Thrashed: 4
Page: 787330 Thrashed: 4
Page: 787331 Thrashed: 4
Page: 787332 Thrashed: 4
Page: 787333 Thrashed: 4
Page: 787334 Thrashed: 4
Page: 787335 Thrashed: 4
Page: 787336 Thrashed: 4
Page: 787337 Thrashed: 4
Page: 787338 Thrashed: 4
Page: 787339 Thrashed: 4
Page: 787340 Thrashed: 4
Page: 787341 Thrashed: 4
Page: 787342 Thrashed: 4
Page: 787343 Thrashed: 4
Page: 787344 Thrashed: 4
Page: 787345 Thrashed: 4
Page: 787346 Thrashed: 4
Page: 787347 Thrashed: 4
Page: 787348 Thrashed: 4
Page: 787349 Thrashed: 4
Page: 787350 Thrashed: 4
Page: 787351 Thrashed: 4
Page: 787352 Thrashed: 4
Page: 787353 Thrashed: 4
Page: 787354 Thrashed: 4
Page: 787355 Thrashed: 4
Page: 787356 Thrashed: 4
Page: 787357 Thrashed: 4
Page: 787358 Thrashed: 4
Page: 787359 Thrashed: 4
Page: 787360 Thrashed: 3
Page: 787361 Thrashed: 3
Page: 787362 Thrashed: 3
Page: 787363 Thrashed: 3
Page: 787364 Thrashed: 3
Page: 787365 Thrashed: 3
Page: 787366 Thrashed: 3
Page: 787367 Thrashed: 3
Page: 787368 Thrashed: 3
Page: 787369 Thrashed: 3
Page: 787370 Thrashed: 3
Page: 787371 Thrashed: 3
Page: 787372 Thrashed: 3
Page: 787373 Thrashed: 3
Page: 787374 Thrashed: 3
Page: 787375 Thrashed: 3
Page: 787376 Thrashed: 4
Page: 787377 Thrashed: 4
Page: 787378 Thrashed: 4
Page: 787379 Thrashed: 4
Page: 787380 Thrashed: 4
Page: 787381 Thrashed: 4
Page: 787382 Thrashed: 4
Page: 787383 Thrashed: 4
Page: 787384 Thrashed: 4
Page: 787385 Thrashed: 4
Page: 787386 Thrashed: 4
Page: 787387 Thrashed: 4
Page: 787388 Thrashed: 4
Page: 787389 Thrashed: 4
Page: 787390 Thrashed: 4
Page: 787391 Thrashed: 4
Page: 787392 Thrashed: 3
Page: 787393 Thrashed: 3
Page: 787394 Thrashed: 3
Page: 787395 Thrashed: 3
Page: 787396 Thrashed: 3
Page: 787397 Thrashed: 3
Page: 787398 Thrashed: 3
Page: 787399 Thrashed: 3
Page: 787400 Thrashed: 3
Page: 787401 Thrashed: 3
Page: 787402 Thrashed: 3
Page: 787403 Thrashed: 3
Page: 787404 Thrashed: 3
Page: 787405 Thrashed: 3
Page: 787406 Thrashed: 3
Page: 787407 Thrashed: 3
Page: 787408 Thrashed: 2
Page: 787409 Thrashed: 2
Page: 787410 Thrashed: 2
Page: 787411 Thrashed: 2
Page: 787412 Thrashed: 2
Page: 787413 Thrashed: 2
Page: 787414 Thrashed: 2
Page: 787415 Thrashed: 2
Page: 787416 Thrashed: 2
Page: 787417 Thrashed: 2
Page: 787418 Thrashed: 2
Page: 787419 Thrashed: 2
Page: 787420 Thrashed: 2
Page: 787421 Thrashed: 2
Page: 787422 Thrashed: 2
Page: 787423 Thrashed: 2
Page: 787424 Thrashed: 3
Page: 787425 Thrashed: 3
Page: 787426 Thrashed: 3
Page: 787427 Thrashed: 3
Page: 787428 Thrashed: 3
Page: 787429 Thrashed: 3
Page: 787430 Thrashed: 3
Page: 787431 Thrashed: 3
Page: 787432 Thrashed: 3
Page: 787433 Thrashed: 3
Page: 787434 Thrashed: 3
Page: 787435 Thrashed: 3
Page: 787436 Thrashed: 3
Page: 787437 Thrashed: 3
Page: 787438 Thrashed: 3
Page: 787439 Thrashed: 3
Page: 787440 Thrashed: 2
Page: 787441 Thrashed: 2
Page: 787442 Thrashed: 2
Page: 787443 Thrashed: 2
Page: 787444 Thrashed: 2
Page: 787445 Thrashed: 2
Page: 787446 Thrashed: 2
Page: 787447 Thrashed: 2
Page: 787448 Thrashed: 2
Page: 787449 Thrashed: 2
Page: 787450 Thrashed: 2
Page: 787451 Thrashed: 2
Page: 787452 Thrashed: 2
Page: 787453 Thrashed: 2
Page: 787454 Thrashed: 2
Page: 787455 Thrashed: 2
Page: 787456 Thrashed: 3
Page: 787457 Thrashed: 3
Page: 787458 Thrashed: 3
Page: 787459 Thrashed: 3
Page: 787460 Thrashed: 3
Page: 787461 Thrashed: 3
Page: 787462 Thrashed: 3
Page: 787463 Thrashed: 3
Page: 787464 Thrashed: 3
Page: 787465 Thrashed: 3
Page: 787466 Thrashed: 3
Page: 787467 Thrashed: 3
Page: 787468 Thrashed: 3
Page: 787469 Thrashed: 3
Page: 787470 Thrashed: 3
Page: 787471 Thrashed: 3
Page: 787472 Thrashed: 1
Page: 787473 Thrashed: 1
Page: 787474 Thrashed: 1
Page: 787475 Thrashed: 1
Page: 787476 Thrashed: 1
Page: 787477 Thrashed: 1
Page: 787478 Thrashed: 1
Page: 787479 Thrashed: 1
Page: 787480 Thrashed: 1
Page: 787481 Thrashed: 1
Page: 787482 Thrashed: 1
Page: 787483 Thrashed: 1
Page: 787484 Thrashed: 1
Page: 787485 Thrashed: 1
Page: 787486 Thrashed: 1
Page: 787487 Thrashed: 1
Page: 787488 Thrashed: 2
Page: 787489 Thrashed: 2
Page: 787490 Thrashed: 2
Page: 787491 Thrashed: 2
Page: 787492 Thrashed: 2
Page: 787493 Thrashed: 2
Page: 787494 Thrashed: 2
Page: 787495 Thrashed: 2
Page: 787496 Thrashed: 2
Page: 787497 Thrashed: 2
Page: 787498 Thrashed: 2
Page: 787499 Thrashed: 2
Page: 787500 Thrashed: 2
Page: 787501 Thrashed: 2
Page: 787502 Thrashed: 2
Page: 787503 Thrashed: 2
Page: 787504 Thrashed: 1
Page: 787505 Thrashed: 1
Page: 787506 Thrashed: 1
Page: 787507 Thrashed: 1
Page: 787508 Thrashed: 1
Page: 787509 Thrashed: 1
Page: 787510 Thrashed: 1
Page: 787511 Thrashed: 1
Page: 787512 Thrashed: 1
Page: 787513 Thrashed: 1
Page: 787514 Thrashed: 1
Page: 787515 Thrashed: 1
Page: 787516 Thrashed: 1
Page: 787517 Thrashed: 1
Page: 787518 Thrashed: 1
Page: 787519 Thrashed: 1
Page: 787536 Thrashed: 2
Page: 787537 Thrashed: 2
Page: 787538 Thrashed: 2
Page: 787539 Thrashed: 2
Page: 787540 Thrashed: 2
Page: 787541 Thrashed: 2
Page: 787542 Thrashed: 2
Page: 787543 Thrashed: 2
Page: 787544 Thrashed: 2
Page: 787545 Thrashed: 2
Page: 787546 Thrashed: 2
Page: 787547 Thrashed: 2
Page: 787548 Thrashed: 2
Page: 787549 Thrashed: 2
Page: 787550 Thrashed: 2
Page: 787551 Thrashed: 2
Page: 787568 Thrashed: 2
Page: 787569 Thrashed: 2
Page: 787570 Thrashed: 2
Page: 787571 Thrashed: 2
Page: 787572 Thrashed: 2
Page: 787573 Thrashed: 2
Page: 787574 Thrashed: 2
Page: 787575 Thrashed: 2
Page: 787576 Thrashed: 2
Page: 787577 Thrashed: 2
Page: 787578 Thrashed: 2
Page: 787579 Thrashed: 2
Page: 787580 Thrashed: 2
Page: 787581 Thrashed: 2
Page: 787582 Thrashed: 2
Page: 787583 Thrashed: 2
Page: 787616 Thrashed: 1
Page: 787617 Thrashed: 1
Page: 787618 Thrashed: 1
Page: 787619 Thrashed: 1
Page: 787620 Thrashed: 1
Page: 787621 Thrashed: 1
Page: 787622 Thrashed: 1
Page: 787623 Thrashed: 1
Page: 787624 Thrashed: 1
Page: 787625 Thrashed: 1
Page: 787626 Thrashed: 1
Page: 787627 Thrashed: 1
Page: 787628 Thrashed: 1
Page: 787629 Thrashed: 1
Page: 787630 Thrashed: 1
Page: 787631 Thrashed: 1
Page: 787632 Thrashed: 1
Page: 787633 Thrashed: 1
Page: 787634 Thrashed: 1
Page: 787635 Thrashed: 1
Page: 787636 Thrashed: 1
Page: 787637 Thrashed: 1
Page: 787638 Thrashed: 1
Page: 787639 Thrashed: 1
Page: 787640 Thrashed: 1
Page: 787641 Thrashed: 1
Page: 787642 Thrashed: 1
Page: 787643 Thrashed: 1
Page: 787644 Thrashed: 1
Page: 787645 Thrashed: 1
Page: 787646 Thrashed: 1
Page: 787647 Thrashed: 1
Page: 787648 Thrashed: 6
Page: 787649 Thrashed: 6
Page: 787650 Thrashed: 6
Page: 787651 Thrashed: 6
Page: 787652 Thrashed: 6
Page: 787653 Thrashed: 6
Page: 787654 Thrashed: 6
Page: 787655 Thrashed: 6
Page: 787656 Thrashed: 6
Page: 787657 Thrashed: 6
Page: 787658 Thrashed: 6
Page: 787659 Thrashed: 6
Page: 787660 Thrashed: 6
Page: 787661 Thrashed: 6
Page: 787662 Thrashed: 6
Page: 787663 Thrashed: 6
Page: 787664 Thrashed: 6
Page: 787665 Thrashed: 6
Page: 787666 Thrashed: 6
Page: 787667 Thrashed: 6
Page: 787668 Thrashed: 6
Page: 787669 Thrashed: 6
Page: 787670 Thrashed: 6
Page: 787671 Thrashed: 6
Page: 787672 Thrashed: 6
Page: 787673 Thrashed: 6
Page: 787674 Thrashed: 6
Page: 787675 Thrashed: 6
Page: 787676 Thrashed: 6
Page: 787677 Thrashed: 6
Page: 787678 Thrashed: 6
Page: 787679 Thrashed: 6
Page: 787680 Thrashed: 6
Page: 787681 Thrashed: 6
Page: 787682 Thrashed: 6
Page: 787683 Thrashed: 6
Page: 787684 Thrashed: 6
Page: 787685 Thrashed: 6
Page: 787686 Thrashed: 6
Page: 787687 Thrashed: 6
Page: 787688 Thrashed: 6
Page: 787689 Thrashed: 6
Page: 787690 Thrashed: 6
Page: 787691 Thrashed: 6
Page: 787692 Thrashed: 6
Page: 787693 Thrashed: 6
Page: 787694 Thrashed: 6
Page: 787695 Thrashed: 6
Page: 787696 Thrashed: 6
Page: 787697 Thrashed: 6
Page: 787698 Thrashed: 6
Page: 787699 Thrashed: 6
Page: 787700 Thrashed: 6
Page: 787701 Thrashed: 6
Page: 787702 Thrashed: 6
Page: 787703 Thrashed: 6
Page: 787704 Thrashed: 6
Page: 787705 Thrashed: 6
Page: 787706 Thrashed: 6
Page: 787707 Thrashed: 6
Page: 787708 Thrashed: 6
Page: 787709 Thrashed: 6
Page: 787710 Thrashed: 6
Page: 787711 Thrashed: 6
Page: 787712 Thrashed: 5
Page: 787713 Thrashed: 5
Page: 787714 Thrashed: 5
Page: 787715 Thrashed: 5
Page: 787716 Thrashed: 5
Page: 787717 Thrashed: 5
Page: 787718 Thrashed: 5
Page: 787719 Thrashed: 5
Page: 787720 Thrashed: 5
Page: 787721 Thrashed: 5
Page: 787722 Thrashed: 5
Page: 787723 Thrashed: 5
Page: 787724 Thrashed: 5
Page: 787725 Thrashed: 5
Page: 787726 Thrashed: 5
Page: 787727 Thrashed: 5
Page: 787728 Thrashed: 6
Page: 787729 Thrashed: 6
Page: 787730 Thrashed: 6
Page: 787731 Thrashed: 6
Page: 787732 Thrashed: 6
Page: 787733 Thrashed: 6
Page: 787734 Thrashed: 6
Page: 787735 Thrashed: 6
Page: 787736 Thrashed: 6
Page: 787737 Thrashed: 6
Page: 787738 Thrashed: 6
Page: 787739 Thrashed: 6
Page: 787740 Thrashed: 6
Page: 787741 Thrashed: 6
Page: 787742 Thrashed: 6
Page: 787743 Thrashed: 6
Page: 787744 Thrashed: 6
Page: 787745 Thrashed: 6
Page: 787746 Thrashed: 6
Page: 787747 Thrashed: 6
Page: 787748 Thrashed: 6
Page: 787749 Thrashed: 6
Page: 787750 Thrashed: 6
Page: 787751 Thrashed: 6
Page: 787752 Thrashed: 6
Page: 787753 Thrashed: 6
Page: 787754 Thrashed: 6
Page: 787755 Thrashed: 6
Page: 787756 Thrashed: 6
Page: 787757 Thrashed: 6
Page: 787758 Thrashed: 6
Page: 787759 Thrashed: 6
Page: 787760 Thrashed: 6
Page: 787761 Thrashed: 6
Page: 787762 Thrashed: 6
Page: 787763 Thrashed: 6
Page: 787764 Thrashed: 6
Page: 787765 Thrashed: 6
Page: 787766 Thrashed: 6
Page: 787767 Thrashed: 6
Page: 787768 Thrashed: 6
Page: 787769 Thrashed: 6
Page: 787770 Thrashed: 6
Page: 787771 Thrashed: 6
Page: 787772 Thrashed: 6
Page: 787773 Thrashed: 6
Page: 787774 Thrashed: 6
Page: 787775 Thrashed: 6
Page: 787776 Thrashed: 4
Page: 787777 Thrashed: 4
Page: 787778 Thrashed: 4
Page: 787779 Thrashed: 4
Page: 787780 Thrashed: 4
Page: 787781 Thrashed: 4
Page: 787782 Thrashed: 4
Page: 787783 Thrashed: 4
Page: 787784 Thrashed: 4
Page: 787785 Thrashed: 4
Page: 787786 Thrashed: 4
Page: 787787 Thrashed: 4
Page: 787788 Thrashed: 4
Page: 787789 Thrashed: 4
Page: 787790 Thrashed: 4
Page: 787791 Thrashed: 4
Page: 787792 Thrashed: 5
Page: 787793 Thrashed: 5
Page: 787794 Thrashed: 5
Page: 787795 Thrashed: 5
Page: 787796 Thrashed: 5
Page: 787797 Thrashed: 5
Page: 787798 Thrashed: 5
Page: 787799 Thrashed: 5
Page: 787800 Thrashed: 5
Page: 787801 Thrashed: 5
Page: 787802 Thrashed: 5
Page: 787803 Thrashed: 5
Page: 787804 Thrashed: 5
Page: 787805 Thrashed: 5
Page: 787806 Thrashed: 5
Page: 787807 Thrashed: 5
Page: 787808 Thrashed: 5
Page: 787809 Thrashed: 5
Page: 787810 Thrashed: 5
Page: 787811 Thrashed: 5
Page: 787812 Thrashed: 5
Page: 787813 Thrashed: 5
Page: 787814 Thrashed: 5
Page: 787815 Thrashed: 5
Page: 787816 Thrashed: 5
Page: 787817 Thrashed: 5
Page: 787818 Thrashed: 5
Page: 787819 Thrashed: 5
Page: 787820 Thrashed: 5
Page: 787821 Thrashed: 5
Page: 787822 Thrashed: 5
Page: 787823 Thrashed: 5
Page: 787824 Thrashed: 5
Page: 787825 Thrashed: 5
Page: 787826 Thrashed: 5
Page: 787827 Thrashed: 5
Page: 787828 Thrashed: 5
Page: 787829 Thrashed: 5
Page: 787830 Thrashed: 5
Page: 787831 Thrashed: 5
Page: 787832 Thrashed: 5
Page: 787833 Thrashed: 5
Page: 787834 Thrashed: 5
Page: 787835 Thrashed: 5
Page: 787836 Thrashed: 5
Page: 787837 Thrashed: 5
Page: 787838 Thrashed: 5
Page: 787839 Thrashed: 5
Page: 787840 Thrashed: 6
Page: 787841 Thrashed: 6
Page: 787842 Thrashed: 6
Page: 787843 Thrashed: 6
Page: 787844 Thrashed: 6
Page: 787845 Thrashed: 6
Page: 787846 Thrashed: 6
Page: 787847 Thrashed: 6
Page: 787848 Thrashed: 6
Page: 787849 Thrashed: 6
Page: 787850 Thrashed: 6
Page: 787851 Thrashed: 6
Page: 787852 Thrashed: 6
Page: 787853 Thrashed: 6
Page: 787854 Thrashed: 6
Page: 787855 Thrashed: 6
Page: 787856 Thrashed: 6
Page: 787857 Thrashed: 6
Page: 787858 Thrashed: 6
Page: 787859 Thrashed: 6
Page: 787860 Thrashed: 6
Page: 787861 Thrashed: 6
Page: 787862 Thrashed: 6
Page: 787863 Thrashed: 6
Page: 787864 Thrashed: 6
Page: 787865 Thrashed: 6
Page: 787866 Thrashed: 6
Page: 787867 Thrashed: 6
Page: 787868 Thrashed: 6
Page: 787869 Thrashed: 6
Page: 787870 Thrashed: 6
Page: 787871 Thrashed: 6
Page: 787872 Thrashed: 4
Page: 787873 Thrashed: 4
Page: 787874 Thrashed: 4
Page: 787875 Thrashed: 4
Page: 787876 Thrashed: 4
Page: 787877 Thrashed: 4
Page: 787878 Thrashed: 4
Page: 787879 Thrashed: 4
Page: 787880 Thrashed: 4
Page: 787881 Thrashed: 4
Page: 787882 Thrashed: 4
Page: 787883 Thrashed: 4
Page: 787884 Thrashed: 4
Page: 787885 Thrashed: 4
Page: 787886 Thrashed: 4
Page: 787887 Thrashed: 4
Page: 787888 Thrashed: 4
Page: 787889 Thrashed: 4
Page: 787890 Thrashed: 4
Page: 787891 Thrashed: 4
Page: 787892 Thrashed: 4
Page: 787893 Thrashed: 4
Page: 787894 Thrashed: 4
Page: 787895 Thrashed: 4
Page: 787896 Thrashed: 4
Page: 787897 Thrashed: 4
Page: 787898 Thrashed: 4
Page: 787899 Thrashed: 4
Page: 787900 Thrashed: 4
Page: 787901 Thrashed: 4
Page: 787902 Thrashed: 4
Page: 787903 Thrashed: 4
Page: 787904 Thrashed: 5
Page: 787905 Thrashed: 5
Page: 787906 Thrashed: 5
Page: 787907 Thrashed: 5
Page: 787908 Thrashed: 5
Page: 787909 Thrashed: 5
Page: 787910 Thrashed: 5
Page: 787911 Thrashed: 5
Page: 787912 Thrashed: 5
Page: 787913 Thrashed: 5
Page: 787914 Thrashed: 5
Page: 787915 Thrashed: 5
Page: 787916 Thrashed: 5
Page: 787917 Thrashed: 5
Page: 787918 Thrashed: 5
Page: 787919 Thrashed: 5
Page: 787920 Thrashed: 4
Page: 787921 Thrashed: 4
Page: 787922 Thrashed: 4
Page: 787923 Thrashed: 4
Page: 787924 Thrashed: 4
Page: 787925 Thrashed: 4
Page: 787926 Thrashed: 4
Page: 787927 Thrashed: 4
Page: 787928 Thrashed: 4
Page: 787929 Thrashed: 4
Page: 787930 Thrashed: 4
Page: 787931 Thrashed: 4
Page: 787932 Thrashed: 4
Page: 787933 Thrashed: 4
Page: 787934 Thrashed: 4
Page: 787935 Thrashed: 4
Page: 787936 Thrashed: 4
Page: 787937 Thrashed: 4
Page: 787938 Thrashed: 4
Page: 787939 Thrashed: 4
Page: 787940 Thrashed: 4
Page: 787941 Thrashed: 4
Page: 787942 Thrashed: 4
Page: 787943 Thrashed: 4
Page: 787944 Thrashed: 4
Page: 787945 Thrashed: 4
Page: 787946 Thrashed: 4
Page: 787947 Thrashed: 4
Page: 787948 Thrashed: 4
Page: 787949 Thrashed: 4
Page: 787950 Thrashed: 4
Page: 787951 Thrashed: 4
Page: 787952 Thrashed: 3
Page: 787953 Thrashed: 3
Page: 787954 Thrashed: 3
Page: 787955 Thrashed: 3
Page: 787956 Thrashed: 3
Page: 787957 Thrashed: 3
Page: 787958 Thrashed: 3
Page: 787959 Thrashed: 3
Page: 787960 Thrashed: 3
Page: 787961 Thrashed: 3
Page: 787962 Thrashed: 3
Page: 787963 Thrashed: 3
Page: 787964 Thrashed: 3
Page: 787965 Thrashed: 3
Page: 787966 Thrashed: 3
Page: 787967 Thrashed: 3
Page: 787968 Thrashed: 4
Page: 787969 Thrashed: 4
Page: 787970 Thrashed: 4
Page: 787971 Thrashed: 4
Page: 787972 Thrashed: 4
Page: 787973 Thrashed: 4
Page: 787974 Thrashed: 4
Page: 787975 Thrashed: 4
Page: 787976 Thrashed: 4
Page: 787977 Thrashed: 4
Page: 787978 Thrashed: 4
Page: 787979 Thrashed: 4
Page: 787980 Thrashed: 4
Page: 787981 Thrashed: 4
Page: 787982 Thrashed: 4
Page: 787983 Thrashed: 4
Page: 787984 Thrashed: 2
Page: 787985 Thrashed: 2
Page: 787986 Thrashed: 2
Page: 787987 Thrashed: 2
Page: 787988 Thrashed: 2
Page: 787989 Thrashed: 2
Page: 787990 Thrashed: 2
Page: 787991 Thrashed: 2
Page: 787992 Thrashed: 2
Page: 787993 Thrashed: 2
Page: 787994 Thrashed: 2
Page: 787995 Thrashed: 2
Page: 787996 Thrashed: 2
Page: 787997 Thrashed: 2
Page: 787998 Thrashed: 2
Page: 787999 Thrashed: 2
Page: 788000 Thrashed: 4
Page: 788001 Thrashed: 4
Page: 788002 Thrashed: 4
Page: 788003 Thrashed: 4
Page: 788004 Thrashed: 4
Page: 788005 Thrashed: 4
Page: 788006 Thrashed: 4
Page: 788007 Thrashed: 4
Page: 788008 Thrashed: 4
Page: 788009 Thrashed: 4
Page: 788010 Thrashed: 4
Page: 788011 Thrashed: 4
Page: 788012 Thrashed: 4
Page: 788013 Thrashed: 4
Page: 788014 Thrashed: 4
Page: 788015 Thrashed: 4
Page: 788016 Thrashed: 2
Page: 788017 Thrashed: 2
Page: 788018 Thrashed: 2
Page: 788019 Thrashed: 2
Page: 788020 Thrashed: 2
Page: 788021 Thrashed: 2
Page: 788022 Thrashed: 2
Page: 788023 Thrashed: 2
Page: 788024 Thrashed: 2
Page: 788025 Thrashed: 2
Page: 788026 Thrashed: 2
Page: 788027 Thrashed: 2
Page: 788028 Thrashed: 2
Page: 788029 Thrashed: 2
Page: 788030 Thrashed: 2
Page: 788031 Thrashed: 2
Page: 788032 Thrashed: 3
Page: 788033 Thrashed: 3
Page: 788034 Thrashed: 3
Page: 788035 Thrashed: 3
Page: 788036 Thrashed: 3
Page: 788037 Thrashed: 3
Page: 788038 Thrashed: 3
Page: 788039 Thrashed: 3
Page: 788040 Thrashed: 3
Page: 788041 Thrashed: 3
Page: 788042 Thrashed: 3
Page: 788043 Thrashed: 3
Page: 788044 Thrashed: 3
Page: 788045 Thrashed: 3
Page: 788046 Thrashed: 3
Page: 788047 Thrashed: 3
Page: 788048 Thrashed: 2
Page: 788049 Thrashed: 2
Page: 788050 Thrashed: 2
Page: 788051 Thrashed: 2
Page: 788052 Thrashed: 2
Page: 788053 Thrashed: 2
Page: 788054 Thrashed: 2
Page: 788055 Thrashed: 2
Page: 788056 Thrashed: 2
Page: 788057 Thrashed: 2
Page: 788058 Thrashed: 2
Page: 788059 Thrashed: 2
Page: 788060 Thrashed: 2
Page: 788061 Thrashed: 2
Page: 788062 Thrashed: 2
Page: 788063 Thrashed: 2
Page: 788064 Thrashed: 2
Page: 788065 Thrashed: 2
Page: 788066 Thrashed: 2
Page: 788067 Thrashed: 2
Page: 788068 Thrashed: 2
Page: 788069 Thrashed: 2
Page: 788070 Thrashed: 2
Page: 788071 Thrashed: 2
Page: 788072 Thrashed: 2
Page: 788073 Thrashed: 2
Page: 788074 Thrashed: 2
Page: 788075 Thrashed: 2
Page: 788076 Thrashed: 2
Page: 788077 Thrashed: 2
Page: 788078 Thrashed: 2
Page: 788079 Thrashed: 2
Page: 788080 Thrashed: 3
Page: 788081 Thrashed: 3
Page: 788082 Thrashed: 3
Page: 788083 Thrashed: 3
Page: 788084 Thrashed: 3
Page: 788085 Thrashed: 3
Page: 788086 Thrashed: 3
Page: 788087 Thrashed: 3
Page: 788088 Thrashed: 3
Page: 788089 Thrashed: 3
Page: 788090 Thrashed: 3
Page: 788091 Thrashed: 3
Page: 788092 Thrashed: 3
Page: 788093 Thrashed: 3
Page: 788094 Thrashed: 3
Page: 788095 Thrashed: 3
Page: 788096 Thrashed: 1
Page: 788097 Thrashed: 1
Page: 788098 Thrashed: 1
Page: 788099 Thrashed: 1
Page: 788100 Thrashed: 1
Page: 788101 Thrashed: 1
Page: 788102 Thrashed: 1
Page: 788103 Thrashed: 1
Page: 788104 Thrashed: 1
Page: 788105 Thrashed: 1
Page: 788106 Thrashed: 1
Page: 788107 Thrashed: 1
Page: 788108 Thrashed: 1
Page: 788109 Thrashed: 1
Page: 788110 Thrashed: 1
Page: 788111 Thrashed: 1
Page: 788112 Thrashed: 1
Page: 788113 Thrashed: 1
Page: 788114 Thrashed: 1
Page: 788115 Thrashed: 1
Page: 788116 Thrashed: 1
Page: 788117 Thrashed: 1
Page: 788118 Thrashed: 1
Page: 788119 Thrashed: 1
Page: 788120 Thrashed: 1
Page: 788121 Thrashed: 1
Page: 788122 Thrashed: 1
Page: 788123 Thrashed: 1
Page: 788124 Thrashed: 1
Page: 788125 Thrashed: 1
Page: 788126 Thrashed: 1
Page: 788127 Thrashed: 1
Page: 788160 Thrashed: 7
Page: 788161 Thrashed: 7
Page: 788162 Thrashed: 7
Page: 788163 Thrashed: 7
Page: 788164 Thrashed: 7
Page: 788165 Thrashed: 7
Page: 788166 Thrashed: 7
Page: 788167 Thrashed: 7
Page: 788168 Thrashed: 7
Page: 788169 Thrashed: 7
Page: 788170 Thrashed: 7
Page: 788171 Thrashed: 7
Page: 788172 Thrashed: 7
Page: 788173 Thrashed: 7
Page: 788174 Thrashed: 7
Page: 788175 Thrashed: 7
Page: 788176 Thrashed: 7
Page: 788177 Thrashed: 7
Page: 788178 Thrashed: 7
Page: 788179 Thrashed: 7
Page: 788180 Thrashed: 7
Page: 788181 Thrashed: 7
Page: 788182 Thrashed: 7
Page: 788183 Thrashed: 7
Page: 788184 Thrashed: 7
Page: 788185 Thrashed: 7
Page: 788186 Thrashed: 7
Page: 788187 Thrashed: 7
Page: 788188 Thrashed: 7
Page: 788189 Thrashed: 7
Page: 788190 Thrashed: 7
Page: 788191 Thrashed: 7
Page: 788192 Thrashed: 7
Page: 788193 Thrashed: 7
Page: 788194 Thrashed: 7
Page: 788195 Thrashed: 7
Page: 788196 Thrashed: 7
Page: 788197 Thrashed: 7
Page: 788198 Thrashed: 7
Page: 788199 Thrashed: 7
Page: 788200 Thrashed: 7
Page: 788201 Thrashed: 7
Page: 788202 Thrashed: 7
Page: 788203 Thrashed: 7
Page: 788204 Thrashed: 7
Page: 788205 Thrashed: 7
Page: 788206 Thrashed: 7
Page: 788207 Thrashed: 7
Page: 788208 Thrashed: 6
Page: 788209 Thrashed: 6
Page: 788210 Thrashed: 6
Page: 788211 Thrashed: 6
Page: 788212 Thrashed: 6
Page: 788213 Thrashed: 6
Page: 788214 Thrashed: 6
Page: 788215 Thrashed: 6
Page: 788216 Thrashed: 6
Page: 788217 Thrashed: 6
Page: 788218 Thrashed: 6
Page: 788219 Thrashed: 6
Page: 788220 Thrashed: 6
Page: 788221 Thrashed: 6
Page: 788222 Thrashed: 6
Page: 788223 Thrashed: 6
Page: 788224 Thrashed: 6
Page: 788225 Thrashed: 6
Page: 788226 Thrashed: 6
Page: 788227 Thrashed: 6
Page: 788228 Thrashed: 6
Page: 788229 Thrashed: 6
Page: 788230 Thrashed: 6
Page: 788231 Thrashed: 6
Page: 788232 Thrashed: 6
Page: 788233 Thrashed: 6
Page: 788234 Thrashed: 6
Page: 788235 Thrashed: 6
Page: 788236 Thrashed: 6
Page: 788237 Thrashed: 6
Page: 788238 Thrashed: 6
Page: 788239 Thrashed: 6
Page: 788240 Thrashed: 6
Page: 788241 Thrashed: 6
Page: 788242 Thrashed: 6
Page: 788243 Thrashed: 6
Page: 788244 Thrashed: 6
Page: 788245 Thrashed: 6
Page: 788246 Thrashed: 6
Page: 788247 Thrashed: 6
Page: 788248 Thrashed: 6
Page: 788249 Thrashed: 6
Page: 788250 Thrashed: 6
Page: 788251 Thrashed: 6
Page: 788252 Thrashed: 6
Page: 788253 Thrashed: 6
Page: 788254 Thrashed: 6
Page: 788255 Thrashed: 6
Page: 788256 Thrashed: 6
Page: 788257 Thrashed: 6
Page: 788258 Thrashed: 6
Page: 788259 Thrashed: 6
Page: 788260 Thrashed: 6
Page: 788261 Thrashed: 6
Page: 788262 Thrashed: 6
Page: 788263 Thrashed: 6
Page: 788264 Thrashed: 6
Page: 788265 Thrashed: 6
Page: 788266 Thrashed: 6
Page: 788267 Thrashed: 6
Page: 788268 Thrashed: 6
Page: 788269 Thrashed: 6
Page: 788270 Thrashed: 6
Page: 788271 Thrashed: 6
Page: 788272 Thrashed: 6
Page: 788273 Thrashed: 6
Page: 788274 Thrashed: 6
Page: 788275 Thrashed: 6
Page: 788276 Thrashed: 6
Page: 788277 Thrashed: 6
Page: 788278 Thrashed: 6
Page: 788279 Thrashed: 6
Page: 788280 Thrashed: 6
Page: 788281 Thrashed: 6
Page: 788282 Thrashed: 6
Page: 788283 Thrashed: 6
Page: 788284 Thrashed: 6
Page: 788285 Thrashed: 6
Page: 788286 Thrashed: 6
Page: 788287 Thrashed: 6
Page: 788288 Thrashed: 6
Page: 788289 Thrashed: 6
Page: 788290 Thrashed: 6
Page: 788291 Thrashed: 6
Page: 788292 Thrashed: 6
Page: 788293 Thrashed: 6
Page: 788294 Thrashed: 6
Page: 788295 Thrashed: 6
Page: 788296 Thrashed: 6
Page: 788297 Thrashed: 6
Page: 788298 Thrashed: 6
Page: 788299 Thrashed: 6
Page: 788300 Thrashed: 6
Page: 788301 Thrashed: 6
Page: 788302 Thrashed: 6
Page: 788303 Thrashed: 6
Page: 788304 Thrashed: 5
Page: 788305 Thrashed: 5
Page: 788306 Thrashed: 5
Page: 788307 Thrashed: 5
Page: 788308 Thrashed: 5
Page: 788309 Thrashed: 5
Page: 788310 Thrashed: 5
Page: 788311 Thrashed: 5
Page: 788312 Thrashed: 5
Page: 788313 Thrashed: 5
Page: 788314 Thrashed: 5
Page: 788315 Thrashed: 5
Page: 788316 Thrashed: 5
Page: 788317 Thrashed: 5
Page: 788318 Thrashed: 5
Page: 788319 Thrashed: 5
Page: 788320 Thrashed: 5
Page: 788321 Thrashed: 5
Page: 788322 Thrashed: 5
Page: 788323 Thrashed: 5
Page: 788324 Thrashed: 5
Page: 788325 Thrashed: 5
Page: 788326 Thrashed: 5
Page: 788327 Thrashed: 5
Page: 788328 Thrashed: 5
Page: 788329 Thrashed: 5
Page: 788330 Thrashed: 5
Page: 788331 Thrashed: 5
Page: 788332 Thrashed: 5
Page: 788333 Thrashed: 5
Page: 788334 Thrashed: 5
Page: 788335 Thrashed: 5
Page: 788336 Thrashed: 6
Page: 788337 Thrashed: 6
Page: 788338 Thrashed: 6
Page: 788339 Thrashed: 6
Page: 788340 Thrashed: 6
Page: 788341 Thrashed: 6
Page: 788342 Thrashed: 6
Page: 788343 Thrashed: 6
Page: 788344 Thrashed: 6
Page: 788345 Thrashed: 6
Page: 788346 Thrashed: 6
Page: 788347 Thrashed: 6
Page: 788348 Thrashed: 6
Page: 788349 Thrashed: 6
Page: 788350 Thrashed: 6
Page: 788351 Thrashed: 6
Page: 788352 Thrashed: 5
Page: 788353 Thrashed: 5
Page: 788354 Thrashed: 5
Page: 788355 Thrashed: 5
Page: 788356 Thrashed: 5
Page: 788357 Thrashed: 5
Page: 788358 Thrashed: 5
Page: 788359 Thrashed: 5
Page: 788360 Thrashed: 5
Page: 788361 Thrashed: 5
Page: 788362 Thrashed: 5
Page: 788363 Thrashed: 5
Page: 788364 Thrashed: 5
Page: 788365 Thrashed: 5
Page: 788366 Thrashed: 5
Page: 788367 Thrashed: 5
Page: 788368 Thrashed: 5
Page: 788369 Thrashed: 5
Page: 788370 Thrashed: 5
Page: 788371 Thrashed: 5
Page: 788372 Thrashed: 5
Page: 788373 Thrashed: 5
Page: 788374 Thrashed: 5
Page: 788375 Thrashed: 5
Page: 788376 Thrashed: 5
Page: 788377 Thrashed: 5
Page: 788378 Thrashed: 5
Page: 788379 Thrashed: 5
Page: 788380 Thrashed: 5
Page: 788381 Thrashed: 5
Page: 788382 Thrashed: 5
Page: 788383 Thrashed: 5
Page: 788384 Thrashed: 5
Page: 788385 Thrashed: 5
Page: 788386 Thrashed: 5
Page: 788387 Thrashed: 5
Page: 788388 Thrashed: 5
Page: 788389 Thrashed: 5
Page: 788390 Thrashed: 5
Page: 788391 Thrashed: 5
Page: 788392 Thrashed: 5
Page: 788393 Thrashed: 5
Page: 788394 Thrashed: 5
Page: 788395 Thrashed: 5
Page: 788396 Thrashed: 5
Page: 788397 Thrashed: 5
Page: 788398 Thrashed: 5
Page: 788399 Thrashed: 5
Page: 788400 Thrashed: 5
Page: 788401 Thrashed: 5
Page: 788402 Thrashed: 5
Page: 788403 Thrashed: 5
Page: 788404 Thrashed: 5
Page: 788405 Thrashed: 5
Page: 788406 Thrashed: 5
Page: 788407 Thrashed: 5
Page: 788408 Thrashed: 5
Page: 788409 Thrashed: 5
Page: 788410 Thrashed: 5
Page: 788411 Thrashed: 5
Page: 788412 Thrashed: 5
Page: 788413 Thrashed: 5
Page: 788414 Thrashed: 5
Page: 788415 Thrashed: 5
Page: 788416 Thrashed: 2
Page: 788417 Thrashed: 2
Page: 788418 Thrashed: 2
Page: 788419 Thrashed: 2
Page: 788420 Thrashed: 2
Page: 788421 Thrashed: 2
Page: 788422 Thrashed: 2
Page: 788423 Thrashed: 2
Page: 788424 Thrashed: 2
Page: 788425 Thrashed: 2
Page: 788426 Thrashed: 2
Page: 788427 Thrashed: 2
Page: 788428 Thrashed: 2
Page: 788429 Thrashed: 2
Page: 788430 Thrashed: 2
Page: 788431 Thrashed: 2
Page: 788432 Thrashed: 4
Page: 788433 Thrashed: 4
Page: 788434 Thrashed: 4
Page: 788435 Thrashed: 4
Page: 788436 Thrashed: 4
Page: 788437 Thrashed: 4
Page: 788438 Thrashed: 4
Page: 788439 Thrashed: 4
Page: 788440 Thrashed: 4
Page: 788441 Thrashed: 4
Page: 788442 Thrashed: 4
Page: 788443 Thrashed: 4
Page: 788444 Thrashed: 4
Page: 788445 Thrashed: 4
Page: 788446 Thrashed: 4
Page: 788447 Thrashed: 4
Page: 788448 Thrashed: 3
Page: 788449 Thrashed: 3
Page: 788450 Thrashed: 3
Page: 788451 Thrashed: 3
Page: 788452 Thrashed: 3
Page: 788453 Thrashed: 3
Page: 788454 Thrashed: 3
Page: 788455 Thrashed: 3
Page: 788456 Thrashed: 3
Page: 788457 Thrashed: 3
Page: 788458 Thrashed: 3
Page: 788459 Thrashed: 3
Page: 788460 Thrashed: 3
Page: 788461 Thrashed: 3
Page: 788462 Thrashed: 3
Page: 788463 Thrashed: 3
Page: 788464 Thrashed: 4
Page: 788465 Thrashed: 4
Page: 788466 Thrashed: 4
Page: 788467 Thrashed: 4
Page: 788468 Thrashed: 4
Page: 788469 Thrashed: 4
Page: 788470 Thrashed: 4
Page: 788471 Thrashed: 4
Page: 788472 Thrashed: 4
Page: 788473 Thrashed: 4
Page: 788474 Thrashed: 4
Page: 788475 Thrashed: 4
Page: 788476 Thrashed: 4
Page: 788477 Thrashed: 4
Page: 788478 Thrashed: 4
Page: 788479 Thrashed: 4
Page: 788480 Thrashed: 4
Page: 788481 Thrashed: 4
Page: 788482 Thrashed: 4
Page: 788483 Thrashed: 4
Page: 788484 Thrashed: 4
Page: 788485 Thrashed: 4
Page: 788486 Thrashed: 4
Page: 788487 Thrashed: 4
Page: 788488 Thrashed: 4
Page: 788489 Thrashed: 4
Page: 788490 Thrashed: 4
Page: 788491 Thrashed: 4
Page: 788492 Thrashed: 4
Page: 788493 Thrashed: 4
Page: 788494 Thrashed: 4
Page: 788495 Thrashed: 4
Page: 788496 Thrashed: 5
Page: 788497 Thrashed: 5
Page: 788498 Thrashed: 5
Page: 788499 Thrashed: 5
Page: 788500 Thrashed: 5
Page: 788501 Thrashed: 5
Page: 788502 Thrashed: 5
Page: 788503 Thrashed: 5
Page: 788504 Thrashed: 5
Page: 788505 Thrashed: 5
Page: 788506 Thrashed: 5
Page: 788507 Thrashed: 5
Page: 788508 Thrashed: 5
Page: 788509 Thrashed: 5
Page: 788510 Thrashed: 5
Page: 788511 Thrashed: 5
Page: 788512 Thrashed: 3
Page: 788513 Thrashed: 3
Page: 788514 Thrashed: 3
Page: 788515 Thrashed: 3
Page: 788516 Thrashed: 3
Page: 788517 Thrashed: 3
Page: 788518 Thrashed: 3
Page: 788519 Thrashed: 3
Page: 788520 Thrashed: 3
Page: 788521 Thrashed: 3
Page: 788522 Thrashed: 3
Page: 788523 Thrashed: 3
Page: 788524 Thrashed: 3
Page: 788525 Thrashed: 3
Page: 788526 Thrashed: 3
Page: 788527 Thrashed: 3
Page: 788528 Thrashed: 4
Page: 788529 Thrashed: 4
Page: 788530 Thrashed: 4
Page: 788531 Thrashed: 4
Page: 788532 Thrashed: 4
Page: 788533 Thrashed: 4
Page: 788534 Thrashed: 4
Page: 788535 Thrashed: 4
Page: 788536 Thrashed: 4
Page: 788537 Thrashed: 4
Page: 788538 Thrashed: 4
Page: 788539 Thrashed: 4
Page: 788540 Thrashed: 4
Page: 788541 Thrashed: 4
Page: 788542 Thrashed: 4
Page: 788543 Thrashed: 4
Page: 788544 Thrashed: 4
Page: 788545 Thrashed: 4
Page: 788546 Thrashed: 4
Page: 788547 Thrashed: 4
Page: 788548 Thrashed: 4
Page: 788549 Thrashed: 4
Page: 788550 Thrashed: 4
Page: 788551 Thrashed: 4
Page: 788552 Thrashed: 4
Page: 788553 Thrashed: 4
Page: 788554 Thrashed: 4
Page: 788555 Thrashed: 4
Page: 788556 Thrashed: 4
Page: 788557 Thrashed: 4
Page: 788558 Thrashed: 4
Page: 788559 Thrashed: 4
Page: 788560 Thrashed: 3
Page: 788561 Thrashed: 3
Page: 788562 Thrashed: 3
Page: 788563 Thrashed: 3
Page: 788564 Thrashed: 3
Page: 788565 Thrashed: 3
Page: 788566 Thrashed: 3
Page: 788567 Thrashed: 3
Page: 788568 Thrashed: 3
Page: 788569 Thrashed: 3
Page: 788570 Thrashed: 3
Page: 788571 Thrashed: 3
Page: 788572 Thrashed: 3
Page: 788573 Thrashed: 3
Page: 788574 Thrashed: 3
Page: 788575 Thrashed: 3
Page: 788576 Thrashed: 4
Page: 788577 Thrashed: 4
Page: 788578 Thrashed: 4
Page: 788579 Thrashed: 4
Page: 788580 Thrashed: 4
Page: 788581 Thrashed: 4
Page: 788582 Thrashed: 4
Page: 788583 Thrashed: 4
Page: 788584 Thrashed: 4
Page: 788585 Thrashed: 4
Page: 788586 Thrashed: 4
Page: 788587 Thrashed: 4
Page: 788588 Thrashed: 4
Page: 788589 Thrashed: 4
Page: 788590 Thrashed: 4
Page: 788591 Thrashed: 4
Page: 788592 Thrashed: 3
Page: 788593 Thrashed: 3
Page: 788594 Thrashed: 3
Page: 788595 Thrashed: 3
Page: 788596 Thrashed: 3
Page: 788597 Thrashed: 3
Page: 788598 Thrashed: 3
Page: 788599 Thrashed: 3
Page: 788600 Thrashed: 3
Page: 788601 Thrashed: 3
Page: 788602 Thrashed: 3
Page: 788603 Thrashed: 3
Page: 788604 Thrashed: 3
Page: 788605 Thrashed: 3
Page: 788606 Thrashed: 3
Page: 788607 Thrashed: 3
Page: 788608 Thrashed: 2
Page: 788609 Thrashed: 2
Page: 788610 Thrashed: 2
Page: 788611 Thrashed: 2
Page: 788612 Thrashed: 2
Page: 788613 Thrashed: 2
Page: 788614 Thrashed: 2
Page: 788615 Thrashed: 2
Page: 788616 Thrashed: 2
Page: 788617 Thrashed: 2
Page: 788618 Thrashed: 2
Page: 788619 Thrashed: 2
Page: 788620 Thrashed: 2
Page: 788621 Thrashed: 2
Page: 788622 Thrashed: 2
Page: 788623 Thrashed: 2
Page: 788624 Thrashed: 3
Page: 788625 Thrashed: 3
Page: 788626 Thrashed: 3
Page: 788627 Thrashed: 3
Page: 788628 Thrashed: 3
Page: 788629 Thrashed: 3
Page: 788630 Thrashed: 3
Page: 788631 Thrashed: 3
Page: 788632 Thrashed: 3
Page: 788633 Thrashed: 3
Page: 788634 Thrashed: 3
Page: 788635 Thrashed: 3
Page: 788636 Thrashed: 3
Page: 788637 Thrashed: 3
Page: 788638 Thrashed: 3
Page: 788639 Thrashed: 3
Page: 788640 Thrashed: 1
Page: 788641 Thrashed: 1
Page: 788642 Thrashed: 1
Page: 788643 Thrashed: 1
Page: 788644 Thrashed: 1
Page: 788645 Thrashed: 1
Page: 788646 Thrashed: 1
Page: 788647 Thrashed: 1
Page: 788648 Thrashed: 1
Page: 788649 Thrashed: 1
Page: 788650 Thrashed: 1
Page: 788651 Thrashed: 1
Page: 788652 Thrashed: 1
Page: 788653 Thrashed: 1
Page: 788654 Thrashed: 1
Page: 788655 Thrashed: 1
Page: 788656 Thrashed: 3
Page: 788657 Thrashed: 3
Page: 788658 Thrashed: 3
Page: 788659 Thrashed: 3
Page: 788660 Thrashed: 3
Page: 788661 Thrashed: 3
Page: 788662 Thrashed: 3
Page: 788663 Thrashed: 3
Page: 788664 Thrashed: 3
Page: 788665 Thrashed: 3
Page: 788666 Thrashed: 3
Page: 788667 Thrashed: 3
Page: 788668 Thrashed: 3
Page: 788669 Thrashed: 3
Page: 788670 Thrashed: 3
Page: 788671 Thrashed: 3
Page: 788864 Thrashed: 1
Page: 788865 Thrashed: 1
Page: 788866 Thrashed: 1
Page: 788867 Thrashed: 1
Page: 788868 Thrashed: 1
Page: 788869 Thrashed: 1
Page: 788870 Thrashed: 1
Page: 788871 Thrashed: 1
Page: 788872 Thrashed: 1
Page: 788873 Thrashed: 1
Page: 788874 Thrashed: 1
Page: 788875 Thrashed: 1
Page: 788876 Thrashed: 1
Page: 788877 Thrashed: 1
Page: 788878 Thrashed: 1
Page: 788879 Thrashed: 1
Page: 788880 Thrashed: 1
Page: 788881 Thrashed: 1
Page: 788882 Thrashed: 1
Page: 788883 Thrashed: 1
Page: 788884 Thrashed: 1
Page: 788885 Thrashed: 1
Page: 788886 Thrashed: 1
Page: 788887 Thrashed: 1
Page: 788888 Thrashed: 1
Page: 788889 Thrashed: 1
Page: 788890 Thrashed: 1
Page: 788891 Thrashed: 1
Page: 788892 Thrashed: 1
Page: 788893 Thrashed: 1
Page: 788894 Thrashed: 1
Page: 788895 Thrashed: 1
Page: 788896 Thrashed: 1
Page: 788897 Thrashed: 1
Page: 788898 Thrashed: 1
Page: 788899 Thrashed: 1
Page: 788900 Thrashed: 1
Page: 788901 Thrashed: 1
Page: 788902 Thrashed: 1
Page: 788903 Thrashed: 1
Page: 788904 Thrashed: 1
Page: 788905 Thrashed: 1
Page: 788906 Thrashed: 1
Page: 788907 Thrashed: 1
Page: 788908 Thrashed: 1
Page: 788909 Thrashed: 1
Page: 788910 Thrashed: 1
Page: 788911 Thrashed: 1
Page_tot_thrash: 5952
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.576339
[0-25]: 0.028183, [26-50]: 0.136204, [51-75]: 0.835614, [76-100]: 0.000000
Pcie_write_utilization: 0.638798
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2292020 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(509.255219)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2514170----T:  2517730 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.403781)
F:  2517730----T:  2520265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2520266----T:  2522801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2744952----T:  3090670 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(233.435516)
F:  2746910----T:  2753322 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2747106----T:  2755808 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2753322----T:  2757134 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2755808----T:  2764510 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2757134----T:  2765836 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2764510----T:  2773212 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2765836----T:  2789508 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2773212----T:  2781914 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2781914----T:  2790616 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2789508----T:  2820701 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2790616----T:  2799318 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2799318----T:  2808020 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2808020----T:  2816722 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2816722----T:  2825424 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2820701----T:  2836864 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2825424----T:  2834126 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2834126----T:  2842828 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2836864----T:  2860536 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2842828----T:  2851530 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2851530----T:  2860232 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2860232----T:  2868934 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2860536----T:  2869238 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2868935----T:  2877637 	 St: c0760000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2869238----T:  2938075 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  2939250----T:  2945211 	 St: c0600000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2939250----T:  2947952 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2945211----T:  2949430 	 St: c060a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2947952----T:  2956654 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2949430----T:  2954945 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2954945----T:  2959586 	 St: c06c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2956654----T:  2965356 	 St: c0810000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2959586----T:  2962672 	 St: c0730000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2962672----T:  2969994 	 St: c0733000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2965356----T:  2974058 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2969994----T:  2976406 	 St: c06e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2974058----T:  2982760 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2976406----T:  2980218 	 St: c06eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2980218----T:  2984030 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2982760----T:  2991462 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2984030----T:  2990442 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2990442----T:  2995083 	 St: c06f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2991462----T:  3000164 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2995083----T:  3000598 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3000164----T:  3008866 	 St: c04b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3000598----T:  3007010 	 St: c0710000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3007010----T:  3010822 	 St: c071b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3008866----T:  3017568 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3010822----T:  3018602 	 St: c0720000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3017568----T:  3026270 	 St: c0470000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3018602----T:  3021402 	 St: c072e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3021402----T:  3027814 	 St: c0700000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3026270----T:  3034972 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3027814----T:  3031626 	 St: c070b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3031626----T:  3037141 	 St: c0760000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3034972----T:  3043674 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3037141----T:  3041782 	 St: c0769000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3041782----T:  3046001 	 St: c0770000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3043674----T:  3052376 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3046001----T:  3051962 	 St: c0776000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3051962----T:  3057923 	 St: c0740000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3052377----T:  3061079 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3057923----T:  3062142 	 St: c074a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3062142----T:  3064942 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3064942----T:  3072722 	 St: c07c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3072722----T:  3077363 	 St: c07d0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3077363----T:  3082878 	 St: c07d7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3312820----T:  3316766 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.664416)
F:  3316766----T:  3319301 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3319302----T:  3321837 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3543988----T:  3939480 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(267.043884)
F:  3545034----T:  3552356 	 St: c02c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3545034----T:  3553736 	 St: c0410000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3552356----T:  3555442 	 St: c02cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3553736----T:  3562438 	 St: c0620000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3555442----T:  3559254 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3559254----T:  3565666 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3562438----T:  3571140 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3565666----T:  3569096 	 St: c02d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3569096----T:  3575961 	 St: c02d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3571140----T:  3579842 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3575961----T:  3578566 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3578566----T:  3586806 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3579842----T:  3588544 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3586806----T:  3595508 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3588544----T:  3597246 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3595508----T:  3598308 	 St: c03b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3597246----T:  3605948 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3598308----T:  3606088 	 St: c03b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3605948----T:  3614650 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3606088----T:  3612953 	 St: c0390000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3612953----T:  3616383 	 St: c039c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3614650----T:  3623352 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3616383----T:  3622795 	 St: c03e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3622795----T:  3626607 	 St: c03eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3623353----T:  3632055 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3626607----T:  3629693 	 St: c0400000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3629693----T:  3637015 	 St: c0403000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3637015----T:  3639620 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3639620----T:  3645581 	 St: c0411000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3645581----T:  3649393 	 St: c041b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3650485----T:  3658265 	 St: c0470000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3650485----T:  3659187 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3658265----T:  3661065 	 St: c047e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3659187----T:  3667889 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3661065----T:  3669305 	 St: c04c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3667889----T:  3676591 	 St: c07b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3669305----T:  3671910 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3671910----T:  3674710 	 St: c0530000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3674710----T:  3682490 	 St: c0532000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3676591----T:  3685293 	 St: c0780000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3682490----T:  3685095 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3685095----T:  3693335 	 St: c04b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3685293----T:  3693995 	 St: c0790000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3693335----T:  3699747 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3693995----T:  3702697 	 St: c0820000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3699747----T:  3703559 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3702697----T:  3711399 	 St: c07a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3703559----T:  3711799 	 St: c0520000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3711399----T:  3720101 	 St: c07e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3711799----T:  3714404 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3714404----T:  3717009 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3717009----T:  3725249 	 St: c04e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3720101----T:  3728803 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3725249----T:  3732571 	 St: c04f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3728803----T:  3737505 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3732571----T:  3735657 	 St: c04fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3735657----T:  3742522 	 St: c0510000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3737506----T:  3746208 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3742522----T:  3745952 	 St: c051c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3745952----T:  3752817 	 St: c0580000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3752817----T:  3756247 	 St: c058c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3756247----T:  3760059 	 St: c0590000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3760059----T:  3766471 	 St: c0595000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3767553----T:  3770353 	 St: c05c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3767553----T:  3776255 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3770353----T:  3778133 	 St: c05c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3776255----T:  3784957 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3778133----T:  3780933 	 St: c0620000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3780933----T:  3788713 	 St: c0622000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3784957----T:  3793659 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3788713----T:  3792143 	 St: c06c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3792143----T:  3799008 	 St: c06c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3793659----T:  3802361 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3799008----T:  3806330 	 St: c06e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3802361----T:  3811063 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3806330----T:  3809416 	 St: c06ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3809416----T:  3813228 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3811064----T:  3819766 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3813228----T:  3819640 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3819640----T:  3822245 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3822245----T:  3830485 	 St: c0731000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3831581----T:  3835800 	 St: c0750000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3831581----T:  3840283 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3835800----T:  3841761 	 St: c0756000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3840283----T:  3848985 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3841761----T:  3845573 	 St: c0780000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3845573----T:  3851985 	 St: c0785000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3848985----T:  3857687 	 St: c0360000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3851985----T:  3854785 	 St: c0790000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3854785----T:  3862565 	 St: c0792000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3857687----T:  3866389 	 St: c0320000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3862565----T:  3870345 	 St: c07a0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3866389----T:  3875091 	 St: c0330000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3870345----T:  3873145 	 St: c07ae000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3873145----T:  3877364 	 St: c07b0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3875091----T:  3883793 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3877364----T:  3883325 	 St: c07b6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3883325----T:  3888840 	 St: c0810000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3883793----T:  3892495 	 St: c0420000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3888840----T:  3893481 	 St: c0819000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3892495----T:  3901197 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3893481----T:  3901261 	 St: c07f0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3901197----T:  3909899 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3901261----T:  3904061 	 St: c07fe000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3904061----T:  3906861 	 St: c0820000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3906861----T:  3914641 	 St: c0822000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3909900----T:  3918602 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3914641----T:  3923343 	 St: c07e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3923343----T:  3930665 	 St: c0800000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3930665----T:  3933751 	 St: c080d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4161630----T:  4169420 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.259960)
F:  4169420----T:  4171955 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4171956----T:  4174491 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4396642----T:  5006826 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(412.008118)
F:  4397611----T:  4400216 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4397611----T:  4406313 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4400216----T:  4408456 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4406313----T:  4415015 	 St: c0540000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4408456----T:  4411256 	 St: c0300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4411256----T:  4419036 	 St: c0302000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4415015----T:  4423717 	 St: c05a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4419036----T:  4421641 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4421641----T:  4429881 	 St: c02e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4423717----T:  4432419 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4429881----T:  4436746 	 St: c02c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4432419----T:  4441121 	 St: c0550000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4436746----T:  4440176 	 St: c02cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4440176----T:  4447041 	 St: c0330000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4441121----T:  4449823 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4447041----T:  4450471 	 St: c033c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4449823----T:  4458525 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4450471----T:  4455112 	 St: c0350000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4455112----T:  4460627 	 St: c0357000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4458525----T:  4467227 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4460627----T:  4467039 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4467039----T:  4470851 	 St: c034b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4467227----T:  4475929 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4470851----T:  4475925 	 St: c02d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4475925----T:  4480999 	 St: c02d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4475929----T:  4484631 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4480999----T:  4483799 	 St: c0320000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4483799----T:  4491579 	 St: c0322000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4484631----T:  4493333 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4491579----T:  4497094 	 St: c0360000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4493333----T:  4502035 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4497094----T:  4501735 	 St: c0369000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4501735----T:  4509515 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4502035----T:  4510737 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4509515----T:  4512315 	 St: c037e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4510737----T:  4519439 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4512315----T:  4519180 	 St: c03a0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4519180----T:  4522610 	 St: c03ac000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4519440----T:  4528142 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4522610----T:  4528125 	 St: c03f0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4528125----T:  4532766 	 St: c03f9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4532766----T:  4535852 	 St: c03d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4535852----T:  4543174 	 St: c03d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4543174----T:  4551414 	 St: c03c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4551414----T:  4554019 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4554996----T:  4561408 	 St: c0420000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4554996----T:  4563698 	 St: c05b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4561408----T:  4565220 	 St: c042b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4563698----T:  4572400 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4565220----T:  4572085 	 St: c04c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4572085----T:  4575515 	 St: c04cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4572400----T:  4581102 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4575515----T:  4579327 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4579327----T:  4585739 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4581102----T:  4589804 	 St: c05e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4585739----T:  4588825 	 St: c04f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4588825----T:  4596147 	 St: c04f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4589804----T:  4598506 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4596147----T:  4599577 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4598506----T:  4607208 	 St: c0670000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4599577----T:  4606442 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4606442----T:  4611083 	 St: c04e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4607208----T:  4615910 	 St: c0680000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4611083----T:  4616598 	 St: c04e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4615910----T:  4624612 	 St: c0690000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4616598----T:  4621672 	 St: c0540000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4621672----T:  4626746 	 St: c0548000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4624612----T:  4633314 	 St: c0640000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4626746----T:  4633611 	 St: c0530000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4633315----T:  4642017 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4633611----T:  4637041 	 St: c053c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4637041----T:  4645743 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4645743----T:  4652608 	 St: c0510000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4652608----T:  4656038 	 St: c051c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4656929----T:  4659534 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4656929----T:  4665631 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4659534----T:  4667774 	 St: c0551000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4665631----T:  4674333 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4667774----T:  4671204 	 St: c0570000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4671204----T:  4678069 	 St: c0574000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4674333----T:  4683035 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4678069----T:  4684030 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4683035----T:  4691737 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4684030----T:  4688249 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4688249----T:  4696029 	 St: c0560000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4691737----T:  4700439 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4696029----T:  4698829 	 St: c056e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4698829----T:  4705241 	 St: c05b0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4700439----T:  4709141 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4705241----T:  4709053 	 St: c05bb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4709053----T:  4715014 	 St: c05f0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4709141----T:  4717843 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4715014----T:  4719233 	 St: c05fa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4717843----T:  4726545 	 St: c0850000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4719233----T:  4725194 	 St: c0580000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4725194----T:  4729413 	 St: c058a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4726545----T:  4735247 	 St: c0880000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4729413----T:  4733225 	 St: c05a0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4733225----T:  4739637 	 St: c05a5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4735247----T:  4743949 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4739637----T:  4743856 	 St: c05e0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4743856----T:  4749817 	 St: c05e6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4743949----T:  4752651 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4749817----T:  4756682 	 St: c0610000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4752651----T:  4761353 	 St: c0830000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4756682----T:  4760112 	 St: c061c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4760112----T:  4765186 	 St: c0670000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4761354----T:  4770056 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4765186----T:  4770260 	 St: c0678000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4770260----T:  4773346 	 St: c0640000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4773346----T:  4780668 	 St: c0643000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4780668----T:  4783468 	 St: c0680000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4783468----T:  4791248 	 St: c0682000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4792119----T:  4796760 	 St: c06d0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4792119----T:  4800821 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4796760----T:  4802275 	 St: c06d7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4800821----T:  4809523 	 St: c0860000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4802275----T:  4807349 	 St: c0690000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4807349----T:  4812423 	 St: c0698000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4809523----T:  4818225 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4812423----T:  4817064 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4817064----T:  4822579 	 St: c06e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4818225----T:  4826927 	 St: c0870000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4822579----T:  4825184 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4825184----T:  4833424 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4826927----T:  4835629 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4833424----T:  4838065 	 St: c0710000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4835629----T:  4844331 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4838065----T:  4843580 	 St: c0717000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4843580----T:  4849095 	 St: c0700000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4844331----T:  4853033 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4849095----T:  4853736 	 St: c0709000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4853033----T:  4861735 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4853736----T:  4860601 	 St: c0720000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4860601----T:  4864031 	 St: c072c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4861735----T:  4870437 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4864031----T:  4872271 	 St: c06f0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4870437----T:  4879139 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4872271----T:  4874876 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4874876----T:  4882198 	 St: c0770000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4879139----T:  4887841 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4882198----T:  4885284 	 St: c077d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4885284----T:  4888370 	 St: c0740000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4887842----T:  4896544 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4888370----T:  4895692 	 St: c0743000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4895692----T:  4901653 	 St: c07c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4901653----T:  4905872 	 St: c07ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4905872----T:  4908477 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4908477----T:  4916717 	 St: c07d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4917724----T:  4925504 	 St: c0840000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4917724----T:  4926426 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4925504----T:  4928304 	 St: c084e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4926426----T:  4935128 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4928304----T:  4932523 	 St: c0870000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4932523----T:  4938484 	 St: c0876000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4935128----T:  4943830 	 St: c0330000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4938484----T:  4944896 	 St: c0850000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4943830----T:  4952532 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4944896----T:  4948708 	 St: c085b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4948708----T:  4951313 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4951313----T:  4959553 	 St: c0831000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4952532----T:  4961234 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4959553----T:  4966418 	 St: c0860000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4961234----T:  4969936 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4966418----T:  4969848 	 St: c086c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4969848----T:  4974489 	 St: c0890000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4969936----T:  4978638 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4974489----T:  4980004 	 St: c0897000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4978639----T:  4987341 	 St: c0320000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4980004----T:  4982804 	 St: c0880000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4982804----T:  4990584 	 St: c0882000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4990584----T:  4994396 	 St: c08b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4994396----T:  5000808 	 St: c08b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5228976----T:  5243664 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.917624)
F:  5243664----T:  5246199 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5246200----T:  5248735 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5470886----T:  6203899 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(494.944641)
F:  5471841----T:  5475271 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5471841----T:  5480543 	 St: c0360000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5475271----T:  5482136 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5480543----T:  5489245 	 St: c04a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5482136----T:  5485948 	 St: c02d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5485948----T:  5492360 	 St: c02d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5489245----T:  5497947 	 St: c0450000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5492360----T:  5499225 	 St: c02e0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5497947----T:  5506649 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5499225----T:  5502655 	 St: c02ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5502655----T:  5505260 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5505260----T:  5513500 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5506649----T:  5515351 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5513500----T:  5517719 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5515351----T:  5524053 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5517719----T:  5523680 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5523680----T:  5528754 	 St: c02c0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5524053----T:  5532755 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5528754----T:  5533828 	 St: c02c8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5532755----T:  5541457 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5533828----T:  5539343 	 St: c0330000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5539343----T:  5543984 	 St: c0339000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5541457----T:  5550159 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5543984----T:  5550849 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5550159----T:  5558861 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5550849----T:  5554279 	 St: c034c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5554279----T:  5562059 	 St: c0320000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5558861----T:  5567563 	 St: c0540000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5562059----T:  5564859 	 St: c032e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5564859----T:  5569500 	 St: c0350000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5567563----T:  5576265 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5569500----T:  5575015 	 St: c0357000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5575015----T:  5581427 	 St: c03b0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5576265----T:  5584967 	 St: c05d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5581427----T:  5585239 	 St: c03bb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5584967----T:  5593669 	 St: c0630000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5585239----T:  5587844 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5587844----T:  5596084 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5593669----T:  5602371 	 St: c0650000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5596084----T:  5599170 	 St: c0380000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5599170----T:  5606492 	 St: c0383000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5602372----T:  5611074 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5606492----T:  5609922 	 St: c0390000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5609922----T:  5616787 	 St: c0394000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5616787----T:  5621006 	 St: c0400000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5621006----T:  5626967 	 St: c0406000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5626967----T:  5629572 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5629572----T:  5637812 	 St: c03e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5639005----T:  5641610 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5639005----T:  5647707 	 St: c0660000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5641610----T:  5649850 	 St: c0451000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5647707----T:  5656409 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5649850----T:  5657630 	 St: c04e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5656409----T:  5665111 	 St: c0620000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5657630----T:  5660430 	 St: c04ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5660430----T:  5668210 	 St: c04a0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5665111----T:  5673813 	 St: c0550000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5668210----T:  5671010 	 St: c04ae000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5671010----T:  5677422 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5673813----T:  5682515 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5677422----T:  5681234 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5681234----T:  5687646 	 St: c0540000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5682515----T:  5691217 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5687646----T:  5691458 	 St: c054b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5691217----T:  5699919 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5691458----T:  5694544 	 St: c04f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5694544----T:  5701866 	 St: c04f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5699919----T:  5708621 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5701866----T:  5710106 	 St: c04c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5708621----T:  5717323 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5710106----T:  5712711 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5712711----T:  5718226 	 St: c0500000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5717323----T:  5726025 	 St: c05b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5718226----T:  5722867 	 St: c0509000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5722867----T:  5729732 	 St: c0530000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5726026----T:  5734728 	 St: c0760000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5729732----T:  5733162 	 St: c053c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5733162----T:  5735767 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5735767----T:  5744007 	 St: c0511000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5744007----T:  5750872 	 St: c0520000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5750872----T:  5754302 	 St: c052c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5755373----T:  5763613 	 St: c0560000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5755373----T:  5764075 	 St: c07b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5763613----T:  5766218 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5764075----T:  5772777 	 St: c0780000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5766218----T:  5771733 	 St: c0570000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5771733----T:  5776374 	 St: c0579000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5772777----T:  5781479 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5776374----T:  5781889 	 St: c0590000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5781479----T:  5790181 	 St: c07a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5781889----T:  5786530 	 St: c0599000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5786530----T:  5789960 	 St: c05c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5789960----T:  5796825 	 St: c05c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5790181----T:  5798883 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5796825----T:  5801466 	 St: c0550000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5798883----T:  5807585 	 St: c0790000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5801466----T:  5806981 	 St: c0557000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5806981----T:  5813846 	 St: c0580000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5807585----T:  5816287 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5813846----T:  5817276 	 St: c058c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5816287----T:  5824989 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5817276----T:  5822350 	 St: c05b0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5822350----T:  5827424 	 St: c05b8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5824989----T:  5833691 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5827424----T:  5831236 	 St: c05d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5831236----T:  5837648 	 St: c05d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5833691----T:  5842393 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5837648----T:  5844060 	 St: c0600000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5842393----T:  5851095 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5844060----T:  5847872 	 St: c060b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5847872----T:  5855652 	 St: c0630000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5851095----T:  5859797 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5855652----T:  5858452 	 St: c063e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5858452----T:  5863526 	 St: c0620000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5859797----T:  5868499 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5863526----T:  5868600 	 St: c0628000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5868500----T:  5877202 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5868600----T:  5875465 	 St: c05f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5875465----T:  5878895 	 St: c05fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5878895----T:  5885307 	 St: c0650000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5885307----T:  5889119 	 St: c065b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5889119----T:  5895080 	 St: c0660000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5895080----T:  5899299 	 St: c066a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5900478----T:  5903564 	 St: c06c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5900478----T:  5909180 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5903564----T:  5910886 	 St: c06c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5909180----T:  5917882 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5910886----T:  5915105 	 St: c06d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5915105----T:  5921066 	 St: c06d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5917882----T:  5926584 	 St: c0810000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5921066----T:  5928388 	 St: c0700000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5926584----T:  5935286 	 St: c07e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5928388----T:  5931474 	 St: c070d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5931474----T:  5939254 	 St: c0750000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5935286----T:  5943988 	 St: c08a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5939254----T:  5942054 	 St: c075e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5942054----T:  5948919 	 St: c0720000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5943988----T:  5952690 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5948919----T:  5952349 	 St: c072c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5952349----T:  5955149 	 St: c06f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5952690----T:  5961392 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5955149----T:  5962929 	 St: c06f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5961392----T:  5970094 	 St: c0820000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5962929----T:  5968890 	 St: c0710000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5968890----T:  5973109 	 St: c071a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5970094----T:  5978796 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5973109----T:  5977750 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5977750----T:  5983265 	 St: c06e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5978796----T:  5987498 	 St: c0870000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5983265----T:  5986695 	 St: c0770000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5986695----T:  5993560 	 St: c0774000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5987498----T:  5996200 	 St: c0850000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5993560----T:  5997779 	 St: c0760000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5996200----T:  6004902 	 St: c0830000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5997779----T:  6003740 	 St: c0766000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6003740----T:  6006826 	 St: c0730000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6004902----T:  6013604 	 St: c0860000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6006826----T:  6014148 	 St: c0733000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6013604----T:  6022306 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6014148----T:  6019222 	 St: c0740000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6019222----T:  6024296 	 St: c0748000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6022306----T:  6031008 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6024296----T:  6029370 	 St: c07b0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6029370----T:  6034444 	 St: c07b8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6031009----T:  6039711 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6034444----T:  6042684 	 St: c0780000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6042684----T:  6045289 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6045289----T:  6053991 	 St: c07a0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6053991----T:  6056791 	 St: c0790000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6056791----T:  6064571 	 St: c0792000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6065647----T:  6074349 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6065647----T:  6074349 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6074349----T:  6081214 	 St: c0810000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6074349----T:  6083051 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6081214----T:  6084644 	 St: c081c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6083051----T:  6091753 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6084644----T:  6087444 	 St: c07f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6087444----T:  6095224 	 St: c07f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6091753----T:  6100455 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6095224----T:  6098654 	 St: c07d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6098654----T:  6110608 	 St: c07d4000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  6100455----T:  6109157 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6109157----T:  6117859 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6110608----T:  6114420 	 St: c07eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6114420----T:  6118232 	 St: c0850000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6117859----T:  6126561 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6118232----T:  6124644 	 St: c0855000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6124644----T:  6130605 	 St: c0860000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6126561----T:  6135263 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6130605----T:  6134824 	 St: c086a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6134824----T:  6141689 	 St: c0840000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6135263----T:  6143965 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6141689----T:  6145119 	 St: c084c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6143965----T:  6152667 	 St: c0330000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6145119----T:  6152899 	 St: c0830000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6152667----T:  6161369 	 St: c0320000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6152899----T:  6155699 	 St: c083e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6155699----T:  6160773 	 St: c08a0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6160773----T:  6165847 	 St: c08a8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6161369----T:  6170071 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6165847----T:  6168933 	 St: c0820000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6168933----T:  6176255 	 St: c0823000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6170072----T:  6178774 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6176255----T:  6178860 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6178860----T:  6187100 	 St: c0871000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6187100----T:  6195802 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6426049----T:  6441260 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.270763)
F:  6441260----T:  6443795 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6443796----T:  6446331 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6668482----T:  7362727 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(468.767731)
F:  6669533----T:  6672619 	 St: c0300000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6669533----T:  6678235 	 St: c0360000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6672619----T:  6679941 	 St: c0303000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6678235----T:  6686937 	 St: c0420000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6679941----T:  6684582 	 St: c02c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6684582----T:  6690097 	 St: c02c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6686937----T:  6695639 	 St: c0470000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6690097----T:  6693183 	 St: c02d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6693183----T:  6700505 	 St: c02d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6695639----T:  6704341 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6700505----T:  6703305 	 St: c02e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6703305----T:  6711085 	 St: c02e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6704341----T:  6713043 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6711085----T:  6714515 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6713043----T:  6721745 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6714515----T:  6718734 	 St: c02f4000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6718734----T:  6722953 	 St: c02fa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6721745----T:  6730447 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6722953----T:  6728914 	 St: c0350000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6728914----T:  6733133 	 St: c035a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6730447----T:  6739149 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6733133----T:  6739545 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6739149----T:  6747851 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6739545----T:  6743357 	 St: c034b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6743357----T:  6748872 	 St: c0330000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6747851----T:  6756553 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6748872----T:  6753513 	 St: c0339000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6753513----T:  6756599 	 St: c0360000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6756553----T:  6765255 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6756599----T:  6763921 	 St: c0363000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6763921----T:  6767007 	 St: c0310000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6765255----T:  6773957 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6767007----T:  6774329 	 St: c0313000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6773957----T:  6782659 	 St: c0640000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6774329----T:  6780290 	 St: c0320000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6780290----T:  6784509 	 St: c032a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6782659----T:  6791361 	 St: c0670000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6784509----T:  6790024 	 St: c03a0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6790024----T:  6794665 	 St: c03a9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6791361----T:  6800063 	 St: c05e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6794665----T:  6798477 	 St: c0370000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6798477----T:  6804889 	 St: c0375000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6800064----T:  6808766 	 St: c05a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6804889----T:  6809963 	 St: c03b0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6809963----T:  6815037 	 St: c03b8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6815037----T:  6821902 	 St: c03d0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6821902----T:  6825332 	 St: c03dc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6825332----T:  6833572 	 St: c03c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6833572----T:  6836177 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6837343----T:  6843304 	 St: c0420000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6837343----T:  6846045 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6843304----T:  6847523 	 St: c042a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6846045----T:  6854747 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6847523----T:  6853484 	 St: c0430000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6853484----T:  6857703 	 St: c043a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6854747----T:  6863449 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6857703----T:  6860308 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6860308----T:  6868548 	 St: c0521000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6863449----T:  6872151 	 St: c0550000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6868548----T:  6876328 	 St: c0470000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6872151----T:  6880853 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6876328----T:  6879128 	 St: c047e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6879128----T:  6881928 	 St: c0530000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6880853----T:  6889555 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6881928----T:  6889708 	 St: c0532000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6889555----T:  6898257 	 St: c05b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6889708----T:  6894349 	 St: c0510000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6894349----T:  6899864 	 St: c0517000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6898257----T:  6906959 	 St: c05d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6899864----T:  6903294 	 St: c04f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6903294----T:  6910159 	 St: c04f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6906959----T:  6915661 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6910159----T:  6917939 	 St: c04e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6915661----T:  6924363 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6917939----T:  6920739 	 St: c04ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6920739----T:  6924551 	 St: c04d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6924364----T:  6933066 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6924551----T:  6930963 	 St: c04d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6930963----T:  6936478 	 St: c0500000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6936478----T:  6941119 	 St: c0509000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6941119----T:  6947531 	 St: c04c0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6947531----T:  6951343 	 St: c04cb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6952555----T:  6957196 	 St: c0550000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6952555----T:  6961257 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6957196----T:  6962711 	 St: c0557000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6961257----T:  6969959 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6962711----T:  6971413 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6969959----T:  6978661 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6971413----T:  6977825 	 St: c0570000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6977825----T:  6981637 	 St: c057b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6978661----T:  6987363 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6981637----T:  6987598 	 St: c05a0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6987363----T:  6996065 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6987598----T:  6991817 	 St: c05aa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6991817----T:  6998682 	 St: c0590000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6996065----T:  7004767 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6998682----T:  7002112 	 St: c059c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7002112----T:  7009434 	 St: c0580000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7004767----T:  7013469 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7009434----T:  7012520 	 St: c058d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7012520----T:  7015950 	 St: c05c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7013469----T:  7022171 	 St: c0760000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7015950----T:  7022815 	 St: c05c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7022171----T:  7030873 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7022815----T:  7031517 	 St: c05d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7030873----T:  7039575 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7031517----T:  7034122 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7034122----T:  7042362 	 St: c05e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7039575----T:  7048277 	 St: c07b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7042362----T:  7045448 	 St: c0640000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7045448----T:  7052770 	 St: c0643000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7048277----T:  7056979 	 St: c0780000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7052770----T:  7061472 	 St: c05b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7056980----T:  7065682 	 St: c07a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7061472----T:  7065691 	 St: c0670000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7065691----T:  7071652 	 St: c0676000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7071652----T:  7074452 	 St: c0600000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7074452----T:  7082232 	 St: c0602000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7083397----T:  7087616 	 St: c06c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7083397----T:  7092099 	 St: c0790000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7087616----T:  7093577 	 St: c06c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7092099----T:  7100801 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7093577----T:  7098218 	 St: c06d0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7098218----T:  7103733 	 St: c06d7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7100801----T:  7109503 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7103733----T:  7109248 	 St: c0720000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7109248----T:  7113889 	 St: c0729000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7109503----T:  7118205 	 St: c0810000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7113889----T:  7118108 	 St: c0710000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7118108----T:  7124069 	 St: c0716000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7118205----T:  7126907 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7124069----T:  7126869 	 St: c0770000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7126869----T:  7134649 	 St: c0772000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7126907----T:  7135609 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7134649----T:  7142429 	 St: c0760000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7135609----T:  7144311 	 St: c07e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7142429----T:  7145229 	 St: c076e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7144311----T:  7153013 	 St: c0850000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7145229----T:  7147834 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7147834----T:  7156074 	 St: c0751000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7153013----T:  7161715 	 St: c0860000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7156074----T:  7163854 	 St: c0700000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7161715----T:  7170417 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7163854----T:  7166654 	 St: c070e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7166654----T:  7170466 	 St: c0780000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7170417----T:  7179119 	 St: c0830000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7170466----T:  7176878 	 St: c0785000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7176878----T:  7182839 	 St: c07a0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7179119----T:  7187821 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7182839----T:  7187058 	 St: c07aa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7187058----T:  7195760 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7187821----T:  7196523 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7195760----T:  7203082 	 St: c0740000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7196523----T:  7205225 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7203082----T:  7206168 	 St: c074d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7205225----T:  7213927 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7206168----T:  7214408 	 St: c07b0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7213928----T:  7222630 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7214408----T:  7217013 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7217013----T:  7220099 	 St: c06e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7220099----T:  7227421 	 St: c06e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7227421----T:  7230026 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7230026----T:  7238266 	 St: c0731000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7238266----T:  7246506 	 St: c0790000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7246506----T:  7249111 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7250196----T:  7252801 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7250196----T:  7258898 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7252801----T:  7261041 	 St: c0831000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7258898----T:  7267600 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7261041----T:  7267002 	 St: c07d0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7267002----T:  7271221 	 St: c07da000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7267600----T:  7276302 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7271221----T:  7274651 	 St: c0860000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7274651----T:  7281516 	 St: c0864000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7276302----T:  7285004 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7281516----T:  7287477 	 St: c0840000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7285004----T:  7293706 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7287477----T:  7291696 	 St: c084a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7291696----T:  7299018 	 St: c0800000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7293706----T:  7302408 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7299018----T:  7302104 	 St: c080d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7302104----T:  7306745 	 St: c0810000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7302408----T:  7311110 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7306745----T:  7312260 	 St: c0817000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7311110----T:  7319812 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7312260----T:  7317775 	 St: c0850000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7317775----T:  7322416 	 St: c0859000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7319812----T:  7328514 	 St: c0330000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7322416----T:  7325216 	 St: c07e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7325216----T:  7332996 	 St: c07e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7328515----T:  7337217 	 St: c0320000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7332996----T:  7336426 	 St: c07f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7336426----T:  7343291 	 St: c07f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7343291----T:  7347510 	 St: c08b0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7347510----T:  7353471 	 St: c08b6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7584877----T:  7600145 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.309251)
F:  7600145----T:  7602680 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7602681----T:  7605216 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7827367----T:  8501483 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(455.176239)
F:  7828777----T:  7834738 	 St: c02f0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7828777----T:  7837479 	 St: c0360000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7834738----T:  7838957 	 St: c02fa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7837479----T:  7846181 	 St: c0450000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7838957----T:  7846279 	 St: c0300000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7846181----T:  7854883 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7846279----T:  7849365 	 St: c030d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7849365----T:  7852451 	 St: c02d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7852451----T:  7859773 	 St: c02d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7854883----T:  7863585 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7859773----T:  7862378 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7862378----T:  7870618 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7863585----T:  7872287 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7870618----T:  7873418 	 St: c0310000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7872287----T:  7880989 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7873418----T:  7881198 	 St: c0312000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7880989----T:  7889691 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7881198----T:  7883998 	 St: c02e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7883998----T:  7891778 	 St: c02e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7889691----T:  7898393 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7891778----T:  7895208 	 St: c0350000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7895208----T:  7902073 	 St: c0354000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7898393----T:  7907095 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7902073----T:  7910775 	 St: c0360000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7907095----T:  7915797 	 St: c0540000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7910775----T:  7913380 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7913380----T:  7921620 	 St: c0321000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7915797----T:  7924499 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7921620----T:  7926261 	 St: c0390000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7924499----T:  7933201 	 St: c0550000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7926261----T:  7931776 	 St: c0397000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7931776----T:  7938641 	 St: c0330000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7933201----T:  7941903 	 St: c0620000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7938641----T:  7942071 	 St: c033c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7941903----T:  7950605 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7942071----T:  7945501 	 St: c0380000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7945501----T:  7952366 	 St: c0384000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7950605----T:  7959307 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7952366----T:  7959231 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7959231----T:  7962661 	 St: c034c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7959308----T:  7968010 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7962661----T:  7965747 	 St: c03f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7965747----T:  7973069 	 St: c03f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7973069----T:  7978584 	 St: c0400000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7978584----T:  7983225 	 St: c0409000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7983225----T:  7990090 	 St: c03e0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7990090----T:  7993520 	 St: c03ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7994883----T:  7999957 	 St: c0450000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7994883----T:  8003585 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7999957----T:  8005031 	 St: c0458000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8003585----T:  8012287 	 St: c05d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8005031----T:  8009672 	 St: c0500000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8009672----T:  8015187 	 St: c0507000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8012287----T:  8020989 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8015187----T:  8022509 	 St: c04f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8020989----T:  8029691 	 St: c05e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8022509----T:  8025595 	 St: c04fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8025595----T:  8028395 	 St: c04d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8028395----T:  8036175 	 St: c04d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8029691----T:  8038393 	 St: c0630000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8036175----T:  8043497 	 St: c04e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8038393----T:  8047095 	 St: c0650000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8043497----T:  8046583 	 St: c04ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8046583----T:  8051224 	 St: c0510000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8047095----T:  8055797 	 St: c0640000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8051224----T:  8056739 	 St: c0517000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8055797----T:  8064499 	 St: c05a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8056739----T:  8065441 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8064499----T:  8073201 	 St: c0660000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8065441----T:  8068046 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8068046----T:  8076286 	 St: c0531000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8073202----T:  8081904 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8076286----T:  8081360 	 St: c0520000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8081360----T:  8086434 	 St: c0528000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8086434----T:  8092846 	 St: c0540000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8092846----T:  8096658 	 St: c054b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8097823----T:  8100623 	 St: c0590000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8097823----T:  8106525 	 St: c0760000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8100623----T:  8108403 	 St: c0592000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8106525----T:  8115227 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8108403----T:  8113044 	 St: c0550000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8113044----T:  8118559 	 St: c0557000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8115227----T:  8123929 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8118559----T:  8126339 	 St: c0560000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8123929----T:  8132631 	 St: c0780000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8126339----T:  8129139 	 St: c056e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8129139----T:  8133358 	 St: c05e0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8132631----T:  8141333 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8133358----T:  8139319 	 St: c05e6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8139319----T:  8145280 	 St: c0570000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8141333----T:  8150035 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8145280----T:  8149499 	 St: c057a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8149499----T:  8152585 	 St: c0580000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8150035----T:  8158737 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8152585----T:  8159907 	 St: c0583000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8158737----T:  8167439 	 St: c07b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8159907----T:  8165868 	 St: c0630000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8165868----T:  8170087 	 St: c063a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8167439----T:  8176141 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8170087----T:  8176048 	 St: c05a0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8176048----T:  8180267 	 St: c05aa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8176141----T:  8184843 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8180267----T:  8186679 	 St: c0660000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8184843----T:  8193545 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8186679----T:  8190491 	 St: c066b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8190491----T:  8198271 	 St: c0620000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8193545----T:  8202247 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8198271----T:  8201071 	 St: c062e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8201071----T:  8204157 	 St: c05c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8202247----T:  8210949 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8204157----T:  8211479 	 St: c05c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8210950----T:  8219652 	 St: c07a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8211479----T:  8217440 	 St: c05d0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8217440----T:  8221659 	 St: c05da000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8221659----T:  8225089 	 St: c0650000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8225089----T:  8231954 	 St: c0654000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8231954----T:  8239734 	 St: c0640000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8239734----T:  8242534 	 St: c064e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8243889----T:  8251211 	 St: c06c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8243889----T:  8252591 	 St: c0790000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8251211----T:  8254297 	 St: c06cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8252591----T:  8261293 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8254297----T:  8257383 	 St: c06d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8257383----T:  8264705 	 St: c06d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8261293----T:  8269995 	 St: c0880000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8264705----T:  8267505 	 St: c0710000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8267505----T:  8275285 	 St: c0712000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8269995----T:  8278697 	 St: c0870000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8275285----T:  8279926 	 St: c0770000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8278697----T:  8287399 	 St: c0830000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8279926----T:  8285441 	 St: c0777000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8285441----T:  8290515 	 St: c0700000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8287399----T:  8296101 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8290515----T:  8295589 	 St: c0708000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8295589----T:  8302001 	 St: c0750000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8296101----T:  8304803 	 St: c0820000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8302001----T:  8305813 	 St: c075b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8304803----T:  8313505 	 St: c0810000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8305813----T:  8310032 	 St: c06f0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8310032----T:  8315993 	 St: c06f6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8313505----T:  8322207 	 St: c0860000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8315993----T:  8323773 	 St: c0720000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8322207----T:  8330909 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8323773----T:  8326573 	 St: c072e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8326573----T:  8329178 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8329178----T:  8337418 	 St: c06e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8330909----T:  8339611 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8337418----T:  8343830 	 St: c0760000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8339611----T:  8348313 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8343830----T:  8347642 	 St: c076b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8347642----T:  8350442 	 St: c0730000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8348313----T:  8357015 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8350442----T:  8358222 	 St: c0732000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8357015----T:  8365717 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8358222----T:  8366002 	 St: c07a0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8365717----T:  8374419 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8366002----T:  8368802 	 St: c07ae000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8368802----T:  8374763 	 St: c07b0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8374420----T:  8383122 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8374763----T:  8378982 	 St: c07ba000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8378982----T:  8386762 	 St: c0740000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8386762----T:  8389562 	 St: c074e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8389562----T:  8392362 	 St: c0780000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8392362----T:  8400142 	 St: c0782000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8400142----T:  8408382 	 St: c0790000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8408382----T:  8410987 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8412103----T:  8416322 	 St: c0810000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8412103----T:  8420805 	 St: c0360000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8416322----T:  8422283 	 St: c0816000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8420805----T:  8429507 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8422283----T:  8429148 	 St: c0860000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8429148----T:  8432578 	 St: c086c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8429507----T:  8438209 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8432578----T:  8437219 	 St: c0820000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8437219----T:  8442734 	 St: c0827000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8438209----T:  8446911 	 St: c0320000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8442734----T:  8449146 	 St: c0840000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8446911----T:  8455613 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8449146----T:  8452958 	 St: c084b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8452958----T:  8459823 	 St: c0890000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8455613----T:  8464315 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8459823----T:  8463253 	 St: c089c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8463253----T:  8466339 	 St: c0870000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8464315----T:  8473017 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8466339----T:  8473661 	 St: c0873000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8473018----T:  8481720 	 St: c0330000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8473661----T:  8477091 	 St: c0830000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8477091----T:  8483956 	 St: c0834000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8483956----T:  8487768 	 St: c0880000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8487768----T:  8494180 	 St: c0885000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8723633----T:  8733997 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.997974)
F:  8733997----T:  8736532 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8736533----T:  8739068 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8961219----T:  9618411 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(443.748810)
F:  8962264----T:  8968225 	 St: c02c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8962264----T:  8970966 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8968225----T:  8972444 	 St: c02ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8970966----T:  8979668 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8972444----T:  8976663 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8976663----T:  8982624 	 St: c02d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8979668----T:  8988370 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8982624----T:  8985424 	 St: c02e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8985424----T:  8993204 	 St: c02e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8988370----T:  8997072 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8993204----T:  8996004 	 St: c02f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8996004----T:  9004244 	 St: c02f2000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8997072----T:  9005774 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9004244----T:  9012484 	 St: c0301000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9005774----T:  9014476 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9012484----T:  9015089 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9014476----T:  9023178 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9015089----T:  9023329 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9023178----T:  9031880 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9023329----T:  9032031 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9031880----T:  9040582 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9032031----T:  9034636 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9034636----T:  9042876 	 St: c0321000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9040582----T:  9049284 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9042876----T:  9048391 	 St: c0330000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9048391----T:  9053032 	 St: c0339000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9049284----T:  9057986 	 St: c0540000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9053032----T:  9057673 	 St: c0360000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9057673----T:  9063188 	 St: c0367000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9057986----T:  9066688 	 St: c0550000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9063188----T:  9066274 	 St: c03a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9066274----T:  9073596 	 St: c03a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9066688----T:  9075390 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9073596----T:  9076201 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9075390----T:  9084092 	 St: c05e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9076201----T:  9084441 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9084092----T:  9092794 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9084441----T:  9090853 	 St: c03b0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9090853----T:  9094665 	 St: c03bb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9092795----T:  9101497 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9094665----T:  9100180 	 St: c0370000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9100180----T:  9104821 	 St: c0379000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9104821----T:  9113061 	 St: c0390000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9113061----T:  9115666 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9115666----T:  9123906 	 St: c03c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9123906----T:  9126511 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9127734----T:  9134599 	 St: c04c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9127734----T:  9136436 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9134599----T:  9138029 	 St: c04cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9136436----T:  9145138 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9138029----T:  9144441 	 St: c0500000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9144441----T:  9148253 	 St: c050b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9145138----T:  9153840 	 St: c05a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9148253----T:  9153327 	 St: c04d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9153327----T:  9158401 	 St: c04d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9153840----T:  9162542 	 St: c0670000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9158401----T:  9163916 	 St: c04f0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9162542----T:  9171244 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9163916----T:  9168557 	 St: c04f9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9168557----T:  9175879 	 St: c04e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9171244----T:  9179946 	 St: c05b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9175879----T:  9178965 	 St: c04ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9178965----T:  9183184 	 St: c0520000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9179946----T:  9188648 	 St: c0620000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9183184----T:  9189145 	 St: c0526000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9188648----T:  9197350 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9189145----T:  9197847 	 St: c0540000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9197350----T:  9206052 	 St: c05d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9197847----T:  9202488 	 St: c0510000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9202488----T:  9208003 	 St: c0517000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9206053----T:  9214755 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9208003----T:  9212644 	 St: c0530000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9212644----T:  9217285 	 St: c0537000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9217285----T:  9220085 	 St: c053e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9220085----T:  9223515 	 St: c0550000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9223515----T:  9230380 	 St: c0554000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9231402----T:  9234007 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9231402----T:  9240104 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9234007----T:  9242247 	 St: c05a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9240104----T:  9248806 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9242247----T:  9244852 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9244852----T:  9253092 	 St: c05b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9248806----T:  9257508 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9253092----T:  9260872 	 St: c0590000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9257508----T:  9266210 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9260872----T:  9263672 	 St: c059e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9263672----T:  9267891 	 St: c0580000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9266210----T:  9274912 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9267891----T:  9273852 	 St: c0586000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9273852----T:  9279813 	 St: c0570000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9274912----T:  9283614 	 St: c0760000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9279813----T:  9284032 	 St: c057a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9283614----T:  9292316 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9284032----T:  9290444 	 St: c0560000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9290444----T:  9293530 	 St: c056b000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9292316----T:  9301018 	 St: c07b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9293530----T:  9296330 	 St: c056e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9296330----T:  9299416 	 St: c0600000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9299416----T:  9306738 	 St: c0603000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9301018----T:  9309720 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9306738----T:  9313150 	 St: c05f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9309720----T:  9318422 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9313150----T:  9316962 	 St: c05fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9316962----T:  9320048 	 St: c05e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9318422----T:  9327124 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9320048----T:  9327370 	 St: c05e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9327124----T:  9335826 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9327370----T:  9333331 	 St: c05c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9333331----T:  9337550 	 St: c05ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9335826----T:  9344528 	 St: c0780000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9337550----T:  9340155 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9340155----T:  9348395 	 St: c05d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9344529----T:  9353231 	 St: c07a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9348395----T:  9354807 	 St: c0620000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9354807----T:  9358619 	 St: c062b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9358619----T:  9361224 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9361224----T:  9369464 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9369464----T:  9375876 	 St: c0670000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9375876----T:  9379688 	 St: c067b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9380705----T:  9385346 	 St: c06c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9380705----T:  9389407 	 St: c0790000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9385346----T:  9390861 	 St: c06c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9389407----T:  9398109 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9390861----T:  9397273 	 St: c06d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9397273----T:  9402347 	 St: c06db000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9398109----T:  9406811 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9402347----T:  9409669 	 St: c06e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9406811----T:  9415513 	 St: c0810000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9409669----T:  9413481 	 St: c06f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9413481----T:  9419893 	 St: c06f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9415513----T:  9424215 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9419893----T:  9427215 	 St: c0710000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9424215----T:  9432917 	 St: c0940000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9427215----T:  9430301 	 St: c071d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9430301----T:  9433387 	 St: c0720000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9432917----T:  9441619 	 St: c0950000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9433387----T:  9440709 	 St: c0723000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9440709----T:  9444928 	 St: c0730000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9441619----T:  9450321 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9444928----T:  9450889 	 St: c0736000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9450321----T:  9459023 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9450889----T:  9455108 	 St: c0700000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9455108----T:  9461069 	 St: c0706000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9459023----T:  9467725 	 St: c09a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9461069----T:  9465710 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9465710----T:  9471225 	 St: c0747000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9467725----T:  9476427 	 St: c0990000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9471225----T:  9475866 	 St: c0780000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9475866----T:  9481381 	 St: c0787000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9476427----T:  9485129 	 St: c08f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9481381----T:  9484181 	 St: c0770000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9484181----T:  9491961 	 St: c0772000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9485129----T:  9493831 	 St: c0930000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9491961----T:  9495047 	 St: c0790000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9493831----T:  9502533 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9495047----T:  9502369 	 St: c0793000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9502369----T:  9510149 	 St: c0760000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9502533----T:  9511235 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9510149----T:  9512949 	 St: c076e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9511235----T:  9519937 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9512949----T:  9518464 	 St: c0750000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9518464----T:  9523105 	 St: c0759000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9519938----T:  9528640 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9523105----T:  9528179 	 St: c07a0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9528179----T:  9533253 	 St: c07a8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9533253----T:  9538768 	 St: c07b0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9538768----T:  9543409 	 St: c07b9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9539293----T:  9547995 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9543409----T:  9551189 	 St: c0980000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9551189----T:  9553989 	 St: c098e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9553989----T:  9557801 	 St: c0990000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9557801----T:  9564213 	 St: c0995000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9565104----T:  9567904 	 St: c07f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9565104----T:  9573806 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9567904----T:  9575684 	 St: c07f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9573806----T:  9582508 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9575684----T:  9579114 	 St: c0810000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9579114----T:  9585979 	 St: c0814000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9582508----T:  9591210 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9585979----T:  9588584 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9588584----T:  9596824 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9591210----T:  9599912 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9596824----T:  9600636 	 St: c08b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9599913----T:  9608615 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9600636----T:  9607048 	 St: c08b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9607048----T:  9615288 	 St: c09a0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9615288----T:  9617893 	 St: c09af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9840561----T:  9843837 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.212019)
F:  9843837----T:  9846372 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9846373----T:  9848908 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10071059----T: 10076148 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(3.436192)
F: 10298298----T: 10301477 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.146523)
F: 10301477----T: 10304012 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10304013----T: 10306618 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10304013----T: 10312253 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10314858----T: 10317463 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10314858----T: 10323098 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10325703----T: 10328308 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10325703----T: 10341398 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10344003----T: 10346608 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10344003----T: 10374726 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 10377331----T: 10379936 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10377331----T: 10438167 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 10440772----T: 10443377 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10440772----T: 10501608 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 5360921(cycle), 3619.798096(us)
Tot_kernel_exec_time_and_fault_time: 33951626(cycle), 22924.796875(us)
Tot_memcpy_h2d_time: 5204094(cycle), 3513.905518(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 5231979(cycle), 3532.733887(us)
Tot_devicesync_time: 200200(cycle), 135.178940(us)
Tot_writeback_time: 3367674(cycle), 2273.918945(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 3595759(cycle), 2427.926514(us)
GPGPU-Sim: *** exit detected ***
