#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffeb83f050 .scope module, "reg_file_tb" "reg_file_tb" 2 6;
 .timescale 0 0;
v0x7fffeb85b900_0 .var "CLK", 0 0;
v0x7fffeb85b9c0_0 .var "READREG1", 2 0;
v0x7fffeb85ba90_0 .var "READREG2", 2 0;
v0x7fffeb85bb90_0 .net "REGOUT1", 7 0, v0x7fffeb85aff0_0;  1 drivers
v0x7fffeb85bc60_0 .net "REGOUT2", 7 0, v0x7fffeb85b200_0;  1 drivers
v0x7fffeb85bd00_0 .var "RESET", 0 0;
v0x7fffeb85bdd0_0 .var "WRITEDATA", 7 0;
v0x7fffeb85bea0_0 .var "WRITEENABLE", 0 0;
v0x7fffeb85bf70_0 .var "WRITEREG", 2 0;
S_0x7fffeb83f1d0 .scope module, "myregfile" "Eight_bit_reg" 2 13, 3 1 0, S_0x7fffeb83f050;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
v0x7fffeb835e10_0 .net "CLK", 0 0, v0x7fffeb85b900_0;  1 drivers
v0x7fffeb85ae50_0 .net "IN", 7 0, v0x7fffeb85bdd0_0;  1 drivers
v0x7fffeb85af30_0 .net "INADDRESS", 2 0, v0x7fffeb85bf70_0;  1 drivers
v0x7fffeb85aff0_0 .var "OUT1", 7 0;
v0x7fffeb85b0d0_0 .net "OUT1ADDRESS", 2 0, v0x7fffeb85b9c0_0;  1 drivers
v0x7fffeb85b200_0 .var "OUT2", 7 0;
v0x7fffeb85b2e0_0 .net "OUT2ADDRESS", 2 0, v0x7fffeb85ba90_0;  1 drivers
v0x7fffeb85b3c0_0 .net "RESET", 0 0, v0x7fffeb85bd00_0;  1 drivers
v0x7fffeb85b480_0 .net "WRITE", 0 0, v0x7fffeb85bea0_0;  1 drivers
v0x7fffeb85b540_0 .var/i "i", 31 0;
v0x7fffeb85b620_0 .var "reg_array", 63 0;
v0x7fffeb85b700_0 .var/i "work", 31 0;
E_0x7fffeb837520 .event posedge, v0x7fffeb835e10_0;
    .scope S_0x7fffeb83f1d0;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fffeb85b620_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb85b700_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fffeb83f1d0;
T_1 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb85b540_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fffeb85b540_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x7fffeb85b620_0;
    %load/vec4 v0x7fffeb85b0d0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x7fffeb85b540_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x7fffeb85b540_0;
    %store/vec4 v0x7fffeb85aff0_0, 4, 1;
    %load/vec4 v0x7fffeb85b620_0;
    %load/vec4 v0x7fffeb85b2e0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x7fffeb85b540_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x7fffeb85b540_0;
    %store/vec4 v0x7fffeb85b200_0, 4, 1;
    %load/vec4 v0x7fffeb85b540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeb85b540_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x7fffeb83f1d0;
T_2 ;
    %wait E_0x7fffeb837520;
    %load/vec4 v0x7fffeb85b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fffeb85b700_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb85b540_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffeb85b540_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7fffeb85b540_0;
    %store/vec4 v0x7fffeb85b620_0, 4, 1;
    %load/vec4 v0x7fffeb85b540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeb85b540_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb85b700_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb85b540_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x7fffeb85b540_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x7fffeb85b620_0;
    %load/vec4 v0x7fffeb85b0d0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x7fffeb85b540_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x7fffeb85b540_0;
    %store/vec4 v0x7fffeb85aff0_0, 4, 1;
    %load/vec4 v0x7fffeb85b620_0;
    %load/vec4 v0x7fffeb85b2e0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x7fffeb85b540_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x7fffeb85b540_0;
    %store/vec4 v0x7fffeb85b200_0, 4, 1;
    %load/vec4 v0x7fffeb85b540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeb85b540_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
T_2.0 ;
    %load/vec4 v0x7fffeb85b480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fffeb85b700_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb85b540_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x7fffeb85b540_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.9, 5;
    %load/vec4 v0x7fffeb85ae50_0;
    %load/vec4 v0x7fffeb85b540_0;
    %part/s 1;
    %load/vec4 v0x7fffeb85af30_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x7fffeb85b540_0;
    %add;
    %ix/vec4 4;
    %store/vec4 v0x7fffeb85b620_0, 4, 1;
    %load/vec4 v0x7fffeb85b540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeb85b540_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb85b700_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeb85b540_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x7fffeb85b540_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.11, 5;
    %load/vec4 v0x7fffeb85b620_0;
    %load/vec4 v0x7fffeb85b0d0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x7fffeb85b540_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x7fffeb85b540_0;
    %store/vec4 v0x7fffeb85aff0_0, 4, 1;
    %load/vec4 v0x7fffeb85b620_0;
    %load/vec4 v0x7fffeb85b2e0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x7fffeb85b540_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x7fffeb85b540_0;
    %store/vec4 v0x7fffeb85b200_0, 4, 1;
    %load/vec4 v0x7fffeb85b540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffeb85b540_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
T_2.6 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffeb83f050;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeb85b900_0, 0, 1;
    %vpi_call 2 20 "$dumpfile", "reg_file_wavedata.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffeb83f050 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeb85bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeb85bea0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeb85bd00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffeb85b9c0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffeb85ba90_0, 0, 3;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeb85bd00_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffeb85bf70_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v0x7fffeb85bdd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeb85bea0_0, 0, 1;
    %delay 9, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeb85bea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffeb85b9c0_0, 0, 3;
    %delay 9, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffeb85bf70_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x7fffeb85bdd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeb85bea0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffeb85b9c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeb85bea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffeb85bf70_0, 0, 3;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7fffeb85bdd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeb85bea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x7fffeb85bdd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeb85bea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeb85bea0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffeb85bf70_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x7fffeb85bdd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeb85bea0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeb85bea0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fffeb83f050;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x7fffeb85b900_0;
    %inv;
    %store/vec4 v0x7fffeb85b900_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "./reg.v";
