{"Source Block": ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@282:292@HdlIdDef", "   //--------------------\n   //Write Address Channel\n   //--------------------\n\n   // Holding buffers for AW and W channels\n   reg                              awvalid_b;\n   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   awaddr_b;\n   reg [2:0]                        awsize_b;\n   reg [7:0]                        awlen_b;\n\n   reg                              wvalid_b;\n"], "Clone Blocks": [["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@283:293", "   //Write Address Channel\n   //--------------------\n\n   // Holding buffers for AW and W channels\n   reg                              awvalid_b;\n   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   awaddr_b;\n   reg [2:0]                        awsize_b;\n   reg [7:0]                        awlen_b;\n\n   reg                              wvalid_b;\n   reg [C_M_AXI_DATA_WIDTH-1 : 0]   wdata_b;\n"]], "Diff Content": {"Delete": [[287, "   reg            w_wait;\n"]], "Add": [[287, "   reg                              awvalid_b;\n"], [287, "   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   awaddr_b;\n"], [287, "   reg [2:0]                        awsize_b;\n"], [287, "   reg [7:0]                        awlen_b;\n"], [287, "   reg                              wvalid_b;\n"], [287, "   reg [C_M_AXI_DATA_WIDTH-1 : 0]   wdata_b;\n"], [287, "   reg [C_M_AXI_DATA_WIDTH/8-1 : 0] wstrb_b;\n"], [287, "   wire                             aw_go = axi_awvalid & M_AXI_AWREADY;\n"], [287, "   wire                             w_go  = axi_wvalid & M_AXI_WREADY;\n"]]}}