m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home1/BPRN08/VegiJ/VLSI_RN/UVM_LABS/UVM_Verification_Projects/SIPO/sim
vdff
Z1 !s110 1724135422
!i10b 1
!s100 1PkKaWkWEMnf;Xzm2PHDg0
I1KzHz68:S1?PaLA;I14<73
R0
w1724131613
8../rtl/dff.v
F../rtl/dff.v
!i122 0
Z2 L0 1 10
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OE;L;2022.1;75
r1
!s85 0
31
Z5 !s108 1724135422.000000
!s107 ../agent/transaction.sv|../tb/tb_config.sv|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|../tb/top.sv|../test/sipo_pkg.sv|../rtl/sipo.v|../rtl/sipo_if.sv|../rtl/dff.v|
Z6 !s90 -work|work|../rtl/dff.v|../rtl/sipo_if.sv|../rtl/sipo.v|+incdir+../tb|+incdir+../test|+incdir+../agent|../test/sipo_pkg.sv|../tb/top.sv|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -work work +incdir+../tb +incdir+../test +incdir+../agent -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 tCvgOpt 0
vsipo
R1
!i10b 1
!s100 O>]1>VX_TBFNZ:J7N7ZC92
I3U4A4QUMIkZ]UlHbQWoQF1
R0
w1724131801
8../rtl/sipo.v
F../rtl/sipo.v
!i122 0
R2
R3
R4
r1
!s85 0
31
R5
Z10 !s107 ../agent/transaction.sv|../tb/tb_config.sv|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/cad/eda/Questa-sim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|../tb/top.sv|../test/sipo_pkg.sv|../rtl/sipo.v|../rtl/sipo_if.sv|../rtl/dff.v|
R6
!i113 0
R7
R8
R9
Ysipo_if
DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R1
!i10b 1
!s100 g8@5]OOe2CfIP>ieOgdba3
IX3L8G2NG^AV;OLln38BiR2
S1
R0
w1724132175
8../rtl/sipo_if.sv
F../rtl/sipo_if.sv
!i122 0
L0 1 0
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
