module top_module(
    input clk,
    input in,
    input areset,
    output out
);

    // Defining states
    parameter A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;

    reg [1:0] state, next_state;

    // State updation
    always @(posedge clk or posedge areset) begin
        if (areset)
            state <= A;           // Reset to state A
        else
            state <= next_state;  // Normal state transition
    end

    // Next-state logic
    always @(*) begin
        case (state)
            A: next_state = (in) ? B : A;
            B: next_state = (in) ? B : C;
            C: next_state = (in) ? D : A;
            D: next_state = (in) ? B : C;
            default: next_state = A;
        endcase
    end

    // Output logic (Moore output â€” depends only on current state)
    assign out = (state == D);

endmodule
