Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr 19 13:51:17 2022
| Host         : DESKTOP-MDDE28I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    106         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (224)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: count_reg[9]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (224)
--------------------------------------------------
 There are 224 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.600        0.000                      0                   87        0.058        0.000                      0                   87        3.000        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.600        0.000                      0                   10        0.239        0.000                      0                   10        3.000        0.000                       0                    12  
  clk_out1_clk_wiz_0        9.425        0.000                      0                   77        0.058        0.000                      0                   77       11.969        0.000                       0                    49  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.704ns (29.687%)  route 1.667ns (70.313%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.620     5.171    clk_in_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  count_reg[0]/Q
                         net (fo=7, routed)           0.850     6.478    count_reg_n_0_[0]
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     6.602 r  count[9]_i_2/O
                         net (fo=4, routed)           0.817     7.419    count[9]_i_2_n_0
    SLICE_X5Y55          LUT4 (Prop_lut4_I1_O)        0.124     7.543 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     7.543    plusOp__1[8]
    SLICE_X5Y55          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.031    15.143    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.704ns (29.712%)  route 1.665ns (70.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.620     5.171    clk_in_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  count_reg[0]/Q
                         net (fo=7, routed)           0.850     6.478    count_reg_n_0_[0]
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     6.602 r  count[9]_i_2/O
                         net (fo=4, routed)           0.815     7.417    count[9]_i_2_n_0
    SLICE_X5Y55          LUT2 (Prop_lut2_I0_O)        0.124     7.541 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.541    plusOp__1[6]
    SLICE_X5Y55          FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.029    15.141    count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.732ns (30.507%)  route 1.667ns (69.493%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.620     5.171    clk_in_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  count_reg[0]/Q
                         net (fo=7, routed)           0.850     6.478    count_reg_n_0_[0]
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     6.602 r  count[9]_i_2/O
                         net (fo=4, routed)           0.817     7.419    count[9]_i_2_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I1_O)        0.152     7.571 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     7.571    plusOp__1[9]
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.075    15.187    count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.732ns (30.533%)  route 1.665ns (69.467%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.620     5.171    clk_in_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  count_reg[0]/Q
                         net (fo=7, routed)           0.850     6.478    count_reg_n_0_[0]
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     6.602 r  count[9]_i_2/O
                         net (fo=4, routed)           0.815     7.417    count[9]_i_2_n_0
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.152     7.569 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.569    plusOp__1[7]
    SLICE_X5Y55          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.075    15.187    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             8.546ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.580ns (40.691%)  route 0.845ns (59.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.620     5.171    clk_in_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  count_reg[0]/Q
                         net (fo=7, routed)           0.845     6.473    count_reg_n_0_[0]
    SLICE_X5Y56          LUT6 (Prop_lut6_I2_O)        0.124     6.597 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     6.597    plusOp__1[5]
    SLICE_X5Y56          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.031    15.143    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  8.546    

Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.580ns (40.981%)  route 0.835ns (59.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=6, routed)           0.835     6.464    count_reg_n_0_[1]
    SLICE_X5Y56          LUT4 (Prop_lut4_I0_O)        0.124     6.588 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.588    plusOp__1[3]
    SLICE_X5Y56          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.297    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.031    15.168    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.580ns (41.039%)  route 0.833ns (58.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=6, routed)           0.833     6.462    count_reg_n_0_[1]
    SLICE_X5Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.586 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.586    plusOp__1[1]
    SLICE_X5Y56          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.297    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.029    15.166    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.608ns (42.126%)  route 0.835ns (57.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=6, routed)           0.835     6.464    count_reg_n_0_[1]
    SLICE_X5Y56          LUT5 (Prop_lut5_I2_O)        0.152     6.616 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.616    plusOp__1[4]
    SLICE_X5Y56          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.297    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.075    15.212    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.598ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.608ns (42.185%)  route 0.833ns (57.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=6, routed)           0.833     6.462    count_reg_n_0_[1]
    SLICE_X5Y56          LUT3 (Prop_lut3_I1_O)        0.152     6.614 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.614    plusOp__1[2]
    SLICE_X5Y56          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.875    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.297    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.075    15.212    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                  8.598    

Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.620     5.171    clk_in_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.627 f  count_reg[0]/Q
                         net (fo=7, routed)           0.505     6.133    count_reg_n_0_[0]
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.124     6.257 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.257    plusOp__1[0]
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.503    14.874    clk_in_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.297    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.029    15.165    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  8.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.010%)  route 0.174ns (47.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.501    clk_in_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  count_reg[0]/Q
                         net (fo=7, routed)           0.174     1.817    count_reg_n_0_[0]
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.048     1.865 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.865    plusOp__1[2]
    SLICE_X5Y56          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.107     1.625    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.190ns (51.999%)  route 0.175ns (48.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.501    clk_in_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  count_reg[0]/Q
                         net (fo=7, routed)           0.175     1.818    count_reg_n_0_[0]
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.049     1.867 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    plusOp__1[4]
    SLICE_X5Y56          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.107     1.625    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  count_reg[6]/Q
                         net (fo=4, routed)           0.167     1.811    count_reg_n_0_[6]
    SLICE_X5Y55          LUT3 (Prop_lut3_I1_O)        0.042     1.853 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.853    plusOp__1[7]
    SLICE_X5Y55          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.107     1.609    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  count_reg[6]/Q
                         net (fo=4, routed)           0.169     1.813    count_reg_n_0_[6]
    SLICE_X5Y55          LUT5 (Prop_lut5_I2_O)        0.043     1.856 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.856    plusOp__1[9]
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.107     1.609    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.468%)  route 0.175ns (48.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.501    clk_in_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  count_reg[0]/Q
                         net (fo=7, routed)           0.175     1.818    count_reg_n_0_[0]
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.863 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.863    plusOp__1[3]
    SLICE_X5Y56          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.092     1.610    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.611%)  route 0.174ns (48.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.501    clk_in_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  count_reg[0]/Q
                         net (fo=7, routed)           0.174     1.817    count_reg_n_0_[0]
    SLICE_X5Y56          LUT2 (Prop_lut2_I0_O)        0.045     1.862 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    plusOp__1[1]
    SLICE_X5Y56          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.091     1.609    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  count_reg[1]/Q
                         net (fo=6, routed)           0.163     1.807    count_reg_n_0_[1]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.852    plusOp__1[5]
    SLICE_X5Y56          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.092     1.594    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  count_reg[6]/Q
                         net (fo=4, routed)           0.167     1.811    count_reg_n_0_[6]
    SLICE_X5Y55          LUT2 (Prop_lut2_I1_O)        0.045     1.856 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.856    plusOp__1[6]
    SLICE_X5Y55          FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.091     1.593    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  count_reg[6]/Q
                         net (fo=4, routed)           0.169     1.813    count_reg_n_0_[6]
    SLICE_X5Y55          LUT4 (Prop_lut4_I0_O)        0.045     1.858 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.858    plusOp__1[8]
    SLICE_X5Y55          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.018    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.092     1.594    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.501    clk_in_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  count_reg[0]/Q
                         net (fo=7, routed)           0.168     1.811    count_reg_n_0_[0]
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.045     1.856 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    plusOp__1[0]
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     2.017    clk_in_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X5Y57          FDRE (Hold_fdre_C_D)         0.091     1.592    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y57      count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y56      count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y56      count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y56      count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y56      count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y56      count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y55      count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y55      count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y57      count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y57      count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y56      count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y56      count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y56      count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y56      count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y56      count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y56      count_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y57      count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y57      count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y56      count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y56      count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y56      count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y56      count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y56      count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y56      count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.276ns  (logic 8.995ns (58.885%)  route 6.281ns (41.115%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 29.752 - 24.938 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.627     5.180    vga_driver/CLK
    SLICE_X2Y50          FDRE                                         r  vga_driver/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.698 r  vga_driver/pixel_col_reg[9]/Q
                         net (fo=8, routed)           1.519     7.217    add_bb/leqOp_inferred__5/i__carry__0_2[9]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.124     7.341 r  add_bb/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000     7.341    add_bb/i__carry__0_i_4__5_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.798 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          0.885     8.683    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X8Y47          LUT3 (Prop_lut3_I2_O)        0.355     9.038 r  add_bb/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     9.038    add_bb/i__carry_i_4__7_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.509 r  add_bb/_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.509    add_bb/_inferred__12/i__carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  add_bb/_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.626    add_bb/_inferred__12/i__carry__0_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.949 r  add_bb/_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.732    10.681    add_bb/_inferred__12/i__carry__1_n_6
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    14.899 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.901    add_bb/multOp_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    16.419 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.144    17.563    add_bb/plusOp_n_99
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.687 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    17.687    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.219 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001    18.220    add_bb/ltOp_carry_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.334 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.112    19.446    add_bb/ltOp
    SLICE_X10Y49         LUT3 (Prop_lut3_I1_O)        0.124    19.570 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.886    20.456    vga_driver/green_out_reg[3]_0
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.440    29.752    vga_driver/CLK
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
                         clock pessimism              0.257    30.010    
                         clock uncertainty           -0.084    29.926    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)       -0.045    29.881    vga_driver/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.881    
                         arrival time                         -20.456    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.628ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 8.995ns (59.623%)  route 6.091ns (40.377%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 29.752 - 24.938 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.627     5.180    vga_driver/CLK
    SLICE_X2Y50          FDRE                                         r  vga_driver/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.698 r  vga_driver/pixel_col_reg[9]/Q
                         net (fo=8, routed)           1.519     7.217    add_bb/leqOp_inferred__5/i__carry__0_2[9]
    SLICE_X9Y49          LUT4 (Prop_lut4_I1_O)        0.124     7.341 r  add_bb/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000     7.341    add_bb/i__carry__0_i_4__5_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.798 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          0.885     8.683    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X8Y47          LUT3 (Prop_lut3_I2_O)        0.355     9.038 r  add_bb/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     9.038    add_bb/i__carry_i_4__7_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.509 r  add_bb/_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.509    add_bb/_inferred__12/i__carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  add_bb/_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.626    add_bb/_inferred__12/i__carry__0_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.949 r  add_bb/_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.732    10.681    add_bb/_inferred__12/i__carry__1_n_6
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    14.899 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.901    add_bb/multOp_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    16.419 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.144    17.563    add_bb/plusOp_n_99
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.687 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    17.687    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.219 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001    18.220    add_bb/ltOp_carry_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.334 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.112    19.446    add_bb/ltOp
    SLICE_X10Y49         LUT3 (Prop_lut3_I1_O)        0.124    19.570 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.697    20.267    vga_driver/green_out_reg[3]_0
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.440    29.752    vga_driver/CLK
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.257    30.010    
                         clock uncertainty           -0.084    29.926    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)       -0.031    29.895    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                         -20.267    
  -------------------------------------------------------------------
                         slack                                  9.628    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.021ns (24.255%)  route 3.188ns (75.745%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 29.753 - 24.938 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.639     5.193    vga_driver/CLK
    SLICE_X2Y49          FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.478     5.671 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.898     6.569    vga_driver/h_cnt_reg[8]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.295     6.864 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.433     7.297    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.107     8.528    vga_driver/eqOp
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.652 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.750     9.402    vga_driver/v_cnt0
    SLICE_X14Y50         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.441    29.753    vga_driver/CLK
    SLICE_X14Y50         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.179    29.932    
                         clock uncertainty           -0.084    29.849    
    SLICE_X14Y50         FDRE (Setup_fdre_C_R)       -0.524    29.325    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.325    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.021ns (24.255%)  route 3.188ns (75.745%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 29.753 - 24.938 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.639     5.193    vga_driver/CLK
    SLICE_X2Y49          FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.478     5.671 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.898     6.569    vga_driver/h_cnt_reg[8]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.295     6.864 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.433     7.297    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.107     8.528    vga_driver/eqOp
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.652 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.750     9.402    vga_driver/v_cnt0
    SLICE_X14Y50         FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.441    29.753    vga_driver/CLK
    SLICE_X14Y50         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.179    29.932    
                         clock uncertainty           -0.084    29.849    
    SLICE_X14Y50         FDRE (Setup_fdre_C_R)       -0.524    29.325    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.325    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.948ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.021ns (23.863%)  route 3.258ns (76.137%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 29.753 - 24.938 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.639     5.193    vga_driver/CLK
    SLICE_X2Y49          FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.478     5.671 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.898     6.569    vga_driver/h_cnt_reg[8]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.295     6.864 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.433     7.297    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.107     8.528    vga_driver/eqOp
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.652 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.819     9.471    vga_driver/v_cnt0
    SLICE_X13Y51         FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.441    29.753    vga_driver/CLK
    SLICE_X13Y51         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.179    29.932    
                         clock uncertainty           -0.084    29.849    
    SLICE_X13Y51         FDRE (Setup_fdre_C_R)       -0.429    29.420    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.420    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 19.948    

Slack (MET) :             19.948ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.021ns (23.863%)  route 3.258ns (76.137%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 29.753 - 24.938 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.639     5.193    vga_driver/CLK
    SLICE_X2Y49          FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.478     5.671 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.898     6.569    vga_driver/h_cnt_reg[8]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.295     6.864 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.433     7.297    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.107     8.528    vga_driver/eqOp
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.652 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.819     9.471    vga_driver/v_cnt0
    SLICE_X13Y51         FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.441    29.753    vga_driver/CLK
    SLICE_X13Y51         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.179    29.932    
                         clock uncertainty           -0.084    29.849    
    SLICE_X13Y51         FDRE (Setup_fdre_C_R)       -0.429    29.420    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.420    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 19.948    

Slack (MET) :             19.948ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.021ns (23.863%)  route 3.258ns (76.137%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 29.753 - 24.938 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.639     5.193    vga_driver/CLK
    SLICE_X2Y49          FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.478     5.671 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.898     6.569    vga_driver/h_cnt_reg[8]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.295     6.864 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.433     7.297    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.107     8.528    vga_driver/eqOp
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.652 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.819     9.471    vga_driver/v_cnt0
    SLICE_X13Y51         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.441    29.753    vga_driver/CLK
    SLICE_X13Y51         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.179    29.932    
                         clock uncertainty           -0.084    29.849    
    SLICE_X13Y51         FDRE (Setup_fdre_C_R)       -0.429    29.420    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.420    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 19.948    

Slack (MET) :             20.047ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.021ns (24.450%)  route 3.155ns (75.550%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 29.764 - 24.938 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.639     5.193    vga_driver/CLK
    SLICE_X2Y49          FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.478     5.671 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.898     6.569    vga_driver/h_cnt_reg[8]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.295     6.864 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.433     7.297    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.107     8.528    vga_driver/eqOp
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.652 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.716     9.369    vga_driver/v_cnt0
    SLICE_X14Y49         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.451    29.764    vga_driver/CLK
    SLICE_X14Y49         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.259    30.023    
                         clock uncertainty           -0.084    29.939    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.524    29.415    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.415    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 20.047    

Slack (MET) :             20.047ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.021ns (24.450%)  route 3.155ns (75.550%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 29.764 - 24.938 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.639     5.193    vga_driver/CLK
    SLICE_X2Y49          FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.478     5.671 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.898     6.569    vga_driver/h_cnt_reg[8]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.295     6.864 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.433     7.297    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.107     8.528    vga_driver/eqOp
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.652 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.716     9.369    vga_driver/v_cnt0
    SLICE_X14Y49         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.451    29.764    vga_driver/CLK
    SLICE_X14Y49         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.259    30.023    
                         clock uncertainty           -0.084    29.939    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.524    29.415    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.415    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 20.047    

Slack (MET) :             20.047ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.021ns (24.450%)  route 3.155ns (75.550%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 29.764 - 24.938 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.639     5.193    vga_driver/CLK
    SLICE_X2Y49          FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.478     5.671 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.898     6.569    vga_driver/h_cnt_reg[8]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.295     6.864 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.433     7.297    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.421 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          1.107     8.528    vga_driver/eqOp
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.652 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.716     9.369    vga_driver/v_cnt0
    SLICE_X14Y49         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.357 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.219    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.310 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460    29.770    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    26.640 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    28.222    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.313 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.451    29.764    vga_driver/CLK
    SLICE_X14Y49         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.259    30.023    
                         clock uncertainty           -0.084    29.939    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.524    29.415    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         29.415    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 20.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.463%)  route 0.232ns (55.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.596     1.511    vga_driver/CLK
    SLICE_X3Y49          FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.232     1.885    vga_driver/h_cnt_reg[0]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.045     1.930 r  vga_driver/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.930    vga_driver/h_cnt[2]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  vga_driver/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.864     2.025    vga_driver/CLK
    SLICE_X3Y50          FDRE                                         r  vga_driver/h_cnt_reg[2]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.871    vga_driver/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.732%)  route 0.249ns (60.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.565     1.480    vga_driver/CLK
    SLICE_X14Y51         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.249     1.893    vga_driver/v_cnt_reg[4]
    SLICE_X12Y48         FDRE                                         r  vga_driver/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.837     1.997    vga_driver/CLK
    SLICE_X12Y48         FDRE                                         r  vga_driver/pixel_row_reg[4]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.052     1.804    vga_driver/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.543%)  route 0.284ns (60.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.596     1.511    vga_driver/CLK
    SLICE_X3Y49          FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.284     1.937    vga_driver/h_cnt_reg[0]
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.045     1.982 r  vga_driver/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.982    vga_driver/plusOp[4]
    SLICE_X0Y50          FDRE                                         r  vga_driver/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.864     2.025    vga_driver/CLK
    SLICE_X0Y50          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.092     1.872    vga_driver/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.185ns (37.674%)  route 0.306ns (62.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.596     1.511    vga_driver/CLK
    SLICE_X3Y49          FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.306     1.958    vga_driver/h_cnt_reg[0]
    SLICE_X0Y50          LUT4 (Prop_lut4_I3_O)        0.044     2.002 r  vga_driver/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.002    vga_driver/h_cnt[3]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  vga_driver/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.864     2.025    vga_driver/CLK
    SLICE_X0Y50          FDRE                                         r  vga_driver/h_cnt_reg[3]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.107     1.887    vga_driver/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.744%)  route 0.318ns (69.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.594     1.509    vga_driver/CLK
    SLICE_X0Y50          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.318     1.968    vga_driver/h_cnt_reg[4]
    SLICE_X6Y49          FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.865     2.025    vga_driver/CLK
    SLICE_X6Y49          FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.063     1.843    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.210ns (39.631%)  route 0.320ns (60.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.565     1.480    vga_driver/CLK
    SLICE_X14Y50         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=9, routed)           0.320     1.964    vga_driver/v_cnt_reg[6]
    SLICE_X14Y49         LUT5 (Prop_lut5_I1_O)        0.046     2.010 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.010    vga_driver/plusOp__0[8]
    SLICE_X14Y49         FDRE                                         r  vga_driver/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.837     1.997    vga_driver/CLK
    SLICE_X14Y49         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.131     1.883    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.801%)  route 0.306ns (62.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.596     1.511    vga_driver/CLK
    SLICE_X3Y49          FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.306     1.958    vga_driver/h_cnt_reg[0]
    SLICE_X0Y50          LUT2 (Prop_lut2_I1_O)        0.045     2.003 r  vga_driver/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.003    vga_driver/plusOp[1]
    SLICE_X0Y50          FDRE                                         r  vga_driver/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.864     2.025    vga_driver/CLK
    SLICE_X0Y50          FDRE                                         r  vga_driver/h_cnt_reg[1]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.091     1.871    vga_driver/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.592%)  route 0.319ns (60.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.565     1.480    vga_driver/CLK
    SLICE_X14Y50         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=9, routed)           0.319     1.963    vga_driver/v_cnt_reg[6]
    SLICE_X14Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.008 r  vga_driver/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     2.008    vga_driver/plusOp__0[9]
    SLICE_X14Y49         FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.837     1.997    vga_driver/CLK
    SLICE_X14Y49         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.121     1.873    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.209ns (39.517%)  route 0.320ns (60.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.565     1.480    vga_driver/CLK
    SLICE_X14Y50         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=9, routed)           0.320     1.964    vga_driver/v_cnt_reg[6]
    SLICE_X14Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.009 r  vga_driver/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.009    vga_driver/plusOp__0[7]
    SLICE_X14Y49         FDRE                                         r  vga_driver/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.837     1.997    vga_driver/CLK
    SLICE_X14Y49         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.120     1.872    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.183%)  route 0.326ns (71.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.594     1.509    vga_driver/CLK
    SLICE_X0Y50          FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.326     1.964    vga_driver/h_cnt_reg[3]
    SLICE_X7Y49          FDRE                                         r  vga_driver/pixel_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.865     2.025    vga_driver/CLK
    SLICE_X7Y49          FDRE                                         r  vga_driver/pixel_col_reg[3]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.012     1.792    vga_driver/pixel_col_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X14Y56     vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X14Y56     vga_driver/green_out_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X3Y49      vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X2Y49      vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X0Y50      vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X3Y50      vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X0Y50      vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X0Y50      vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y56     vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y56     vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y56     vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y56     vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X3Y49      vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X3Y49      vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X2Y49      vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X2Y49      vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X0Y50      vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X0Y50      vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y56     vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y56     vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y56     vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y56     vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X3Y49      vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X3Y49      vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X2Y49      vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X2Y49      vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X0Y50      vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X0Y50      vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           221 Endpoints
Min Delay           221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.869ns  (logic 3.760ns (34.595%)  route 7.109ns (65.405%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  adc/data_2_reg[4]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[4]/Q
                         net (fo=5, routed)           0.844     1.472    adc/R[4]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.124     1.596 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.596    adc/i__carry_i_18__0_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.146 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    adc/i__carry_i_10__0_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           1.025     3.504    add_bb/i__carry_i_9__0[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.303     3.807 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.807    adc/i__carry_i_6__0[1]
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  adc/i__carry_i_9__0/O[3]
                         net (fo=4, routed)           1.587     6.037    add_bb/plusOp4[7]
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.307     6.344 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.514     6.859    add_bb/i__carry_i_1__0_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.244 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.244    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.883     8.285    add_bb/leqOp_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I2_O)        0.329     8.614 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          2.255    10.869    add_bb/ball_y_motion1
    SLICE_X2Y53          FDRE                                         r  add_bb/hits_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.869ns  (logic 3.760ns (34.595%)  route 7.109ns (65.405%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  adc/data_2_reg[4]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[4]/Q
                         net (fo=5, routed)           0.844     1.472    adc/R[4]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.124     1.596 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.596    adc/i__carry_i_18__0_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.146 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    adc/i__carry_i_10__0_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           1.025     3.504    add_bb/i__carry_i_9__0[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.303     3.807 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.807    adc/i__carry_i_6__0[1]
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  adc/i__carry_i_9__0/O[3]
                         net (fo=4, routed)           1.587     6.037    add_bb/plusOp4[7]
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.307     6.344 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.514     6.859    add_bb/i__carry_i_1__0_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.244 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.244    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.883     8.285    add_bb/leqOp_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I2_O)        0.329     8.614 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          2.255    10.869    add_bb/ball_y_motion1
    SLICE_X2Y53          FDRE                                         r  add_bb/hits_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.869ns  (logic 3.760ns (34.595%)  route 7.109ns (65.405%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  adc/data_2_reg[4]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[4]/Q
                         net (fo=5, routed)           0.844     1.472    adc/R[4]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.124     1.596 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.596    adc/i__carry_i_18__0_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.146 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    adc/i__carry_i_10__0_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           1.025     3.504    add_bb/i__carry_i_9__0[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.303     3.807 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.807    adc/i__carry_i_6__0[1]
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  adc/i__carry_i_9__0/O[3]
                         net (fo=4, routed)           1.587     6.037    add_bb/plusOp4[7]
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.307     6.344 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.514     6.859    add_bb/i__carry_i_1__0_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.244 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.244    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.883     8.285    add_bb/leqOp_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I2_O)        0.329     8.614 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          2.255    10.869    add_bb/ball_y_motion1
    SLICE_X2Y53          FDRE                                         r  add_bb/hits_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.869ns  (logic 3.760ns (34.595%)  route 7.109ns (65.405%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  adc/data_2_reg[4]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[4]/Q
                         net (fo=5, routed)           0.844     1.472    adc/R[4]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.124     1.596 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.596    adc/i__carry_i_18__0_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.146 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    adc/i__carry_i_10__0_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           1.025     3.504    add_bb/i__carry_i_9__0[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.303     3.807 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.807    adc/i__carry_i_6__0[1]
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  adc/i__carry_i_9__0/O[3]
                         net (fo=4, routed)           1.587     6.037    add_bb/plusOp4[7]
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.307     6.344 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.514     6.859    add_bb/i__carry_i_1__0_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.244 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.244    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.883     8.285    add_bb/leqOp_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I2_O)        0.329     8.614 r  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          2.255    10.869    add_bb/ball_y_motion1
    SLICE_X2Y53          FDRE                                         r  add_bb/hits_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.801ns  (logic 3.884ns (35.958%)  route 6.917ns (64.042%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  adc/data_2_reg[4]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[4]/Q
                         net (fo=5, routed)           0.844     1.472    adc/R[4]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.124     1.596 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.596    adc/i__carry_i_18__0_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.146 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    adc/i__carry_i_10__0_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           1.025     3.504    add_bb/i__carry_i_9__0[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.303     3.807 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.807    adc/i__carry_i_6__0[1]
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  adc/i__carry_i_9__0/O[3]
                         net (fo=4, routed)           1.587     6.037    add_bb/plusOp4[7]
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.307     6.344 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.514     6.859    add_bb/i__carry_i_1__0_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.244 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.244    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.883     8.285    add_bb/leqOp_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I2_O)        0.329     8.614 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.287     8.901    add_bb/ball_y_motion1
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124     9.025 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.777    10.801    add_bb/hitcount
    SLICE_X4Y56          FDRE                                         r  add_bb/hitcount_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.801ns  (logic 3.884ns (35.958%)  route 6.917ns (64.042%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  adc/data_2_reg[4]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[4]/Q
                         net (fo=5, routed)           0.844     1.472    adc/R[4]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.124     1.596 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.596    adc/i__carry_i_18__0_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.146 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    adc/i__carry_i_10__0_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           1.025     3.504    add_bb/i__carry_i_9__0[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.303     3.807 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.807    adc/i__carry_i_6__0[1]
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  adc/i__carry_i_9__0/O[3]
                         net (fo=4, routed)           1.587     6.037    add_bb/plusOp4[7]
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.307     6.344 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.514     6.859    add_bb/i__carry_i_1__0_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.244 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.244    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.883     8.285    add_bb/leqOp_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I2_O)        0.329     8.614 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.287     8.901    add_bb/ball_y_motion1
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124     9.025 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.777    10.801    add_bb/hitcount
    SLICE_X4Y56          FDRE                                         r  add_bb/hitcount_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.801ns  (logic 3.884ns (35.958%)  route 6.917ns (64.042%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  adc/data_2_reg[4]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[4]/Q
                         net (fo=5, routed)           0.844     1.472    adc/R[4]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.124     1.596 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.596    adc/i__carry_i_18__0_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.146 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    adc/i__carry_i_10__0_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           1.025     3.504    add_bb/i__carry_i_9__0[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.303     3.807 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.807    adc/i__carry_i_6__0[1]
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  adc/i__carry_i_9__0/O[3]
                         net (fo=4, routed)           1.587     6.037    add_bb/plusOp4[7]
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.307     6.344 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.514     6.859    add_bb/i__carry_i_1__0_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.244 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.244    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.883     8.285    add_bb/leqOp_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I2_O)        0.329     8.614 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.287     8.901    add_bb/ball_y_motion1
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124     9.025 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.777    10.801    add_bb/hitcount
    SLICE_X4Y56          FDRE                                         r  add_bb/hitcount_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.801ns  (logic 3.884ns (35.958%)  route 6.917ns (64.042%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  adc/data_2_reg[4]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[4]/Q
                         net (fo=5, routed)           0.844     1.472    adc/R[4]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.124     1.596 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.596    adc/i__carry_i_18__0_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.146 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    adc/i__carry_i_10__0_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           1.025     3.504    add_bb/i__carry_i_9__0[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.303     3.807 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.807    adc/i__carry_i_6__0[1]
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  adc/i__carry_i_9__0/O[3]
                         net (fo=4, routed)           1.587     6.037    add_bb/plusOp4[7]
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.307     6.344 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.514     6.859    add_bb/i__carry_i_1__0_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.244 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.244    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.883     8.285    add_bb/leqOp_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I2_O)        0.329     8.614 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.287     8.901    add_bb/ball_y_motion1
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124     9.025 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.777    10.801    add_bb/hitcount
    SLICE_X4Y56          FDRE                                         r  add_bb/hitcount_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.777ns  (logic 3.884ns (36.039%)  route 6.893ns (63.961%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  adc/data_2_reg[4]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[4]/Q
                         net (fo=5, routed)           0.844     1.472    adc/R[4]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.124     1.596 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.596    adc/i__carry_i_18__0_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.146 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    adc/i__carry_i_10__0_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           1.025     3.504    add_bb/i__carry_i_9__0[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.303     3.807 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.807    adc/i__carry_i_6__0[1]
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  adc/i__carry_i_9__0/O[3]
                         net (fo=4, routed)           1.587     6.037    add_bb/plusOp4[7]
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.307     6.344 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.514     6.859    add_bb/i__carry_i_1__0_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.244 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.244    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.883     8.285    add_bb/leqOp_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I2_O)        0.329     8.614 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.287     8.901    add_bb/ball_y_motion1
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124     9.025 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.752    10.777    add_bb/hitcount
    SLICE_X4Y55          FDRE                                         r  add_bb/hitcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.777ns  (logic 3.884ns (36.039%)  route 6.893ns (63.961%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  adc/data_2_reg[4]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[4]/Q
                         net (fo=5, routed)           0.844     1.472    adc/R[4]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.124     1.596 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.596    adc/i__carry_i_18__0_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.146 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    adc/i__carry_i_10__0_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           1.025     3.504    add_bb/i__carry_i_9__0[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.303     3.807 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.807    adc/i__carry_i_6__0[1]
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  adc/i__carry_i_9__0/O[3]
                         net (fo=4, routed)           1.587     6.037    add_bb/plusOp4[7]
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.307     6.344 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.514     6.859    add_bb/i__carry_i_1__0_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.244 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.244    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.883     8.285    add_bb/leqOp_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I2_O)        0.329     8.614 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.287     8.901    add_bb/ball_y_motion1
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124     9.025 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.752    10.777    add_bb/hitcount
    SLICE_X4Y55          FDRE                                         r  add_bb/hitcount_reg[11]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/hitcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.007%)  route 0.130ns (47.993%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE                         0.000     0.000 r  add_bb/hitcount_reg[2]/C
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hitcount_reg[2]/Q
                         net (fo=2, routed)           0.130     0.271    add_bb/hitcount_reg[2]
    SLICE_X2Y53          FDRE                                         r  add_bb/hits_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  add_bb/hitcount_reg[5]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hitcount_reg[5]/Q
                         net (fo=2, routed)           0.131     0.272    add_bb/hitcount_reg[5]
    SLICE_X1Y54          FDRE                                         r  add_bb/hits_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.829%)  route 0.131ns (48.171%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE                         0.000     0.000 r  add_bb/hitcount_reg[0]/C
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hitcount_reg[0]/Q
                         net (fo=2, routed)           0.131     0.272    add_bb/hitcount_reg[0]
    SLICE_X2Y53          FDRE                                         r  add_bb/hits_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.650%)  route 0.132ns (48.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE                         0.000     0.000 r  add_bb/hitcount_reg[14]/C
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hitcount_reg[14]/Q
                         net (fo=2, routed)           0.132     0.273    add_bb/hitcount_reg[14]
    SLICE_X0Y56          FDRE                                         r  add_bb/hits_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.200%)  route 0.140ns (49.800%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE                         0.000     0.000 r  add_bb/hitcount_reg[12]/C
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hitcount_reg[12]/Q
                         net (fo=2, routed)           0.140     0.281    add_bb/hitcount_reg[12]
    SLICE_X0Y56          FDRE                                         r  add_bb/hits_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/data_2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.194ns (63.434%)  route 0.112ns (36.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE                         0.000     0.000 r  adc/pdata2_reg[11]/C
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc/pdata2_reg[11]/Q
                         net (fo=1, routed)           0.112     0.306    adc/pdata2[11]
    SLICE_X4Y51          FDRE                                         r  adc/data_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.800%)  route 0.174ns (55.200%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE                         0.000     0.000 r  add_bb/hitcount_reg[11]/C
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hitcount_reg[11]/Q
                         net (fo=2, routed)           0.174     0.315    add_bb/hitcount_reg[11]
    SLICE_X1Y56          FDRE                                         r  add_bb/hits_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.713%)  route 0.174ns (55.287%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  add_bb/hitcount_reg[7]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hitcount_reg[7]/Q
                         net (fo=2, routed)           0.174     0.315    add_bb/hitcount_reg[7]
    SLICE_X0Y54          FDRE                                         r  add_bb/hits_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.652%)  route 0.175ns (55.348%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE                         0.000     0.000 r  add_bb/hitcount_reg[10]/C
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hitcount_reg[10]/Q
                         net (fo=2, routed)           0.175     0.316    add_bb/hitcount_reg[10]
    SLICE_X1Y56          FDRE                                         r  add_bb/hits_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.614%)  route 0.175ns (55.386%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE                         0.000     0.000 r  add_bb/hitcount_reg[9]/C
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hitcount_reg[9]/Q
                         net (fo=2, routed)           0.175     0.316    add_bb/hitcount_reg[9]
    SLICE_X0Y54          FDRE                                         r  add_bb/hits_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.245ns  (logic 4.177ns (50.663%)  route 4.068ns (49.337%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.570     5.124    vga_driver/CLK
    SLICE_X14Y48         FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           1.139     6.781    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.877 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=87, routed)          2.929     9.806    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         3.563    13.369 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.369    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.078ns (50.378%)  route 4.017ns (49.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.557     5.110    vga_driver/CLK
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.628 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           4.017     9.645    VGA_blue_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.560    13.206 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.206    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.921ns  (logic 4.076ns (51.458%)  route 3.845ns (48.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.557     5.110    vga_driver/CLK
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.628 r  vga_driver/green_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.845     9.473    lopt
    D8                   OBUF (Prop_obuf_I_O)         3.558    13.031 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.031    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.891ns  (logic 4.017ns (50.907%)  route 3.874ns (49.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.558     5.111    vga_driver/CLK
    SLICE_X13Y50         FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           3.874     9.441    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.561    13.002 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.002    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.979ns  (logic 4.087ns (58.561%)  route 2.892ns (41.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577     5.129    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.624     5.177    vga_driver/CLK
    SLICE_X2Y59          FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           2.892     8.587    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569    12.156 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.156    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.433ns (61.883%)  route 0.883ns (38.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.592     1.507    vga_driver/CLK
    SLICE_X2Y59          FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           0.883     2.554    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     3.824 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.824    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.454ns (54.037%)  route 1.236ns (45.963%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.567     1.482    vga_driver/CLK
    SLICE_X14Y48         FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           0.489     2.135    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.161 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=87, routed)          0.747     2.909    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         1.264     4.173 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.173    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.402ns (50.155%)  route 1.394ns (49.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.565     1.480    vga_driver/CLK
    SLICE_X13Y50         FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           1.394     3.015    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.261     4.277 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.277    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.423ns (50.815%)  route 1.377ns (49.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.564     1.479    vga_driver/CLK
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  vga_driver/green_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.377     3.020    lopt
    D8                   OBUF (Prop_obuf_I_O)         1.259     4.279 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.279    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.425ns (49.682%)  route 1.443ns (50.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.564     1.479    vga_driver/CLK
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           1.443     3.086    VGA_blue_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.261     4.347 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.347    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577    10.129    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     6.796 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     8.457    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.553 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.575    10.129    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.551     1.464    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     0.404 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486     0.890    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.549     1.464    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 4.244ns (61.756%)  route 2.628ns (38.244%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.419     5.591 f  count_reg[4]/Q
                         net (fo=15, routed)          0.919     6.511    count_reg[4]
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.296     6.807 r  ADC_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.709     8.516    ADC_SCLK_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.045 r  ADC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.045    ADC_SCLK
    G17                                                               r  ADC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.090ns  (logic 4.158ns (68.277%)  route 1.932ns (31.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  count_reg[9]/Q
                         net (fo=12, routed)          1.932     7.523    ADC_CS_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.739    11.263 r  ADC_CS_OBUF_inst/O
                         net (fo=0)                   0.000    11.263    ADC_CS
    C17                                                               r  ADC_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.765ns  (logic 0.715ns (40.516%)  route 1.050ns (59.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 f  count_reg[9]/Q
                         net (fo=12, routed)          0.377     5.968    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.296     6.264 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.673     6.937    adc/pdata2[11]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  adc/pdata2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.765ns  (logic 0.715ns (40.516%)  route 1.050ns (59.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 f  count_reg[9]/Q
                         net (fo=12, routed)          0.377     5.968    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.296     6.264 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.673     6.937    adc/pdata2[11]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  adc/pdata2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.765ns  (logic 0.715ns (40.516%)  route 1.050ns (59.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 f  count_reg[9]/Q
                         net (fo=12, routed)          0.377     5.968    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.296     6.264 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.673     6.937    adc/pdata2[11]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  adc/pdata2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.765ns  (logic 0.715ns (40.516%)  route 1.050ns (59.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 f  count_reg[9]/Q
                         net (fo=12, routed)          0.377     5.968    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.296     6.264 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.673     6.937    adc/pdata2[11]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  adc/pdata2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.623ns  (logic 0.715ns (44.067%)  route 0.908ns (55.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 f  count_reg[9]/Q
                         net (fo=12, routed)          0.377     5.968    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.296     6.264 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.531     6.795    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  adc/pdata2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.597ns  (logic 0.715ns (44.769%)  route 0.882ns (55.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 f  count_reg[9]/Q
                         net (fo=12, routed)          0.377     5.968    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.296     6.264 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.505     6.770    adc/pdata2[11]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  adc/pdata2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.597ns  (logic 0.715ns (44.769%)  route 0.882ns (55.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 f  count_reg[9]/Q
                         net (fo=12, routed)          0.377     5.968    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.296     6.264 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.505     6.770    adc/pdata2[11]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  adc/pdata2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.597ns  (logic 0.715ns (44.769%)  route 0.882ns (55.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.621     5.172    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 f  count_reg[9]/Q
                         net (fo=12, routed)          0.377     5.968    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.296     6.264 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.505     6.770    adc/pdata2[11]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  adc/pdata2_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[2]_srl2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.226ns (40.938%)  route 0.326ns (59.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.630 f  count_reg[9]/Q
                         net (fo=12, routed)          0.184     1.814    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.098     1.912 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.142     2.055    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y54          SRL16E                                       r  adc/pdata2_reg[2]_srl2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.226ns (40.938%)  route 0.326ns (59.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.630 f  count_reg[9]/Q
                         net (fo=12, routed)          0.184     1.814    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.098     1.912 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.142     2.055    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  adc/pdata2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.226ns (38.272%)  route 0.365ns (61.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.630 f  count_reg[9]/Q
                         net (fo=12, routed)          0.184     1.814    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.098     1.912 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.181     2.093    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  adc/pdata2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.226ns (36.983%)  route 0.385ns (63.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.630 f  count_reg[9]/Q
                         net (fo=12, routed)          0.184     1.814    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.098     1.912 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.201     2.114    adc/pdata2[11]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  adc/pdata2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.226ns (36.983%)  route 0.385ns (63.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.630 f  count_reg[9]/Q
                         net (fo=12, routed)          0.184     1.814    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.098     1.912 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.201     2.114    adc/pdata2[11]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  adc/pdata2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.226ns (36.983%)  route 0.385ns (63.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.630 f  count_reg[9]/Q
                         net (fo=12, routed)          0.184     1.814    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.098     1.912 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.201     2.114    adc/pdata2[11]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  adc/pdata2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.226ns (36.983%)  route 0.385ns (63.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.630 f  count_reg[9]/Q
                         net (fo=12, routed)          0.184     1.814    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.098     1.912 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.201     2.114    adc/pdata2[11]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  adc/pdata2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.226ns (33.947%)  route 0.440ns (66.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.630 f  count_reg[9]/Q
                         net (fo=12, routed)          0.184     1.814    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.098     1.912 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.256     2.168    adc/pdata2[11]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  adc/pdata2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.226ns (33.947%)  route 0.440ns (66.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.630 f  count_reg[9]/Q
                         net (fo=12, routed)          0.184     1.814    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.098     1.912 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.256     2.168    adc/pdata2[11]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  adc/pdata2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.226ns (33.947%)  route 0.440ns (66.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.502    clk_in_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.630 f  count_reg[9]/Q
                         net (fo=12, routed)          0.184     1.814    adc/Q[1]
    SLICE_X3Y55          LUT1 (Prop_lut1_I0_O)        0.098     1.912 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.256     2.168    adc/pdata2[11]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  adc/pdata2_reg[8]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.512ns  (logic 9.245ns (59.599%)  route 6.267ns (40.401%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_bb/ball_x_reg[2]/Q
                         net (fo=19, routed)          1.505     2.023    add_bb/ball_x_reg[10]_0[2]
    SLICE_X9Y48          LUT4 (Prop_lut4_I3_O)        0.124     2.147 r  add_bb/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000     2.147    add_bb/i__carry_i_7__5_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.697 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.697    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.854 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          0.885     3.739    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X8Y47          LUT3 (Prop_lut3_I2_O)        0.355     4.094 r  add_bb/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     4.094    add_bb/i__carry_i_4__7_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     4.565 r  add_bb/_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.565    add_bb/_inferred__12/i__carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.682 r  add_bb/_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.682    add_bb/_inferred__12/i__carry__0_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.005 r  add_bb/_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.732     5.737    add_bb/_inferred__12/i__carry__1_n_6
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.955 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.957    add_bb/multOp_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    11.475 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.144    12.619    add_bb/plusOp_n_99
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124    12.743 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    12.743    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.275 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001    13.276    add_bb/ltOp_carry_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.390 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.112    14.502    add_bb/ltOp
    SLICE_X10Y49         LUT3 (Prop_lut3_I1_O)        0.124    14.626 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.886    15.512    vga_driver/green_out_reg[3]_0
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460     4.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.702 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.283    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.374 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.440     4.814    vga_driver/CLK
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.323ns  (logic 9.245ns (60.336%)  route 6.078ns (39.664%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_bb/ball_x_reg[2]/Q
                         net (fo=19, routed)          1.505     2.023    add_bb/ball_x_reg[10]_0[2]
    SLICE_X9Y48          LUT4 (Prop_lut4_I3_O)        0.124     2.147 r  add_bb/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000     2.147    add_bb/i__carry_i_7__5_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.697 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.697    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.854 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          0.885     3.739    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X8Y47          LUT3 (Prop_lut3_I2_O)        0.355     4.094 r  add_bb/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     4.094    add_bb/i__carry_i_4__7_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     4.565 r  add_bb/_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.565    add_bb/_inferred__12/i__carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.682 r  add_bb/_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.682    add_bb/_inferred__12/i__carry__0_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.005 r  add_bb/_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.732     5.737    add_bb/_inferred__12/i__carry__1_n_6
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.955 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.957    add_bb/multOp_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    11.475 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.144    12.619    add_bb/plusOp_n_99
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124    12.743 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    12.743    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.275 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001    13.276    add_bb/ltOp_carry_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.390 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.112    14.502    add_bb/ltOp
    SLICE_X10Y49         LUT3 (Prop_lut3_I1_O)        0.124    14.626 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.697    15.323    vga_driver/green_out_reg[3]_0
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460     4.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.702 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.283    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.374 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.440     4.814    vga_driver/CLK
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 adc/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.542ns  (logic 3.878ns (45.401%)  route 4.664ns (54.599%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  adc/data_2_reg[4]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[4]/Q
                         net (fo=5, routed)           0.844     1.472    adc/R[4]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.124     1.596 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.596    adc/i__carry_i_18__0_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.146 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.146    adc/i__carry_i_10__0_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           1.025     3.504    add_bb/i__carry_i_9__0[1]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.303     3.807 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.807    adc/i__carry_i_6__0[1]
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.450 r  adc/i__carry_i_9__0/O[3]
                         net (fo=4, routed)           1.443     5.893    vga_driver/plusOp4[7]
    SLICE_X6Y49          LUT4 (Prop_lut4_I1_O)        0.307     6.200 r  vga_driver/i__carry_i_5__3/O
                         net (fo=1, routed)           0.000     6.200    add_bb/leqOp_inferred__3/i__carry__0_1[3]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.576 r  add_bb/leqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.001     6.577    add_bb/leqOp_inferred__3/i__carry_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.734 f  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           0.715     7.449    vga_driver/red_out_reg[3]_1[0]
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.332     7.781 f  vga_driver/red_out[3]_i_3/O
                         net (fo=1, routed)           0.637     8.418    vga_driver/red_out[3]_i_3_n_0
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.542 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     8.542    vga_driver/red_out[3]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.460     4.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.702 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.283    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.374 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.441     4.815    vga_driver/CLK
    SLICE_X13Y50         FDRE                                         r  vga_driver/red_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.661%)  route 0.473ns (69.339%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  add_bb/game_on_reg/Q
                         net (fo=9, routed)           0.213     0.377    add_bb/game_on
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.422 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.260     0.682    vga_driver/green_out_reg[3]_0
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.833     1.994    vga_driver/CLK
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.170%)  route 0.533ns (71.830%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  add_bb/game_on_reg/Q
                         net (fo=9, routed)           0.213     0.377    add_bb/game_on
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.422 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.320     0.742    vga_driver/green_out_reg[3]_0
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.833     1.994    vga_driver/CLK
    SLICE_X14Y56         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 add_bb/bat_w_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.441ns (31.697%)  route 0.950ns (68.303%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE                         0.000     0.000 r  add_bb/bat_w_reg[10]/C
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/bat_w_reg[10]/Q
                         net (fo=5, routed)           0.231     0.372    add_bb/out[10]
    SLICE_X4Y52          LUT2 (Prop_lut2_I0_O)        0.045     0.417 r  add_bb/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     0.417    add_bb/i__carry__0_i_1__1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.513 f  add_bb/leqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           0.501     1.014    vga_driver/CO[0]
    SLICE_X13Y48         LUT6 (Prop_lut6_I1_O)        0.114     1.128 f  vga_driver/red_out[3]_i_3/O
                         net (fo=1, routed)           0.218     1.346    vga_driver/red_out[3]_i_3_n_0
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.391 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.391    vga_driver/red_out[3]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.819     1.977    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.834     1.995    vga_driver/CLK
    SLICE_X13Y50         FDRE                                         r  vga_driver/red_out_reg[3]/C





