{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 15:57:27 2018 " "Info: Processing started: Mon Dec 10 15:57:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decot.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decot.v" { { "Info" "ISGN_ENTITY_NAME" "1 decot " "Info: Found entity 1: decot" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separa.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file separa.v" { { "Info" "ISGN_ENTITY_NAME" "1 separa " "Info: Found entity 1: separa" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tecladinho.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tecladinho.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladinho " "Info: Found entity 1: tecladinho" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/debounce.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tecladinho tecladinho:tec " "Info: Elaborating entity \"tecladinho\" for hierarchy \"tecladinho:tec\"" {  } { { "main.v" "tec" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(50) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(50): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(53) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(53): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(56) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(56): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(61) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(61): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(64) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(64): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(67) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(67): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(70) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(70): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(76) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(76): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(79) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(79): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(82) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(82): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce tecladinho:tec\|debounce:D0 " "Info: Elaborating entity \"debounce\" for hierarchy \"tecladinho:tec\|debounce:D0\"" {  } { { "tecladinho.v" "D0" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separa separa:princ " "Info: Elaborating entity \"separa\" for hierarchy \"separa:princ\"" {  } { { "main.v" "princ" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 separa.v(9) " "Warning (10230): Verilog HDL assignment warning at separa.v(9): truncated value with size 32 to match size of target (4)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 separa.v(10) " "Warning (10230): Verilog HDL assignment warning at separa.v(10): truncated value with size 32 to match size of target (14)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 separa.v(11) " "Warning (10230): Verilog HDL assignment warning at separa.v(11): truncated value with size 32 to match size of target (4)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 separa.v(12) " "Warning (10230): Verilog HDL assignment warning at separa.v(12): truncated value with size 32 to match size of target (14)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 separa.v(13) " "Warning (10230): Verilog HDL assignment warning at separa.v(13): truncated value with size 32 to match size of target (4)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 separa.v(14) " "Warning (10230): Verilog HDL assignment warning at separa.v(14): truncated value with size 32 to match size of target (14)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 4 separa.v(15) " "Warning (10230): Verilog HDL assignment warning at separa.v(15): truncated value with size 14 to match size of target (4)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decot decot:dois0 " "Info: Elaborating entity \"decot\" for hierarchy \"decot:dois0\"" {  } { { "main.v" "dois0" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decot.v(5) " "Warning (10270): Verilog HDL Case Statement warning at decot.v(5): incomplete case statement has no default case item" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leds decot.v(4) " "Warning (10240): Verilog HDL Always Construct warning at decot.v(4): inferring latch(es) for variable \"leds\", which holds its previous value in one or more paths through the always construct" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[0\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[1\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[2\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[3\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[4\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[5\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[6\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Info: Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separa:princ\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separa:princ\|Mod0\"" {  } { { "separa.v" "Mod0" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separa:princ\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separa:princ\|Mod1\"" {  } { { "separa.v" "Mod1" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 12 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separa:princ\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separa:princ\|Mod2\"" {  } { { "separa.v" "Mod2" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 14 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separa:princ\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separa:princ\|Div2\"" {  } { { "separa.v" "Div2" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 13 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separa:princ\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separa:princ\|Div1\"" {  } { { "separa.v" "Div1" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separa:princ\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separa:princ\|Div0\"" {  } { { "separa.v" "Div0" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod8\"" {  } { { "tecladinho.v" "Mod8" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 79 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod7\"" {  } { { "tecladinho.v" "Mod7" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 76 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod9 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod9\"" {  } { { "tecladinho.v" "Mod9" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 82 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod5\"" {  } { { "tecladinho.v" "Mod5" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 67 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod4\"" {  } { { "tecladinho.v" "Mod4" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 64 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod6\"" {  } { { "tecladinho.v" "Mod6" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 70 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod3\"" {  } { { "tecladinho.v" "Mod3" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 61 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod1\"" {  } { { "tecladinho.v" "Mod1" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 53 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod2\"" {  } { { "tecladinho.v" "Mod2" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 56 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod0\"" {  } { { "tecladinho.v" "Mod0" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 50 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "separa:princ\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"separa:princ\|lpm_divide:Mod0\"" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separa:princ\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"separa:princ\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Info: Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_gcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Info: Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "separa:princ\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"separa:princ\|lpm_divide:Mod1\"" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separa:princ\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"separa:princ\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Info: Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Info: Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "separa:princ\|lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"separa:princ\|lpm_divide:Mod2\"" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separa:princ\|lpm_divide:Mod2 " "Info: Instantiated megafunction \"separa:princ\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Info: Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Info: Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "separa:princ\|lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"separa:princ\|lpm_divide:Div2\"" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 13 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separa:princ\|lpm_divide:Div2 " "Info: Instantiated megafunction \"separa:princ\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 13 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Info: Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "separa:princ\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"separa:princ\|lpm_divide:Div1\"" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separa:princ\|lpm_divide:Div1 " "Info: Instantiated megafunction \"separa:princ\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Info: Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "separa:princ\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"separa:princ\|lpm_divide:Div0\"" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separa:princ\|lpm_divide:Div0 " "Info: Instantiated megafunction \"separa:princ\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Info: Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tecladinho:tec\|lpm_divide:Mod8 " "Info: Elaborated megafunction instantiation \"tecladinho:tec\|lpm_divide:Mod8\"" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 79 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tecladinho:tec\|lpm_divide:Mod8 " "Info: Instantiated megafunction \"tecladinho:tec\|lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Info: Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 79 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_pcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pcm " "Info: Found entity 1: lpm_divide_pcm" {  } { { "db/lpm_divide_pcm.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_pcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Info: Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Info: Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tecladinho:tec\|lpm_divide:Mod7 " "Info: Elaborated megafunction instantiation \"tecladinho:tec\|lpm_divide:Mod7\"" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tecladinho:tec\|lpm_divide:Mod7 " "Info: Instantiated megafunction \"tecladinho:tec\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Info: Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 76 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tecladinho:tec\|lpm_divide:Mod6 " "Info: Elaborated megafunction instantiation \"tecladinho:tec\|lpm_divide:Mod6\"" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 70 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tecladinho:tec\|lpm_divide:Mod6 " "Info: Instantiated megafunction \"tecladinho:tec\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Info: Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 70 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Info: Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_ocm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Info: Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Info: Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tecladinho:tec\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"tecladinho:tec\|lpm_divide:Mod0\"" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tecladinho:tec\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"tecladinho:tec\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Info: Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 50 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[0\] " "Warning: Latch decot:dig0\|leds\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[1\] " "Warning: Latch decot:dig0\|leds\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[32\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[2\] " "Warning: Latch decot:dig0\|leds\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[32\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[3\] " "Warning: Latch decot:dig0\|leds\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[4\] " "Warning: Latch decot:dig0\|leds\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[32\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[5\] " "Warning: Latch decot:dig0\|leds\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[6\] " "Warning: Latch decot:dig0\|leds\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[0\] " "Warning: Latch decot:dig1\|leds\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 51 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[1\] " "Warning: Latch decot:dig1\|leds\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 46 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[2\] " "Warning: Latch decot:dig1\|leds\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 51 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[3\] " "Warning: Latch decot:dig1\|leds\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 51 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[4\] " "Warning: Latch decot:dig1\|leds\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 51 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[5\] " "Warning: Latch decot:dig1\|leds\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 51 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[6\] " "Warning: Latch decot:dig1\|leds\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 51 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[0\] " "Warning: Latch decot:dig2\|leds\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[1\] " "Warning: Latch decot:dig2\|leds\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_7_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_7_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 61 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[2\] " "Warning: Latch decot:dig2\|leds\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[3\] " "Warning: Latch decot:dig2\|leds\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[4\] " "Warning: Latch decot:dig2\|leds\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[5\] " "Warning: Latch decot:dig2\|leds\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[6\] " "Warning: Latch decot:dig2\|leds\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[0\] " "Warning: Latch decot:dig3\|leds\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 46 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[1\] " "Warning: Latch decot:dig3\|leds\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_11_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_11_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 41 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[2\] " "Warning: Latch decot:dig3\|leds\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 46 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[3\] " "Warning: Latch decot:dig3\|leds\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 46 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[4\] " "Warning: Latch decot:dig3\|leds\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 46 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[5\] " "Warning: Latch decot:dig3\|leds\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 46 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[6\] " "Warning: Latch decot:dig3\|leds\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 46 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "membsai\[4\] VCC " "Warning (13410): Pin \"membsai\[4\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[0\] GND " "Warning (13410): Pin \"fio1\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[1\] GND " "Warning (13410): Pin \"fio1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[2\] GND " "Warning (13410): Pin \"fio1\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[3\] GND " "Warning (13410): Pin \"fio1\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[4\] GND " "Warning (13410): Pin \"fio1\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[5\] GND " "Warning (13410): Pin \"fio1\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[6\] VCC " "Warning (13410): Pin \"fio1\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[0\] GND " "Warning (13410): Pin \"fio2\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[1\] GND " "Warning (13410): Pin \"fio2\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[2\] GND " "Warning (13410): Pin \"fio2\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[3\] GND " "Warning (13410): Pin \"fio2\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[4\] GND " "Warning (13410): Pin \"fio2\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[5\] GND " "Warning (13410): Pin \"fio2\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[6\] VCC " "Warning (13410): Pin \"fio2\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[0\] GND " "Warning (13410): Pin \"fio3\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[1\] GND " "Warning (13410): Pin \"fio3\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[2\] GND " "Warning (13410): Pin \"fio3\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[3\] GND " "Warning (13410): Pin \"fio3\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[4\] GND " "Warning (13410): Pin \"fio3\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[5\] GND " "Warning (13410): Pin \"fio3\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[6\] VCC " "Warning (13410): Pin \"fio3\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[0\] GND " "Warning (13410): Pin \"fio4\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[1\] GND " "Warning (13410): Pin \"fio4\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[2\] GND " "Warning (13410): Pin \"fio4\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[3\] GND " "Warning (13410): Pin \"fio4\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[4\] GND " "Warning (13410): Pin \"fio4\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[5\] GND " "Warning (13410): Pin \"fio4\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[6\] VCC " "Warning (13410): Pin \"fio4\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 120 " "Info: 120 registers lost all their fanouts during netlist optimizations. The first 120 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|BTemp2 " "Info: Register \"tecladinho:tec\|debounce:D3\|BTemp2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|BTemp1 " "Info: Register \"tecladinho:tec\|debounce:D3\|BTemp1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|CountFull " "Info: Register \"tecladinho:tec\|debounce:D3\|CountFull\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|BTemp2 " "Info: Register \"tecladinho:tec\|debounce:D2\|BTemp2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|BTemp1 " "Info: Register \"tecladinho:tec\|debounce:D2\|BTemp1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|CountFull " "Info: Register \"tecladinho:tec\|debounce:D2\|CountFull\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|BTemp2 " "Info: Register \"tecladinho:tec\|debounce:D1\|BTemp2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|BTemp1 " "Info: Register \"tecladinho:tec\|debounce:D1\|BTemp1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|CountFull " "Info: Register \"tecladinho:tec\|debounce:D1\|CountFull\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|BTemp2 " "Info: Register \"tecladinho:tec\|debounce:D0\|BTemp2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|BTemp1 " "Info: Register \"tecladinho:tec\|debounce:D0\|BTemp1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|CountFull " "Info: Register \"tecladinho:tec\|debounce:D0\|CountFull\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|B_2 " "Info: Register \"tecladinho:tec\|debounce:D3\|B_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[11\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[10\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[9\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[8\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[7\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[6\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[5\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[4\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[3\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[2\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[1\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[0\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[12\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[13\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[14\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[15\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[16\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[17\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[18\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[19\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|B_2 " "Info: Register \"tecladinho:tec\|debounce:D2\|B_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[11\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[10\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[9\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[8\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[7\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[6\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[5\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[4\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[3\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[2\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[1\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[0\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[12\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[13\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[14\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[15\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[16\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[17\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[18\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[19\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|B_2 " "Info: Register \"tecladinho:tec\|debounce:D1\|B_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[11\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[10\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[9\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[8\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[7\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[6\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[5\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[4\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[3\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[2\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[1\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[0\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[12\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[13\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[14\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[15\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[16\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[17\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[18\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[19\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|B_2 " "Info: Register \"tecladinho:tec\|debounce:D0\|B_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[11\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[10\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[9\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[8\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[7\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[6\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[5\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[4\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[3\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[2\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[1\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[0\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[12\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[13\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[14\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[15\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[16\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[17\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[18\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[19\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|B_1 " "Info: Register \"tecladinho:tec\|debounce:D3\|B_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|EnableCount " "Info: Register \"tecladinho:tec\|debounce:D3\|EnableCount\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|B_1 " "Info: Register \"tecladinho:tec\|debounce:D2\|B_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|EnableCount " "Info: Register \"tecladinho:tec\|debounce:D2\|EnableCount\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|B_1 " "Info: Register \"tecladinho:tec\|debounce:D1\|B_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|EnableCount " "Info: Register \"tecladinho:tec\|debounce:D1\|EnableCount\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|B_1 " "Info: Register \"tecladinho:tec\|debounce:D0\|B_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|EnableCount " "Info: Register \"tecladinho:tec\|debounce:D0\|EnableCount\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|estado.PARADO " "Info: Register \"tecladinho:tec\|debounce:D3\|estado.PARADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|estado.FILTRO1 " "Info: Register \"tecladinho:tec\|debounce:D3\|estado.FILTRO1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|estado.APERTADO " "Info: Register \"tecladinho:tec\|debounce:D3\|estado.APERTADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|estado.FILTRO2 " "Info: Register \"tecladinho:tec\|debounce:D3\|estado.FILTRO2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|estado.PARADO " "Info: Register \"tecladinho:tec\|debounce:D2\|estado.PARADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|estado.FILTRO1 " "Info: Register \"tecladinho:tec\|debounce:D2\|estado.FILTRO1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|estado.APERTADO " "Info: Register \"tecladinho:tec\|debounce:D2\|estado.APERTADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|estado.FILTRO2 " "Info: Register \"tecladinho:tec\|debounce:D2\|estado.FILTRO2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|estado.PARADO " "Info: Register \"tecladinho:tec\|debounce:D1\|estado.PARADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|estado.FILTRO1 " "Info: Register \"tecladinho:tec\|debounce:D1\|estado.FILTRO1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|estado.APERTADO " "Info: Register \"tecladinho:tec\|debounce:D1\|estado.APERTADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|estado.FILTRO2 " "Info: Register \"tecladinho:tec\|debounce:D1\|estado.FILTRO2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|estado.PARADO " "Info: Register \"tecladinho:tec\|debounce:D0\|estado.PARADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|estado.FILTRO1 " "Info: Register \"tecladinho:tec\|debounce:D0\|estado.FILTRO1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|estado.APERTADO " "Info: Register \"tecladinho:tec\|debounce:D0\|estado.APERTADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|estado.FILTRO2 " "Info: Register \"tecladinho:tec\|debounce:D0\|estado.FILTRO2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3090 " "Info: Implemented 3090 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3021 " "Info: Implemented 3021 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 15:57:35 2018 " "Info: Processing ended: Mon Dec 10 15:57:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
