V 51
K 80993278890 or4
Y 0
D 0 0 850 1100
Z 0
i 189
N 111
J 255 505 2
J 155 505 11
J 255 405 2
J 155 405 9
J 255 485 2
J 155 485 11
J 255 465 2
J 155 465 11
J 155 560 9
J 95 560 7
J 255 425 2
J 155 425 11
J 155 445 11
J 255 445 2
S 4 3
L 165 405 10 0 3 0 1 0 I0
B 10 9
L 100 565 10 0 3 0 1 0 I[5:0]
S 6 5
L 165 485 10 0 3 0 1 0 I4
S 8 7
L 165 465 10 0 3 0 1 0 I3
B 2 9
S 12 11
L 165 425 10 0 3 0 1 0 I1
B 4 12
B 12 13
S 13 14
L 165 445 10 0 3 0 1 0 I2
B 13 8
B 8 6
B 6 2
S 2 1
L 165 505 10 0 3 0 1 0 I5
I 188 virtex2p:OR6 1 255 385 0 1 '
C 111 14 3 0
C 111 7 1 0
C 115 1 6 0
C 111 1 8 0
C 111 5 7 0
C 111 11 4 0
C 111 3 5 0
N 115
J 335 455 2
J 425 455 1
S 1 2
L 345 455 10 0 3 0 1 0 O
T 745 130 20 0 3 JRG
Q 14 0 0
T 700 30 10 0 3 A
T 700 50 10 0 3 1
T 30 30 10 0 3 Copyright (c) 1994, Xilinx Inc.
T 460 50 10 0 3 30th September 2003
I 102 virtex2p:ASHEETP 1 410 0 0 1 '
T 500 80 10 0 3 6-Input bus OR gate
T 500 100 10 0 3 VIRTEX Family OR6 Macro
E
