
*** Running vivado
    with args -log Multiplev2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Multiplev2.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Jul  3 23:21:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Multiplev2.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/utils_1/imports/synth_1/IEStage.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/utils_1/imports/synth_1/IEStage.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Multiplev2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6608
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.102 ; gain = 465.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Multiplev2' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.runs/synth_1/.Xil/Vivado-17616-Firstputve/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.runs/synth_1/.Xil/Vivado-17616-Firstputve/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:131]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_dm' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.runs/synth_1/.Xil/Vivado-17616-Firstputve/realtime/dist_mem_gen_dm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_dm' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.runs/synth_1/.Xil/Vivado-17616-Firstputve/realtime/dist_mem_gen_dm_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'arm' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifstage' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/ifstage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifstage' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/ifstage.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDRegister' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/IDRegister.v:22]
INFO: [Synth 8-6155] done synthesizing module 'IDRegister' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/IDRegister.v:22]
INFO: [Synth 8-6157] synthesizing module 'IDStage' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/IDStage.v:23]
INFO: [Synth 8-6157] synthesizing module 'CtrUnite' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/CtrUnite.v:30]
WARNING: [Synth 8-6090] variable 'movd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/CtrUnite.v:95]
WARNING: [Synth 8-6090] variable 'shd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/CtrUnite.v:100]
WARNING: [Synth 8-6090] variable 'shd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/CtrUnite.v:105]
WARNING: [Synth 8-6090] variable 'shd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/CtrUnite.v:110]
WARNING: [Synth 8-6090] variable 'shd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/CtrUnite.v:115]
INFO: [Synth 8-6155] done synthesizing module 'CtrUnite' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/CtrUnite.v:30]
INFO: [Synth 8-6157] synthesizing module 'Mux2_4' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Mux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux2_4' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux2_32' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Mux2_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux2_32' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Mux2_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'Extent' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Extent.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Extent.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Extent' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Extent.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDStage' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/IDStage.v:23]
INFO: [Synth 8-6157] synthesizing module 'IERegister' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/IERegister.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IERegister' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/IERegister.v:2]
INFO: [Synth 8-6157] synthesizing module 'IEStage' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/IEStage.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux3_32' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Mux3_32.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Mux3_32.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Mux3_32' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Mux3_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'CondUnite' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/CondUnite.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CondUnite' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/CondUnite.v:22]
INFO: [Synth 8-6157] synthesizing module 'shift' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/shift.v:34]
INFO: [Synth 8-6155] done synthesizing module 'shift' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/shift.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IEStage' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/IEStage.v:23]
INFO: [Synth 8-6157] synthesizing module 'AMRegister' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/AMRegister.v:22]
INFO: [Synth 8-6155] done synthesizing module 'AMRegister' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/AMRegister.v:22]
INFO: [Synth 8-6157] synthesizing module 'AMStage' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/AMStage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AMStage' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/AMStage.v:23]
INFO: [Synth 8-6157] synthesizing module 'WBRegister' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/WBRegister.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WBRegister' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/WBRegister.v:23]
INFO: [Synth 8-6157] synthesizing module 'eqcmp' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/eqcmp.v:22]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eqcmp' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/eqcmp.v:22]
INFO: [Synth 8-6157] synthesizing module 'hazard' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'arm' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/arm.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_im' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.runs/synth_1/.Xil/Vivado-17616-Firstputve/realtime/dist_mem_im_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_im' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.runs/synth_1/.Xil/Vivado-17616-Firstputve/realtime/dist_mem_im_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Multiplev2' (0#1) [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:3]
WARNING: [Synth 8-3848] Net memwritem in module/entity AMStage does not have driver. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/AMStage.v:30]
WARNING: [Synth 8-3848] Net resultm in module/entity AMStage does not have driver. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/AMStage.v:31]
WARNING: [Synth 8-3848] Net writedatam in module/entity AMStage does not have driver. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/AMStage.v:32]
WARNING: [Synth 8-7129] Port memwritem in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[31] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[30] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[29] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[28] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[27] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[26] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[25] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[24] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[23] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[22] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[21] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[20] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[19] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[18] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[17] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[16] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[15] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[14] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[13] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[12] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[11] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[10] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[9] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[8] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[7] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[6] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[5] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[4] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[3] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[2] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[1] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port writedatam[0] in module AMStage is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module AMStage is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1133.246 ; gain = 578.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1133.246 ; gain = 578.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1133.246 ; gain = 578.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1133.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_gen_dm/dist_mem_gen_dm/dist_mem_gen_dm_in_context.xdc] for cell 'dmem0'
Finished Parsing XDC File [c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_gen_dm/dist_mem_gen_dm/dist_mem_gen_dm_in_context.xdc] for cell 'dmem0'
Parsing XDC File [c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_im/dist_mem_im/dist_mem_im_in_context.xdc] for cell 'imem0'
Finished Parsing XDC File [c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_im/dist_mem_im/dist_mem_im_in_context.xdc] for cell 'imem0'
Parsing XDC File [c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_im/dist_mem_im/dist_mem_im_in_context.xdc] for cell 'imem1'
Finished Parsing XDC File [c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_im/dist_mem_im/dist_mem_im_in_context.xdc] for cell 'imem1'
Parsing XDC File [c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_im/dist_mem_im/dist_mem_im_in_context.xdc] for cell 'imem2'
Finished Parsing XDC File [c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_im/dist_mem_im/dist_mem_im_in_context.xdc] for cell 'imem2'
Parsing XDC File [c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_im/dist_mem_im/dist_mem_im_in_context.xdc] for cell 'imem3'
Finished Parsing XDC File [c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_im/dist_mem_im/dist_mem_im_in_context.xdc] for cell 'imem3'
Parsing XDC File [c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkwiz'
Finished Parsing XDC File [c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkwiz'
Parsing XDC File [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1222.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1222.367 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dmem0' at clock pin 'clk' is different from the actual clock period '14.286', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.777 ; gain = 668.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.777 ; gain = 668.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for dmem0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for imem0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for imem1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for imem2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for imem3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clkwiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.777 ; gain = 668.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/utils_1/imports/synth_1/IEStage.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.777 ; gain = 668.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.777 ; gain = 668.523
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Multiplev2'
WARNING: [Synth 8-327] inferring latch for variable 'aluctronld_reg' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/CtrUnite.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'movd_reg' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/CtrUnite.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'shd_reg' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/CtrUnite.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'shtyped_reg' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/CtrUnite.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'imm32_reg' [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Extent.v:40]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                  WRITE3 |                              001 |                              100
                  WRITE2 |                              010 |                              011
                  WRITE1 |                              011 |                              010
                  WRITE0 |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Multiplev2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.777 ; gain = 668.523
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 4     
	   3 Input    1 Bit       Adders := 4     
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 36    
	                4 Bit    Registers := 28    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 60    
+---Multipliers : 
	              32x32  Multipliers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 132   
	   4 Input   32 Bit        Muxes := 20    
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 4     
	   3 Input   10 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 4     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 28    
	  11 Input    3 Bit        Muxes := 4     
	  12 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 4     
	  22 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 28    
	   2 Input    1 Bit        Muxes := 17    
	  11 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP alu/mult_full, operation Mode is: A*B.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: Generating DSP alu/mult_full, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: Generating DSP alu/mult_full, operation Mode is: A*B.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: Generating DSP alu/mult_full, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: Generating DSP alu/mult_full, operation Mode is: A*B.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: Generating DSP alu/mult_full, operation Mode is: A*B.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: Generating DSP alu/mult_full, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: Generating DSP alu/mult_full, operation Mode is: A*B.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: Generating DSP alu/mult_full, operation Mode is: A*B.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: Generating DSP alu/mult_full, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: Generating DSP alu/mult_full, operation Mode is: A*B.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: Generating DSP alu/mult_full, operation Mode is: A*B.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: Generating DSP alu/mult_full, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
DSP Report: operator alu/mult_full is absorbed into DSP alu/mult_full.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1300.648 ; gain = 746.395
---------------------------------------------------------------------------------
 Sort Area is  alu/mult_full_0 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  alu/mult_full_0 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  alu/mult_full_3 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  alu/mult_full_3 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  alu/mult_full_6 : 0 0 : 3101 4856 : Used 1 time 0
 Sort Area is  alu/mult_full_6 : 0 1 : 1755 4856 : Used 1 time 0
 Sort Area is  alu/mult_full_9 : 0 0 : 3101 4856 : Used 1 time 0
 Sort Area is  alu/mult_full_9 : 0 1 : 1755 4856 : Used 1 time 0
 Sort Area is  alu/mult_full_c : 0 0 : 3101 4856 : Used 1 time 0
 Sort Area is  alu/mult_full_c : 0 1 : 1755 4856 : Used 1 time 0
 Sort Area is  alu/mult_full_8 : 0 0 : 2759 2759 : Used 1 time 0
 Sort Area is  alu/mult_full_a : 0 0 : 1755 1755 : Used 1 time 0
 Sort Area is  alu/mult_full_d : 0 0 : 1755 1755 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------+-----------+----------------------+--------------+
|arm:        | IDStage/RegFile/regfile_reg | Implied   | 16 x 32              | RAM32M x 12  | 
|arm:        | IDStage/RegFile/regfile_reg | Implied   | 16 x 32              | RAM32M x 12  | 
|arm:        | IDStage/RegFile/regfile_reg | Implied   | 16 x 32              | RAM32M x 12  | 
|arm:        | IDStage/RegFile/regfile_reg | Implied   | 16 x 32              | RAM32M x 12  | 
+------------+-----------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|IEStage     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1393.668 ; gain = 839.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1493.598 ; gain = 939.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------+-----------+----------------------+--------------+
|arm:        | IDStage/RegFile/regfile_reg | Implied   | 16 x 32              | RAM32M x 12  | 
|arm:        | IDStage/RegFile/regfile_reg | Implied   | 16 x 32              | RAM32M x 12  | 
|arm:        | IDStage/RegFile/regfile_reg | Implied   | 16 x 32              | RAM32M x 12  | 
|arm:        | IDStage/RegFile/regfile_reg | Implied   | 16 x 32              | RAM32M x 12  | 
+------------+-----------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_3898/O (LUT2)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     1: i_3898/I1 (LUT2)
     2: i_3679/O (LUT6)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     3: i_3679/I4 (LUT6)
     4: i_3898/O (LUT2)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_3898"
Found timing loop:
     0: i_3899/O (LUT2)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     1: i_3899/I1 (LUT2)
     2: i_3811/O (LUT5)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     3: i_3811/I1 (LUT5)
     4: i_3899/O (LUT2)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_3899"
Found timing loop:
     0: i_3900/O (LUT2)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     1: i_3900/I0 (LUT2)
     2: i_3898/O (LUT2)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     3: i_3898/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_3900"
Found timing loop:
     0: i_3898/O (LUT2)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     1: i_3898/I0 (LUT2)
     2: i_3713/O (LUT4)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     3: i_3713/I3 (LUT4)
     4: i_3859/O (LUT5)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     5: i_3859/I0 (LUT5)
     6: i_3898/O (LUT2)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_3898"
Found timing loop:
     0: i_3900/O (LUT2)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     1: i_3900/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:3]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1495.004 ; gain = 940.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 1631.082 ; gain = 1076.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 1631.082 ; gain = 1076.828
---------------------------------------------------------------------------------
Found timing loop:
     0: \FSM_sequential_current_state[2]_i_2 /O (LUT6)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     1: \FSM_sequential_current_state[2]_i_2 /I1 (LUT6)
     2: \FSM_sequential_current_state[2]_i_2 /O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:3]
Inferred a: "set_disable_timing -from I1 -to O \FSM_sequential_current_state[2]_i_2 "
Found timing loop:
     0: clkout3_BUFG_inst_i_2/O (LUT5)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     1: clkout3_BUFG_inst_i_2/I1 (LUT5)
     2: \FSM_sequential_current_state[2]_i_2 /O (LUT6)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     3: \FSM_sequential_current_state[2]_i_2 /I0 (LUT6)
     4: \FSM_sequential_current_state[2]_i_3 /O (LUT3)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     5: \FSM_sequential_current_state[2]_i_3 /I2 (LUT3)
     6: clkout0_BUFG_inst_i_2/O (LUT5)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
     7: clkout0_BUFG_inst_i_2/I1 (LUT5)
     8: clkout3_BUFG_inst_i_2/O (LUT5)
      [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:27]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/Multiplev2.v:3]
Inferred a: "set_disable_timing -from I1 -to O clkout3_BUFG_inst_i_2"
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through clkout0_BUFG_inst_i_4/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \FSM_sequential_current_state[2]_i_3 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through clkout0_BUFG_inst_i_3/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through clkout2_BUFG_inst_i_1/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through clkout0_BUFG_inst_i_1/O'
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1631.082 ; gain = 1076.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1631.082 ; gain = 1076.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1631.082 ; gain = 1076.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1631.082 ; gain = 1076.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|IEStage     | A*B          | 15     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | PCIN>>17+A*B | 30     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B          | 15     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | PCIN>>17+A*B | 30     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B          | 15     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | PCIN>>17+A*B | 30     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B          | 15     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IEStage     | PCIN>>17+A*B | 30     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clk_wiz_0       |         1|
|2     |dist_mem_gen_dm |         1|
|3     |dist_mem_im     |         4|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |clk_wiz         |     1|
|2     |dist_mem_gen_dm |     1|
|3     |dist_mem_im     |     4|
|7     |BUFG            |     8|
|8     |CARRY4          |   100|
|9     |DSP48E1         |    12|
|10    |LUT1            |     4|
|11    |LUT2            |   337|
|12    |LUT3            |   460|
|13    |LUT4            |   318|
|14    |LUT5            |  1090|
|15    |LUT6            |  1729|
|16    |MUXF7           |     8|
|17    |RAM32M          |    40|
|18    |RAM32X1D        |    16|
|19    |FDCE            |  1356|
|20    |LD              |   156|
|21    |IBUF            |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1631.082 ; gain = 1076.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 1631.082 ; gain = 987.297
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1631.082 ; gain = 1076.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1645.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 332 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1648.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 212 instances were transformed.
  LD => LDCE: 156 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 40 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances

Synth Design complete | Checksum: 3a2768a9
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 54 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1648.922 ; gain = 1290.441
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1648.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.runs/synth_1/Multiplev2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Multiplev2_utilization_synth.rpt -pb Multiplev2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  3 23:22:57 2025...
