Simulator report for lab3
Sat Nov 03 19:19:06 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ALTSYNCRAM
  6. |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 305 nodes    ;
; Simulation Coverage         ;      59.55 % ;
; Total Number of Transitions ; 6482         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; lab3.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; On         ; Off           ;
; VCD File for PowerPlay Power Analyzer output destination                                   ; lab3.vcd   ;               ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------+
; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-------------------------------------------------------------------------------------------------+
; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      59.55 % ;
; Total nodes checked                                 ; 305          ;
; Total output ports checked                          ; 314          ;
; Total output ports with complete 1/0-value coverage ; 187          ;
; Total output ports with no 1/0-value coverage       ; 82           ;
; Total output ports with no 1-value coverage         ; 119          ;
; Total output ports with no 0-value coverage         ; 90           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                    ; Output Port Name                                                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab3|address[3]                                                                                                             ; |lab3|address[3]                                                                                                               ; pin_out          ;
; |lab3|address[2]                                                                                                             ; |lab3|address[2]                                                                                                               ; pin_out          ;
; |lab3|address[1]                                                                                                             ; |lab3|address[1]                                                                                                               ; pin_out          ;
; |lab3|address[0]                                                                                                             ; |lab3|address[0]                                                                                                               ; pin_out          ;
; |lab3|clk                                                                                                                    ; |lab3|clk                                                                                                                      ; out              ;
; |lab3|StartAddress[2]                                                                                                        ; |lab3|StartAddress[2]                                                                                                          ; out              ;
; |lab3|StartAddress[1]                                                                                                        ; |lab3|StartAddress[1]                                                                                                          ; out              ;
; |lab3|StartAddress[0]                                                                                                        ; |lab3|StartAddress[0]                                                                                                          ; out              ;
; |lab3|data[4]                                                                                                                ; |lab3|data[4]                                                                                                                  ; pin_out          ;
; |lab3|data[3]                                                                                                                ; |lab3|data[3]                                                                                                                  ; pin_out          ;
; |lab3|data[2]                                                                                                                ; |lab3|data[2]                                                                                                                  ; pin_out          ;
; |lab3|data[1]                                                                                                                ; |lab3|data[1]                                                                                                                  ; pin_out          ;
; |lab3|data[0]                                                                                                                ; |lab3|data[0]                                                                                                                  ; pin_out          ;
; |lab3|data~3                                                                                                                 ; |lab3|data~3                                                                                                                   ; out0             ;
; |lab3|data~4                                                                                                                 ; |lab3|data~4                                                                                                                   ; out0             ;
; |lab3|data~5                                                                                                                 ; |lab3|data~5                                                                                                                   ; out0             ;
; |lab3|data~6                                                                                                                 ; |lab3|data~6                                                                                                                   ; out0             ;
; |lab3|data~7                                                                                                                 ; |lab3|data~7                                                                                                                   ; out0             ;
; |lab3|inst12                                                                                                                 ; |lab3|inst12                                                                                                                   ; regout           ;
; |lab3|inst17                                                                                                                 ; |lab3|inst17                                                                                                                   ; out0             ;
; |lab3|Read_Write                                                                                                             ; |lab3|Read_Write                                                                                                               ; out              ;
; |lab3|ROM_RAM                                                                                                                ; |lab3|ROM_RAM                                                                                                                  ; out              ;
; |lab3|inst18                                                                                                                 ; |lab3|inst18                                                                                                                   ; out0             ;
; |lab3|inst5                                                                                                                  ; |lab3|inst5                                                                                                                    ; out0             ;
; |lab3|inst19                                                                                                                 ; |lab3|inst19                                                                                                                   ; out0             ;
; |lab3|out1[4]                                                                                                                ; |lab3|out1[4]                                                                                                                  ; pin_out          ;
; |lab3|out1[3]                                                                                                                ; |lab3|out1[3]                                                                                                                  ; pin_out          ;
; |lab3|out1[2]                                                                                                                ; |lab3|out1[2]                                                                                                                  ; pin_out          ;
; |lab3|out1[1]                                                                                                                ; |lab3|out1[1]                                                                                                                  ; pin_out          ;
; |lab3|out1[0]                                                                                                                ; |lab3|out1[0]                                                                                                                  ; pin_out          ;
; |lab3|out2[4]                                                                                                                ; |lab3|out2[4]                                                                                                                  ; pin_out          ;
; |lab3|out2[3]                                                                                                                ; |lab3|out2[3]                                                                                                                  ; pin_out          ;
; |lab3|out2[2]                                                                                                                ; |lab3|out2[2]                                                                                                                  ; pin_out          ;
; |lab3|out2[0]                                                                                                                ; |lab3|out2[0]                                                                                                                  ; pin_out          ;
; |lab3|out3[4]                                                                                                                ; |lab3|out3[4]                                                                                                                  ; pin_out          ;
; |lab3|out3[3]                                                                                                                ; |lab3|out3[3]                                                                                                                  ; pin_out          ;
; |lab3|out3[2]                                                                                                                ; |lab3|out3[2]                                                                                                                  ; pin_out          ;
; |lab3|out3[1]                                                                                                                ; |lab3|out3[1]                                                                                                                  ; pin_out          ;
; |lab3|out3[0]                                                                                                                ; |lab3|out3[0]                                                                                                                  ; pin_out          ;
; |lab3|out4[4]                                                                                                                ; |lab3|out4[4]                                                                                                                  ; pin_out          ;
; |lab3|out4[3]                                                                                                                ; |lab3|out4[3]                                                                                                                  ; pin_out          ;
; |lab3|out4[2]                                                                                                                ; |lab3|out4[2]                                                                                                                  ; pin_out          ;
; |lab3|out4[0]                                                                                                                ; |lab3|out4[0]                                                                                                                  ; pin_out          ;
; |lab3|out_counter[3]                                                                                                         ; |lab3|out_counter[3]                                                                                                           ; pin_out          ;
; |lab3|out_counter[2]                                                                                                         ; |lab3|out_counter[2]                                                                                                           ; pin_out          ;
; |lab3|out_counter[1]                                                                                                         ; |lab3|out_counter[1]                                                                                                           ; pin_out          ;
; |lab3|out_counter[0]                                                                                                         ; |lab3|out_counter[0]                                                                                                           ; pin_out          ;
; |lab3|outbuf[4]                                                                                                              ; |lab3|outbuf[4]                                                                                                                ; pin_out          ;
; |lab3|outbuf[3]                                                                                                              ; |lab3|outbuf[3]                                                                                                                ; pin_out          ;
; |lab3|outbuf[2]                                                                                                              ; |lab3|outbuf[2]                                                                                                                ; pin_out          ;
; |lab3|outbuf[1]                                                                                                              ; |lab3|outbuf[1]                                                                                                                ; pin_out          ;
; |lab3|outbuf[0]                                                                                                              ; |lab3|outbuf[0]                                                                                                                ; pin_out          ;
; |lab3|ram_out[3]                                                                                                             ; |lab3|ram_out[3]                                                                                                               ; pin_out          ;
; |lab3|ram_out[2]                                                                                                             ; |lab3|ram_out[2]                                                                                                               ; pin_out          ;
; |lab3|ram_out[1]                                                                                                             ; |lab3|ram_out[1]                                                                                                               ; pin_out          ;
; |lab3|ram_out[0]                                                                                                             ; |lab3|ram_out[0]                                                                                                               ; pin_out          ;
; |lab3|rom_out[3]                                                                                                             ; |lab3|rom_out[3]                                                                                                               ; pin_out          ;
; |lab3|rom_out[2]                                                                                                             ; |lab3|rom_out[2]                                                                                                               ; pin_out          ;
; |lab3|rom_out[1]                                                                                                             ; |lab3|rom_out[1]                                                                                                               ; pin_out          ;
; |lab3|rom_out[0]                                                                                                             ; |lab3|rom_out[0]                                                                                                               ; pin_out          ;
; |lab3|TestDFF:inst15|gdfx_temp0[4]                                                                                           ; |lab3|TestDFF:inst15|gdfx_temp0[4]                                                                                             ; out0             ;
; |lab3|TestDFF:inst15|gdfx_temp0[3]                                                                                           ; |lab3|TestDFF:inst15|gdfx_temp0[3]                                                                                             ; out0             ;
; |lab3|TestDFF:inst15|gdfx_temp0[2]                                                                                           ; |lab3|TestDFF:inst15|gdfx_temp0[2]                                                                                             ; out0             ;
; |lab3|TestDFF:inst15|gdfx_temp0[1]                                                                                           ; |lab3|TestDFF:inst15|gdfx_temp0[1]                                                                                             ; out0             ;
; |lab3|TestDFF:inst15|gdfx_temp0[0]                                                                                           ; |lab3|TestDFF:inst15|gdfx_temp0[0]                                                                                             ; out0             ;
; |lab3|TestDFF:inst15|inst11                                                                                                  ; |lab3|TestDFF:inst15|inst11                                                                                                    ; regout           ;
; |lab3|TestDFF:inst15|inst8                                                                                                   ; |lab3|TestDFF:inst15|inst8                                                                                                     ; regout           ;
; |lab3|TestDFF:inst15|inst14                                                                                                  ; |lab3|TestDFF:inst15|inst14                                                                                                    ; regout           ;
; |lab3|TestDFF:inst15|inst21                                                                                                  ; |lab3|TestDFF:inst15|inst21                                                                                                    ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[4]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[4]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[2]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[2]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[0]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[0]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[4]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[4]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[2]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[2]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[1]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[1]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                           ; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                             ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                           ; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                             ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                             ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                             ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                             ; regout           ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[4]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[4]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[3]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[3]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[2]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[2]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[1]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[1]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[0]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[0]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita0         ; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita0           ; sumout           ;
; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita0         ; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita0~COUT      ; cout             ;
; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita1         ; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita1           ; sumout           ;
; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita1         ; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita1~COUT      ; cout             ;
; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita2         ; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita2           ; sumout           ;
; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita2         ; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita2~COUT      ; cout             ;
; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita3         ; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita3           ; sumout           ;
; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_reg_bit[3]         ; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_reg_bit[3]           ; regout           ;
; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_reg_bit[2]         ; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_reg_bit[2]           ; regout           ;
; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_reg_bit[1]         ; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_reg_bit[1]           ; regout           ;
; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_reg_bit[0]         ; |lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_reg_bit[0]           ; regout           ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode102w[3]              ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode102w[3]                ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode102w[2]              ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode102w[2]                ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode102w[1]              ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode102w[1]                ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode112w[3]              ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode112w[3]                ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode112w[2]              ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode112w[2]                ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode112w[1]              ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode112w[1]                ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode122w[3]              ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode122w[3]                ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode122w[2]              ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode122w[2]                ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode122w[1]              ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode122w[1]                ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode132w[3]              ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode132w[3]                ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode132w[2]              ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode132w[2]                ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode132w[1]              ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode132w[1]                ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode31w[3]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode31w[3]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode31w[2]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode31w[2]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode31w[1]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode31w[1]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode41w[3]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode41w[3]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode41w[2]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode41w[2]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode41w[1]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode41w[1]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode51w[3]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode51w[3]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode51w[2]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode51w[2]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode51w[1]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode51w[1]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode61w[3]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode61w[3]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode61w[2]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode61w[2]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode61w[1]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode61w[1]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode91w[3]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode91w[3]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode91w[2]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode91w[2]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode91w[1]               ; |lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode91w[1]                 ; out0             ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[4]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[4]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[0]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[0]                                                ; out              ;
; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                                              ; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                                                ; out              ;
; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                                              ; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                                                ; out              ;
; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                                              ; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                                                ; out              ;
; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                                              ; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                                                ; out              ;
; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                                              ; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                                                ; out              ;
; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a0                         ; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[0]                                 ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a1                         ; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[1]                                 ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a2                         ; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[2]                                 ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a3                         ; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[3]                                 ; portadataout0    ;
; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]                                                              ; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]                                                                ; out              ;
; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]                                                              ; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]                                                                ; out              ;
; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]                                                              ; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]                                                                ; out              ;
; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]                                                              ; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]                                                                ; out              ;
; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]                                                              ; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]                                                                ; out              ;
; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a0                            ; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[0]                                    ; portadataout0    ;
; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a1                            ; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[1]                                    ; portadataout0    ;
; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a2                            ; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[2]                                    ; portadataout0    ;
; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a3                            ; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[3]                                    ; portadataout0    ;
; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                                              ; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                                                ; out              ;
; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                                              ; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                                                ; out              ;
; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                                              ; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                                                ; out              ;
; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                                              ; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                                                ; out              ;
; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|_~0                   ; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|_~0                     ; out0             ;
; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aneb_result_wire[0]~0 ; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aneb_result_wire[0]   ; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aneb_result_wire[0]     ; out0             ;
; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|data_wire[0]          ; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|data_wire[0]            ; out0             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita0    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita0    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita1    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita1    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita2    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[1]    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[1]      ; regout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[0]    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[0]      ; regout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[2]~14 ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[2]~14   ; out0             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[1]~15 ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[1]~15   ; out0             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[0]~16 ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[0]~16   ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~0             ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~0               ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~1             ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~1               ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~2             ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~2               ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~3             ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~3               ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~4             ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~4               ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~5             ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~5               ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~6             ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~6               ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~7             ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~7               ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~8             ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~8               ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~11            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~11              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~12            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~12              ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                    ; Output Port Name                                                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab3|address[6]                                                                                                             ; |lab3|address[6]                                                                                                               ; pin_out          ;
; |lab3|address[5]                                                                                                             ; |lab3|address[5]                                                                                                               ; pin_out          ;
; |lab3|address[4]                                                                                                             ; |lab3|address[4]                                                                                                               ; pin_out          ;
; |lab3|StartAddress[6]                                                                                                        ; |lab3|StartAddress[6]                                                                                                          ; out              ;
; |lab3|StartAddress[5]                                                                                                        ; |lab3|StartAddress[5]                                                                                                          ; out              ;
; |lab3|StartAddress[4]                                                                                                        ; |lab3|StartAddress[4]                                                                                                          ; out              ;
; |lab3|StartAddress[3]                                                                                                        ; |lab3|StartAddress[3]                                                                                                          ; out              ;
; |lab3|data[7]                                                                                                                ; |lab3|data[7]                                                                                                                  ; pin_out          ;
; |lab3|data[6]                                                                                                                ; |lab3|data[6]                                                                                                                  ; pin_out          ;
; |lab3|data[5]                                                                                                                ; |lab3|data[5]                                                                                                                  ; pin_out          ;
; |lab3|data~0                                                                                                                 ; |lab3|data~0                                                                                                                   ; out0             ;
; |lab3|data~1                                                                                                                 ; |lab3|data~1                                                                                                                   ; out0             ;
; |lab3|data~2                                                                                                                 ; |lab3|data~2                                                                                                                   ; out0             ;
; |lab3|rden                                                                                                                   ; |lab3|rden                                                                                                                     ; out              ;
; |lab3|out1[7]                                                                                                                ; |lab3|out1[7]                                                                                                                  ; pin_out          ;
; |lab3|out1[6]                                                                                                                ; |lab3|out1[6]                                                                                                                  ; pin_out          ;
; |lab3|out1[5]                                                                                                                ; |lab3|out1[5]                                                                                                                  ; pin_out          ;
; |lab3|out2[7]                                                                                                                ; |lab3|out2[7]                                                                                                                  ; pin_out          ;
; |lab3|out2[6]                                                                                                                ; |lab3|out2[6]                                                                                                                  ; pin_out          ;
; |lab3|out2[5]                                                                                                                ; |lab3|out2[5]                                                                                                                  ; pin_out          ;
; |lab3|out2[1]                                                                                                                ; |lab3|out2[1]                                                                                                                  ; pin_out          ;
; |lab3|out3[7]                                                                                                                ; |lab3|out3[7]                                                                                                                  ; pin_out          ;
; |lab3|out3[6]                                                                                                                ; |lab3|out3[6]                                                                                                                  ; pin_out          ;
; |lab3|out3[5]                                                                                                                ; |lab3|out3[5]                                                                                                                  ; pin_out          ;
; |lab3|out4[7]                                                                                                                ; |lab3|out4[7]                                                                                                                  ; pin_out          ;
; |lab3|out4[6]                                                                                                                ; |lab3|out4[6]                                                                                                                  ; pin_out          ;
; |lab3|out4[5]                                                                                                                ; |lab3|out4[5]                                                                                                                  ; pin_out          ;
; |lab3|outbuf[7]                                                                                                              ; |lab3|outbuf[7]                                                                                                                ; pin_out          ;
; |lab3|outbuf[6]                                                                                                              ; |lab3|outbuf[6]                                                                                                                ; pin_out          ;
; |lab3|outbuf[5]                                                                                                              ; |lab3|outbuf[5]                                                                                                                ; pin_out          ;
; |lab3|ram_out[7]                                                                                                             ; |lab3|ram_out[7]                                                                                                               ; pin_out          ;
; |lab3|ram_out[6]                                                                                                             ; |lab3|ram_out[6]                                                                                                               ; pin_out          ;
; |lab3|ram_out[5]                                                                                                             ; |lab3|ram_out[5]                                                                                                               ; pin_out          ;
; |lab3|rom_out[7]                                                                                                             ; |lab3|rom_out[7]                                                                                                               ; pin_out          ;
; |lab3|rom_out[6]                                                                                                             ; |lab3|rom_out[6]                                                                                                               ; pin_out          ;
; |lab3|rom_out[5]                                                                                                             ; |lab3|rom_out[5]                                                                                                               ; pin_out          ;
; |lab3|rom_out[4]                                                                                                             ; |lab3|rom_out[4]                                                                                                               ; pin_out          ;
; |lab3|TestDFF:inst15|gdfx_temp0[7]                                                                                           ; |lab3|TestDFF:inst15|gdfx_temp0[7]                                                                                             ; out0             ;
; |lab3|TestDFF:inst15|gdfx_temp0[6]                                                                                           ; |lab3|TestDFF:inst15|gdfx_temp0[6]                                                                                             ; out0             ;
; |lab3|TestDFF:inst15|gdfx_temp0[5]                                                                                           ; |lab3|TestDFF:inst15|gdfx_temp0[5]                                                                                             ; out0             ;
; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[7]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[7]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[6]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[6]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[5]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[5]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[7]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[7]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[6]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[6]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[5]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[5]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                             ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                             ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                           ; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                             ; regout           ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[7]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[7]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[6]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[6]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[5]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[5]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[7]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[7]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[6]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[6]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[1]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[1]                                                ; out              ;
; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                                              ; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                                                ; out              ;
; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                                              ; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                                                ; out              ;
; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                                              ; |lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                                                ; out              ;
; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5                         ; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[5]                                 ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6                         ; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[6]                                 ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7                         ; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[7]                                 ; portadataout0    ;
; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]                                                              ; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]                                                                ; out              ;
; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]                                                              ; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]                                                                ; out              ;
; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]                                                              ; |lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]                                                                ; out              ;
; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4                            ; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[4]                                    ; portadataout0    ;
; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5                            ; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[5]                                    ; portadataout0    ;
; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6                            ; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[6]                                    ; portadataout0    ;
; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7                            ; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[7]                                    ; portadataout0    ;
; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                                              ; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                                                ; out              ;
; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                                              ; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                                                ; out              ;
; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                                              ; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                                                ; out              ;
; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                                              ; |lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                                                ; out              ;
; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|data_wire[2]          ; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|data_wire[2]            ; out0             ;
; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|data_wire[1]          ; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|data_wire[1]            ; out0             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita2    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita3    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita3      ; sumout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita3    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita4    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita4      ; sumout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita4    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita5    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita5      ; sumout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita5    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita6    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita6      ; sumout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[6]    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[6]      ; regout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[5]    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[5]      ; regout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[4]    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[4]      ; regout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[3]    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[3]      ; regout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[2]    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[2]      ; regout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[6]~10 ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[6]~10   ; out0             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[5]~11 ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[5]~11   ; out0             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[4]~12 ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[4]~12   ; out0             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[3]~13 ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[3]~13   ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~9             ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~9               ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~10            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~10              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~13            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~13              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~14            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~14              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~15            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~15              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~16            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~16              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~17            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~17              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~18            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~18              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~19            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~19              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~20            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~20              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~21            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~21              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~22            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~22              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~23            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~23              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~24            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~24              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~25            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~25              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~26            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~26              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~27            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~27              ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                    ; Output Port Name                                                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab3|address[6]                                                                                                             ; |lab3|address[6]                                                                                                               ; pin_out          ;
; |lab3|address[5]                                                                                                             ; |lab3|address[5]                                                                                                               ; pin_out          ;
; |lab3|address[4]                                                                                                             ; |lab3|address[4]                                                                                                               ; pin_out          ;
; |lab3|StartAddress[6]                                                                                                        ; |lab3|StartAddress[6]                                                                                                          ; out              ;
; |lab3|StartAddress[5]                                                                                                        ; |lab3|StartAddress[5]                                                                                                          ; out              ;
; |lab3|StartAddress[4]                                                                                                        ; |lab3|StartAddress[4]                                                                                                          ; out              ;
; |lab3|out1[7]                                                                                                                ; |lab3|out1[7]                                                                                                                  ; pin_out          ;
; |lab3|out1[6]                                                                                                                ; |lab3|out1[6]                                                                                                                  ; pin_out          ;
; |lab3|out1[5]                                                                                                                ; |lab3|out1[5]                                                                                                                  ; pin_out          ;
; |lab3|out2[7]                                                                                                                ; |lab3|out2[7]                                                                                                                  ; pin_out          ;
; |lab3|out2[6]                                                                                                                ; |lab3|out2[6]                                                                                                                  ; pin_out          ;
; |lab3|out2[5]                                                                                                                ; |lab3|out2[5]                                                                                                                  ; pin_out          ;
; |lab3|out2[1]                                                                                                                ; |lab3|out2[1]                                                                                                                  ; pin_out          ;
; |lab3|out3[7]                                                                                                                ; |lab3|out3[7]                                                                                                                  ; pin_out          ;
; |lab3|out3[6]                                                                                                                ; |lab3|out3[6]                                                                                                                  ; pin_out          ;
; |lab3|out3[5]                                                                                                                ; |lab3|out3[5]                                                                                                                  ; pin_out          ;
; |lab3|out4[7]                                                                                                                ; |lab3|out4[7]                                                                                                                  ; pin_out          ;
; |lab3|out4[6]                                                                                                                ; |lab3|out4[6]                                                                                                                  ; pin_out          ;
; |lab3|out4[5]                                                                                                                ; |lab3|out4[5]                                                                                                                  ; pin_out          ;
; |lab3|out4[1]                                                                                                                ; |lab3|out4[1]                                                                                                                  ; pin_out          ;
; |lab3|ram_out[7]                                                                                                             ; |lab3|ram_out[7]                                                                                                               ; pin_out          ;
; |lab3|ram_out[6]                                                                                                             ; |lab3|ram_out[6]                                                                                                               ; pin_out          ;
; |lab3|ram_out[5]                                                                                                             ; |lab3|ram_out[5]                                                                                                               ; pin_out          ;
; |lab3|ram_out[4]                                                                                                             ; |lab3|ram_out[4]                                                                                                               ; pin_out          ;
; |lab3|rom_out[7]                                                                                                             ; |lab3|rom_out[7]                                                                                                               ; pin_out          ;
; |lab3|rom_out[6]                                                                                                             ; |lab3|rom_out[6]                                                                                                               ; pin_out          ;
; |lab3|rom_out[5]                                                                                                             ; |lab3|rom_out[5]                                                                                                               ; pin_out          ;
; |lab3|rom_out[4]                                                                                                             ; |lab3|rom_out[4]                                                                                                               ; pin_out          ;
; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[3]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[3]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[1]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[1]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[3]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[3]                                                ; out              ;
; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                             ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                             ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                           ; |lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                             ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                          ; |lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; regout           ;
; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[3]                                              ; |lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[3]                                                ; out              ;
; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a4                         ; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[4]                                 ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5                         ; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[5]                                 ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6                         ; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[6]                                 ; portadataout0    ;
; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7                         ; |lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[7]                                 ; portadataout0    ;
; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4                            ; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[4]                                    ; portadataout0    ;
; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5                            ; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[5]                                    ; portadataout0    ;
; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6                            ; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[6]                                    ; portadataout0    ;
; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7                            ; |lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[7]                                    ; portadataout0    ;
; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|data_wire[2]          ; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|data_wire[2]            ; out0             ;
; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|data_wire[1]          ; |lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|data_wire[1]            ; out0             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita2    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita3    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita3      ; sumout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita3    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita4    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita4      ; sumout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita4    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita5    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita5      ; sumout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita5    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita6    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita6      ; sumout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[6]    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[6]      ; regout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[5]    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[5]      ; regout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[4]    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[4]      ; regout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[3]    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[3]      ; regout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[2]    ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[2]      ; regout           ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[6]~10 ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[6]~10   ; out0             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[5]~11 ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[5]~11   ; out0             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[4]~12 ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[4]~12   ; out0             ;
; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[3]~13 ; |lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[3]~13   ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~9             ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~9               ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~10            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~10              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~13            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~13              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~14            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~14              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~15            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~15              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~16            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~16              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~17            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~17              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~18            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~18              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~19            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~19              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~20            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~20              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~21            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~21              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~22            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~22              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~23            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~23              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~24            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~24              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~25            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~25              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~26            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~26              ; out0             ;
; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~27            ; |lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~27              ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Nov 03 19:19:04 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab3 -c lab3
Info: Using vector source file "E://5 /C//temp/lab3.vwf"
Warning: Cannot find channels in vector source file for the following output ports - channels are required for VCD file generation for PowerPlay Power Analyzer
    Warning: Output port: "|lab3|data~0"
    Warning: Output port: "|lab3|data~1"
    Warning: Output port: "|lab3|data~2"
    Warning: Output port: "|lab3|data~3"
    Warning: Output port: "|lab3|data~4"
    Warning: Output port: "|lab3|data~5"
    Warning: Output port: "|lab3|data~6"
    Warning: Output port: "|lab3|data~7"
    Warning: Output port: "|lab3|inst12"
    Warning: Output port: "|lab3|inst17"
    Warning: Output port: "|lab3|inst18"
    Warning: Output port: "|lab3|inst5"
    Warning: Output port: "|lab3|inst19"
    Warning: Output port: "|lab3|TestDFF:inst15|gdfx_temp0[7]"
    Warning: Output port: "|lab3|TestDFF:inst15|gdfx_temp0[6]"
    Warning: Output port: "|lab3|TestDFF:inst15|gdfx_temp0[5]"
    Warning: Output port: "|lab3|TestDFF:inst15|gdfx_temp0[4]"
    Warning: Output port: "|lab3|TestDFF:inst15|gdfx_temp0[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|gdfx_temp0[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|gdfx_temp0[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|gdfx_temp0[0]"
    Warning: Output port: "|lab3|TestDFF:inst15|inst11"
    Warning: Output port: "|lab3|TestDFF:inst15|inst8"
    Warning: Output port: "|lab3|TestDFF:inst15|inst14"
    Warning: Output port: "|lab3|TestDFF:inst15|inst21"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[7]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[6]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[7]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[6]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[7]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[6]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita0~COMBOUT"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita0"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita0~COUT"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita0~SHAREOUT"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita1~COMBOUT"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita1"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita1~COUT"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita1~SHAREOUT"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita2~COMBOUT"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita2"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita2~COUT"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita2~SHAREOUT"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita3~COMBOUT"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita3"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita3~COUT"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_comb_bita3~SHAREOUT"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_reg_bit[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_reg_bit[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_reg_bit[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_sri:auto_generated|counter_reg_bit[0]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode102w[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode102w[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode102w[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode112w[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode112w[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode112w[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode122w[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode122w[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode122w[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode132w[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode132w[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode132w[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode31w[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode31w[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode31w[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode41w[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode41w[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode41w[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode51w[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode51w[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode51w[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode61w[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode61w[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode61w[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode91w[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode91w[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_decode0:inst7|lpm_decode:lpm_decode_component|decode_ncf:auto_generated|w_anode91w[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[7]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[6]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|lab3|TestDFF:inst15|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]"
    Warning: Output port: "|lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]"
    Warning: Output port: "|lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|lab3|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[0]"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a0~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a0~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a0~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a0~DFTOUT0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a0~DFTOUT1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a0~DFTOUT2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a0~DFTOUT3"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a0~DFTOUT4"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a0~DFTOUT5"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a0~DFTOUT6"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a0~DFTOUT7"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a0~DFTOUT8"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[1]"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a1~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a1~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a1~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a1~DFTOUT0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a1~DFTOUT1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a1~DFTOUT2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a1~DFTOUT3"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a1~DFTOUT4"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a1~DFTOUT5"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a1~DFTOUT6"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a1~DFTOUT7"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a1~DFTOUT8"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[2]"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a2~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a2~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a2~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a2~DFTOUT0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a2~DFTOUT1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a2~DFTOUT2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a2~DFTOUT3"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a2~DFTOUT4"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a2~DFTOUT5"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a2~DFTOUT6"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a2~DFTOUT7"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a2~DFTOUT8"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[3]"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a3~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a3~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a3~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a3~DFTOUT0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a3~DFTOUT1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a3~DFTOUT2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a3~DFTOUT3"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a3~DFTOUT4"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a3~DFTOUT5"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a3~DFTOUT6"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a3~DFTOUT7"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a3~DFTOUT8"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[4]"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a4~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a4~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a4~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a4~DFTOUT0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a4~DFTOUT1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a4~DFTOUT2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a4~DFTOUT3"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a4~DFTOUT4"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a4~DFTOUT5"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a4~DFTOUT6"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a4~DFTOUT7"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a4~DFTOUT8"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[5]"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5~DFTOUT0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5~DFTOUT1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5~DFTOUT2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5~DFTOUT3"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5~DFTOUT4"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5~DFTOUT5"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5~DFTOUT6"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5~DFTOUT7"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a5~DFTOUT8"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[6]"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6~DFTOUT0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6~DFTOUT1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6~DFTOUT2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6~DFTOUT3"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6~DFTOUT4"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6~DFTOUT5"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6~DFTOUT6"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6~DFTOUT7"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a6~DFTOUT8"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|q_a[7]"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7~DFTOUT0"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7~DFTOUT1"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7~DFTOUT2"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7~DFTOUT3"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7~DFTOUT4"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7~DFTOUT5"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7~DFTOUT6"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7~DFTOUT7"
    Warning: Output port: "|lab3|lpm_ram_dq0:inst23|altsyncram:altsyncram_component|altsyncram_dkm1:auto_generated|ram_block1a7~DFTOUT8"
    Warning: Output port: "|lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]"
    Warning: Output port: "|lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]"
    Warning: Output port: "|lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|lab3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[0]"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a0~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a0~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a0~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a0~DFTOUT0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a0~DFTOUT1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a0~DFTOUT2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a0~DFTOUT3"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a0~DFTOUT4"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a0~DFTOUT5"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a0~DFTOUT6"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a0~DFTOUT7"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a0~DFTOUT8"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[1]"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a1~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a1~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a1~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a1~DFTOUT0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a1~DFTOUT1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a1~DFTOUT2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a1~DFTOUT3"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a1~DFTOUT4"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a1~DFTOUT5"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a1~DFTOUT6"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a1~DFTOUT7"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a1~DFTOUT8"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[2]"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a2~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a2~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a2~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a2~DFTOUT0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a2~DFTOUT1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a2~DFTOUT2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a2~DFTOUT3"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a2~DFTOUT4"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a2~DFTOUT5"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a2~DFTOUT6"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a2~DFTOUT7"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a2~DFTOUT8"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[3]"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a3~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a3~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a3~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a3~DFTOUT0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a3~DFTOUT1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a3~DFTOUT2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a3~DFTOUT3"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a3~DFTOUT4"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a3~DFTOUT5"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a3~DFTOUT6"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a3~DFTOUT7"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a3~DFTOUT8"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[4]"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4~DFTOUT0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4~DFTOUT1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4~DFTOUT2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4~DFTOUT3"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4~DFTOUT4"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4~DFTOUT5"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4~DFTOUT6"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4~DFTOUT7"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a4~DFTOUT8"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[5]"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5~DFTOUT0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5~DFTOUT1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5~DFTOUT2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5~DFTOUT3"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5~DFTOUT4"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5~DFTOUT5"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5~DFTOUT6"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5~DFTOUT7"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a5~DFTOUT8"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[6]"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6~DFTOUT0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6~DFTOUT1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6~DFTOUT2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6~DFTOUT3"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6~DFTOUT4"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6~DFTOUT5"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6~DFTOUT6"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6~DFTOUT7"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a6~DFTOUT8"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|q_a[7]"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7~ECCSTATUS0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7~ECCSTATUS1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7~ECCSTATUS2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7~DFTOUT0"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7~DFTOUT1"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7~DFTOUT2"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7~DFTOUT3"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7~DFTOUT4"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7~DFTOUT5"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7~DFTOUT6"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7~DFTOUT7"
    Warning: Output port: "|lab3|lpm_rom1:inst11|altsyncram:altsyncram_component|altsyncram_60f1:auto_generated|ram_block1a7~DFTOUT8"
    Warning: Output port: "|lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]"
    Warning: Output port: "|lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]"
    Warning: Output port: "|lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|lab3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|_~0"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aneb_result_wire[0]~0"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aneb_result_wire[0]"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|data_wire[2]"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|data_wire[1]"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|data_wire[0]"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita0~COMBOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita0"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita0~COUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita0~SHAREOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita1~COMBOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita1"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita1~COUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita1~SHAREOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita2~COMBOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita2"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita2~COUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita2~SHAREOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita3~COMBOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita3"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita3~COUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita3~SHAREOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita4~COMBOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita4"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita4~COUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita4~SHAREOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita5~COMBOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita5"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita5~COUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita5~SHAREOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita6~COMBOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita6"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita6~COUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_comb_bita6~SHAREOUT"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[6]"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[5]"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[4]"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[3]"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[2]"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[1]"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[0]"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[6]~10"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[5]~11"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[4]~12"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[3]~13"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[2]~14"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[1]~15"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_q7i:auto_generated|counter_reg_bit[0]~16"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~0"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~1"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~2"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~3"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~4"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~5"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~6"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~7"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~8"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~9"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~10"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~11"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~12"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~13"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~14"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~15"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~16"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~17"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~18"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~19"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~20"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~21"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~22"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~23"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~24"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~25"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~26"
    Warning: Output port: "|lab3|FormAddress:inst16|lpm_add_sub0:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_moh:auto_generated|op_1~27"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 25.0 ns on register "|lab3|inst12"
Warning: Found logic contention at time 25.0 ns on bus node "|lab3|data~0"
    Info: Node "lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]" has logic level of 0
    Info: Node "lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]" has logic level of Z
    Info: Node "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]" has logic level of X
Warning: Found logic contention at time 25.0 ns on bus node "|lab3|data~1"
    Info: Node "lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]" has logic level of 0
    Info: Node "lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]" has logic level of Z
    Info: Node "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]" has logic level of X
Warning: Found logic contention at time 25.0 ns on bus node "|lab3|data~2"
    Info: Node "lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]" has logic level of 0
    Info: Node "lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]" has logic level of Z
    Info: Node "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]" has logic level of X
Warning: Found logic contention at time 25.0 ns on bus node "|lab3|data~3"
    Info: Node "lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]" has logic level of 0
    Info: Node "lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]" has logic level of Z
    Info: Node "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]" has logic level of X
Warning: Found logic contention at time 25.0 ns on bus node "|lab3|data~4"
    Info: Node "lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 1
    Info: Node "lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of Z
    Info: Node "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of X
Warning: Found logic contention at time 25.0 ns on bus node "|lab3|data~5"
    Info: Node "lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 1
    Info: Node "lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of Z
    Info: Node "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of X
Warning: Found logic contention at time 25.0 ns on bus node "|lab3|data~6"
    Info: Node "lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 1
    Info: Node "lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of Z
    Info: Node "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of X
Warning: Found logic contention at time 25.0 ns on bus node "|lab3|data~7"
    Info: Node "lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]" has logic level of 1
    Info: Node "lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]" has logic level of Z
    Info: Node "lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]" has logic level of X
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      59.55 %
Info: Number of transitions in simulation is 6482
Info: Created VCD File E://5 /C//temp/lab3.vcd
Info: Quartus II Simulator was successful. 0 errors, 454 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Sat Nov 03 19:19:07 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


