{"vcs1":{"timestamp_begin":1730363975.523258278, "rt":1.94, "ut":0.36, "st":0.29}}
{"vcselab":{"timestamp_begin":1730363977.549311076, "rt":2.00, "ut":0.28, "st":0.22}}
{"link":{"timestamp_begin":1730363979.642408250, "rt":0.41, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730363974.793882573}
{"VCS_COMP_START_TIME": 1730363974.793882573}
{"VCS_COMP_END_TIME": 1730363981.439251005}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331068}}
{"stitch_vcselab": {"peak_mem": 231552}}
