# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1590 0.000512 1024 110 220 37504 1.73578 10.4134 52.5266 64.7277 64.7863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 560 0.000128 2048 90 2590 117248 23.846 14.3688 727.488 419.493 1185.33 1185.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1460 0.000512 2048 190 350 35904 3.48006 22.7707 104.909 131.202 131.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1850 0.001024 2048 420 310 17216 1.36467 9.71366 52.471 63.5927 63.6498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 530 6.4e-05 1024 140 750 167936 44.3496 13.4824 152.745 436.996 647.786 647.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1000 6.4e-05 4096 220 9420 251392 119.84 67.7115 10917.4 2004.52 13109.8 13110
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1590 0.000512 1024 110 220 37512 1.73971 12.024 52.5027 66.3219 66.3798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 560 0.000128 2048 90 2590 116928 23.9264 14.3934 835.97 418.986 1293.42 1293.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1460 0.000512 2048 190 350 35856 3.4697 25.9076 104.71 134.132 134.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1850 0.001024 2048 420 310 17208 1.36602 11.0431 52.4243 64.8769 64.9348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 530 6.4e-05 1024 140 750 165888 44.2297 13.4018 172.077 414.233 644.157 644.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1000 6.4e-05 4096 220 9420 251136 120.235 67.8432 13012.3 2002.88 15203.5 15203.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1590 0.000512 1024 110 220 37440 1.73661 12.6543 52.4138 66.8555 66.9134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 560 0.000128 2048 90 2590 117120 23.871 14.385 871.927 419.144 1329.46 1329.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1460 0.000512 2048 190 350 35840 3.46963 27.017 104.678 135.208 135.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1850 0.001024 2048 420 310 17200 1.36294 11.6047 52.4227 65.434 65.4916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 530 6.4e-05 1024 140 750 168960 44.401 13.5127 183.283 419.022 660.436 660.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1000 6.4e-05 4096 220 9420 250880 120.018 67.9113 13517.4 2005.7 15711.3 15711.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1590 0.000512 1024 110 220 37440 1.73658 11.7065 52.4453 65.9404 65.9988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 560 0.000128 2048 90 2590 116736 23.8058 14.3672 812.951 418.538 1269.8 1269.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1460 0.000512 2048 190 350 35808 3.46688 25.2193 104.648 133.378 133.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1850 0.001024 2048 420 310 17184 1.36368 10.7984 52.4366 64.6404 64.6996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 530 6.4e-05 1024 140 750 165888 43.8879 13.3152 168.15 412.219 637.785 637.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1000 6.4e-05 4096 220 9420 250368 119.729 67.7208 12550.2 2003.28 14741.2 14741.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1590 0.000512 1024 110 220 37400 1.73235 11.835 52.3923 66.0094 66.0688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 560 0.000128 2048 90 2590 116800 23.9726 14.3769 823.145 418.806 1280.43 1280.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1460 0.000512 2048 190 350 35800 3.47082 25.6249 104.636 133.774 133.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1850 0.001024 2048 420 310 17200 1.37248 11.0501 52.4861 64.9518 65.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 530 6.4e-05 1024 140 750 160000 44.7722 13.3609 163.959 412.22 634.523 634.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1000 6.4e-05 4096 220 9420 250400 120.593 67.9863 12746.3 2005.14 14940.3 14940.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1590 0.000512 1024 110 220 37408 1.73056 12.0968 52.4195 66.3005 66.3593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 560 0.000128 2048 90 2590 116480 23.8575 14.3579 841.689 418.596 1298.63 1298.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1460 0.000512 2048 190 350 35840 3.47206 26.5144 104.774 134.804 134.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1850 0.001024 2048 420 310 17136 1.36611 11.3198 52.344 65.0731 65.1328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 530 6.4e-05 1024 140 750 164864 44.1579 13.3636 173.726 413.623 645.088 645.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1000 6.4e-05 4096 220 9420 250880 119.635 67.6504 13003.8 2000.73 15192.1 15192.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1590 0.000512 1024 110 220 37440 1.7367 12.3188 52.4765 66.5846 66.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 560 0.000128 2048 90 2590 116160 23.8758 14.3924 843.833 417.579 1299.81 1299.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1460 0.000512 2048 190 350 35760 3.47136 26.4744 104.589 134.578 134.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1850 0.001024 2048 420 310 17160 1.36954 11.4282 52.431 65.2709 65.3306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 530 6.4e-05 1024 140 750 161280 44.4941 13.3433 170.585 412.262 640.904 641.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1000 6.4e-05 4096 220 9420 250560 120.406 67.8876 13110.1 2005.07 15303.8 15304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1590 0.000512 1024 110 220 37376 1.73466 11.9767 52.3954 66.162 66.2194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 560 0.000128 2048 90 2590 116736 23.7839 14.379 819.745 417.919 1275.96 1276.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1460 0.000512 2048 190 350 35840 3.4863 25.7024 104.812 134.044 134.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1850 0.001024 2048 420 310 17152 1.36611 11.0408 52.4326 64.8824 64.9414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 530 6.4e-05 1024 140 750 163840 44.8653 13.5619 168.038 417.738 644.413 644.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1000 6.4e-05 4096 220 9420 250880 119.942 67.8716 12707.6 2006.2 14901.9 14902.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1590 0.000512 1024 110 220 37248 1.73088 11.871 52.3159 65.9727 66.0378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 560 0.000128 2048 90 2590 115200 23.8629 14.3319 815.941 416.744 1271.02 1271.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1460 0.000512 2048 190 350 35712 3.46742 25.8167 104.649 133.974 134.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1850 0.001024 2048 420 310 17088 1.36602 11.0412 52.4357 64.8864 64.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 530 6.4e-05 1024 140 750 159744 44.6722 13.3244 164.717 412.361 635.289 635.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1000 6.4e-05 4096 220 9420 250368 119.88 67.8653 12823.7 2004.23 15016 15016.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1590 0.000512 1024 110 220 37200 1.72854 12.7136 52.3056 66.7995 66.8586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 560 0.000128 2048 90 2590 115200 23.9481 14.3626 879.201 417.325 1334.98 1335.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1460 0.000512 2048 190 350 35600 3.4591 27.6721 104.466 135.643 135.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1850 0.001024 2048 420 310 17000 1.35862 11.7472 52.2613 65.4099 65.4675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 530 6.4e-05 1024 140 750 153600 45.5783 13.3493 169.524 412.742 641.412 641.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1000 6.4e-05 4096 220 9420 249600 120.858 68.175 13634.7 2012.36 15836.4 15836.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1590 0.000512 1024 110 220 37120 1.7232 14.4937 52.2253 68.4945 68.5512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 560 0.000128 2048 90 2590 116736 23.8022 14.3647 1032.78 418.286 1489.37 1489.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1460 0.000512 2048 190 350 35584 3.46656 0 104.476 107.951 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1590 0.000512 1024 110 225 37504 1.7367 17.7805 52.4892 72.0581 72.1162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 560 0.000128 2048 90 2595 117248 23.827 14.3979 715.528 419.062 1172.95 1173.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1460 0.000512 2048 190 360 35840 3.48006 42.8769 104.8 151.201 151.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1850 0.001024 2048 420 315 17216 1.36771 17.7188 52.4455 71.5747 71.6324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 530 6.4e-05 1024 140 750 167936 44.3307 13.4913 169.278 417.634 644.948 645.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1000 6.4e-05 4096 220 9420 251136 119.79 67.7665 11107.4 2003.9 13299.1 13299.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1590 0.000512 1024 110 225 37520 1.73875 10.396 52.5169 64.7038 64.7616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 560 0.000128 2048 90 2595 117120 23.964 14.4395 723.779 419.084 1181.4 1181.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1460 0.000512 2048 190 360 35840 3.48506 43.5796 104.819 151.927 151.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1850 0.001024 2048 420 315 17200 1.36877 9.6297 52.4268 63.4682 63.5262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 530 6.4e-05 1024 140 750 168960 44.4835 13.5252 154.509 419.012 631.749 631.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1000 6.4e-05 4096 220 9420 251200 120.383 67.8567 11220.6 2003.61 13412.7 13413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1590 0.000512 1024 110 225 37488 1.73734 10.4346 52.522 64.7498 64.8109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 560 0.000128 2048 90 2595 116736 23.876 14.3601 715.518 418.731 1172.62 1172.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1460 0.000512 2048 190 360 35808 3.47341 22.5475 104.836 130.9 130.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1850 0.001024 2048 420 315 17184 1.36755 9.5337 52.4341 63.3788 63.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 530 6.4e-05 1024 140 750 165888 44.412 13.4513 148.437 416.597 623.111 623.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1000 6.4e-05 4096 220 9420 250752 120.134 67.8272 11172.6 2006.21 13367.1 13367.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1590 0.000512 1024 110 225 37464 1.73744 10.5716 52.513 64.8756 64.9321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 560 0.000128 2048 90 2595 116928 23.9226 14.3736 735.019 418.836 1192.29 1192.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1460 0.000512 2048 190 360 35840 3.48022 23.4238 104.964 131.911 131.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1850 0.001024 2048 420 315 17192 1.36192 9.85181 52.4919 63.7483 63.8054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 530 6.4e-05 1024 140 750 168448 44.4971 13.5234 154.332 418.747 631.306 631.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1000 6.4e-05 4096 220 9420 250880 120.447 67.9287 11390.1 2006.73 13585.5 13585.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1590 0.000512 1024 110 225 37440 1.73747 11.2297 52.4383 65.4561 65.5172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 560 0.000128 2048 90 2595 117248 23.8404 14.338 749.064 419.132 1206.51 1206.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1460 0.000512 2048 190 360 35776 3.4761 24.1747 104.711 132.406 132.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1850 0.001024 2048 420 315 17152 1.36192 10.106 52.356 63.8647 63.9235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 530 6.4e-05 1024 140 750 167936 44.317 13.7585 157.52 417.658 633.472 633.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1000 6.4e-05 4096 220 9420 250880 120.091 67.8511 11189.5 2005.52 13383.3 13383.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1590 0.000512 1024 110 225 37440 1.73856 12.417 52.4967 66.7061 66.7667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 560 0.000128 2048 90 2595 116928 23.9035 14.4161 853.748 419.352 1311.55 1311.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1460 0.000512 2048 190 360 35784 3.47546 27.4767 104.842 135.839 135.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1850 0.001024 2048 420 315 17136 1.36442 11.5712 52.3736 65.3536 65.4099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 530 6.4e-05 1024 140 750 161280 44.7951 13.5104 171.623 414.677 644.821 644.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1000 6.4e-05 4096 220 9420 250560 120.534 68.0382 13129.1 2007.72 15325.6 15325.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1590 0.000512 1024 110 225 37440 1.73898 12.2528 52.511 66.5543 66.6137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 560 0.000128 2048 90 2595 117120 23.8508 14.3853 836.584 419.578 1294.54 1294.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1460 0.000512 2048 190 360 35760 3.4753 26.7493 104.817 135.083 135.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1850 0.001024 2048 420 315 17120 1.36566 11.4131 52.3608 65.181 65.2394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 530 6.4e-05 1024 140 750 168960 44.3788 13.6458 175.739 419.463 653.443 653.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1000 6.4e-05 4096 220 9420 250880 119.975 67.909 12795.7 2007.72 14991.6 14991.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1590 0.000512 1024 110 225 37440 1.73914 12.9983 52.5287 67.3181 67.3841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 560 0.000128 2048 90 2595 116736 23.8027 14.334 887.74 418.889 1344.9 1345.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1460 0.000512 2048 190 360 35712 3.47018 28.7533 104.722 136.989 137.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1850 0.001024 2048 420 315 17088 1.36154 12.0322 52.3125 65.75 65.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 530 6.4e-05 1024 140 750 159744 44.5737 13.3191 177.504 412.568 648.176 648.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1000 6.4e-05 4096 220 9420 250368 119.644 67.7548 13580.8 2004.91 15773.4 15773.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1590 0.000512 1024 110 225 37400 1.7327 13.1707 52.4838 67.4413 67.5037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 560 0.000128 2048 90 2595 116800 23.9618 14.4159 878.501 419.204 1336.21 1336.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1460 0.000512 2048 190 360 35800 3.48269 28.5594 104.968 137.05 137.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1850 0.001024 2048 420 315 17100 1.36502 11.967 52.3569 65.7314 65.7879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 530 6.4e-05 1024 140 750 160000 44.7463 13.3541 176.056 412.615 646.981 647.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1000 6.4e-05 4096 220 9420 250400 120.553 67.997 13510.1 2007.06 15706 15706.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1590 0.000512 1024 110 225 37408 1.73862 12.9715 52.4635 67.2283 67.2884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 560 0.000128 2048 90 2595 116480 23.8817 14.3786 886.391 418.582 1343.37 1343.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1460 0.000512 2048 190 360 35728 3.47347 28.6925 104.712 136.921 136.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1850 0.001024 2048 420 315 17136 1.36778 12.2026 52.4372 66.0509 66.1093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 530 6.4e-05 1024 140 750 164864 44.15 13.616 182.788 413.607 654.379 654.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1000 6.4e-05 4096 220 9420 249984 119.966 67.9093 13603.7 2005.42 15797.2 15797.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1590 0.000512 1024 110 225 37440 1.73875 12.9949 52.564 67.3482 67.4068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 560 0.000128 2048 90 2595 116160 23.874 14.3627 868.668 417.915 1324.95 1325.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1460 0.000512 2048 190 360 35760 3.48109 28.1992 104.905 136.631 136.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1850 0.001024 2048 420 315 17040 1.36138 11.7702 52.2435 65.4176 65.4725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 530 6.4e-05 1024 140 750 161280 44.5134 13.3459 175.848 412.606 646.522 646.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1000 6.4e-05 4096 220 9420 250560 120.358 67.8895 13492.6 2006.35 15687.5 15687.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1590 0.000512 1024 110 225 37376 1.73594 12.3482 52.4464 66.5849 66.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 560 0.000128 2048 90 2595 116736 23.7787 14.3482 837.171 417.959 1293.39 1293.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1460 0.000512 2048 190 360 35712 3.47341 27.01 104.716 135.243 135.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1850 0.001024 2048 420 315 17024 1.36054 11.4551 52.1894 65.0485 65.1085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 530 6.4e-05 1024 140 750 163840 44.8569 13.4881 171.33 417.766 647.657 647.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1000 6.4e-05 4096 220 9420 250880 119.942 67.903 12940.3 2006.4 15134.9 15135.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1590 0.000512 1024 110 225 37248 1.728 13.4379 52.4005 67.6194 67.6762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 560 0.000128 2048 90 2595 115200 23.8386 14.3174 962.672 417.087 1418.05 1418.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1460 0.000512 2048 190 360 35520 3.46067 31.393 104.458 139.355 139.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1850 0.001024 2048 420 315 16896 1.35226 13.3543 52.052 66.8011 66.8584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 530 6.4e-05 1024 140 750 159744 44.6398 13.3245 195.352 412.796 666.327 666.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1000 6.4e-05 4096 220 9420 250368 119.778 67.8868 14909.4 2006.27 17103.6 17103.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1590 0.000512 1024 110 225 37200 1.72797 14.2774 52.2933 68.3507 68.4113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 560 0.000128 2048 90 2595 115200 23.9444 14.3995 969.627 416.877 1424.98 1425.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1460 0.000512 2048 190 360 35600 3.46726 31.4353 104.6 139.546 139.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1850 0.001024 2048 420 315 17000 1.35782 13.3919 52.3028 67.0942 67.1519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 530 6.4e-05 1024 140 750 153600 45.5336 13.3493 187.811 412.307 659.212 659.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1000 6.4e-05 4096 220 9420 249600 120.788 68.155 15034.8 2010.89 17234.9 17235.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1590 0.000512 1024 110 225 37120 1.73162 13.2096 52.2575 67.2524 67.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 560 0.000128 2048 90 2595 116736 23.8178 14.3537 891.491 418.302 1348.1 1348.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1460 0.000512 2048 190 360 35584 3.47366 28.8544 104.704 137.076 137.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1850 0.001024 2048 420 315 16896 1.35834 12.1918 52.1708 65.7639 65.8208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 530 6.4e-05 1024 140 750 163840 44.8961 13.4846 182.786 417.864 659.246 659.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1000 6.4e-05 4096 220 9420 249856 119.873 67.8491 13711.2 2001.96 15901.1 15901.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1590 0.000512 1024 110 220 37536 1.74198 9.65056 52.5368 63.9819 64.0423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 560 0.000128 2048 90 2600 116736 23.8535 14.4107 677.119 419.446 1134.96 1135.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1460 0.000512 2048 190 360 35840 3.47878 41.2607 104.899 149.683 149.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1850 0.001024 2048 420 320 17184 1.36838 17.2266 52.4997 71.1378 71.1969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 530 6.4e-05 1024 140 760 161792 45.1807 13.4885 156.871 418.018 633.777 633.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1000 6.4e-05 4096 220 9420 251392 119.601 67.729 10492.3 2004.55 12684.4 12684.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1590 0.000512 1024 110 220 37520 1.73667 10.7014 52.5173 65.0076 65.0682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 560 0.000128 2048 90 2600 116800 23.9485 14.377 761.383 419.418 1219.26 1219.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1460 0.000512 2048 190 360 35840 3.48093 44.905 104.905 153.335 153.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1850 0.001024 2048 420 320 17160 1.36602 10.3964 52.457 64.2635 64.3216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 530 6.4e-05 1024 140 760 163840 45.1191 13.5253 159.249 419.359 637.471 637.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1000 6.4e-05 4096 220 9420 251200 120.265 67.8586 11776.7 2005.27 13970.4 13970.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1590 0.000512 1024 110 220 37536 1.73875 10.1227 52.5008 64.417 64.4751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 560 0.000128 2048 90 2600 116352 23.9008 14.3585 708.333 418.41 1165.14 1165.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1460 0.000512 2048 190 360 35808 3.46726 22.4893 104.752 130.754 130.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1850 0.001024 2048 420 320 17184 1.37216 9.72595 52.4932 63.6338 63.6919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 530 6.4e-05 1024 140 760 159744 45.2738 13.4566 143.375 416.266 618.595 618.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1000 6.4e-05 4096 220 9420 251136 119.892 67.7455 10950.1 2002.64 13140.6 13140.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1590 0.000512 1024 110 220 37520 1.73622 10.4161 52.543 64.746 64.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 560 0.000128 2048 90 2600 116480 23.9541 14.4097 720.27 418.829 1177.59 1177.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1460 0.000512 2048 190 360 35840 3.48912 23.3703 104.962 131.865 131.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1850 0.001024 2048 420 320 17136 1.36269 9.93478 52.437 63.7781 63.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 530 6.4e-05 1024 140 760 161280 45.4069 13.525 146.892 418.752 624.787 624.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1000 6.4e-05 4096 220 9420 251328 120.175 67.7967 11110.6 2007.81 13306.7 13306.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1590 0.000512 1024 110 220 37504 1.73517 10.5329 52.4863 64.8086 64.8681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 560 0.000128 2048 90 2600 116736 23.8682 14.4937 721.783 419.152 1179.43 1179.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1460 0.000512 2048 190 360 35776 3.46582 23.5361 104.713 131.759 131.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1850 0.001024 2048 420 320 17152 1.36726 10.129 52.4479 63.9867 64.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 530 6.4e-05 1024 140 760 159744 45.3781 13.4871 147.187 417.671 623.935 624.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1000 6.4e-05 4096 220 9420 251392 119.694 67.7317 10798.8 2003.14 12989.7 12989.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1590 0.000512 1024 110 220 37512 1.73901 12.9004 52.494 67.185 67.2461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 560 0.000128 2048 90 2600 116352 23.984 14.3604 893.961 418.907 1351.35 1351.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1460 0.000512 2048 190 360 35784 3.47546 29.0038 104.742 137.263 137.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1850 0.001024 2048 420 320 17136 1.36717 12.3583 52.4171 66.1848 66.2442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 530 6.4e-05 1024 140 760 156672 45.4108 13.4001 177.348 414.162 650.534 650.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1000 6.4e-05 4096 220 9420 251136 120.053 67.8318 13752.1 2002.56 15942.8 15943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1590 0.000512 1024 110 220 37440 1.74285 9.24838 52.5055 63.5507 63.6088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 560 0.000128 2048 90 2600 115200 23.8749 14.4237 618.243 417.655 1074.33 1074.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1460 0.000512 2048 190 360 35712 3.47238 20.2732 104.76 128.55 128.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1850 0.001024 2048 420 320 16992 1.35987 8.63978 52.2348 62.2767 62.3343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 530 6.4e-05 1024 140 760 147456 45.8112 13.2692 117.241 408.181 584.718 584.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1000 6.4e-05 4096 220 9420 251136 119.65 67.8096 9538.43 2003.97 11730.1 11730.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1590 0.000512 1024 110 220 37440 1.73856 12.7918 52.4624 67.0437 67.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 560 0.000128 2048 90 2600 116480 23.9065 14.3591 861.158 419.538 1319.09 1319.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1460 0.000512 2048 190 360 35760 3.47018 27.7164 104.801 136.031 136.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1850 0.001024 2048 420 320 17120 1.36384 11.9296 52.4482 65.787 65.8449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 530 6.4e-05 1024 140 760 163840 45.059 13.5209 177.882 419.414 656.09 656.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1000 6.4e-05 4096 220 9420 250880 120.003 67.9145 13298.3 2007.52 15494 15494.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1590 0.000512 1024 110 220 37280 1.7287 8.93965 52.3597 63.0817 63.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 560 0.000128 2048 90 2600 115200 23.7612 14.3277 596.991 416.359 1051.59 1051.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1460 0.000512 2048 190 360 35680 3.47389 19.6744 104.811 128.001 128.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1850 0.001024 2048 420 320 16960 1.36358 8.31283 52.2362 61.9554 62.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 530 6.4e-05 1024 140 760 153600 45.382 13.3202 117.762 412.707 589.382 589.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1000 6.4e-05 4096 220 9420 250880 119.792 67.8916 9247.38 2008.51 11443.8 11444.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1590 0.000512 1024 110 220 37440 1.73875 11.8704 52.4399 66.1009 66.1606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 560 0.000128 2048 90 2600 115968 23.8688 14.339 804.852 418.537 1261.73 1261.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1460 0.000512 2048 190 360 35712 3.47005 26.0209 104.624 134.159 134.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1850 0.001024 2048 420 320 17088 1.3623 11.0983 52.3679 64.8718 64.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 530 6.4e-05 1024 140 760 153600 45.4051 13.3222 156.86 412.503 628.307 628.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1000 6.4e-05 4096 220 9420 250368 119.601 67.7395 12460.6 2003.2 14651.5 14651.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1590 0.000512 1024 110 220 37248 1.72746 8.44842 52.3119 62.5398 62.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 560 0.000128 2048 90 2600 115200 23.8469 14.3256 573.786 416.744 1028.84 1028.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1460 0.000512 2048 190 360 35520 3.46509 18.8764 104.368 126.753 126.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1850 0.001024 2048 420 320 16896 1.35843 7.99715 52.1032 61.5027 61.5588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 530 6.4e-05 1024 140 760 147456 46.2801 14.4217 108.425 412.359 581.701 581.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1000 6.4e-05 4096 220 9420 250368 119.737 67.8681 8824.31 2004.21 11016.4 11016.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1590 0.000512 1024 110 220 37400 1.73312 12.1236 52.4015 66.3128 66.3695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 560 0.000128 2048 90 2600 116000 24.0615 14.3899 839.994 418.879 1297.46 1297.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1460 0.000512 2048 190 360 35800 3.48691 27.387 104.889 135.808 135.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1850 0.001024 2048 420 320 17100 1.36784 11.8106 52.4106 65.6321 65.6895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 530 6.4e-05 1024 140 760 153600 45.5473 13.3571 163.807 412.295 635.222 635.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1000 6.4e-05 4096 220 9420 250400 120.512 67.985 12962.3 2009.86 15161 15161.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1590 0.000512 1024 110 220 37200 1.72787 8.76134 52.2559 62.7997 62.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 560 0.000128 2048 90 2600 115200 23.9334 14.3451 589.221 416.953 1044.59 1044.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1460 0.000512 2048 190 360 35600 3.47491 19.4683 104.611 127.598 127.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1850 0.001024 2048 420 320 17000 1.36557 8.21456 52.4046 62.0281 62.0851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 530 6.4e-05 1024 140 760 153600 45.5462 13.347 116.45 412.414 587.976 588.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1000 6.4e-05 4096 220 9420 249600 120.795 68.1555 9060.14 2010.58 11259.9 11260.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1590 0.000512 1024 110 220 37408 1.73306 15.2102 52.4715 69.4676 69.5275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 560 0.000128 2048 90 2600 116480 23.8528 14.3568 1078.23 418.974 1535.55 1535.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1460 0.000512 2048 190 360 35728 3.47354 34.8414 104.813 143.17 143.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1850 0.001024 2048 420 320 17024 1.35987 14.8328 52.2831 68.5167 68.5732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 530 6.4e-05 1024 140 760 157696 45.1091 13.3598 215.441 414.01 688.132 688.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1000 6.4e-05 4096 220 9420 250880 119.466 67.6458 16453.4 2002.95 18643.8 18644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1590 0.000512 1024 110 220 37184 1.72448 9.85251 52.3149 63.9452 64.0053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 560 0.000128 2048 90 2600 116480 23.8319 14.3399 702.048 419.288 1159.65 1159.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1460 0.000512 2048 190 360 35616 3.47622 22.9002 104.813 131.232 131.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1850 0.001024 2048 420 320 16800 1.35168 9.59616 51.9825 62.9735 63.0292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 530 6.4e-05 1024 140 760 143360 45.7422 13.2281 128.414 404.54 592.143 592.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1000 6.4e-05 4096 220 9420 250880 119.418 67.6718 10870.1 2003.74 13061.2 13061.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1590 0.000512 1024 110 220 37440 1.73664 14.8693 52.5212 69.1809 69.2386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 560 0.000128 2048 90 2600 116160 23.8794 14.3729 1027.42 417.966 1483.77 1483.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1460 0.000512 2048 190 360 35760 3.48454 33.371 104.916 141.817 141.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1850 0.001024 2048 420 320 17040 1.35987 14.2418 52.3447 67.9884 68.0468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 530 6.4e-05 1024 140 760 153600 45.5591 13.3484 200.59 412.646 672.351 672.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1000 6.4e-05 4096 220 9420 250560 120.27 67.8836 15842.2 2006.44 18037.1 18037.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1590 0.000512 1024 110 220 37200 1.72602 10.0782 52.356 64.2136 64.2736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 560 0.000128 2048 90 2600 115200 23.92 14.3718 692.288 418.256 1148.98 1149.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1460 0.000512 2048 190 360 35520 3.46362 22.7894 104.59 130.887 130.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1850 0.001024 2048 420 320 16800 1.35501 9.69933 52.0195 63.117 63.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 530 6.4e-05 1024 140 760 153600 45.4644 13.3366 136.779 412.765 608.56 608.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1000 6.4e-05 4096 220 9420 249600 119.771 67.8227 10674 2002.3 12864.2 12864.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1590 0.000512 1024 110 220 37376 1.73645 14.5029 52.3955 68.6863 68.7474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 560 0.000128 2048 90 2600 115712 23.8807 14.3394 992.65 417.941 1448.94 1449.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1460 0.000512 2048 190 360 35712 3.47296 32.4004 104.711 140.626 140.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1850 0.001024 2048 420 320 17024 1.36192 13.808 52.2748 67.487 67.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 530 6.4e-05 1024 140 760 155648 45.919 13.7213 196.856 417.757 674.467 674.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1000 6.4e-05 4096 220 9420 250880 119.865 67.9134 15473.1 2006.52 17667.6 17667.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1590 0.000512 1024 110 220 37120 1.72627 9.83418 52.2252 63.8361 63.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 560 0.000128 2048 90 2600 114688 24.0102 14.3577 665.046 418.288 1121.83 1121.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1460 0.000512 2048 190 360 35584 3.47171 21.8612 104.711 130.09 130.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1850 0.001024 2048 420 320 16896 1.36243 9.46678 52.2752 63.1482 63.2058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 530 6.4e-05 1024 140 760 147456 47.1717 13.4935 126.488 417.929 605.296 605.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1000 6.4e-05 4096 220 9420 249856 119.881 67.8496 10334.5 2002.11 12524.6 12524.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1590 0.000512 1024 110 220 37248 1.73034 12.7824 52.3097 66.8748 66.9348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 560 0.000128 2048 90 2600 115200 23.8542 14.3503 864.345 416.8 1319.48 1319.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1460 0.000512 2048 190 360 35520 3.45907 28.0002 104.365 135.868 135.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1850 0.001024 2048 420 320 16896 1.35453 11.8635 52.1032 65.3639 65.4213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 530 6.4e-05 1024 140 760 147456 46.3042 13.3284 162.548 412.343 634.739 634.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1000 6.4e-05 4096 220 9420 250368 119.771 67.8665 13514.4 2004.22 15706.6 15706.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1590 0.000512 1024 110 220 36864 1.72032 8.82893 52.1004 62.7033 62.7648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 560 0.000128 2048 90 2600 113664 23.6991 14.2725 601.411 413.528 1053.05 1053.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1460 0.000512 2048 190 360 35328 3.46554 20.0929 104.473 128.075 128.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1850 0.001024 2048 420 320 16512 1.3432 8.61184 51.6389 61.6362 61.6941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 530 6.4e-05 1024 140 760 122880 47.2605 13.1678 96.7032 396.519 553.864 554.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1000 6.4e-05 4096 220 9420 248832 119.655 67.701 9339.74 1999.95 11527.3 11527.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1590 0.000512 1024 110 220 37200 1.72554 13.3161 52.2537 67.3478 67.4078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 560 0.000128 2048 90 2600 115200 23.9523 14.3995 900.612 416.934 1356.03 1356.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1460 0.000512 2048 190 360 35600 3.46544 29.5154 104.612 137.636 137.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1850 0.001024 2048 420 320 17000 1.36538 12.3969 52.4083 66.2129 66.2712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 530 6.4e-05 1024 140 760 153600 45.5619 13.3955 176.532 412.359 648.062 648.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1000 6.4e-05 4096 220 9420 249600 120.786 68.1684 13805.8 2010.56 16005.6 16005.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1590 0.000512 1024 110 220 36800 1.71405 9.60797 51.9884 63.3637 63.4207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 560 0.000128 2048 90 2600 112000 23.8842 14.2686 631.377 413.167 1082.83 1082.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1460 0.000512 2048 190 360 35200 3.4464 20.9262 104.067 128.482 128.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1850 0.001024 2048 420 320 16800 1.36602 8.65328 52.4066 62.4684 62.5251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 530 6.4e-05 1024 140 760 153600 45.4579 13.415 125.808 412.619 597.514 597.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1000 6.4e-05 4096 220 9420 246400 121.229 68.3786 9838.3 2012.58 12040.8 12041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1590 0.000512 1024 110 216 37568 1.73894 9.5392 52.5269 63.8572 63.9163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 560 0.000128 2048 90 2592 116736 23.8503 14.354 667.553 419.372 1125.27 1125.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1460 0.000512 2048 190 360 35840 3.47712 40.3761 104.875 148.771 148.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1850 0.001024 2048 420 312 17248 1.36861 16.4322 52.5087 70.3516 70.4101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 530 6.4e-05 1024 140 744 165888 44.5859 13.9337 140.554 417.926 617.213 617.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1000 6.4e-05 4096 220 9432 250880 119.854 67.8611 10378.1 2006.82 12572.9 12573.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1590 0.000512 1024 110 216 37560 1.7408 9.91888 52.534 64.2436 64.3035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 560 0.000128 2048 90 2592 116480 24.0241 14.3772 706.688 419.426 1164.65 1164.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1460 0.000512 2048 190 360 35840 3.4855 39.4853 104.906 147.923 147.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1850 0.001024 2048 420 312 17240 1.3679 9.51123 52.5127 63.4362 63.4958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 530 6.4e-05 1024 140 744 166400 44.7849 13.5836 146.274 419.356 624.218 624.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1000 6.4e-05 4096 220 9432 250880 120.469 67.9978 10921.2 2006.98 13117 13117.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1590 0.000512 1024 110 216 37536 1.74 9.82426 52.5179 64.1344 64.1925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 560 0.000128 2048 90 2592 116352 23.8963 14.5322 696.685 418.812 1154.06 1154.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1460 0.000512 2048 190 360 35808 3.46698 22.457 104.853 130.819 130.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1850 0.001024 2048 420 312 17232 1.36589 9.41875 52.5162 63.344 63.3999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 530 6.4e-05 1024 140 744 165888 44.3993 13.4508 144.634 416.669 619.375 619.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1000 6.4e-05 4096 220 9432 250752 119.947 67.892 10754.4 2006.64 12949.1 12949.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1590 0.000512 1024 110 216 37440 1.74051 6.59094 52.4539 60.8382 60.8984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 560 0.000128 2048 90 2592 115968 23.895 14.3628 446.73 418.942 904.06 904.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1460 0.000512 2048 190 360 35712 3.46874 42.6722 104.724 150.908 150.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1850 0.001024 2048 420 312 17184 1.37011 6.2216 52.5187 60.1519 60.2112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 530 6.4e-05 1024 140 744 159744 44.6055 13.3232 92.8435 412.622 563.611 563.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1000 6.4e-05 4096 220 9432 250368 119.605 67.7811 6943.93 2005.09 9136.68 9136.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1590 0.000512 1024 110 216 37520 1.73555 11.3335 52.458 65.5828 65.6433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 560 0.000128 2048 90 2592 116480 23.9379 14.3673 801.691 418.437 1258.57 1258.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1460 0.000512 2048 190 360 35840 3.4857 26.3727 104.861 134.763 134.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1850 0.001024 2048 420 312 17192 1.36192 10.9588 52.3828 64.7465 64.8071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 530 6.4e-05 1024 140 744 164864 44.9155 13.5232 165.435 418.341 642.432 642.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1000 6.4e-05 4096 220 9432 250880 120.24 67.945 12492.3 2004.88 14685.6 14685.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1590 0.000512 1024 110 216 37408 1.73136 7.50845 52.3843 61.6766 61.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 560 0.000128 2048 90 2592 116480 23.867 14.4118 508.529 418.582 965.524 965.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1460 0.000512 2048 190 360 35728 3.47341 16.8549 104.712 125.083 125.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1850 0.001024 2048 420 312 17136 1.35987 7.10061 52.3835 60.8871 60.9464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 530 6.4e-05 1024 140 744 157696 45.1164 13.3595 100.886 413.621 573.194 573.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1000 6.4e-05 4096 220 9432 249984 120.028 67.9398 7827.21 2005.39 10020.9 10021.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1590 0.000512 1024 110 216 37504 1.73472 11.0101 52.4881 65.2844 65.3455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 560 0.000128 2048 90 2592 116736 23.8639 14.3934 772.398 419.49 1230.28 1230.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1460 0.000512 2048 190 360 35776 3.4705 25.5842 104.8 133.895 133.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1850 0.001024 2048 420 312 17216 1.36643 10.6923 52.5085 64.6074 64.6671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 530 6.4e-05 1024 140 744 163840 44.8506 13.4898 159.944 418.021 636.52 636.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1000 6.4e-05 4096 220 9432 250880 119.918 67.8868 11539.8 2007.34 13735.3 13735.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1590 0.000512 1024 110 216 37376 1.73402 7.58746 52.4105 61.7836 61.8448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 560 0.000128 2048 90 2592 115712 23.8905 14.3856 505.104 418.343 961.858 961.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1460 0.000512 2048 190 360 35712 3.47114 17.2433 104.813 125.57 125.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1850 0.001024 2048 420 312 17152 1.36813 7.18941 52.5146 61.1163 61.1761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 530 6.4e-05 1024 140 744 163840 44.8905 13.4808 106.605 418.16 583.353 583.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1000 6.4e-05 4096 220 9432 250880 119.795 67.9424 7395.95 2009.73 9593.7 9593.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1590 0.000512 1024 110 216 37512 1.73885 12.2138 52.4675 66.4719 66.5314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 560 0.000128 2048 90 2592 116352 23.9828 14.5326 854.109 418.988 1311.75 1311.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1460 0.000512 2048 190 360 35784 3.47136 27.6747 104.756 135.948 136.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1850 0.001024 2048 420 312 17208 1.36739 11.5961 52.4624 65.4676 65.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 530 6.4e-05 1024 140 744 161280 44.7906 13.3999 171.809 414.231 644.443 644.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1000 6.4e-05 4096 220 9432 250560 120.472 68.0184 13217.4 2006.04 15412.3 15412.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1590 0.000512 1024 110 216 37440 1.73923 8.79587 52.5171 63.1053 63.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 560 0.000128 2048 90 2592 115200 23.8809 14.4643 593.937 418.038 1050.46 1050.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1460 0.000512 2048 190 360 35712 3.47318 19.5113 104.854 127.881 127.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1850 0.001024 2048 420 312 17136 1.36579 8.1961 52.515 62.1204 62.1773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 530 6.4e-05 1024 140 744 156672 44.484 13.2562 117.699 408.567 584.222 584.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1000 6.4e-05 4096 220 9432 249984 120.351 68.06 9218.4 2011.77 11418.9 11419.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1590 0.000512 1024 110 216 37520 1.73958 11.7801 52.5293 66.1018 66.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 560 0.000128 2048 90 2592 116480 23.9127 14.3652 811.628 419.495 1269.54 1269.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1460 0.000512 2048 190 360 35760 3.47136 26.1477 104.793 134.455 134.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1850 0.001024 2048 420 312 17200 1.36806 11.127 52.5161 65.0548 65.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 530 6.4e-05 1024 140 744 163840 45.0509 13.8279 165.589 419.372 644.056 644.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1000 6.4e-05 4096 220 9432 250880 119.895 67.9261 12596.9 2007.31 14792.3 14792.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1590 0.000512 1024 110 216 37440 1.74467 8.50605 52.5388 62.8412 62.9011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 560 0.000128 2048 90 2592 115200 23.7529 14.3976 577.745 416.358 1032.39 1032.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1460 0.000512 2048 190 360 35680 3.47171 19.0449 104.81 127.371 127.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1850 0.001024 2048 420 312 17120 1.36688 7.99632 52.5196 61.9277 61.9884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 530 6.4e-05 1024 140 744 153600 45.3475 13.3423 112.392 412.708 584.007 584.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1000 6.4e-05 4096 220 9432 250880 119.719 67.9494 8949.46 2008.52 11145.9 11146.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1590 0.000512 1024 110 216 37440 1.73754 14.3803 52.4589 68.6285 68.6871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 560 0.000128 2048 90 2592 115968 23.8888 14.3543 1039.13 418.948 1496.46 1496.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1460 0.000512 2048 190 360 35712 3.47165 33.9169 104.728 142.159 142.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1850 0.001024 2048 420 312 17184 1.3695 14.275 52.5142 68.2014 68.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 530 6.4e-05 1024 140 744 159744 44.6009 13.3207 208.986 412.621 679.744 679.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1000 6.4e-05 4096 220 9432 250368 119.531 67.7809 15921 2009.38 18118 18118.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1590 0.000512 1024 110 216 37248 1.72662 9.30694 52.2582 63.345 63.4047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 560 0.000128 2048 90 2592 115200 23.8551 14.3585 659.684 416.632 1114.66 1114.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1460 0.000512 2048 190 360 35520 3.4615 21.4118 104.345 129.261 129.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1850 0.001024 2048 420 312 17088 1.36602 9.32125 52.4524 63.1828 63.2398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 530 6.4e-05 1024 140 744 159744 44.6539 13.3283 134.032 412.245 604.469 604.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1000 6.4e-05 4096 220 9432 250368 119.775 67.8897 10311 2003.96 12502.9 12503.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1590 0.000512 1024 110 216 37500 1.73603 14.4568 52.5013 68.7479 68.8067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 560 0.000128 2048 90 2592 116000 24.0557 14.3897 1019.55 418.871 1477.01 1477.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1460 0.000512 2048 190 360 35800 3.48774 33.3021 104.887 141.723 141.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1850 0.001024 2048 420 312 17100 1.36192 13.8035 52.2578 67.4662 67.5246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 530 6.4e-05 1024 140 744 160000 44.7477 13.3652 205.329 412.283 675.937 676.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1000 6.4e-05 4096 220 9432 250400 120.415 67.9782 15761.1 2005.42 17955.2 17955.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1590 0.000512 1024 110 216 37400 1.73466 9.95149 52.4896 64.229 64.2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 560 0.000128 2048 90 2592 115200 23.927 14.3764 688.705 416.942 1144.09 1144.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1460 0.000512 2048 190 360 35600 3.46166 22.6798 104.61 130.794 130.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1850 0.001024 2048 420 312 17000 1.35987 9.69728 52.2501 63.3493 63.4081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 530 6.4e-05 1024 140 744 153600 45.5475 13.3488 134.183 412.361 605.67 605.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1000 6.4e-05 4096 220 9432 249600 120.746 68.1494 10651.3 2010.52 12851 12851.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1590 0.000512 1024 110 216 37408 1.73187 13.8928 52.389 68.0673 68.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 560 0.000128 2048 90 2592 116480 23.8587 14.3553 1004.43 418.649 1461.42 1461.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1460 0.000512 2048 190 360 35728 3.47341 32.538 104.735 140.789 140.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1850 0.001024 2048 420 312 17136 1.36397 13.7196 52.3847 67.5116 67.5706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 530 6.4e-05 1024 140 744 157696 45.1465 13.3591 198.028 413.683 670.432 670.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1000 6.4e-05 4096 220 9432 249984 119.978 67.9078 15447.1 2008.78 17644 17644.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1590 0.000512 1024 110 216 37184 1.72109 9.15261 52.2786 63.2042 63.2648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 560 0.000128 2048 90 2592 116480 23.8339 14.3424 665.389 419.615 1123.32 1123.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1460 0.000512 2048 190 360 35616 3.47568 21.8364 104.795 130.151 130.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1850 0.001024 2048 420 312 17024 1.36413 9.14928 52.4152 62.9705 63.0313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 530 6.4e-05 1024 140 744 143360 45.7584 13.2547 119.821 404.449 583.497 583.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1000 6.4e-05 4096 220 9432 249088 120.363 68.2395 10134.7 2012.88 12336.4 12336.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1590 0.000512 1024 110 216 37440 1.73466 13.0524 52.4777 67.3155 67.3751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 560 0.000128 2048 90 2592 115200 23.9529 14.5484 962.147 417.896 1418.68 1418.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1460 0.000512 2048 190 360 35760 3.4775 31.5904 104.903 140.015 140.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1850 0.001024 2048 420 312 17160 1.36806 13.3095 52.503 67.2207 67.2805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 530 6.4e-05 1024 140 744 161280 44.5012 13.3612 197.363 412.566 668.005 668.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1000 6.4e-05 4096 220 9432 250560 120.134 67.9369 14934 2014.64 17137 17137.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1590 0.000512 1024 110 216 37200 1.72579 9.1393 52.281 63.1999 63.2566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 560 0.000128 2048 90 2592 115200 23.9169 14.4611 623.894 417.962 1080.36 1080.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1460 0.000512 2048 190 360 35520 3.46867 20.4415 104.517 128.469 128.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1850 0.001024 2048 420 312 17040 1.36474 8.68432 52.4726 62.5664 62.6237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 530 6.4e-05 1024 140 744 153600 45.4788 13.3358 121.921 412.481 593.429 593.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1000 6.4e-05 4096 220 9432 249600 119.792 67.8205 9582.59 2000.9 11771.4 11771.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1590 0.000512 1024 110 216 37376 1.73082 12.6626 52.4078 66.8522 66.9127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 560 0.000128 2048 90 2592 115712 23.8763 14.3393 926.332 418.301 1382.98 1383.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1460 0.000512 2048 190 360 35712 3.47104 30.1732 104.807 138.493 138.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1850 0.001024 2048 420 312 17152 1.36525 12.6996 52.5126 66.619 66.6792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 530 6.4e-05 1024 140 744 163840 44.8636 13.5432 191.618 418.119 668.359 668.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1000 6.4e-05 4096 220 9432 250880 119.838 67.9065 14303.3 2008.07 16499.4 16499.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1590 0.000512 1024 110 216 37120 1.72771 9.02669 52.6844 63.4916 63.5491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 560 0.000128 2048 90 2592 114688 24.0011 14.3769 617.488 422.295 1078.29 1078.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1460 0.000512 2048 190 360 35584 3.4775 20.2589 105.714 129.495 129.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1850 0.001024 2048 420 312 16896 1.35859 8.50534 52.6175 62.5244 62.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 530 6.4e-05 1024 140 744 163840 44.8808 13.4903 129.362 421.945 609.887 610.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1000 6.4e-05 4096 220 9432 249856 119.901 67.836 9695.88 2021.44 11905.3 11905.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1590 0.000512 1024 110 225 37504 1.74042 11.0113 52.5319 65.3356 65.3926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 560 0.000128 2048 90 2600 116992 23.8254 14.3688 757.027 419.459 1214.81 1214.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1460 0.000512 2048 190 350 35936 3.48413 42.2887 104.921 150.736 150.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1850 0.001024 2048 420 325 17152 1.36643 19.5482 52.5116 73.4711 73.5268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 530 6.4e-05 1024 140 750 159744 45.3519 13.4837 154.028 418.024 631.097 631.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1000 6.4e-05 4096 220 9425 251136 119.69 67.7541 11690.4 2006.22 13884.3 13884.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1590 0.000512 1024 110 225 37520 1.7408 9.92195 52.5232 64.2364 64.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 560 0.000128 2048 90 2600 116800 23.9489 14.4228 681.927 419.315 1139.74 1139.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1460 0.000512 2048 190 350 35920 3.47722 37.6791 104.816 146.014 146.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1850 0.001024 2048 420 325 17160 1.37014 9.51376 52.514 63.4418 63.4998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 530 6.4e-05 1024 140 750 161280 45.4995 13.5266 136.912 419.073 615.222 615.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1000 6.4e-05 4096 220 9425 251200 120.298 67.8448 10515.1 2003.91 12707.4 12707.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1590 0.000512 1024 110 225 37440 1.73946 6.59558 52.4593 60.8475 60.9074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 560 0.000128 2048 90 2600 116480 23.927 14.3716 439.889 419.181 897.501 897.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1460 0.000512 2048 190 350 35840 3.47459 36.836 104.691 145.044 145.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1850 0.001024 2048 420 325 17120 1.36845 16.6543 52.5022 70.5686 70.6254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 530 6.4e-05 1024 140 750 158720 45.6988 13.5148 91.533 419.068 570.02 570.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1000 6.4e-05 4096 220 9425 250880 119.953 67.9507 6773.2 2005.74 8967.11 8967.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1590 0.000512 1024 110 225 37488 1.73888 10.6216 52.4746 64.8888 64.9468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 560 0.000128 2048 90 2600 116736 23.8536 14.3555 724.72 418.31 1181.37 1181.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1460 0.000512 2048 190 350 35904 3.47363 22.4801 104.749 130.746 130.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1850 0.001024 2048 420 325 17136 1.36957 10.086 52.4451 63.9425 64.0014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 530 6.4e-05 1024 140 750 159744 45.2343 13.4574 144.485 416.174 619.567 619.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1000 6.4e-05 4096 220 9425 251136 119.761 67.7547 11191.5 2002.41 13381.7 13381.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1590 0.000512 1024 110 225 37440 1.73933 7.1168 52.5338 61.4432 61.5021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 560 0.000128 2048 90 2600 116736 23.8066 14.3337 467.114 418.932 924.32 924.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1460 0.000512 2048 190 350 35808 3.47341 39.4725 104.745 147.733 147.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1850 0.001024 2048 420 325 17088 1.36806 6.69936 52.5174 60.6271 60.6843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 530 6.4e-05 1024 140 750 153600 45.3947 13.3325 93.2626 412.61 564.81 564.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1000 6.4e-05 4096 220 9425 250368 119.607 67.7898 7233.72 2005.08 9426.47 9426.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1590 0.000512 1024 110 225 37464 1.73955 11.3696 52.4703 65.6342 65.6933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 560 0.000128 2048 90 2600 116480 23.9237 14.3968 774.488 418.493 1231.44 1231.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1460 0.000512 2048 190 350 35896 3.47178 24.578 104.792 132.886 132.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1850 0.001024 2048 420 325 17136 1.37008 10.9558 52.4906 64.8621 64.9206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 530 6.4e-05 1024 140 750 161280 45.4076 13.525 156.236 418.406 633.79 633.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1000 6.4e-05 4096 220 9425 250880 120.24 67.9307 11999.7 2005.11 14193.3 14193.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1590 0.000512 1024 110 225 37408 1.73818 7.53664 52.5018 61.8278 61.8885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 560 0.000128 2048 90 2600 116480 23.8557 14.3497 489.301 418.892 946.533 946.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1460 0.000512 2048 190 350 35840 3.46755 15.8696 104.857 124.237 124.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1850 0.001024 2048 420 325 17024 1.36192 7.144 52.3708 60.918 60.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 530 6.4e-05 1024 140 750 157696 45.1132 13.3632 97.5191 413.923 570.132 570.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1000 6.4e-05 4096 220 9425 249984 120.04 67.9109 7531.33 2006.9 9726.46 9726.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1590 0.000512 1024 110 225 37440 1.7367 11.8702 52.4909 66.1529 66.2139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 560 0.000128 2048 90 2600 116736 23.858 14.4077 805.575 419.536 1263.51 1263.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1460 0.000512 2048 190 350 35904 3.48621 25.7107 104.917 134.155 134.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1850 0.001024 2048 420 325 17088 1.36355 11.4467 52.4299 65.2827 65.3394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 530 6.4e-05 1024 140 750 159744 45.3704 13.4924 162.143 418.055 639.27 639.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1000 6.4e-05 4096 220 9425 250880 119.917 67.8692 12104.5 2007.54 14300.1 14300.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1590 0.000512 1024 110 225 37376 1.73664 8.10995 52.4804 62.38 62.4428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 560 0.000128 2048 90 2600 115712 23.8889 14.3504 524.6 418.255 981.228 981.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1460 0.000512 2048 190 350 35840 3.48365 17.2626 104.896 125.685 125.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1850 0.001024 2048 420 325 17024 1.3623 7.71072 52.4106 61.5281 61.5843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 530 6.4e-05 1024 140 750 155648 45.943 13.7892 105.09 418.057 583.086 583.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1000 6.4e-05 4096 220 9425 250880 119.858 67.8913 7724.42 2008.1 9920.53 9920.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1590 0.000512 1024 110 225 37440 1.74058 12.8571 52.4577 67.1069 67.1662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 560 0.000128 2048 90 2600 116928 23.8989 14.3555 858.414 419.039 1315.85 1315.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1460 0.000512 2048 190 350 35856 3.4776 26.8431 104.721 135.082 135.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1850 0.001024 2048 420 325 17064 1.36192 11.9808 52.3363 65.7225 65.7782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 530 6.4e-05 1024 140 750 156672 45.402 13.4439 167.11 414.283 640.453 640.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1000 6.4e-05 4096 220 9425 251136 120.08 67.8233 13267.1 2003.16 15458.5 15458.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1590 0.000512 1024 110 225 37296 1.73283 9.20534 52.3579 63.3487 63.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 560 0.000128 2048 90 2600 116352 23.8028 14.3736 616.299 417.647 1072.26 1072.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1460 0.000512 2048 190 350 35712 3.46374 19.5215 104.522 127.551 127.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1850 0.001024 2048 420 325 16992 1.36323 8.67978 52.3284 62.4141 62.4709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 530 6.4e-05 1024 140 750 147456 45.796 13.2639 113.971 408.178 581.421 581.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1000 6.4e-05 4096 220 9425 251136 119.6 67.8396 9470.88 2006.76 11665.4 11665.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1590 0.000512 1024 110 225 37440 1.74138 12.359 52.4621 66.6156 66.6746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 560 0.000128 2048 90 2600 116480 23.9232 14.3503 829.359 419.193 1286.96 1287.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1460 0.000512 2048 190 350 35840 3.46762 26.1942 104.692 134.396 134.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1850 0.001024 2048 420 325 17120 1.36739 11.6799 52.5092 65.5998 65.6563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 530 6.4e-05 1024 140 750 158720 45.6851 13.5147 165.403 419.142 643.963 644.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1000 6.4e-05 4096 220 9425 250880 119.906 67.942 12818.7 2005.83 15012.6 15012.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1590 0.000512 1024 110 225 37280 1.73261 8.85878 52.351 62.9937 63.0524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 560 0.000128 2048 90 2600 115200 23.7424 14.3294 579.991 415.938 1034.13 1034.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1460 0.000512 2048 190 350 35680 3.46522 18.4218 104.464 126.393 126.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1850 0.001024 2048 420 325 16960 1.36182 8.35405 52.2813 62.0413 62.0967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 530 6.4e-05 1024 140 750 153600 45.3853 13.3194 113.521 412.283 584.72 584.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1000 6.4e-05 4096 220 9425 250880 119.728 67.9443 8973.02 2006.81 11167.8 11168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1590 0.000512 1024 110 225 37440 1.73706 14.7782 52.5284 69.0935 69.1541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 560 0.000128 2048 90 2600 116736 23.8036 14.3995 1015.12 418.888 1472.34 1472.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1460 0.000512 2048 190 350 35808 3.46902 31.8959 104.734 140.143 140.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1850 0.001024 2048 420 325 17088 1.36608 14.4241 52.501 68.3353 68.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 530 6.4e-05 1024 140 750 153600 45.3875 13.4149 195.776 412.57 667.361 667.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1000 6.4e-05 4096 220 9425 250368 119.496 67.8136 15518.6 2013.2 17719.4 17719.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1590 0.000512 1024 110 225 37248 1.73213 9.816 52.407 64.0091 64.0667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 560 0.000128 2048 90 2600 115200 23.8404 14.318 672.6 417.146 1128.04 1128.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1460 0.000512 2048 190 350 35712 3.4687 21.5409 104.75 129.802 129.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1850 0.001024 2048 420 325 16896 1.35987 9.50477 52.2483 63.1561 63.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 530 6.4e-05 1024 140 750 147456 46.2931 14.359 126.373 412.748 599.997 600.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1000 6.4e-05 4096 220 9425 250368 119.787 67.863 10433.9 2006.16 12628 12628.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1590 0.000512 1024 110 225 37400 1.73453 15.041 52.4813 69.3086 69.3678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 560 0.000128 2048 90 2600 116800 23.9431 14.3652 1014 419.162 1471.61 1471.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1460 0.000512 2048 190 350 35800 3.47078 31.8795 104.723 140.117 140.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1850 0.001024 2048 420 325 17100 1.36435 14.2397 52.5452 68.1919 68.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 530 6.4e-05 1024 140 750 153600 45.5342 13.355 195.324 412.577 667.004 667.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1000 6.4e-05 4096 220 9425 250400 120.471 67.9957 15642 2006.87 17837.7 17837.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1590 0.000512 1024 110 225 37200 1.72851 10.2539 52.3438 64.3774 64.4368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 560 0.000128 2048 90 2600 115200 23.9537 14.4117 676.323 417.28 1132.1 1132.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1460 0.000512 2048 190 350 35600 3.45907 21.5211 104.459 129.481 129.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1850 0.001024 2048 420 325 17000 1.36541 9.81648 52.5447 63.7692 63.8261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 530 6.4e-05 1024 140 750 153600 45.5544 13.3481 131.652 412.713 603.48 603.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1000 6.4e-05 4096 220 9425 249600 120.751 68.1467 10452.6 2012.19 12653.9 12654.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1590 0.000512 1024 110 225 37408 1.73875 13.9141 52.4685 68.1759 68.2353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 560 0.000128 2048 90 2600 116480 23.8453 14.3618 982.252 418.649 1439.24 1439.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1460 0.000512 2048 190 350 35840 3.4809 31.1336 104.8 139.457 139.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1850 0.001024 2048 420 325 17024 1.36013 13.9683 52.3389 67.7108 67.7689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 530 6.4e-05 1024 140 750 157696 45.0809 13.6043 195.658 413.68 668.237 668.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1000 6.4e-05 4096 220 9425 249984 119.958 67.9075 15045.9 2005.69 17239.8 17240
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1590 0.000512 1024 110 225 37184 1.72954 9.58538 52.3126 63.6807 63.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 560 0.000128 2048 90 2600 116480 23.8326 14.3544 648.023 418.892 1105.24 1105.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1460 0.000512 2048 190 350 35616 3.46214 0 104.477 107.949 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1590 0.000512 1024 110 225 37440 1.73987 13.4902 52.5124 67.7953 67.8564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 560 0.000128 2048 90 2600 116160 23.8779 14.3626 949.823 417.541 1405.73 1405.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1460 0.000512 2048 190 350 35760 3.46819 30.1004 104.586 138.198 138.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1850 0.001024 2048 420 325 17040 1.36602 13.6049 52.3902 67.4052 67.4648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 530 6.4e-05 1024 140 750 153600 45.5508 13.5915 184.319 412.223 655.902 656.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1000 6.4e-05 4096 220 9425 250560 120.142 67.9502 14577.7 2004.37 16770.5 16770.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1590 0.000512 1024 110 225 37200 1.73427 9.46701 52.404 63.6556 63.7162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 560 0.000128 2048 90 2600 115200 23.9255 14.3562 624.081 418.295 1080.79 1080.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1460 0.000512 2048 190 350 35520 3.44474 19.9266 104.365 127.777 127.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1850 0.001024 2048 420 325 16800 1.36054 9.00915 52.122 62.5363 62.5948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 530 6.4e-05 1024 140 750 153600 45.4511 13.3364 122.731 412.809 594.539 594.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1000 6.4e-05 4096 220 9425 249600 119.785 67.8188 9693.67 2002.52 11884.1 11884.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1590 0.000512 1024 110 225 37376 1.73507 13.521 52.4301 67.7373 67.7988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 560 0.000128 2048 90 2600 115712 23.8917 14.338 905.351 417.844 1361.56 1361.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1460 0.000512 2048 190 350 35840 3.48032 28.7744 104.803 137.103 137.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1850 0.001024 2048 420 325 17024 1.36723 12.8928 52.3614 66.6661 66.7275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 530 6.4e-05 1024 140 750 155648 45.9249 13.4917 178.501 417.665 655.802 655.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1000 6.4e-05 4096 220 9425 250880 119.788 67.9178 13998 2005.88 16191.9 16192.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1590 0.000512 1024 110 225 37120 1.73261 9.48634 52.3169 63.5907 63.6495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 560 0.000128 2048 90 2600 114688 23.9858 14.3303 632.54 418.674 1089.67 1089.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1460 0.000512 2048 190 350 35584 3.46406 0 104.577 108.05 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1590 0.000512 1024 110 224 37536 1.7408 9.77456 52.518 64.0869 64.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 560 0.000128 2048 90 2592 116736 23.848 14.3626 661.925 419.068 1119.34 1119.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1460 0.000512 2048 190 352 35936 3.48931 36.6616 104.867 145.062 145.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1850 0.001024 2048 420 320 17184 1.36461 9.18733 52.4525 63.049 63.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 530 6.4e-05 1024 140 768 153600 46.2883 13.8179 131.892 417.623 609.847 610.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1000 6.4e-05 4096 220 9440 250880 119.796 67.8707 10224.1 2005.7 12417.7 12418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1590 0.000512 1024 110 224 37504 1.74902 16.1428 52.5289 70.4717 70.5328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 560 0.000128 2048 90 2592 116736 23.8685 14.3484 428.049 419.213 885.615 885.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1460 0.000512 2048 190 352 35904 3.49117 36.5386 104.888 144.959 145.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1850 0.001024 2048 420 320 17152 1.37011 15.8096 52.4596 69.6808 69.7405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 530 6.4e-05 1024 140 768 151552 46.6051 13.5292 104.314 417.746 582.404 582.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1000 6.4e-05 4096 220 9440 250880 119.941 67.8979 6584.79 2005.93 8778.82 8779.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1590 0.000512 1024 110 224 37520 1.73904 9.91616 52.5584 64.2672 64.3289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 560 0.000128 2048 90 2592 116800 23.9311 14.4957 677.289 419.477 1135.32 1135.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1460 0.000512 2048 190 352 35920 3.4927 21.4105 104.95 129.899 129.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1850 0.001024 2048 420 320 17160 1.36397 9.3623 52.4568 63.226 63.2854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 530 6.4e-05 1024 140 768 153600 46.5668 13.5291 133.186 419.419 612.915 613.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1000 6.4e-05 4096 220 9440 250880 120.397 67.9956 10473.9 2007.34 12669.9 12670.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1590 0.000512 1024 110 224 37440 1.73994 6.68877 52.4929 60.9748 61.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 560 0.000128 2048 90 2592 116480 23.9277 14.3769 434.745 419.497 892.677 892.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1460 0.000512 2048 190 352 35840 3.48576 37.7917 104.816 146.135 146.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1850 0.001024 2048 420 320 17120 1.36602 6.15955 52.4473 60.0168 60.0758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 530 6.4e-05 1024 140 768 153600 46.4814 13.5551 88.5802 419.373 568.205 568.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1000 6.4e-05 4096 220 9440 250880 119.917 67.9195 6755.77 2007.23 8951.12 8951.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1590 0.000512 1024 110 224 37488 1.73683 10.9855 52.5227 65.2976 65.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 560 0.000128 2048 90 2592 116352 23.8747 14.3552 732.738 418.799 1189.9 1190.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1460 0.000512 2048 190 352 35904 3.4847 23.3351 104.925 131.786 131.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1850 0.001024 2048 420 320 17184 1.3665 10.1622 52.5381 64.111 64.1692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 530 6.4e-05 1024 140 768 150528 46.431 13.453 141.953 416.657 618.709 618.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1000 6.4e-05 4096 220 9440 250752 119.856 67.8943 11326 2009.89 13523.9 13524.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1590 0.000512 1024 110 224 37440 1.7391 7.02486 52.5205 61.338 61.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 560 0.000128 2048 90 2592 115968 23.8723 14.3852 468.731 418.906 926.036 926.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1460 0.000512 2048 190 352 35808 3.47622 15.1183 104.784 123.422 123.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1850 0.001024 2048 420 320 17088 1.36397 6.71949 52.4059 60.5308 60.5883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 530 6.4e-05 1024 140 768 147456 46.234 13.4287 90.0632 412.581 562.521 562.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1000 6.4e-05 4096 220 9440 250368 119.529 67.7898 7211.26 2004.89 9403.74 9404.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1590 0.000512 1024 110 224 37464 1.74006 10.5672 52.4923 64.8516 64.9112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 560 0.000128 2048 90 2592 116480 23.9402 14.3644 722.775 418.732 1179.95 1180.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1460 0.000512 2048 190 352 35896 3.48822 23.0994 104.904 131.534 131.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1850 0.001024 2048 420 320 17136 1.36 9.99754 52.42 63.8189 63.8789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 530 6.4e-05 1024 140 768 154112 46.45 13.5229 143.506 418.651 622.346 622.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1000 6.4e-05 4096 220 9440 250880 120.22 67.962 11105 2006.26 13299.7 13300
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1590 0.000512 1024 110 224 37408 1.73517 6.96106 52.505 61.2566 61.3151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 560 0.000128 2048 90 2592 116480 23.8616 14.3562 460.442 418.983 917.777 917.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1460 0.000512 2048 190 352 35840 3.49411 15.034 104.93 123.501 123.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1850 0.001024 2048 420 320 17024 1.36214 6.62573 52.3489 60.3803 60.4363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 530 6.4e-05 1024 140 768 150528 46.1012 13.3697 89.824 414.018 563.525 563.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1000 6.4e-05 4096 220 9440 249984 120.008 67.9634 7104.78 2007.57 9300.6 9300.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1590 0.000512 1024 110 224 37296 1.7345 5.9704 52.3761 60.1349 60.1953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 560 0.000128 2048 90 2592 115584 24.0146 14.3721 374.979 418.659 832.158 832.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1460 0.000512 2048 190 352 35784 3.48979 12.6649 104.806 121.004 121.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1850 0.001024 2048 420 320 16968 1.35782 5.41664 52.2228 59.0395 59.1004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 530 6.4e-05 1024 140 768 150528 46.8791 13.527 74.2896 418.43 553.337 553.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1000 6.4e-05 4096 220 9440 249984 120.422 68.0403 5838.29 2005.63 8032.66 8032.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1590 0.000512 1024 110 224 37504 1.7409 11.0954 52.5203 65.4091 65.4671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 560 0.000128 2048 90 2592 116736 23.8675 14.3449 726.389 419.138 1183.87 1183.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1460 0.000512 2048 190 352 35904 3.48038 23.425 104.87 131.818 131.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1850 0.001024 2048 420 320 17152 1.36176 10.2706 52.4451 64.1203 64.1782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 530 6.4e-05 1024 140 768 151552 46.5112 13.6169 143.086 417.664 621.096 621.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1000 6.4e-05 4096 220 9440 250880 119.899 67.9149 10871.1 2005.57 13064.8 13065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1590 0.000512 1024 110 224 37376 1.74019 7.63728 52.4819 61.9108 61.9697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 560 0.000128 2048 90 2592 115712 23.8678 14.3365 480.329 418.332 936.994 937.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1460 0.000512 2048 190 352 35840 3.49005 16.2163 104.966 124.716 124.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1850 0.001024 2048 420 320 17024 1.35958 7.02054 52.3295 60.7531 60.8113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 530 6.4e-05 1024 140 768 147456 47.1433 13.488 94.0719 418.151 573.066 573.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1000 6.4e-05 4096 220 9440 250880 119.85 67.9121 7044.52 2008.16 9240.73 9241.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1590 0.000512 1024 110 224 37248 1.73299 6.51434 52.3977 60.696 60.7547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 560 0.000128 2048 90 2592 115200 23.8559 14.3159 399.223 417.1 854.624 854.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1460 0.000512 2048 190 352 35712 3.47882 13.7638 104.786 122.067 122.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1850 0.001024 2048 420 320 16896 1.35837 5.75226 52.146 59.301 59.3568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 530 6.4e-05 1024 140 768 147456 46.286 13.4409 78.6614 412.716 551.315 551.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1000 6.4e-05 4096 220 9440 250368 119.786 67.8817 5833.9 2005.93 8027.78 8028.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1590 0.000512 1024 110 224 37440 1.73466 14.8358 52.4849 69.1093 69.1685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 560 0.000128 2048 90 2592 116352 23.9556 14.4915 1045.3 419.289 1503.17 1503.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1460 0.000512 2048 190 352 35856 3.47341 33.2724 104.833 141.624 141.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1850 0.001024 2048 420 320 17136 1.36579 14.3953 52.4647 68.2694 68.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 530 6.4e-05 1024 140 768 147456 46.6751 13.396 198.898 414.537 673.721 673.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1000 6.4e-05 4096 220 9440 250560 120.414 68.025 15965.9 2007.48 18162.1 18162.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1590 0.000512 1024 110 224 37296 1.73472 9.64336 52.3963 63.8255 63.8835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 560 0.000128 2048 90 2592 115200 23.8906 14.3503 652.639 418.038 1109.05 1109.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1460 0.000512 2048 190 352 35712 3.46947 20.9538 104.666 129.133 129.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1850 0.001024 2048 420 320 16992 1.36013 9.20774 52.2815 62.8912 62.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 530 6.4e-05 1024 140 768 138240 47.1097 13.2616 118.245 408.55 587.376 587.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1000 6.4e-05 4096 220 9440 249984 120.259 68.1324 10319.5 2011.77 12519.9 12520.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1590 0.000512 1024 110 224 37152 1.72701 8.12035 52.2998 62.2 62.2579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 560 0.000128 2048 90 2592 115776 23.9535 14.3647 541.473 418.231 998.152 998.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1460 0.000512 2048 190 352 35640 3.47181 17.2604 104.666 125.44 125.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1850 0.001024 2048 420 320 16848 1.35558 7.63091 52.0909 61.1201 61.1797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 530 6.4e-05 1024 140 768 138240 47.1972 13.2768 97.9739 408.652 567.309 567.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1000 6.4e-05 4096 220 9440 248832 120.611 68.0432 8389.78 2006.5 10585.2 10585.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1590 0.000512 1024 110 224 37440 1.73875 14.463 52.5056 68.7596 68.8193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 560 0.000128 2048 90 2592 116480 23.9181 14.3566 972.89 419.577 1430.87 1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1460 0.000512 2048 190 352 35840 3.47712 30.8202 104.844 139.184 139.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1850 0.001024 2048 420 320 17120 1.36451 13.4902 52.4538 67.3518 67.4102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 530 6.4e-05 1024 140 768 153600 46.4894 13.5184 192.25 419.465 671.932 672.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1000 6.4e-05 4096 220 9440 250880 119.826 67.9503 15045.5 2013.03 17246.6 17246.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1590 0.000512 1024 110 224 37280 1.73094 9.82333 52.3904 63.9978 64.0556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 560 0.000128 2048 90 2592 115200 23.7511 14.3118 650.338 416.315 1104.85 1104.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1460 0.000512 2048 190 352 35680 3.46726 21.0151 104.61 129.135 129.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1850 0.001024 2048 420 320 16960 1.35782 9.14278 52.2302 62.7739 62.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 530 6.4e-05 1024 140 768 143360 46.852 13.3354 121.005 412.648 594.054 594.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1000 6.4e-05 4096 220 9440 250880 119.7 67.9486 10132.1 2008.45 12328.5 12328.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1590 0.000512 1024 110 224 37200 1.73261 7.99136 52.3559 62.1345 62.1944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 560 0.000128 2048 90 2592 115200 23.9245 14.379 543.287 417.969 999.689 999.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1460 0.000512 2048 190 352 35520 3.46048 17.2866 104.324 125.112 125.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1850 0.001024 2048 420 320 16800 1.35562 7.7679 51.9834 61.15 61.2086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 530 6.4e-05 1024 140 768 138240 47.7064 13.3325 98.4388 412.487 572.175 572.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1000 6.4e-05 4096 220 9440 249600 119.801 67.8072 8488.18 2000.91 10677 10677.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1590 0.000512 1024 110 224 37440 1.73875 12.9109 52.5217 67.2236 67.2829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 560 0.000128 2048 90 2592 115968 23.8906 14.4424 919.736 418.895 1377.1 1377.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1460 0.000512 2048 190 352 35808 3.47984 29.4236 104.791 137.739 137.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1850 0.001024 2048 420 320 17088 1.36064 13.0011 52.4066 66.8117 66.8696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 530 6.4e-05 1024 140 768 147456 46.2467 13.3406 176.265 412.568 648.635 648.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1000 6.4e-05 4096 220 9440 250368 119.529 67.7847 14147.8 2004.96 16340.4 16340.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1590 0.000512 1024 110 224 37248 1.7367 9.10774 52.3911 63.2902 63.3487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 560 0.000128 2048 90 2592 115200 23.8441 14.3544 594.034 417.085 1049.45 1049.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1460 0.000512 2048 190 352 35712 3.47546 19.3891 104.784 127.691 127.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1850 0.001024 2048 420 320 16896 1.35658 8.21117 52.15 61.7614 61.8187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 530 6.4e-05 1024 140 768 147456 46.2987 13.3188 114.851 412.704 587.386 587.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1000 6.4e-05 4096 220 9440 250368 119.772 67.8578 9194.33 2007.9 11390.1 11390.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1590 0.000512 1024 110 224 37152 1.7321 8.40784 52.3393 62.5412 62.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 560 0.000128 2048 90 2592 112896 23.8724 14.3505 507.445 414.87 960.668 960.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1460 0.000512 2048 190 352 35424 3.45776 16.5048 104.164 124.169 124.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1850 0.001024 2048 420 320 16704 1.35203 7.44448 51.8435 60.6822 60.7391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 530 6.4e-05 1024 140 768 129024 46.3707 13.1638 88.5082 395.954 544.2 544.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1000 6.4e-05 4096 220 9440 248832 119.904 67.91 7924.19 2004.92 10117.2 10117.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1590 0.000512 1024 110 224 37400 1.73261 13.4721 52.4297 67.686 67.7439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 560 0.000128 2048 90 2592 116000 24.051 14.4323 906.912 418.812 1364.34 1364.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1460 0.000512 2048 190 352 35800 3.47955 28.8234 104.694 137.038 137.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1850 0.001024 2048 420 320 17100 1.36419 12.8676 52.4054 66.6785 66.7359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 530 6.4e-05 1024 140 768 147200 46.4616 13.3489 172.803 412.337 645.164 645.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1000 6.4e-05 4096 220 9440 250400 120.4 67.984 13966.6 2005.21 16160.5 16160.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1590 0.000512 1024 110 224 37200 1.72797 9.3921 52.2775 63.4505 63.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 560 0.000128 2048 90 2592 115200 23.9388 14.3954 624.507 416.835 1079.81 1079.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1460 0.000512 2048 190 352 35600 3.46522 19.9115 104.393 127.812 127.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1850 0.001024 2048 420 320 17000 1.36602 8.91568 52.3953 62.7201 62.7775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 530 6.4e-05 1024 140 768 140800 47.4237 13.3489 115.057 412.274 588.313 588.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1000 6.4e-05 4096 220 9440 249600 120.779 68.1676 9830.57 2010.01 12029.8 12030
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1590 0.000512 1024 110 224 37200 1.73267 8.07203 52.466 62.3233 62.3828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 560 0.000128 2048 90 2592 112800 23.8797 14.3053 509.619 413.206 961.141 961.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1460 0.000512 2048 190 352 35400 3.45088 17.0198 104.221 124.735 124.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1850 0.001024 2048 420 320 16800 1.35786 7.68058 52.1742 61.256 61.3147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 530 6.4e-05 1024 140 768 134400 48.4775 13.36 92.548 412.789 567.382 567.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1000 6.4e-05 4096 220 9440 249600 121.08 68.266 8093.18 2014.6 10297.4 10297.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1590 0.000512 1024 110 224 37408 1.73533 12.8326 52.4507 67.0703 67.1299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 560 0.000128 2048 90 2592 116480 23.8509 14.3516 882.117 418.567 1339.02 1339.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1460 0.000512 2048 190 352 35840 3.49274 27.9028 104.817 136.261 136.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1850 0.001024 2048 420 320 17024 1.35987 12.275 52.229 65.905 65.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 530 6.4e-05 1024 140 768 150528 46.0883 13.3628 170.956 413.601 644.226 644.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1000 6.4e-05 4096 220 9440 249984 120.027 67.9611 13646.3 2005.76 15840.3 15840.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1590 0.000512 1024 110 224 37184 1.72669 9.19075 52.2993 63.2715 63.3283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 560 0.000128 2048 90 2592 116480 23.8214 14.383 617.272 418.862 1074.47 1074.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1460 0.000512 2048 190 352 35616 3.47526 19.4558 104.53 127.503 127.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1850 0.001024 2048 420 320 16800 1.35779 8.79664 51.9356 62.1323 62.1914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 530 6.4e-05 1024 140 768 143360 45.7525 13.2332 114.168 404.134 577.497 577.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1000 6.4e-05 4096 220 9440 249088 120.348 68.2772 9497.99 2014.77 11701.7 11701.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1590 0.000512 1024 110 224 36960 1.72266 7.9377 52.1512 61.8639 61.9235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 560 0.000128 2048 90 2592 115584 23.9814 14.3761 505.424 419.179 963.094 963.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1460 0.000512 2048 190 352 35616 3.49392 16.7158 104.823 125.077 125.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1850 0.001024 2048 420 320 16800 1.36208 7.44845 52.2323 61.084 61.1447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 530 6.4e-05 1024 140 768 129024 47.8595 13.2377 86.0244 404.307 551.643 551.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1000 6.4e-05 4096 220 9440 249984 120.192 68.0208 7819.42 2007.78 10015.7 10015.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1590 0.000512 1024 110 224 37440 1.73706 13.2752 52.5545 67.6199 67.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 560 0.000128 2048 90 2592 116160 23.8643 14.3831 862.669 417.926 1318.98 1319.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1460 0.000512 2048 190 352 35760 3.46992 27.4365 104.726 135.677 135.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1850 0.001024 2048 420 320 17040 1.35782 11.8577 52.3406 65.6005 65.6609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 530 6.4e-05 1024 140 768 145920 46.6369 13.3596 161.164 412.598 633.976 634.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1000 6.4e-05 4096 220 9440 250560 120.201 67.9499 13516.7 2006.2 15711.3 15711.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1590 0.000512 1024 110 224 37200 1.73238 9.37258 52.8496 64.0063 64.0664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 560 0.000128 2048 90 2592 115200 23.9389 14.4589 615.867 421.907 1076.3 1076.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1460 0.000512 2048 190 352 35520 3.46477 19.6057 105.308 128.423 128.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1850 0.001024 2048 420 320 16800 1.35504 8.90675 52.4734 62.7784 62.8328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 530 6.4e-05 1024 140 768 138240 47.7254 13.3325 111.361 416.375 589.009 589.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1000 6.4e-05 4096 220 9440 249600 119.742 67.8199 9489.55 2019.81 11697.2 11697.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1590 0.000512 1024 110 224 37080 1.72918 7.89469 52.348 62.0231 62.0831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 560 0.000128 2048 90 2592 115200 24.0253 14.3785 508.572 418.218 965.323 965.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1460 0.000512 2048 190 352 35280 3.44995 16.1756 103.989 123.656 123.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1850 0.001024 2048 420 320 16560 1.34502 7.0807 51.656 60.1242 60.1849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 530 6.4e-05 1024 140 768 138240 46.2308 13.2239 92.9292 402.276 554.87 555.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1000 6.4e-05 4096 220 9440 247680 121.243 68.2511 7900.06 2012.16 10102 10102.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1590 0.000512 1024 110 224 37376 1.7367 12.7874 52.4725 67.0512 67.1109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 560 0.000128 2048 90 2592 115712 23.8918 14.3303 867.026 418.253 1323.64 1323.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1460 0.000512 2048 190 352 35840 3.48941 27.9011 104.946 136.38 136.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1850 0.001024 2048 420 320 17024 1.35622 12.1219 52.3141 65.835 65.8939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 530 6.4e-05 1024 140 768 147456 47.1722 13.4881 165.785 418.071 644.723 644.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1000 6.4e-05 4096 220 9440 250880 119.777 67.8949 13408.8 2007.82 15604.6 15604.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1590 0.000512 1024 110 224 37120 1.72918 9.23094 52.3078 63.3183 63.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 560 0.000128 2048 90 2592 114688 23.9952 14.338 583.027 418.666 1040.17 1040.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1460 0.000512 2048 190 352 35584 3.46726 18.9747 104.622 127.107 127.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1850 0.001024 2048 420 320 16896 1.36 8.26573 52.3224 61.9912 62.0466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 530 6.4e-05 1024 140 768 147456 47.1567 13.5475 112.886 418.319 592.121 592.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1000 6.4e-05 4096 220 9440 249856 119.877 67.8674 9062.69 2004.21 11254.9 11255.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1590 0.000512 1024 110 224 36864 1.72032 7.8688 52.0884 61.729 61.7901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 560 0.000128 2048 90 2592 113664 23.6961 14.2979 522.881 413.123 974.131 974.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1460 0.000512 2048 190 352 35328 3.45702 17.1295 104.18 124.81 124.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1850 0.001024 2048 420 320 16512 1.3417 7.70867 51.5907 60.6828 60.7407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 530 6.4e-05 1024 140 768 122880 47.2655 13.1592 85.83 396.128 542.599 542.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1000 6.4e-05 4096 220 9440 248832 119.633 67.6921 8282.8 1997.97 10468.4 10468.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1590 0.000512 1024 110 240 37408 1.73875 10.7172 52.4871 64.9966 65.0547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 560 0.000128 2048 90 2600 116224 23.9022 14.4917 674.196 419.049 1131.77 1131.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1460 0.000512 2048 190 360 35840 3.484 38.7551 104.797 147.082 147.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1850 0.001024 2048 420 320 17184 1.36848 9.47562 52.4543 63.3405 63.3979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 530 6.4e-05 1024 140 760 153600 46.2668 13.4856 134.509 417.614 612.097 612.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1000 6.4e-05 4096 220 9440 251392 119.534 67.7342 10417.3 2002.45 12607.3 12607.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1590 0.000512 1024 110 240 37376 1.73738 17.0352 52.5418 71.3667 71.4262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 560 0.000128 2048 90 2600 116224 23.9389 14.4243 433.484 419.548 891.529 891.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1460 0.000512 2048 190 360 35776 3.47309 38.6332 104.816 146.965 147.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1850 0.001024 2048 420 320 17152 1.36822 16.3041 52.5045 70.2189 70.2772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 530 6.4e-05 1024 140 760 151552 46.5919 13.4837 108.098 418.082 586.477 586.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1000 6.4e-05 4096 220 9440 251392 119.671 67.7442 6699.16 2004.76 8891.6 8891.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1590 0.000512 1024 110 240 37400 1.7361 11.6764 52.4918 65.9572 66.0178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 560 0.000128 2048 90 2600 116160 24.0262 14.368 768.978 419.082 1226.58 1226.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1460 0.000512 2048 190 360 35840 3.47776 24.955 104.823 133.301 133.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1850 0.001024 2048 420 320 17160 1.3657 10.6455 52.4096 64.4637 64.5202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 530 6.4e-05 1024 140 760 153600 46.5508 13.5275 150.795 419.018 630.105 630.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1000 6.4e-05 4096 220 9440 251200 120.091 67.9114 11887.9 2003.69 14079.8 14080.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1590 0.000512 1024 110 240 37360 1.73875 7.8735 52.4823 62.1466 62.2039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 560 0.000128 2048 90 2600 115840 23.9452 14.3674 486.804 419.129 944.381 944.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1460 0.000512 2048 190 360 35760 3.4759 44.3552 104.698 152.574 152.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1850 0.001024 2048 420 320 17120 1.36806 7.05136 52.4026 60.8631 60.9216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 530 6.4e-05 1024 140 760 153600 46.5011 13.5967 99.7898 419.02 579.119 579.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1000 6.4e-05 4096 220 9440 250880 119.878 67.927 7517.59 2005.47 9711.14 9711.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1590 0.000512 1024 110 240 37320 1.73539 6.60666 52.5263 60.9197 60.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 560 0.000128 2048 90 2600 115200 23.9593 14.3585 397.144 417.874 853.468 853.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1460 0.000512 2048 190 360 35760 3.48317 41.0423 104.895 149.465 149.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1850 0.001024 2048 420 320 17040 1.35827 5.72387 52.3378 59.4625 59.5191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 530 6.4e-05 1024 140 760 145920 46.6144 13.347 78.9646 412.56 551.698 551.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1000 6.4e-05 4096 220 9440 250560 120.132 67.9438 6120.82 2006 8315.17 8315.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1590 0.000512 1024 110 240 37392 1.73891 11.0966 52.491 65.3783 65.4369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 560 0.000128 2048 90 2600 115968 23.9232 14.4894 705.255 418.421 1162.22 1162.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1460 0.000512 2048 190 360 35808 3.47754 22.7523 104.758 131.032 131.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1850 0.001024 2048 420 320 17184 1.36704 9.88867 52.4927 63.7904 63.8505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 530 6.4e-05 1024 140 760 153600 46.0233 13.4697 138.947 416.284 614.937 615.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1000 6.4e-05 4096 220 9440 251136 119.707 67.7765 10896.6 2005.97 13090.4 13090.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1590 0.000512 1024 110 240 37344 1.73875 7.34413 52.4978 61.6332 61.6955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 560 0.000128 2048 90 2600 115968 23.8772 14.3462 462.962 418.61 919.928 920.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1460 0.000512 2048 190 360 35712 3.46963 15.207 104.641 123.362 123.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1850 0.001024 2048 420 320 17088 1.36259 6.44429 52.3716 60.222 60.2817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 530 6.4e-05 1024 140 760 147456 46.2307 13.3427 88.0052 412.292 560.084 560.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1000 6.4e-05 4096 220 9440 250368 119.544 67.7913 7091.04 2003.53 9282.17 9282.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1590 0.000512 1024 110 240 37296 1.73885 6.16077 52.494 60.4481 60.5075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 560 0.000128 2048 90 2600 115200 23.9026 14.3667 377.017 417.694 833.112 833.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1460 0.000512 2048 190 360 35712 3.47389 38.7664 104.768 147.05 147.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1850 0.001024 2048 420 320 16992 1.36602 5.34413 52.2484 59.0015 59.0624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 530 6.4e-05 1024 140 760 147456 45.7866 14.5019 75.514 408.222 544.233 544.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1000 6.4e-05 4096 220 9440 251136 119.794 67.8858 5852.97 2004.29 8045.22 8045.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1590 0.000512 1024 110 240 37352 1.73389 14.9217 52.4908 69.1999 69.2593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 560 0.000128 2048 90 2600 116032 23.9908 14.3684 1011.75 418.792 1469.03 1469.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1460 0.000512 2048 190 360 35840 3.4816 33.0012 104.953 141.478 141.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1850 0.001024 2048 420 320 17136 1.36198 13.8844 52.4289 67.718 67.7756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 530 6.4e-05 1024 140 760 154112 46.449 13.5228 202.825 418.702 681.71 681.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1000 6.4e-05 4096 220 9440 251328 119.999 67.8628 15495.3 2006.41 17689.8 17690.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1590 0.000512 1024 110 240 37296 1.73229 9.69933 52.4944 63.9784 64.0389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 560 0.000128 2048 90 2600 115584 23.9417 14.3562 635.82 418.984 1093.23 1093.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1460 0.000512 2048 190 360 35728 3.47546 21.0495 104.812 129.379 129.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1850 0.001024 2048 420 320 17024 1.35898 8.78544 52.2831 62.4694 62.5274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 530 6.4e-05 1024 140 760 150528 46.1009 13.3649 124.476 414.007 598.161 598.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1000 6.4e-05 4096 220 9440 250880 119.606 67.7378 9755.82 2002.54 11946 11946.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1590 0.000512 1024 110 240 37128 1.72851 8.23923 52.2944 62.3144 62.3718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 560 0.000128 2048 90 2600 115584 24.0191 14.3908 516.84 418.742 974.125 974.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1460 0.000512 2048 190 360 35616 3.46112 17.3957 104.562 125.462 125.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1850 0.001024 2048 420 320 16968 1.35994 7.16874 52.2352 60.8087 60.8686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 530 6.4e-05 1024 140 760 150528 46.8663 14.9194 101.744 418.509 582.255 582.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1000 6.4e-05 4096 220 9440 249984 120.407 68.0325 7922.98 2007.99 10119.7 10119.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1590 0.000512 1024 110 240 37376 1.73862 14.535 52.5301 68.8561 68.9173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 560 0.000128 2048 90 2600 116224 23.9191 14.3647 943.816 419.47 1401.72 1401.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1460 0.000512 2048 190 360 35776 3.47546 30.52 104.808 138.846 138.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1850 0.001024 2048 420 320 17152 1.36522 13.1705 52.4921 67.0692 67.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 530 6.4e-05 1024 140 760 151552 46.4926 13.4861 186.142 418.017 664.352 664.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1000 6.4e-05 4096 220 9440 251392 119.497 67.7608 14315.6 2004.51 16507.6 16507.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1590 0.000512 1024 110 240 37248 1.73875 9.57747 52.4525 63.8229 63.8823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 560 0.000128 2048 90 2600 115712 23.8842 14.379 594.512 418.286 1051.19 1051.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1460 0.000512 2048 190 360 35712 3.47654 19.6641 104.8 127.984 128.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1850 0.001024 2048 420 320 17024 1.36179 8.44598 52.3182 62.1703 62.2263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 530 6.4e-05 1024 140 760 147456 47.1352 13.4833 115.601 418.224 594.654 594.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1000 6.4e-05 4096 220 9440 250880 119.802 67.8932 8752.08 2007.96 10948 10948.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1590 0.000512 1024 110 240 37248 1.73901 8.00867 52.4734 62.2748 62.3329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 560 0.000128 2048 90 2600 115200 23.8582 14.3176 484.108 416.635 939.052 939.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1460 0.000512 2048 190 360 35520 3.4625 16.0721 104.339 123.915 123.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1850 0.001024 2048 420 320 16896 1.35616 7.05568 52.0888 60.5451 60.6026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 530 6.4e-05 1024 140 760 147456 46.2924 13.3183 93.4797 412.249 565.551 565.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1000 6.4e-05 4096 220 9440 250368 119.778 67.8692 7201.33 2003.7 9392.96 9393.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1590 0.000512 1024 110 240 37368 1.73542 14.3058 52.4799 68.5746 68.6343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 560 0.000128 2048 90 2600 116352 23.9738 14.3933 969.607 418.915 1427.02 1427.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1460 0.000512 2048 190 360 35784 3.47405 31.2197 104.743 139.48 139.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1850 0.001024 2048 420 320 17136 1.36397 13.3038 52.4174 67.1275 67.1846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 530 6.4e-05 1024 140 760 152064 46.039 13.4 189.724 414.171 663.55 663.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1000 6.4e-05 4096 220 9440 251136 120.021 67.8344 14825.9 2004.86 17018.9 17019.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1590 0.000512 1024 110 240 37296 1.7367 10.0306 52.5381 64.3588 64.4159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 560 0.000128 2048 90 2600 115200 23.8806 14.4384 626.536 418.038 1083.02 1083.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1460 0.000512 2048 190 360 35712 3.47136 20.4029 104.855 128.772 128.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1850 0.001024 2048 420 320 16992 1.36179 8.6591 52.2813 62.3463 62.4006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 530 6.4e-05 1024 140 760 147456 45.7827 13.2567 120.122 408.561 587.928 588.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1000 6.4e-05 4096 220 9440 251136 119.766 67.8884 9606.11 2005.61 11799.6 11799.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1590 0.000512 1024 110 240 37152 1.7327 9.07859 52.4449 63.3076 63.3672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 560 0.000128 2048 90 2600 115776 23.9429 14.3892 555.345 418.232 1012.04 1012.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1460 0.000512 2048 190 360 35640 3.47552 18.0122 104.857 126.388 126.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1850 0.001024 2048 420 320 16848 1.35434 8.09165 52.0886 61.5768 61.6346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 530 6.4e-05 1024 140 760 138240 47.211 13.295 99.7115 408.655 569.083 569.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1000 6.4e-05 4096 220 9440 248832 120.625 68.0468 8424.05 2006.41 10619.4 10619.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1590 0.000512 1024 110 240 37152 1.73814 8.12234 52.527 62.4398 62.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 560 0.000128 2048 90 2600 112896 23.8817 14.2942 481.841 415.252 935.4 935.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1460 0.000512 2048 190 360 35424 3.4631 16.4816 104.443 124.428 124.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1850 0.001024 2048 420 320 16704 1.35168 6.7849 51.884 60.065 60.1245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 530 6.4e-05 1024 140 760 129024 46.3685 13.1641 83.2085 396.374 539.326 539.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1000 6.4e-05 4096 220 9440 248832 119.948 67.8902 7538.84 2006.72 9733.67 9733.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1590 0.000512 1024 110 240 37360 1.73875 14.2608 53.0015 69.0545 69.1133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 560 0.000128 2048 90 2600 115840 23.9547 14.3743 907.351 423.282 1369.09 1369.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1460 0.000512 2048 190 360 35760 3.47341 29.6081 105.742 138.868 138.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1850 0.001024 2048 420 320 17120 1.36512 12.8284 52.9169 67.1528 67.2092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 530 6.4e-05 1024 140 760 153600 46.4888 13.5114 179.538 423.177 662.926 663.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1000 6.4e-05 4096 220 9440 250880 119.847 67.9394 13898.2 2025.43 16111.7 16111.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1590 0.000512 1024 110 240 37280 1.74317 9.80851 52.5268 64.129 64.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 560 0.000128 2048 90 2600 113920 23.8793 14.3826 606.049 416.262 1060.71 1060.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1460 0.000512 2048 190 360 35680 3.47638 20.0294 104.787 128.338 128.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1850 0.001024 2048 420 320 16960 1.36211 8.65306 52.2277 62.2859 62.3442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 530 6.4e-05 1024 140 760 143360 46.8404 13.3207 114.582 412.599 587.557 587.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1000 6.4e-05 4096 220 9440 250880 119.769 67.972 9516.31 2008.01 11712.3 11712.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1590 0.000512 1024 110 240 37200 1.73629 8.68138 52.5398 63.011 63.0697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 560 0.000128 2048 90 2600 115200 23.9286 14.356 514.567 418.299 971.279 971.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1460 0.000512 2048 190 360 35520 3.47117 16.8141 104.597 124.926 124.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1850 0.001024 2048 420 320 16800 1.35398 7.59472 52.0236 61.017 61.0744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 530 6.4e-05 1024 140 760 138240 47.7276 13.3351 93.2685 412.817 567.356 567.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1000 6.4e-05 4096 220 9440 249600 119.756 67.8161 7920.93 2002.53 10111.3 10111.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1590 0.000512 1024 110 240 37120 1.7385 8.13891 52.5316 62.461 62.5237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 560 0.000128 2048 90 2600 112640 23.7936 14.2828 496.037 413.276 947.521 947.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1460 0.000512 2048 190 360 35520 3.47165 17.0189 104.795 125.328 125.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1850 0.001024 2048 420 320 16640 1.34758 7.26656 51.8021 60.4583 60.5143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 530 6.4e-05 1024 140 760 143360 46.9405 13.5946 94.2021 412.836 567.786 567.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1000 6.4e-05 4096 220 9440 248320 119.567 67.5508 7898.13 1996.07 10081.6 10081.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1590 0.000512 1024 110 240 37344 1.73875 13.7953 52.4898 68.0747 68.1331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 560 0.000128 2048 90 2600 115968 23.8738 14.3664 853.375 418.537 1310.28 1310.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1460 0.000512 2048 190 360 35712 3.47341 27.6399 104.625 135.781 135.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1850 0.001024 2048 420 320 17088 1.36275 11.737 52.3631 65.5053 65.5624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 530 6.4e-05 1024 140 760 147456 46.2339 13.351 161.61 412.215 633.63 633.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1000 6.4e-05 4096 220 9440 250368 119.5 67.8129 13215.9 2006.88 15410.4 15410.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1590 0.000512 1024 110 240 37248 1.73898 9.76656 52.5394 64.1008 64.1618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 560 0.000128 2048 90 2600 115200 23.8626 14.4548 606.088 417.094 1061.64 1061.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1460 0.000512 2048 190 360 35520 3.46557 19.8386 104.453 127.8 127.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1850 0.001024 2048 420 320 16896 1.35523 8.70614 52.146 62.2516 62.3102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 530 6.4e-05 1024 140 760 147456 46.3049 13.3358 116.096 412.699 588.649 588.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1000 6.4e-05 4096 220 9440 250368 119.769 67.8747 9330.9 2005.89 11524.7 11525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1590 0.000512 1024 110 240 37152 1.7367 8.39827 52.4766 62.6643 62.7241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 560 0.000128 2048 90 2600 112896 23.8901 14.382 490.365 414.834 943.601 943.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1460 0.000512 2048 190 360 35424 3.45856 16.681 104.34 124.526 124.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1850 0.001024 2048 420 320 16704 1.35158 6.87789 51.8337 60.1095 60.1656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 530 6.4e-05 1024 140 760 129024 46.3962 13.738 84.618 395.911 540.878 541.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1000 6.4e-05 4096 220 9440 248832 119.928 67.8878 7636.22 2004.72 9829.02 9829.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1590 0.000512 1024 110 240 36864 1.72294 7.75354 52.2682 61.7964 61.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 560 0.000128 2048 90 2600 113664 23.6991 14.2622 464.907 413.439 916.436 916.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1460 0.000512 2048 190 360 35328 3.46208 15.7942 104.442 123.741 123.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1850 0.001024 2048 420 320 16512 1.3416 7.16595 51.6257 60.1756 60.2326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 530 6.4e-05 1024 140 760 122880 47.2397 13.3924 77.1363 396.411 534.391 534.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1000 6.4e-05 4096 220 9440 248832 119.585 67.6999 7144.15 1999.45 9331.15 9331.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1590 0.000512 1024 110 240 37300 1.73466 13.9633 52.4808 68.2325 68.2908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 560 0.000128 2048 90 2600 116000 24.0509 14.3732 885.855 419.162 1343.58 1343.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1460 0.000512 2048 190 360 35800 3.48342 28.8392 104.97 137.334 137.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1850 0.001024 2048 420 320 17100 1.36464 12.5706 52.4519 66.431 66.4901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 530 6.4e-05 1024 140 760 147200 46.4702 13.3565 168.385 412.582 641.007 641.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1000 6.4e-05 4096 220 9440 250400 120.442 67.998 13586.7 2006.89 15782.3 15782.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1590 0.000512 1024 110 240 37200 1.7367 10.3936 52.4364 64.6189 64.6788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 560 0.000128 2048 90 2600 115200 23.9352 14.3786 601.379 416.937 1056.77 1056.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1460 0.000512 2048 190 360 35600 3.46768 19.7736 104.603 127.889 127.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1850 0.001024 2048 420 320 17000 1.36659 8.26083 52.4065 62.077 62.1348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 530 6.4e-05 1024 140 760 140800 47.4256 13.3508 110.555 412.368 583.908 584.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1000 6.4e-05 4096 220 9440 249600 120.765 68.1607 9200.22 2010.48 11399.9 11400.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1590 0.000512 1024 110 240 36900 1.72445 8.56678 52.1529 62.4989 62.5592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 560 0.000128 2048 90 2600 112800 23.8908 14.3032 510.651 412.82 961.8 961.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1460 0.000512 2048 190 360 35400 3.46554 17.0496 104.311 124.873 124.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1850 0.001024 2048 420 320 16800 1.36205 7.58374 52.1259 61.1161 61.1738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 530 6.4e-05 1024 140 760 134400 48.4788 13.3608 91.5957 412.411 566.056 566.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1000 6.4e-05 4096 220 9440 249600 121.078 68.2657 8269.37 2011.09 10470.1 10470.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1590 0.000512 1024 110 240 36800 1.72381 8.50714 52.1743 62.4569 62.5187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 560 0.000128 2048 90 2600 112000 23.8794 14.2806 466.335 413.24 917.876 917.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1460 0.000512 2048 190 360 35200 3.44982 15.8016 104.086 123.376 123.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1850 0.001024 2048 420 320 16800 1.36582 6.71747 52.4145 60.542 60.6005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 530 6.4e-05 1024 140 760 128000 49.3235 13.3458 81.9609 412.75 557.597 557.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1000 6.4e-05 4096 220 9440 246400 121.255 68.3622 7237.45 2012.91 9440.25 9440.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1590 0.000512 1024 110 240 37408 1.73901 11.7494 52.5324 66.0731 66.1339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 560 0.000128 2048 90 2592 116480 23.8621 14.4354 725.854 419.42 1183.71 1183.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1460 0.000512 2048 190 384 35648 3.49059 46.2213 104.933 154.688 154.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1850 0.001024 2048 420 336 17088 1.37011 10.6695 52.5429 64.6233 64.6826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 530 6.4e-05 1024 140 768 145408 47.3893 13.6971 139.905 417.993 619.203 619.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1000 6.4e-05 4096 220 9456 250368 119.998 67.9675 11233.1 2009.79 13431.1 13431.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1590 0.000512 1024 110 240 37376 1.7408 7.59584 52.4893 61.88 61.9377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 560 0.000128 2048 90 2592 116224 23.9227 14.338 468.445 419.147 925.987 926.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1460 0.000512 2048 190 384 35584 3.48182 46.3865 104.763 154.675 154.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1850 0.001024 2048 420 336 17024 1.36861 19.0759 52.4149 72.9035 72.9635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 530 6.4e-05 1024 140 768 143360 47.7909 13.59 113.711 417.686 592.993 593.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1000 6.4e-05 4096 220 9456 250368 120.094 68.034 7178.91 2008.35 9375.65 9375.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1590 0.000512 1024 110 240 37344 1.73766 18.5245 52.499 72.8157 72.8719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 560 0.000128 2048 90 2592 115968 23.883 14.3547 387.762 418.591 844.726 844.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1460 0.000512 2048 190 384 35520 3.48173 46.2393 104.684 154.451 154.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1850 0.001024 2048 420 336 16992 1.37005 19.0865 52.4238 72.9228 72.9795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 530 6.4e-05 1024 140 768 141312 47.2763 13.3162 100.886 412.28 573.978 574.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1000 6.4e-05 4096 220 9456 249600 120.001 67.9858 5925.02 2009.02 8122.3 8122.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1590 0.000512 1024 110 240 37400 1.74026 11.0489 52.5334 65.3752 65.4336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 560 0.000128 2048 90 2592 116480 23.9896 14.4773 704.966 419.44 1163.01 1163.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1460 0.000512 2048 190 384 35640 3.49002 24.2248 104.931 132.688 132.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1850 0.001024 2048 420 336 17080 1.37011 10.1746 52.5427 64.1307 64.1885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 530 6.4e-05 1024 140 768 145920 47.6005 13.5261 133.536 419.366 614.244 614.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1000 6.4e-05 4096 220 9456 250560 120.51 68.0709 10884.9 2009.37 13083.2 13083.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1590 0.000512 1024 110 240 37360 1.73978 7.34384 52.5324 61.6697 61.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 560 0.000128 2048 90 2592 116480 23.9219 14.3933 463.383 419.543 921.368 921.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1460 0.000512 2048 190 384 35600 3.4904 41.6072 104.933 150.075 150.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1850 0.001024 2048 420 336 17040 1.37158 6.77888 52.5458 60.7412 60.7986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 530 6.4e-05 1024 140 768 143360 47.914 13.5202 88.9421 419.429 570.018 570.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1000 6.4e-05 4096 220 9456 250240 120.221 68.1288 7091.77 2010.89 9291.28 9291.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1590 0.000512 1024 110 240 37320 1.7367 6.15424 52.496 60.4419 60.4994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 560 0.000128 2048 90 2592 115200 23.9702 14.3874 373.611 417.635 829.74 829.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1460 0.000512 2048 190 384 35520 3.48099 40.3272 104.753 148.605 148.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1850 0.001024 2048 420 336 16920 1.36365 5.71187 52.2917 59.4099 59.4679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 530 6.4e-05 1024 140 768 138240 47.7618 13.3509 71.4758 412.316 545.116 545.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1000 6.4e-05 4096 220 9456 249600 120.721 68.1696 5780.36 2009.89 7979.41 7979.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1590 0.000512 1024 110 240 37392 1.73869 14.6922 52.5321 69.016 69.0749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 560 0.000128 2048 90 2592 116352 23.864 14.3571 984.19 418.762 1441.31 1441.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1460 0.000512 2048 190 384 35616 3.4785 33.9108 104.897 142.332 142.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1850 0.001024 2048 420 336 17040 1.36602 14.25 52.4557 68.1148 68.1713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 530 6.4e-05 1024 140 768 144384 47.3505 13.4537 187.477 416.623 665.117 665.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1000 6.4e-05 4096 220 9456 250368 120.039 67.9957 15042.7 2008.5 17239.5 17239.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1590 0.000512 1024 110 240 37344 1.73686 9.32352 52.4865 63.6019 63.6621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 560 0.000128 2048 90 2592 115968 23.8813 14.3973 619.027 418.536 1075.98 1076.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1460 0.000512 2048 190 384 35520 3.47955 21.3719 104.672 129.567 129.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1850 0.001024 2048 420 336 16992 1.36618 9.22154 52.4116 63.0418 63.0985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 530 6.4e-05 1024 140 768 141312 47.2207 13.3179 115.288 412.227 588.268 588.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1000 6.4e-05 4096 220 9456 249600 120.018 67.9441 9460.83 2007.29 11656.4 11656.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1590 0.000512 1024 110 240 37296 1.74048 8.16304 52.4855 62.442 62.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 560 0.000128 2048 90 2592 115200 23.8812 14.3698 495.372 417.636 951.392 951.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1460 0.000512 2048 190 384 35424 3.47312 17.1028 104.548 125.167 125.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1850 0.001024 2048 420 336 16848 1.35782 7.59322 52.1556 61.1478 61.2045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 530 6.4e-05 1024 140 768 138240 47.133 13.2676 91.7119 408.174 560.5 560.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1000 6.4e-05 4096 220 9456 249984 120.246 68.1449 7668.45 2013.14 9870.26 9870.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1590 0.000512 1024 110 240 37248 1.74128 6.9441 52.4864 61.225 61.2844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 560 0.000128 2048 90 2592 115200 23.8396 14.3444 419.905 416.719 874.939 875.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1460 0.000512 2048 190 384 35328 3.46112 62.0452 104.407 169.955 170.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1850 0.001024 2048 420 336 16896 1.36435 6.6079 52.4067 60.4227 60.4795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 530 6.4e-05 1024 140 768 135168 48.0742 13.3186 79.8058 412.333 553.748 553.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1000 6.4e-05 4096 220 9456 248832 120.505 68.1671 6438.82 2012.36 8640.13 8640.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1590 0.000512 1024 110 240 37352 1.73782 14.3729 52.4936 68.6561 68.7156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 560 0.000128 2048 90 2592 116032 23.9921 14.4076 909.024 418.819 1366.38 1366.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1460 0.000512 2048 190 384 35616 3.48998 31.3008 104.931 139.763 139.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1850 0.001024 2048 420 336 17024 1.36774 13.3413 52.437 67.1899 67.2469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 530 6.4e-05 1024 140 768 143360 47.9448 13.8829 172.575 418.735 653.346 653.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1000 6.4e-05 4096 220 9456 250432 120.458 68.0483 13879.9 2009.17 16077.8 16078.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1590 0.000512 1024 110 240 37296 1.73466 9.18938 52.4915 63.4655 63.5274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 560 0.000128 2048 90 2592 115584 23.9347 14.3564 571.993 418.934 1029.35 1029.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1460 0.000512 2048 190 384 35504 3.48214 20.2044 104.764 128.495 128.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1850 0.001024 2048 420 336 16912 1.3601 8.47446 52.2798 62.1571 62.2162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 530 6.4e-05 1024 140 768 136192 48.1075 13.8834 103.813 413.966 579.985 580.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1000 6.4e-05 4096 220 9456 249984 120.053 67.9394 8799.15 2009.34 10996.8 10997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1590 0.000512 1024 110 240 37128 1.72762 7.77011 52.3373 61.8889 61.9479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 560 0.000128 2048 90 2592 115584 24.0092 14.4188 470.68 419.085 928.327 928.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1460 0.000512 2048 190 384 35448 3.48477 16.4232 104.763 124.715 124.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1850 0.001024 2048 420 336 16800 1.35792 7.16826 52.1288 60.6986 60.7567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 530 6.4e-05 1024 140 768 139776 48.5267 13.5265 87.7054 418.85 568.817 568.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1000 6.4e-05 4096 220 9456 249984 120.411 68.012 7240.56 2007.66 9436.92 9437.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1590 0.000512 1024 110 240 37184 1.73437 7.09018 52.4951 61.3718 61.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 560 0.000128 2048 90 2592 114688 24.0114 14.363 420.826 419.278 878.612 878.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1460 0.000512 2048 190 384 35392 3.47811 15.1338 104.774 123.43 123.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1850 0.001024 2048 420 336 16800 1.36077 6.30451 52.2882 59.9978 60.0576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 530 6.4e-05 1024 140 768 129024 47.7849 13.2285 73.8565 404.55 539.631 539.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1000 6.4e-05 4096 220 9456 249088 120.329 68.2445 6512.58 2014.59 8716.03 8716.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1590 0.000512 1024 110 240 37376 1.73875 13.482 52.4887 67.7625 67.8216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 560 0.000128 2048 90 2592 116224 23.9372 14.3428 877.478 419.144 1335.74 1335.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1460 0.000512 2048 190 384 35584 3.476 30.4756 104.76 138.755 138.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1850 0.001024 2048 420 336 17024 1.36986 12.9172 52.4145 66.7458 66.8037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 530 6.4e-05 1024 140 768 143360 47.7464 13.4845 166.551 417.673 645.669 645.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1000 6.4e-05 4096 220 9456 250368 120.053 68.0116 13155.6 2008.41 15352.4 15352.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1590 0.000512 1024 110 240 37248 1.74282 9.17814 52.3904 63.3624 63.4225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 560 0.000128 2048 90 2592 115712 23.8763 14.3447 564.921 417.928 1021.2 1021.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1460 0.000512 2048 190 384 35456 3.47389 19.8919 104.563 127.975 128.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1850 0.001024 2048 420 336 16896 1.36026 8.42637 52.224 62.0554 62.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 530 6.4e-05 1024 140 768 139264 48.3696 13.5986 104.719 417.673 584.573 584.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1000 6.4e-05 4096 220 9456 249856 120.389 68.1506 8380.55 2011.29 10580.7 10580.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1590 0.000512 1024 110 240 37248 1.74061 7.96438 52.5344 62.2925 62.3514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 560 0.000128 2048 90 2592 115200 23.85 14.3542 469.698 417.093 925.131 925.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1460 0.000512 2048 190 384 35328 3.46717 16.8097 104.505 124.824 124.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1850 0.001024 2048 420 336 16896 1.37091 7.50154 52.4553 61.3709 61.4277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 530 6.4e-05 1024 140 768 135168 48.0766 13.5148 85.6547 412.712 560.171 560.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1000 6.4e-05 4096 220 9456 248832 120.5 68.2062 6855.97 2014.16 9059.11 9059.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1590 0.000512 1024 110 240 37120 1.73782 7.02845 52.4475 61.2674 61.3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 560 0.000128 2048 90 2592 114688 24.0015 14.3855 413.32 418.638 870.475 870.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1460 0.000512 2048 190 384 35328 3.47946 15.2219 104.681 123.426 123.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1850 0.001024 2048 420 336 16640 1.34963 6.21485 51.9386 59.5439 59.6009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 530 6.4e-05 1024 140 768 131072 49.6102 14.8685 73.5137 418.292 556.488 556.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1000 6.4e-05 4096 220 9456 247808 120.908 68.3172 6021.12 2016.4 8227.01 8227.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1590 0.000512 1024 110 240 37368 1.73686 13.8158 52.4884 68.0969 68.1574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 560 0.000128 2048 90 2592 116352 23.9844 14.3607 864.057 418.996 1321.53 1321.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1460 0.000512 2048 190 384 35568 3.47715 29.7744 104.742 138.039 138.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1850 0.001024 2048 420 336 16992 1.36298 12.6165 52.3475 66.3716 66.4289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 530 6.4e-05 1024 140 768 142848 47.4026 13.3959 160.158 414.25 635.425 635.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1000 6.4e-05 4096 220 9456 249984 120.677 68.1371 13396.2 2009.16 15594.4 15594.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1590 0.000512 1024 110 240 37296 1.74054 9.8857 52.5337 64.2094 64.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 560 0.000128 2048 90 2592 115200 23.902 14.3764 596.768 417.996 1053.18 1053.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1460 0.000512 2048 190 384 35424 3.46982 20.6012 104.636 128.748 128.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1850 0.001024 2048 420 336 16848 1.35962 9.11434 52.1942 62.7109 62.7651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 530 6.4e-05 1024 140 768 138240 47.1321 13.2647 109.243 408.513 578.363 578.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1000 6.4e-05 4096 220 9456 249984 120.203 68.1207 9255.32 2011.57 11455.5 11455.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1590 0.000512 1024 110 240 37152 1.73466 8.31453 52.4295 62.5337 62.5902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 560 0.000128 2048 90 2592 115776 23.9461 14.3766 508.791 418.151 965.397 965.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1460 0.000512 2048 190 384 35424 3.4775 17.9999 104.82 126.338 126.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1850 0.001024 2048 420 336 16848 1.36352 7.96467 52.3858 61.7596 61.8179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 530 6.4e-05 1024 140 768 138240 47.2116 13.2713 93.2326 408.572 562.496 562.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1000 6.4e-05 4096 220 9456 248832 120.616 68.0461 7800.9 2006.04 9995.87 9996.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1590 0.000512 1024 110 240 37152 1.7408 8.06758 52.5397 62.3991 62.4579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 560 0.000128 2048 90 2592 112896 23.8748 14.3352 500.166 415.33 953.835 953.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1460 0.000512 2048 190 384 35136 3.45635 18.0572 104.258 125.816 125.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1850 0.001024 2048 420 336 16704 1.36304 7.23571 52.2015 60.8412 60.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 530 6.4e-05 1024 140 768 129024 46.3883 13.3856 87.3617 396.384 543.732 543.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1000 6.4e-05 4096 220 9456 248832 119.932 67.9015 7810.12 2007.13 10005.4 10005.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1590 0.000512 1024 110 240 37360 1.73853 13.9112 52.4882 68.1905 68.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 560 0.000128 2048 90 2592 116480 23.909 14.36 856.882 419.187 1314.47 1314.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1460 0.000512 2048 190 384 35600 3.49389 29.3487 104.85 137.737 137.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1850 0.001024 2048 420 336 17040 1.36976 12.2588 52.4972 66.1678 66.2279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 530 6.4e-05 1024 140 768 143360 47.9209 13.6455 159.11 419.061 639.958 640.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1000 6.4e-05 4096 220 9456 250240 120.199 68.1296 13265.3 2009.25 15463.1 15463.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1590 0.000512 1024 110 240 37280 1.73846 9.78397 52.4904 64.0661 64.1249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 560 0.000128 2048 90 2592 115200 23.748 14.3884 607.686 415.967 1061.92 1062.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1460 0.000512 2048 190 384 35520 3.48787 21.3913 104.847 129.769 129.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1850 0.001024 2048 420 336 16960 1.3665 8.8727 52.4952 62.7794 62.8367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 530 6.4e-05 1024 140 768 133120 48.4606 13.3334 107.229 412.314 581.551 581.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1000 6.4e-05 4096 220 9456 249600 120.391 68.2618 9398.46 2013.48 11600.9 11601.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1590 0.000512 1024 110 240 37200 1.73872 8.47002 52.4819 62.7425 62.8003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 560 0.000128 2048 90 2592 115200 23.9343 14.4 502.907 417.802 959.186 959.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1460 0.000512 2048 190 384 35280 3.46528 17.7721 104.396 125.678 125.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1850 0.001024 2048 420 336 16800 1.35955 7.91251 52.2705 61.583 61.6413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 530 6.4e-05 1024 140 768 138240 47.7208 13.3345 92.9334 412.323 566.53 566.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1000 6.4e-05 4096 220 9456 247680 120.745 68.2724 7694.01 2010.4 9893.7 9893.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1590 0.000512 1024 110 240 37120 1.73875 7.85408 52.5247 62.1723 62.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 560 0.000128 2048 90 2592 112640 23.7867 14.3012 460.087 413.253 911.561 911.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1460 0.000512 2048 190 384 35200 3.46112 16.1198 104.485 124.109 124.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1850 0.001024 2048 420 336 16640 1.35619 7.43136 52.1024 60.9318 60.9876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 530 6.4e-05 1024 140 768 122880 49.963 13.328 77.8728 412.818 554.196 554.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1000 6.4e-05 4096 220 9456 245760 120.83 68.1339 7084.55 2009.75 9283.54 9283.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1590 0.000512 1024 110 250 37344 1.73741 12.1672 52.5375 66.4951 66.5538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 560 0.000128 2048 90 2600 115968 23.8904 14.3749 760.921 419.415 1218.73 1218.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1460 0.000512 2048 190 350 35936 3.48333 39.5548 104.909 147.991 148.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1850 0.001024 2048 420 350 16960 1.36694 11.5896 52.4724 65.4718 65.5299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 530 6.4e-05 1024 140 750 139264 48.2622 13.4878 134.989 417.983 614.933 615.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1000 6.4e-05 4096 220 9450 251136 119.485 67.8092 11784.2 2005.58 13977.4 13977.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1590 0.000512 1024 110 250 37312 1.73946 8.32653 52.5307 62.6483 62.7091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 560 0.000128 2048 90 2600 115712 23.9621 14.344 482.87 419.458 940.764 940.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1460 0.000512 2048 190 350 35904 3.48141 39.8605 104.9 148.285 148.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1850 0.001024 2048 420 350 16896 1.36602 19.4593 52.3835 73.25 73.3102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 530 6.4e-05 1024 140 750 139264 48.3669 13.4855 107.393 417.991 587.445 587.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1000 6.4e-05 4096 220 9450 250880 119.766 67.9214 7480.49 2007.06 9675.51 9675.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1590 0.000512 1024 110 250 37248 1.7391 20.308 52.457 74.5581 74.6175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 560 0.000128 2048 90 2600 115200 23.9465 14.3811 395.321 418.584 852.366 852.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1460 0.000512 2048 190 350 35808 3.47136 39.6354 104.659 147.813 147.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1850 0.001024 2048 420 350 16896 1.37005 19.4586 52.4371 73.307 73.3664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 530 6.4e-05 1024 140 750 135168 48.0374 13.7497 92.5476 412.274 566.826 567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1000 6.4e-05 4096 220 9450 250368 119.489 67.7774 6107.65 2003.43 8298.63 8298.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1590 0.000512 1024 110 250 37320 1.74013 11.4459 52.4748 65.7134 65.7712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 560 0.000128 2048 90 2600 115840 24.0321 14.5371 707.929 419.092 1165.72 1165.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1460 0.000512 2048 190 350 35920 3.46931 22.4944 104.8 130.807 130.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1850 0.001024 2048 420 350 16960 1.36397 10.6402 52.4515 64.4985 64.5566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 530 6.4e-05 1024 140 750 138240 48.874 13.5601 123.878 419.029 605.554 605.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1000 6.4e-05 4096 220 9450 250880 120.265 67.9668 10936.6 2005.39 13130.5 13130.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1590 0.000512 1024 110 250 37280 1.74016 7.62675 52.473 61.8897 61.9479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 560 0.000128 2048 90 2600 115840 23.9513 14.3575 454.893 419.294 912.625 912.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1460 0.000512 2048 190 350 35840 3.46931 35.9785 104.691 144.18 144.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1850 0.001024 2048 420 350 16880 1.36682 6.95402 52.3408 60.7036 60.7623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 530 6.4e-05 1024 140 750 138240 48.7751 13.509 82.3455 419.08 563.917 564.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1000 6.4e-05 4096 220 9450 250880 119.873 67.9371 7024.73 2005.73 9218.54 9218.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1590 0.000512 1024 110 250 37200 1.73312 6.36506 52.4161 60.566 60.6263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 560 0.000128 2048 90 2600 115200 23.9636 14.3674 377.044 417.537 833.043 833.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1460 0.000512 2048 190 350 35760 3.46605 37.0929 104.577 145.18 145.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1850 0.001024 2048 420 350 16800 1.36445 5.96211 52.2289 59.5971 59.6541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 530 6.4e-05 1024 140 750 130560 48.9025 13.3462 66.0509 412.226 540.732 540.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1000 6.4e-05 4096 220 9450 250560 120.149 67.9391 5844.54 2006.13 8039.02 8039.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1590 0.000512 1024 110 250 37120 1.73325 5.81856 52.3642 59.9669 60.0273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 560 0.000128 2048 90 2600 113920 23.8572 14.4154 321.249 415.919 775.571 775.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1460 0.000512 2048 190 350 35680 3.45875 34.464 104.462 142.427 142.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1850 0.001024 2048 420 350 16800 1.36576 17.1608 52.3378 70.9074 70.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 530 6.4e-05 1024 140 750 133120 48.4658 13.8985 59.8199 412.272 534.672 534.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1000 6.4e-05 4096 220 9450 250880 119.714 67.984 5040.08 2006.38 7234.43 7234.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1590 0.000512 1024 110 250 37344 1.74061 15.0483 52.5177 69.3597 69.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 560 0.000128 2048 90 2600 115584 23.9373 14.3541 964.639 418.412 1421.47 1421.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1460 0.000512 2048 190 350 35904 3.47158 30.3711 104.781 138.667 138.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1850 0.001024 2048 420 350 16944 1.36208 14.6023 52.4229 68.4294 68.4874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 530 6.4e-05 1024 140 750 138240 48.1785 13.6294 170.906 416.273 649.198 649.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1000 6.4e-05 4096 220 9450 250752 119.805 67.8906 14834.2 2004.69 17026.9 17027.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1590 0.000512 1024 110 250 37248 1.7425 9.58669 52.4364 63.8171 63.8751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 560 0.000128 2048 90 2600 115200 23.9385 14.3358 600.27 418.448 1057.13 1057.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1460 0.000512 2048 190 350 35808 3.46522 19.2346 104.628 127.37 127.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1850 0.001024 2048 420 350 16896 1.36397 9.39165 52.4112 63.2089 63.2668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 530 6.4e-05 1024 140 750 135168 47.9911 13.3441 103.678 412.134 577.361 577.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1000 6.4e-05 4096 220 9450 250368 119.537 67.7847 9210.81 2002.74 11401.1 11401.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1590 0.000512 1024 110 250 37152 1.73395 7.90528 52.3776 62.0692 62.1285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 560 0.000128 2048 90 2600 115200 23.8942 14.5023 488.893 417.56 944.981 945.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1460 0.000512 2048 190 350 35712 3.45958 15.7149 104.499 123.716 123.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1850 0.001024 2048 420 350 16848 1.36371 7.81398 52.4147 61.6368 61.6932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 530 6.4e-05 1024 140 750 129024 48.554 13.4801 81.2247 408.104 551.574 551.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1000 6.4e-05 4096 220 9450 249984 120.248 68.1473 7525.82 2009.51 9723.99 9724.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1590 0.000512 1024 110 250 37056 1.73066 7.13978 52.3244 61.246 61.3059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 560 0.000128 2048 90 2600 113664 24.0102 14.3253 410.294 416.827 865.582 865.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1460 0.000512 2048 190 350 35712 3.47184 49.6262 104.65 157.79 157.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1850 0.001024 2048 420 350 16704 1.3608 6.17267 52.1698 59.7462 59.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 530 6.4e-05 1024 140 750 135168 48.0591 13.3192 76.3557 412.372 550.321 550.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1000 6.4e-05 4096 220 9450 250368 119.785 67.8549 6420.84 2004.27 8613 8613.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1590 0.000512 1024 110 250 37296 1.73984 14.4772 52.501 68.771 68.8305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 560 0.000128 2048 90 2600 115584 24.0206 14.436 883.97 418.744 1341.3 1341.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1460 0.000512 2048 190 350 35896 3.46906 28.0828 104.857 136.452 136.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1850 0.001024 2048 420 350 16912 1.36019 13.5373 52.3965 67.3371 67.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 530 6.4e-05 1024 140 750 139776 48.4579 13.5281 159.449 418.65 640.3 640.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1000 6.4e-05 4096 220 9450 250880 120.15 67.979 13609.1 2006.27 15803.8 15804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1590 0.000512 1024 110 250 37184 1.73302 9.44982 52.4399 63.6762 63.7359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 560 0.000128 2048 90 2600 115584 23.9504 14.3687 562.394 418.975 1019.82 1019.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1460 0.000512 2048 190 350 35840 3.46726 17.9324 104.88 126.322 126.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1850 0.001024 2048 420 350 16800 1.35885 8.65779 52.2581 62.316 62.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 530 6.4e-05 1024 140 750 136192 48.1068 13.3652 98.8679 414.018 574.564 574.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1000 6.4e-05 4096 220 9450 249984 119.992 67.9291 8637.88 2007.33 10833.4 10833.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1590 0.000512 1024 110 250 37128 1.73424 7.936 52.431 62.1531 62.2139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 560 0.000128 2048 90 2600 115584 24.011 14.4045 461.493 419.085 919.13 919.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1460 0.000512 2048 190 350 35784 3.472 14.805 104.864 123.184 123.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1850 0.001024 2048 420 350 16800 1.3633 7.29952 52.4039 61.1085 61.1656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 530 6.4e-05 1024 140 750 139776 48.5217 13.6339 83.3206 418.854 564.542 564.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1000 6.4e-05 4096 220 9450 249984 120.353 68.0574 7083.62 2007.69 9280 9280.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1590 0.000512 1024 110 250 36960 1.72646 7.20691 52.2783 61.2644 61.3233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 560 0.000128 2048 90 2600 114688 24.0155 14.334 413.197 419.23 870.902 871.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1460 0.000512 2048 190 350 35616 3.46365 13.7169 104.563 121.786 121.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1850 0.001024 2048 420 350 16576 1.35946 6.42275 51.9537 59.7792 59.8385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 530 6.4e-05 1024 140 750 129024 47.7764 13.2293 70.388 404.494 536.102 536.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1000 6.4e-05 4096 220 9450 249088 120.395 68.2633 6371.4 2013.09 8573.42 8573.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1590 0.000512 1024 110 250 37312 1.74064 13.9847 52.4941 68.2713 68.3295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 560 0.000128 2048 90 2600 115712 23.9498 14.3538 876.16 419.148 1333.74 1333.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1460 0.000512 2048 190 350 35904 3.48378 27.8956 104.817 136.24 136.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1850 0.001024 2048 420 350 16896 1.35987 13.4232 52.3378 67.1641 67.2213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 530 6.4e-05 1024 140 750 139264 48.3236 13.4865 154.996 417.678 634.696 634.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1000 6.4e-05 4096 220 9450 250880 119.756 67.8857 13201 2005.61 15394.5 15394.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1590 0.000512 1024 110 250 37248 1.74282 9.61776 52.4943 63.9061 63.9652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 560 0.000128 2048 90 2600 114688 23.9431 14.3365 564.097 417.939 1020.45 1020.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1460 0.000512 2048 190 350 35840 3.48534 18.2067 104.819 126.555 126.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1850 0.001024 2048 420 350 16768 1.36058 8.75171 52.1669 62.3229 62.3823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 530 6.4e-05 1024 140 750 139264 48.3507 13.488 101.188 417.767 581.011 581.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1000 6.4e-05 4096 220 9450 250880 119.802 67.9372 8588.67 2006.27 10783 10783.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1590 0.000512 1024 110 250 37056 1.73443 8.5472 52.3236 62.6568 62.7159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 560 0.000128 2048 90 2600 113664 23.9945 14.3926 471.001 416.742 926.263 926.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1460 0.000512 2048 190 350 35712 3.47341 16.0019 104.649 124.168 124.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1850 0.001024 2048 420 350 16704 1.36154 7.22125 52.1677 60.7929 60.8537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 530 6.4e-05 1024 140 750 135168 48.0875 13.3428 84.1277 412.356 558.128 558.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1000 6.4e-05 4096 220 9450 250368 119.782 67.8615 7104.07 2004.23 9296.23 9296.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1590 0.000512 1024 110 250 37120 1.7408 7.36432 52.5421 61.6997 61.7597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 560 0.000128 2048 90 2600 114688 24.0103 14.3305 420.395 418.675 877.54 877.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1460 0.000512 2048 190 350 35584 3.4639 14.1697 104.573 122.249 122.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1850 0.001024 2048 420 350 16640 1.36122 6.58611 52.2161 60.206 60.2662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 530 6.4e-05 1024 140 750 131072 49.6108 13.6635 72.6727 418.324 554.484 554.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1000 6.4e-05 4096 220 9450 249856 119.908 67.8163 6188.33 2004.05 8380.38 8380.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1590 0.000512 1024 110 250 37296 1.73738 15.0031 52.5213 69.3137 69.3718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 560 0.000128 2048 90 2600 115776 23.9987 14.3505 901.296 419.297 1359.07 1359.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1460 0.000512 2048 190 350 35856 3.47302 28.6356 104.795 136.948 137.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1850 0.001024 2048 420 350 16920 1.36397 13.7527 52.4621 67.6233 67.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 530 6.4e-05 1024 140 750 133632 48.7863 13.4094 152.979 414.552 629.935 630.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1000 6.4e-05 4096 220 9450 250560 120.346 67.9922 13928 2007.58 16124.2 16124.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1590 0.000512 1024 110 250 37152 1.73466 10.4989 52.3957 64.6814 64.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 560 0.000128 2048 90 2600 115200 23.8893 14.3773 638.707 417.718 1094.82 1094.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1460 0.000512 2048 190 350 35712 3.4625 20.4058 104.541 128.452 128.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1850 0.001024 2048 420 350 16848 1.36406 10.103 52.4332 63.9441 64.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 530 6.4e-05 1024 140 750 129024 48.5398 13.2609 105.221 408.324 575.562 575.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1000 6.4e-05 4096 220 9450 249984 120.256 68.1472 9881.11 2010.24 12080 12080.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1590 0.000512 1024 110 250 37152 1.73466 8.93747 52.489 63.2123 63.2725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 560 0.000128 2048 90 2600 114048 24.1307 14.5017 520.751 417.894 977.412 977.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1460 0.000512 2048 190 350 35640 3.46093 16.5819 104.534 124.62 124.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1850 0.001024 2048 420 350 16632 1.35373 7.82208 52.0485 61.2684 61.3274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 530 6.4e-05 1024 140 750 124416 49.2693 13.2729 85.0752 408.325 556.159 556.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1000 6.4e-05 4096 220 9450 248832 120.661 68.062 8109.63 2004.72 10303.3 10303.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1590 0.000512 1024 110 250 36864 1.72646 8.44397 52.2422 62.4659 62.5275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 560 0.000128 2048 90 2600 112896 23.8791 14.4733 491.306 415.333 945.128 945.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1460 0.000512 2048 190 350 35424 3.44474 16.0736 104.231 123.794 123.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1850 0.001024 2048 420 350 16704 1.36915 7.42195 52.4747 61.3077 61.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 530 6.4e-05 1024 140 750 110592 49.1014 13.1701 72.4774 396.385 531.352 531.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1000 6.4e-05 4096 220 9450 248832 119.976 67.9026 7624.92 2007.3 9820.38 9820.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1590 0.000512 1024 110 250 36720 1.72032 8.1041 52.5952 62.4732 62.5336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 560 0.000128 2048 90 2600 115200 24.0448 14.4241 459.204 422.236 920.044 920.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1460 0.000512 2048 190 350 35280 3.43606 15.4563 104.939 123.875 123.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1850 0.001024 2048 420 350 16560 1.36317 7.16147 52.7291 61.2957 61.3561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 530 6.4e-05 1024 140 750 115200 49.6781 13.6741 68.614 406.142 538.319 538.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1000 6.4e-05 4096 220 9450 247680 121.25 68.2764 6967.95 2031.52 9189.29 9189.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1590 0.000512 1024 110 250 37280 1.74093 14.4056 52.4717 68.6709 68.7276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 560 0.000128 2048 90 2600 115840 23.9582 14.5689 872.596 419.169 1330.42 1330.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1460 0.000512 2048 190 350 35840 3.46419 27.6785 104.689 135.877 135.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1850 0.001024 2048 420 350 16880 1.36006 13.057 52.3364 66.7972 66.8529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 530 6.4e-05 1024 140 750 138240 48.7912 14.328 153.319 419.064 635.717 635.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1000 6.4e-05 4096 220 9450 250880 119.832 67.9547 13457.1 2005.71 15650.9 15651.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1590 0.000512 1024 110 250 37120 1.73456 10.616 52.4156 64.8155 64.8772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 560 0.000128 2048 90 2600 113920 23.8653 14.3239 593.897 416.371 1048.59 1048.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1460 0.000512 2048 190 350 35680 3.45994 0 104.575 108.044 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1590 0.000512 1024 110 250 36960 1.72573 8.90061 52.3053 62.984 63.0453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 560 0.000128 2048 90 2600 115200 23.9386 14.4285 508.573 418.3 965.37 965.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1460 0.000512 2048 190 350 35520 3.45046 16.5907 104.363 124.446 124.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1850 0.001024 2048 420 350 16560 1.35443 8.10563 51.9574 61.4593 61.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 530 6.4e-05 1024 140 750 122880 49.9598 13.3377 80.7013 412.819 557.024 557.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1000 6.4e-05 4096 220 9450 249600 119.766 67.8111 7940.04 2002.55 10130.4 10130.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1590 0.000512 1024 110 250 36800 1.7241 8.31382 52.1459 62.2371 62.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 560 0.000128 2048 90 2600 112640 23.8 14.3013 460.31 412.953 911.5 911.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1460 0.000512 2048 190 350 35520 3.46202 15.3925 104.468 123.368 123.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1850 0.001024 2048 420 350 16640 1.36026 7.75168 52.3366 61.4915 61.5509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 530 6.4e-05 1024 140 750 122880 49.9885 13.3222 76.0239 412.509 552.057 552.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1000 6.4e-05 4096 220 9450 248320 119.553 67.5652 7175.67 1994.57 9357.64 9357.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1590 0.000512 1024 110 250 36800 1.72589 8.53302 52.2398 62.5502 62.6074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 560 0.000128 2048 90 2600 112000 23.8917 14.3319 439.855 413.071 891.278 891.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1460 0.000512 2048 190 350 35200 3.42358 15.2747 103.806 122.547 122.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1850 0.001024 2048 420 350 16400 1.35568 7.7033 51.8942 60.9949 61.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 530 6.4e-05 1024 140 750 128000 49.3432 13.5564 74.7861 412.529 550.424 550.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1000 6.4e-05 4096 220 9450 246400 121.26 68.381 6875.67 2012.06 9077.65 9077.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1590 0.000512 1024 110 240 37408 1.74246 11.1002 52.5243 65.4176 65.4789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 560 0.000128 2048 90 2640 115968 23.9006 14.3442 711.529 419.333 1169.24 1169.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1460 0.000512 2048 190 360 35840 3.47718 38.9612 104.865 147.353 147.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1850 0.001024 2048 420 360 16896 1.36893 10.9136 52.4823 64.8084 64.8665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 530 6.4e-05 1024 140 780 131072 49.5165 13.5121 123.208 417.905 604.366 604.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1000 6.4e-05 4096 220 9420 250368 120.038 68.0115 10788.2 2009.3 12985.8 12986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1590 0.000512 1024 110 240 37376 1.73875 7.43094 52.4983 61.7193 61.7794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 560 0.000128 2048 90 2640 115712 23.9642 14.4575 466.498 419.212 924.263 924.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1460 0.000512 2048 190 360 35776 3.46947 39.209 104.73 147.45 147.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1850 0.001024 2048 420 360 16832 1.36602 17.9012 52.3746 71.6853 71.7399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 530 6.4e-05 1024 140 780 131072 49.5659 13.4883 83.7428 417.813 564.821 564.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1000 6.4e-05 4096 220 9420 250368 120.075 68.0044 7042.86 2008.65 9239.85 9240.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1590 0.000512 1024 110 240 37344 1.73536 16.9759 52.5417 71.3079 71.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 560 0.000128 2048 90 2640 115200 23.9414 14.3582 375.56 418.932 832.926 833.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1460 0.000512 2048 190 360 35712 3.47136 39.1393 104.724 147.378 147.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1850 0.001024 2048 420 360 16800 1.36666 17.874 52.4108 71.6934 71.7537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 530 6.4e-05 1024 140 780 122880 49.9376 13.3204 83.9326 412.617 560.02 560.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1000 6.4e-05 4096 220 9420 249600 120.032 67.9662 5683.28 2009.17 7880.72 7880.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1590 0.000512 1024 110 240 37248 1.7377 16.942 52.4444 71.1762 71.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 560 0.000128 2048 90 2640 114688 23.9775 14.3478 324.631 418.363 781.453 781.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1460 0.000512 2048 190 360 35712 3.47139 38.8729 104.79 147.178 147.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1850 0.001024 2048 420 360 16768 1.36995 17.8408 52.4036 71.6567 71.7151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 530 6.4e-05 1024 140 780 131072 49.6464 13.4902 81.4983 418.072 562.926 563.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1000 6.4e-05 4096 220 9420 249856 120.518 68.1413 4931.35 2014.57 7134.85 7135.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1590 0.000512 1024 110 240 37400 1.73978 14.4227 52.4834 68.6973 68.7591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 560 0.000128 2048 90 2640 115840 24.0326 14.3704 984.851 418.988 1442.37 1442.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1460 0.000512 2048 190 360 35840 3.48595 31.6946 104.805 140.029 140.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1850 0.001024 2048 420 360 16880 1.36605 15.0385 52.4161 68.8627 68.9203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 530 6.4e-05 1024 140 780 130560 49.9019 13.53 169.693 418.933 652.28 652.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1000 6.4e-05 4096 220 9420 250240 120.623 68.1361 14764.7 2008.38 16962.1 16962.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1590 0.000512 1024 110 240 37360 1.74077 9.2345 52.541 63.5673 63.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 560 0.000128 2048 90 2640 115840 23.9519 14.3554 613.281 419.591 1071.31 1071.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1460 0.000512 2048 190 360 35760 3.46339 19.761 104.816 128.082 128.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1850 0.001024 2048 420 360 16800 1.36246 9.37542 52.3633 63.1437 63.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 530 6.4e-05 1024 140 780 128000 50.3124 13.5234 103.253 419.481 586.782 586.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1000 6.4e-05 4096 220 9420 250240 120.245 68.0538 9183.73 2011.12 11383.4 11383.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1590 0.000512 1024 110 240 37320 1.73843 7.8591 52.533 62.1821 62.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 560 0.000128 2048 90 2640 115200 23.9648 14.3935 496.92 417.932 953.344 953.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1460 0.000512 2048 190 360 35760 3.48374 48.8467 104.907 157.283 157.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1850 0.001024 2048 420 360 16800 1.37216 7.88038 52.4698 61.7641 61.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 530 6.4e-05 1024 140 780 122880 50.0198 13.3473 85.04 412.616 561.235 561.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1000 6.4e-05 4096 220 9420 249600 120.872 68.1269 7496.35 2011.32 9696.94 9697.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1590 0.000512 1024 110 240 37280 1.73456 6.65613 52.534 60.9771 61.0379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 560 0.000128 2048 90 2640 113920 23.8591 14.327 416.576 416.325 871.218 871.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1460 0.000512 2048 190 360 35680 3.47104 56.0822 104.806 164.402 164.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1850 0.001024 2048 420 360 16640 1.36192 6.8376 52.1481 60.389 60.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 530 6.4e-05 1024 140 780 122880 49.8891 13.3427 73.6013 412.662 549.708 549.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1000 6.4e-05 4096 220 9420 249600 120.544 68.1937 6354.1 2015.19 8558.3 8558.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1590 0.000512 1024 110 240 37392 1.73811 13.8812 52.5349 68.2049 68.2623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 560 0.000128 2048 90 2640 115584 23.9354 14.359 900.126 418.759 1357.31 1357.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1460 0.000512 2048 190 360 35808 3.46678 28.6848 104.849 137.043 137.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1850 0.001024 2048 420 360 16896 1.36806 13.8821 52.5317 67.8242 67.8851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 530 6.4e-05 1024 140 780 129024 49.5847 13.4532 154.417 416.621 634.284 634.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1000 6.4e-05 4096 220 9420 250368 120.045 67.9598 13556.1 2008.44 15752.9 15753.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1590 0.000512 1024 110 240 37344 1.74035 8.85146 52.5234 63.165 63.2242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 560 0.000128 2048 90 2640 115200 23.9516 14.3812 564.212 418.813 1021.49 1021.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1460 0.000512 2048 190 360 35712 3.47546 18.0961 104.693 126.307 126.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1850 0.001024 2048 420 360 16800 1.36397 8.76928 52.3914 62.5652 62.6239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 530 6.4e-05 1024 140 780 122880 49.8712 13.3215 92.7833 412.493 568.678 568.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1000 6.4e-05 4096 220 9420 249600 120.048 67.9627 8489.75 2010.98 10689 10689.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1590 0.000512 1024 110 240 37296 1.7369 7.57683 52.5284 61.8961 61.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 560 0.000128 2048 90 2640 115200 23.8826 14.5811 463.191 417.95 919.736 919.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1460 0.000512 2048 190 360 35712 3.47296 14.8178 104.831 123.164 123.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1850 0.001024 2048 420 360 16704 1.36022 7.39072 52.2682 61.0609 61.1185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 530 6.4e-05 1024 140 780 119808 49.82 13.4917 74.5327 408.469 546.525 546.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1000 6.4e-05 4096 220 9420 249984 120.351 68.092 7007.14 2011.38 9207.24 9207.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1590 0.000512 1024 110 240 37248 1.73811 6.67853 52.5319 61.0023 61.0611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 560 0.000128 2048 90 2640 113664 24.0002 14.3175 413.648 417.091 869.19 869.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1460 0.000512 2048 190 360 35520 3.46112 13.806 104.457 121.769 121.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1850 0.001024 2048 420 360 16704 1.36397 6.51757 52.4014 60.3292 60.3873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 530 6.4e-05 1024 140 780 122880 49.9629 13.3214 69.0718 412.784 545.352 545.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1000 6.4e-05 4096 220 9420 248832 120.534 68.2004 6291.91 2014.12 8495.04 8495.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1590 0.000512 1024 110 240 37200 1.73875 6.21165 52.4912 60.4938 60.5566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 560 0.000128 2048 90 2640 115200 23.9436 14.5687 363.211 417.91 819.768 819.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1460 0.000512 2048 190 360 35520 3.4632 49.1381 104.498 157.144 157.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1850 0.001024 2048 420 360 16560 1.35987 6.11123 52.1048 59.6178 59.6741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 530 6.4e-05 1024 140 780 122880 49.9832 13.3326 62.8714 412.432 538.83 538.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1000 6.4e-05 4096 220 9420 247680 120.762 68.2696 5427.52 2010.94 7627.76 7628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1590 0.000512 1024 110 240 37352 1.73395 13.097 52.4411 67.3241 67.3833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 560 0.000128 2048 90 2640 115584 24.0164 14.3624 859.473 418.389 1316.38 1316.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1460 0.000512 2048 190 360 35840 3.4816 27.8271 104.851 136.201 136.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1850 0.001024 2048 420 360 16856 1.36576 13.1412 52.3933 66.9424 66.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 530 6.4e-05 1024 140 780 129024 50.1011 13.9876 147.165 418.304 629.777 629.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1000 6.4e-05 4096 220 9420 250432 120.552 68.0571 12968.6 2007.31 15165.7 15165.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1590 0.000512 1024 110 240 37296 1.73642 8.6719 52.491 62.9508 63.0108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 560 0.000128 2048 90 2640 115584 23.9368 14.452 548.709 418.934 1006.16 1006.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1460 0.000512 2048 190 360 35728 3.47341 18.0799 104.8 126.395 126.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1850 0.001024 2048 420 360 16800 1.36602 8.71939 52.4429 62.5707 62.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 530 6.4e-05 1024 140 780 121856 50.3804 13.3652 87.9623 413.967 565.891 566.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1000 6.4e-05 4096 220 9420 249984 119.981 67.902 8209.57 2007.09 10404.8 10405.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1590 0.000512 1024 110 240 37128 1.72736 7.3217 52.2953 61.397 61.4543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 560 0.000128 2048 90 2640 115584 24.0122 14.4097 459.132 418.728 916.412 916.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1460 0.000512 2048 190 360 35616 3.46656 15.0564 104.56 123.125 123.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1850 0.001024 2048 420 360 16632 1.3584 7.05536 52.0979 60.5567 60.6126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 530 6.4e-05 1024 140 780 129024 50.0944 13.5325 79.7686 418.499 562.105 562.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1000 6.4e-05 4096 220 9420 249984 120.406 68.0629 6917.73 2005.98 9112.47 9112.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1590 0.000512 1024 110 240 37184 1.73178 6.42173 52.4906 60.6949 60.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 560 0.000128 2048 90 2640 114688 24.0102 14.3629 400.328 419.239 858.072 858.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1460 0.000512 2048 190 360 35616 3.4769 13.8161 104.801 122.138 122.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1850 0.001024 2048 420 360 16576 1.3577 6.37747 52.1435 59.9213 59.9778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 530 6.4e-05 1024 140 780 114688 49.9975 13.2342 61.9122 404.508 529.869 530.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1000 6.4e-05 4096 220 9420 249088 120.417 68.0936 6055.5 2013.44 8257.72 8257.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1590 0.000512 1024 110 240 36960 1.72672 5.78774 52.2666 59.833 59.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 560 0.000128 2048 90 2640 114240 23.9214 14.4704 351.748 415.883 806.154 806.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1460 0.000512 2048 190 360 35560 3.47251 12.3781 104.806 120.699 120.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1850 0.001024 2048 420 360 16520 1.3544 6.05462 52.1465 59.5994 59.6556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 530 6.4e-05 1024 140 780 107520 52.0375 13.3509 52.231 409.419 527.252 527.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1000 6.4e-05 4096 220 9420 248640 120.886 68.2051 5333.33 2011.44 7534.13 7534.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1590 0.000512 1024 110 240 37376 1.73795 12.938 52.5336 67.2632 67.3222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 560 0.000128 2048 90 2640 115712 23.9606 14.3403 814.962 419.492 1272.89 1273.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1460 0.000512 2048 190 360 35776 3.47795 26.5257 104.8 134.848 134.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1850 0.001024 2048 420 360 16832 1.36534 12.6674 52.4079 66.4854 66.5435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 530 6.4e-05 1024 140 780 131072 49.5668 13.4881 142.317 418.023 623.612 623.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1000 6.4e-05 4096 220 9420 250368 120.148 68.0148 11901.6 2010.1 14100.1 14100.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1590 0.000512 1024 110 240 37248 1.73965 9.14298 52.4115 63.3455 63.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 560 0.000128 2048 90 2640 114688 23.9563 14.3299 547.252 418.002 1003.68 1003.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1460 0.000512 2048 190 360 35712 3.46566 18.1897 104.752 126.45 126.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1850 0.001024 2048 420 360 16768 1.36576 8.67114 52.3648 62.4444 62.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 530 6.4e-05 1024 140 780 131072 49.5965 13.482 96.8268 417.823 577.941 578.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1000 6.4e-05 4096 220 9420 249856 120.524 68.0921 7962.69 2012.06 10163.6 10163.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1590 0.000512 1024 110 240 37248 1.73594 7.72589 52.497 62.0135 62.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 560 0.000128 2048 90 2640 113664 23.9891 14.3425 451.101 416.813 906.381 906.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1460 0.000512 2048 190 360 35520 3.4591 15.3658 104.381 123.25 123.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1850 0.001024 2048 420 360 16704 1.36 7.20842 52.3653 60.9765 61.0348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 530 6.4e-05 1024 140 780 122880 49.933 13.3176 76.1926 412.425 552.085 552.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1000 6.4e-05 4096 220 9420 248832 120.501 68.1712 6570.5 2012.77 8772.21 8772.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1590 0.000512 1024 110 240 37120 1.73568 7.01843 52.4532 61.2598 61.3184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 560 0.000128 2048 90 2640 114688 24.0043 14.3539 418.688 418.682 875.858 875.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1460 0.000512 2048 190 360 35584 3.46931 14.6506 104.817 122.98 123.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1850 0.001024 2048 420 360 16640 1.36166 6.67648 52.4058 60.4893 60.5452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 530 6.4e-05 1024 140 780 131072 49.6093 13.7117 75.1068 418.326 556.965 557.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1000 6.4e-05 4096 220 9420 247808 120.936 68.3234 5865.66 2015.04 8070.23 8070.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1590 0.000512 1024 110 240 37120 1.73837 6.37542 52.5275 60.6938 60.7535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 560 0.000128 2048 90 2640 112640 23.8017 14.2524 375.318 413.273 826.772 826.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1460 0.000512 2048 190 360 35520 3.47395 12.8644 104.79 121.17 121.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1850 0.001024 2048 420 360 16320 1.34813 6.33706 51.71 59.4381 59.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 530 6.4e-05 1024 140 780 122880 49.9631 13.3225 65.2808 412.838 541.616 541.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1000 6.4e-05 4096 220 9420 245760 120.792 68.1762 5349.03 2010.12 7548.38 7548.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1590 0.000512 1024 110 256 37312 1.7408 11.5528 52.5517 65.8978 65.9571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 560 0.000128 2048 90 2624 115712 23.9144 14.3768 695.911 419.401 1153.74 1153.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1460 0.000512 2048 190 384 35648 3.49325 39.8034 104.935 148.274 148.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1850 0.001024 2048 420 320 17184 1.36835 9.77027 52.5024 63.6839 63.7416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 530 6.4e-05 1024 140 768 129024 49.7952 13.5946 116.275 417.976 597.855 598.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1000 6.4e-05 4096 220 9472 250112 120.121 68.0445 10672.9 2011.04 12872.3 12872.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1590 0.000512 1024 110 256 37248 1.7408 7.74928 52.4518 61.9945 62.0535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 560 0.000128 2048 90 2624 115712 23.9521 14.3489 447.09 419.075 904.597 904.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1460 0.000512 2048 190 384 35584 3.47155 39.0017 104.743 147.26 147.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1850 0.001024 2048 420 320 17152 1.37011 15.6877 52.4452 69.544 69.6015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 530 6.4e-05 1024 140 768 126976 50.2672 13.5428 75.5278 417.613 557.159 557.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1000 6.4e-05 4096 220 9472 249856 120.361 68.1219 6838.66 2010.77 9038.21 9038.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1590 0.000512 1024 110 256 37248 1.7383 18.3012 52.5034 72.5959 72.6528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 560 0.000128 2048 90 2624 115200 23.9421 14.3573 367.343 418.527 824.299 824.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1460 0.000512 2048 190 384 35520 3.48035 39.196 104.675 147.393 147.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1850 0.001024 2048 420 320 17088 1.3656 15.6016 52.3615 69.3712 69.4281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 530 6.4e-05 1024 140 768 122880 49.9389 13.3195 77.225 412.211 552.905 553.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1000 6.4e-05 4096 220 9472 249600 119.978 67.9992 5628.65 2007.25 7824.14 7824.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1590 0.000512 1024 110 256 37120 1.73213 18.2374 52.425 72.4486 72.5084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 560 0.000128 2048 90 2624 114688 23.979 14.3449 316.406 418.415 773.277 773.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1460 0.000512 2048 190 384 35456 3.46979 39.4628 104.688 147.664 147.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1850 0.001024 2048 420 320 17024 1.36371 15.5566 52.3317 69.2951 69.3525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 530 6.4e-05 1024 140 768 122880 50.953 13.4839 70.1104 418.161 552.922 553.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1000 6.4e-05 4096 220 9472 249856 120.466 68.3076 4872.14 2014.28 7075.46 7075.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1590 0.000512 1024 110 256 37280 1.74016 15.0147 52.4781 69.2864 69.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 560 0.000128 2048 90 2624 115520 24.0587 14.444 939.398 419.115 1397.15 1397.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1460 0.000512 2048 190 384 35640 3.48525 32.2093 104.86 140.598 140.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1850 0.001024 2048 420 320 17160 1.36746 13.0089 52.4112 66.832 66.8897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 530 6.4e-05 1024 140 768 130560 49.9042 13.5308 157.959 419.047 640.654 640.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1000 6.4e-05 4096 220 9472 249920 120.714 68.2119 14291.4 2011.14 16491.8 16492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1590 0.000512 1024 110 256 37200 1.73555 9.54573 52.4286 63.7629 63.8237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 560 0.000128 2048 90 2624 115200 24.0222 14.4486 573.159 419.25 1031.01 1031.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1460 0.000512 2048 190 384 35600 3.4895 19.8963 104.862 128.29 128.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1850 0.001024 2048 420 320 17120 1.36406 7.96877 52.4124 61.7896 61.8463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 530 6.4e-05 1024 140 768 128000 50.2935 13.5204 95.5384 419.135 578.705 578.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1000 6.4e-05 4096 220 9472 249600 120.506 68.2199 8671.03 2012.92 10873 10873.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1590 0.000512 1024 110 256 37200 1.73514 7.9071 52.4626 62.1586 62.2162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 560 0.000128 2048 90 2624 114240 24.0677 14.3696 468.454 417.502 924.526 924.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1460 0.000512 2048 190 384 35520 3.48224 52.9824 104.72 161.228 161.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1850 0.001024 2048 420 320 17040 1.36182 6.78672 52.2914 60.484 60.5422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 530 6.4e-05 1024 140 768 122880 50.0261 13.3423 78.8215 412.182 554.583 554.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1000 6.4e-05 4096 220 9472 249600 120.862 68.2583 7196.19 2009.27 9394.86 9395.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1590 0.000512 1024 110 256 37120 1.73824 6.94627 52.9292 61.6675 61.7278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 560 0.000128 2048 90 2624 113920 23.8651 14.3126 401.478 420.042 859.828 859.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1460 0.000512 2048 190 384 35520 3.49392 57.0839 105.871 166.492 166.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1850 0.001024 2048 420 320 16960 1.36179 5.68554 52.6995 59.7897 59.8485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 530 6.4e-05 1024 140 768 122880 49.8871 13.3755 68.8523 416.345 548.68 548.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1000 6.4e-05 4096 220 9472 249600 120.38 68.2504 6176.18 2033.3 8398.37 8398.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1590 0.000512 1024 110 256 37000 1.7319 6.05069 52.3139 60.1503 60.2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 560 0.000128 2048 90 2624 113600 24.1047 14.3708 365.631 416.935 821.177 821.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1460 0.000512 2048 190 384 35400 3.47136 54.9914 104.633 163.139 163.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1850 0.001024 2048 420 320 17000 1.3728 22.4788 52.4046 76.3003 76.3582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 530 6.4e-05 1024 140 768 115200 51.304 13.3489 60.5135 412.367 537.75 537.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1000 6.4e-05 4096 220 9472 249600 120.905 68.3621 5650.09 2010.45 7850.09 7850.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1590 0.000512 1024 110 256 37296 1.7392 14.194 52.5498 68.5354 68.5916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 560 0.000128 2048 90 2624 115200 23.9733 14.3528 862.381 418.771 1319.61 1319.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1460 0.000512 2048 190 384 35616 3.48365 29.6292 104.891 138.048 138.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1850 0.001024 2048 420 320 17184 1.36576 12.1133 52.5343 66.0555 66.1112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 530 6.4e-05 1024 140 768 129024 49.6061 13.4779 145.177 416.628 625.097 625.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1000 6.4e-05 4096 220 9472 249984 120.265 68.0719 13160.8 2014.88 15364.3 15364.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1590 0.000512 1024 110 256 37248 1.74086 9.07517 52.5476 63.4153 63.4756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 560 0.000128 2048 90 2624 115200 23.9542 14.3401 539.235 418.892 996.555 996.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1460 0.000512 2048 190 384 35520 3.47955 18.5391 104.763 126.826 126.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1850 0.001024 2048 420 320 17088 1.36246 7.86227 52.4062 61.6738 61.7297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 530 6.4e-05 1024 140 768 122880 49.8786 13.3251 86.9486 412.57 562.933 563.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1000 6.4e-05 4096 220 9472 249600 119.957 67.9993 8229.69 2008.99 10426.9 10427.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1590 0.000512 1024 110 256 37152 1.73546 7.80288 52.4828 62.0744 62.1324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 560 0.000128 2048 90 2624 114048 24.019 14.3503 439.387 418.214 896.1 896.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1460 0.000512 2048 190 384 35424 3.47136 15.245 104.632 123.392 123.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1850 0.001024 2048 420 320 16992 1.36128 6.22054 52.2742 59.8993 59.9569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 530 6.4e-05 1024 140 768 119808 49.8285 13.6274 69.9882 408.524 542.178 542.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1000 6.4e-05 4096 220 9472 249984 120.221 68.1402 6791.34 2011.57 8991.54 8991.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1590 0.000512 1024 110 256 37056 1.7367 6.92765 52.4202 61.1393 61.1983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 560 0.000128 2048 90 2624 113664 23.9906 14.3441 389.722 417.089 845.278 845.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1460 0.000512 2048 190 384 35328 3.46563 14.021 104.502 122.03 122.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1850 0.001024 2048 420 320 16896 1.3568 5.77958 52.1481 59.3276 59.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 530 6.4e-05 1024 140 768 122880 49.9458 13.3222 63.6988 412.699 539.881 540.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1000 6.4e-05 4096 220 9472 248832 120.51 68.1893 5982.65 2014.12 8185.75 8185.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1590 0.000512 1024 110 256 36960 1.72701 6.25824 52.3632 60.4022 60.4594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 560 0.000128 2048 90 2624 113280 24.1735 14.3606 340.792 418.306 797.764 797.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1460 0.000512 2048 190 384 35280 3.46758 50.3706 104.515 158.399 158.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1850 0.001024 2048 420 320 16800 1.35629 5.3751 52.0275 58.801 58.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 530 6.4e-05 1024 140 768 122880 49.9786 13.3345 58.8593 412.818 535.201 535.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1000 6.4e-05 4096 220 9472 247680 120.775 68.2415 5255.53 2012.85 7457.66 7457.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1590 0.000512 1024 110 256 37296 1.73875 13.484 52.5145 67.7922 67.8504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 560 0.000128 2048 90 2624 115136 24.0396 14.3958 811.688 418.595 1268.85 1268.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1460 0.000512 2048 190 384 35616 3.49149 28.1969 104.827 136.558 136.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1850 0.001024 2048 420 320 17136 1.35987 11.3889 52.3936 65.1835 65.2427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 530 6.4e-05 1024 140 768 129024 50.1184 14.0284 135.93 418.349 618.636 618.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1000 6.4e-05 4096 220 9472 249984 120.73 68.1977 12367.4 2009.6 14566.2 14566.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1590 0.000512 1024 110 256 37184 1.73302 8.89856 52.4794 63.1609 63.2202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 560 0.000128 2048 90 2624 114688 24.0393 14.3872 512.85 418.864 970.275 970.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1460 0.000512 2048 190 384 35504 3.47523 17.8072 104.751 126.075 126.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1850 0.001024 2048 420 320 17024 1.36192 7.5712 52.2692 61.2431 61.3011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 530 6.4e-05 1024 140 768 121856 50.3829 13.3693 81.3023 413.926 559.194 559.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1000 6.4e-05 4096 220 9472 249088 120.512 68.1693 7854.68 2011.66 10055.3 10055.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1590 0.000512 1024 110 256 37128 1.73421 7.36461 52.4505 61.5997 61.6597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 560 0.000128 2048 90 2624 114240 24.2137 14.5408 431.387 418.8 889.072 889.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1460 0.000512 2048 190 384 35448 3.47885 15.3128 104.692 123.524 123.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1850 0.001024 2048 420 320 16968 1.36192 6.39418 52.2452 60.043 60.1008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 530 6.4e-05 1024 140 768 129024 50.1064 13.5323 74.2718 418.566 556.683 556.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1000 6.4e-05 4096 220 9472 248640 121.175 68.3185 6634.86 2013.86 8838.49 8838.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1590 0.000512 1024 110 256 36960 1.72867 6.58278 52.2844 60.6496 60.7068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 560 0.000128 2048 90 2624 114688 24.011 14.3853 381.433 418.884 838.846 838.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1460 0.000512 2048 190 384 35392 3.48304 13.2489 104.671 121.446 121.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1850 0.001024 2048 420 320 16800 1.35398 5.60304 51.9309 58.9296 58.9866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 530 6.4e-05 1024 140 768 114688 49.9743 13.2296 58.1463 404.15 525.715 525.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1000 6.4e-05 4096 220 9472 249088 120.373 68.2462 5825.67 2011.4 8025.94 8026.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1590 0.000512 1024 110 256 36960 1.73261 5.92835 52.4086 60.1216 60.1805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 560 0.000128 2048 90 2624 112000 24.2127 14.4096 329.409 415.775 783.94 784.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1460 0.000512 2048 190 384 35280 3.47546 12.7571 104.608 120.883 120.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1850 0.001024 2048 420 320 16800 1.35811 5.19181 52.1256 58.719 58.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 530 6.4e-05 1024 140 768 107520 52.042 13.2847 48.9045 409.382 523.826 523.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1000 6.4e-05 4096 220 9472 248640 120.868 68.1864 5161.6 2011.28 7362.2 7362.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1590 0.000512 1024 110 256 37248 1.73773 13.6335 52.4542 67.8785 67.9407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 560 0.000128 2048 90 2624 115712 23.9637 14.3565 799.842 419.088 1257.38 1257.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1460 0.000512 2048 190 384 35584 3.4761 28.0084 104.751 136.279 136.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1850 0.001024 2048 420 320 17152 1.36397 11.1733 52.4485 65.0289 65.0849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 530 6.4e-05 1024 140 768 126976 50.2362 13.4878 133.212 417.612 614.76 614.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1000 6.4e-05 4096 220 9472 249856 120.354 68.1284 11885.4 2010.9 14085.1 14085.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1590 0.000512 1024 110 256 37120 1.73507 9.48352 52.4242 63.6972 63.7541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 560 0.000128 2048 90 2624 114688 23.9634 14.333 531.64 418.287 988.353 988.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1460 0.000512 2048 190 384 35456 3.4737 19.0215 104.676 127.215 127.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1850 0.001024 2048 420 320 17024 1.36397 7.57101 52.3162 61.2936 61.3507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 530 6.4e-05 1024 140 768 122880 50.8928 13.4882 87.0901 418.109 569.79 569.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1000 6.4e-05 4096 220 9472 249856 120.492 68.286 7789.58 2013.42 9992.04 9992.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1590 0.000512 1024 110 256 37056 1.73251 8.0425 52.3828 62.2104 62.2693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 560 0.000128 2048 90 2624 113664 23.9996 14.3476 436.297 416.804 891.577 891.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1460 0.000512 2048 190 384 35328 3.46755 16.087 104.432 124.03 124.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1850 0.001024 2048 420 320 16896 1.35754 6.56384 52.1165 60.0796 60.1354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 530 6.4e-05 1024 140 768 122880 49.9329 13.3201 72.2774 412.427 548.171 548.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1000 6.4e-05 4096 220 9472 248832 120.546 68.154 6405.32 2012.73 8607.01 8607.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1590 0.000512 1024 110 256 36864 1.72032 7.35907 52.242 61.3755 61.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 560 0.000128 2048 90 2624 114688 23.9982 14.379 403.531 418.577 860.615 860.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1460 0.000512 2048 190 384 35328 3.47107 15.0978 104.66 123.27 123.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1850 0.001024 2048 420 320 16896 1.36397 5.76922 52.3096 59.4853 59.5425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 530 6.4e-05 1024 140 768 114688 52.272 13.8711 63.0781 418.222 547.658 547.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1000 6.4e-05 4096 220 9472 247808 120.918 68.303 5754.05 2014.51 7958.05 7958.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1590 0.000512 1024 110 256 36800 1.72589 6.73264 52.1897 60.7019 60.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 560 0.000128 2048 90 2624 112640 23.7812 14.2623 366.318 412.863 817.356 817.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1460 0.000512 2048 190 384 35200 3.47251 13.4553 104.39 121.358 121.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1850 0.001024 2048 420 320 16640 1.34877 5.3376 51.7511 58.4791 58.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 530 6.4e-05 1024 140 768 122880 49.9907 14.0508 62.3644 412.423 539.045 539.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1000 6.4e-05 4096 220 9472 245760 120.857 68.1325 5227.28 2009.39 7425.93 7426.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1590 0.000512 1024 110 256 36864 1.73238 6.63485 52.4266 60.8442 60.9034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 560 0.000128 2048 90 2624 110592 24.0517 14.3012 338.601 413.536 790.623 790.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1460 0.000512 2048 190 384 34944 3.43882 13.5394 104.004 121.03 121.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1850 0.001024 2048 420 320 16512 1.34512 5.77901 51.6353 58.8012 58.8575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 530 6.4e-05 1024 140 768 98304 51.0674 13.1625 47.8988 396.52 508.862 509.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1000 6.4e-05 4096 220 9472 245760 121.413 68.4343 4844.24 2016.47 7050.83 7051.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1590 0.000512 1024 110 256 37328 1.74099 17.933 52.4942 72.2223 72.2816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 560 0.000128 2048 90 2688 114688 24.0513 14.3585 702.54 418.929 1160.01 1160.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1460 0.000512 2048 190 384 35664 3.48765 39.7663 104.83 148.131 148.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1850 0.001024 2048 420 384 16752 1.37021 16.8328 52.4718 70.7166 70.7748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 530 6.4e-05 1024 140 768 128000 50.4152 13.5071 190.513 418.894 673.55 673.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1000 6.4e-05 4096 220 9472 249984 120.388 68.1856 10627.9 2010.83 12827.6 12827.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1590 0.000512 1024 110 256 37312 1.74045 13.0286 52.5125 67.3324 67.3915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 560 0.000128 2048 90 2688 114688 24.0328 14.366 789.365 419.122 1247.02 1247.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1460 0.000512 2048 190 384 35648 3.48774 41.8857 104.862 150.28 150.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1850 0.001024 2048 420 384 16736 1.37011 13.0873 52.4968 66.9965 67.0577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 530 6.4e-05 1024 140 768 126976 50.1683 13.4908 130.702 417.692 612.277 612.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1000 6.4e-05 4096 220 9472 249856 120.179 68.1125 11858.2 2011.06 14057.8 14058.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1590 0.000512 1024 110 256 37248 1.73875 8.94147 52.4594 63.1945 63.2526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 560 0.000128 2048 90 2688 114688 24.0749 14.3432 512.782 419.133 970.477 970.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1460 0.000512 2048 190 384 35584 3.47818 41.5093 104.758 149.792 149.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1850 0.001024 2048 420 384 16704 1.37213 8.51149 52.4801 62.4068 62.4657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 530 6.4e-05 1024 140 768 126976 50.2268 13.4886 86.3 417.672 567.903 568.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1000 6.4e-05 4096 220 9472 249856 120.316 68.1263 7682.43 2012.15 9883.3 9883.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1590 0.000512 1024 110 256 37248 1.73469 7.41786 52.5467 61.7537 61.8107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 560 0.000128 2048 90 2688 114432 24.0211 14.4317 416.409 418.897 873.891 874.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1460 0.000512 2048 190 384 35520 3.47357 41.1549 104.763 149.436 149.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1850 0.001024 2048 420 384 16608 1.3681 6.96557 52.3514 60.7292 60.7869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 530 6.4e-05 1024 140 768 122880 49.9145 13.3222 68.9868 412.578 545.017 545.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1000 6.4e-05 4096 220 9472 248832 120.351 68.1673 6245.86 2013.38 8448.03 8448.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1590 0.000512 1024 110 256 37120 1.73392 6.6023 52.3746 60.7655 60.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 560 0.000128 2048 90 2688 113664 24.1132 14.3933 369.422 418.033 826.098 826.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1460 0.000512 2048 190 384 35456 3.46995 41.537 104.592 149.644 149.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1850 0.001024 2048 420 384 16640 1.3727 18.5113 52.4759 72.4043 72.4632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 530 6.4e-05 1024 140 768 122880 50.9141 13.8199 63.4098 417.761 546.116 546.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1000 6.4e-05 4096 220 9472 249856 120.418 68.2799 5606.95 2011.74 7807.66 7807.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1590 0.000512 1024 110 256 37120 1.73872 5.85594 52.4288 60.0743 60.1316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 560 0.000128 2048 90 2688 112640 24.0381 14.3589 336.694 416.037 791.265 791.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1460 0.000512 2048 190 384 35520 3.48947 41.9615 104.867 150.362 150.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1850 0.001024 2048 420 384 16480 1.36282 18.3239 52.1444 71.8749 71.9325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 530 6.4e-05 1024 140 768 122880 49.9606 13.4245 74.8608 412.389 550.849 551.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1000 6.4e-05 4096 220 9472 249600 120.389 68.2954 5130.82 2013.82 7333.59 7333.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1590 0.000512 1024 110 256 37056 1.73261 19.2389 52.3729 73.3943 73.4541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 560 0.000128 2048 90 2688 113664 23.9949 14.4125 312.645 416.69 767.872 767.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1460 0.000512 2048 190 384 35328 3.46112 41.4626 104.405 149.37 149.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1850 0.001024 2048 420 384 16512 1.36806 18.5482 52.3017 72.2595 72.3149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 530 6.4e-05 1024 140 768 122880 49.9972 13.32 70.1478 412.326 546.004 546.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1000 6.4e-05 4096 220 9472 248832 120.504 68.1899 4729.16 2012.28 6930.39 6930.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1590 0.000512 1024 110 256 36960 1.73056 19.2066 52.3303 73.3185 73.3778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 560 0.000128 2048 90 2688 112896 24.2048 14.3745 292.981 419.23 750.925 751.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1460 0.000512 2048 190 384 35392 3.48397 41.7403 104.76 150.03 150.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1850 0.001024 2048 420 384 16352 1.35926 18.3418 52.011 71.7539 71.8112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 530 6.4e-05 1024 140 768 114688 50.07 13.2319 64.3401 404.501 532.356 532.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1000 6.4e-05 4096 220 9472 249088 120.38 68.2844 4435.38 2013.23 6637.55 6637.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1590 0.000512 1024 110 256 36864 1.72342 19.1631 52.238 73.1785 73.2367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 560 0.000128 2048 90 2688 112640 24.2592 14.3513 277.565 418.584 734.892 735.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1460 0.000512 2048 190 384 35328 3.47504 41.8139 104.667 149.999 150.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1850 0.001024 2048 420 384 16384 1.36198 18.3316 52.1715 71.9077 71.9648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 530 6.4e-05 1024 140 768 114688 52.2984 13.7201 62.0878 418.308 546.628 546.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1000 6.4e-05 4096 220 9472 247808 120.9 68.3281 4205.12 2015.51 6410.12 6410.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1590 0.000512 1024 110 240 37184 1.73629 16.9307 52.4969 71.2153 71.2756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 560 0.000128 2048 90 2640 114688 24.0118 14.3374 270.918 419.283 728.677 728.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1460 0.000512 2048 190 360 35616 3.47062 38.8813 104.814 147.207 147.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1850 0.001024 2048 420 360 16576 1.36397 17.6404 52.1572 71.2055 71.2616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 530 6.4e-05 1024 140 780 114688 50.0928 13.228 177.099 404.555 645.191 645.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1000 6.4e-05 4096 220 9420 249088 120.446 68.1429 4081.07 2013.35 6283.28 6283.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1590 0.000512 1024 110 256 36960 1.72912 18.1679 52.2967 72.247 72.3083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 560 0.000128 2048 90 2624 114688 24.0195 14.3401 262.621 418.955 720.081 720.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1460 0.000512 2048 190 384 35392 3.48234 39.285 104.691 147.504 147.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1850 0.001024 2048 420 320 16800 1.3569 15.3644 51.954 68.7177 68.7759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 530 6.4e-05 1024 140 768 114688 50.0955 13.4555 168.125 404.231 636.134 636.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1000 6.4e-05 4096 220 9472 249088 120.325 68.2803 4021.52 2011.76 6222.17 6222.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1590 0.000512 1024 110 250 36960 1.72858 18.301 52.3527 72.4347 72.4969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 560 0.000128 2048 90 2600 114240 23.9407 14.3569 266.182 415.775 720.392 720.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1460 0.000512 2048 190 350 35560 3.45981 34.6732 104.561 142.741 142.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1850 0.001024 2048 420 350 16520 1.35373 16.8921 51.9568 70.245 70.3037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 530 6.4e-05 1024 140 750 125440 49.3036 13.2894 191.88 409.381 664.081 664.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1000 6.4e-05 4096 220 9450 248640 120.869 68.1909 4113.63 2011.28 6314.25 6314.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1590 0.000512 1024 110 240 36960 1.72032 17.5719 52.2187 71.5634 71.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 560 0.000128 2048 90 2592 114240 23.9575 14.3477 265.04 415.437 718.914 719.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1460 0.000512 2048 190 384 35280 3.46806 41.2171 104.527 149.255 149.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1850 0.001024 2048 420 336 16800 1.37062 15.5949 52.4008 69.4109 69.4682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 530 6.4e-05 1024 140 768 125440 49.3134 13.2875 198.362 409.051 670.234 670.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1000 6.4e-05 4096 220 9456 248640 120.907 68.1841 4092 2009.76 6291.12 6291.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1590 0.000512 1024 110 224 37376 1.73664 16.0768 52.4767 70.343 70.4053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 560 0.000128 2048 90 2592 115712 23.8823 14.3505 305.453 418.369 762.186 762.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1460 0.000512 2048 190 352 35840 3.48557 36.9377 104.956 145.419 145.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1850 0.001024 2048 420 320 17024 1.36397 15.6686 52.3274 69.4019 69.4588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 530 6.4e-05 1024 140 768 147456 47.3243 13.482 221.346 418.11 700.479 700.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1000 6.4e-05 4096 220 9440 250880 119.798 67.9139 4761.92 2007.93 6957.83 6958.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1590 0.000512 1024 110 224 36960 1.72851 23.525 52.3925 77.6996 77.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 560 0.000128 2048 90 2592 111360 23.9686 14.2635 449.361 413.723 901.444 901.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1460 0.000512 2048 190 352 35040 3.41946 53.3028 103.748 160.509 160.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1850 0.001024 2048 420 320 16320 1.33843 22.6118 51.3739 75.3656 75.4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 530 6.4e-05 1024 140 768 122880 49.9371 13.4015 122.384 413.087 599.017 599.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1000 6.4e-05 4096 220 9440 249600 119.734 67.9724 7128.46 2006.51 9322.95 9323.19
