Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date              : Fri Aug  8 15:49:22 2025
| Host              : DESKTOP-DA5EM0P running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  194         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (187)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (187)
---------------------------------
 There are 187 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.262        0.000                      0                10316        0.014        0.000                      0                10316        1.468        0.000                       0                  6134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.262        0.000                      0                10316        0.014        0.000                      0                10316        1.468        0.000                       0                  6134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 bu_intt0/B_Outreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            normalize_inst/barret_inst2/regx_reg[0][45]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 1.653ns (45.193%)  route 2.005ns (54.807%))
  Logic Levels:           14  (CARRY8=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 6.078 - 4.000 ) 
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.576ns (routing 0.532ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.484ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.576     2.543    bu_intt0/clk_IBUF_BUFG
    SLICE_X69Y301        FDCE                                         r  bu_intt0/B_Outreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y301        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.622 r  bu_intt0/B_Outreg_reg[1]/Q
                         net (fo=15, routed)          0.264     2.886    bu_intt0/B_Out[1]
    SLICE_X68Y302        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     3.033 r  bu_intt0/tmp2__1_carry__0_i_11/O
                         net (fo=1, routed)           0.007     3.040    normalize_inst/tmp2__82_carry__0_i_23_0[4]
    SLICE_X68Y302        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.193 r  normalize_inst/tmp2__1_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.219    normalize_inst/tmp2__1_carry__0_n_0
    SLICE_X68Y303        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.301 r  normalize_inst/tmp2__1_carry__1/O[3]
                         net (fo=4, routed)           0.154     3.456    bu_intt0/tmp2__82_carry__2[3]
    SLICE_X67Y303        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.161     3.617 r  bu_intt0/tmp2__82_carry__1_i_23/O
                         net (fo=1, routed)           0.343     3.960    bu_intt0/tmp2__82_carry__1_i_23_n_0
    SLICE_X69Y304        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     3.995 r  bu_intt0/tmp2__82_carry__1_i_12/O
                         net (fo=1, routed)           0.007     4.002    normalize_inst/tmp1_reg[24]_2[4]
    SLICE_X69Y304        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.155 r  normalize_inst/tmp2__82_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.181    normalize_inst/tmp2__82_carry__1_n_0
    SLICE_X69Y305        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.248 f  normalize_inst/tmp2__82_carry__2/O[2]
                         net (fo=11, routed)          0.341     4.589    normalize_inst/barret_inst2/tmp2__167[26]
    SLICE_X67Y309        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.737 r  normalize_inst/barret_inst2/p_5_out__1_carry__2_i_5/O
                         net (fo=2, routed)           0.179     4.916    normalize_inst/barret_inst2/p_5_out__1_carry__2_i_5_n_0
    SLICE_X69Y309        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.038 r  normalize_inst/barret_inst2/p_5_out__1_carry__2_i_13__0/O
                         net (fo=1, routed)           0.009     5.047    normalize_inst/barret_inst2/p_5_out__1_carry__2_i_13__0_n_0
    SLICE_X69Y309        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.201 r  normalize_inst/barret_inst2/p_5_out__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.227    normalize_inst/barret_inst2/p_5_out__1_carry__2_n_0
    SLICE_X69Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.313 r  normalize_inst/barret_inst2/p_5_out__1_carry__3/O[4]
                         net (fo=3, routed)           0.216     5.529    normalize_inst/barret_inst2/p_5_out__1_carry__3_n_11
    SLICE_X68Y308        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.619 r  normalize_inst/barret_inst2/p_5_out__124_carry__3_i_2/O
                         net (fo=1, routed)           0.355     5.974    normalize_inst/barret_inst2/p_5_out__124_carry__3_i_2_n_0
    SLICE_X70Y308        CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.060     6.034 r  normalize_inst/barret_inst2/p_5_out__124_carry__3/CO[7]
                         net (fo=1, routed)           0.026     6.060    normalize_inst/barret_inst2/p_5_out__124_carry__3_n_0
    SLICE_X70Y309        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.176 r  normalize_inst/barret_inst2/p_5_out__124_carry__4/O[5]
                         net (fo=1, routed)           0.025     6.201    normalize_inst/barret_inst2/p_0_in[45]
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AJ9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     4.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.405     6.078    normalize_inst/barret_inst2/clk_IBUF_BUFG
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][45]/C
                         clock pessimism              0.395     6.474    
                         clock uncertainty           -0.035     6.438    
    SLICE_X70Y309        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.463    normalize_inst/barret_inst2/regx_reg[0][45]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 bu_intt0/A_Outreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            normalize_inst/barret_inst1/regx_reg[0][45]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.614ns (44.449%)  route 2.017ns (55.551%))
  Logic Levels:           14  (CARRY8=7 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 6.087 - 4.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.598ns (routing 0.532ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.484ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.598     2.566    bu_intt0/clk_IBUF_BUFG
    SLICE_X75Y303        FDCE                                         r  bu_intt0/A_Outreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y303        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.647 r  bu_intt0/A_Outreg_reg[2]/Q
                         net (fo=16, routed)          0.233     2.880    bu_intt0/out_j_intt_OBUF[2]
    SLICE_X75Y305        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.003 r  bu_intt0/tmp1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.340     3.343    normalize_inst/tmp1__82_carry__0_i_23[4]
    SLICE_X73Y303        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088     3.431 r  normalize_inst/tmp1__1_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.457    normalize_inst/tmp1__1_carry__0_n_0
    SLICE_X73Y304        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.573 r  normalize_inst/tmp1__1_carry__1/O[5]
                         net (fo=5, routed)           0.285     3.858    bu_intt0/tmp1__82_carry__2[5]
    SLICE_X75Y303        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     3.993 r  bu_intt0/tmp1__82_carry__1_i_21/O
                         net (fo=1, routed)           0.160     4.153    bu_intt0/tmp1__82_carry__1_i_21_n_0
    SLICE_X74Y305        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.253 r  bu_intt0/tmp1__82_carry__1_i_10/O
                         net (fo=1, routed)           0.016     4.269    normalize_inst/tmp1_reg[24]_0[6]
    SLICE_X74Y305        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.386 r  normalize_inst/tmp1__82_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.412    normalize_inst/tmp1__82_carry__1_n_0
    SLICE_X74Y306        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.468 f  normalize_inst/tmp1__82_carry__2/O[0]
                         net (fo=10, routed)          0.249     4.718    normalize_inst/barret_inst1/tmp1__167[24]
    SLICE_X74Y309        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     4.770 r  normalize_inst/barret_inst1/p_5_out__1_carry__2_i_7__0/O
                         net (fo=2, routed)           0.143     4.913    normalize_inst/barret_inst1/p_5_out__1_carry__2_i_7__0_n_0
    SLICE_X73Y309        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     5.002 r  normalize_inst/barret_inst1/p_5_out__1_carry__2_i_15/O
                         net (fo=1, routed)           0.016     5.018    normalize_inst/barret_inst1/p_5_out__1_carry__2_i_15_n_0
    SLICE_X73Y309        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     5.242 r  normalize_inst/barret_inst1/p_5_out__1_carry__2/O[6]
                         net (fo=2, routed)           0.173     5.415    normalize_inst/barret_inst1/p_5_out__1_carry__2_n_9
    SLICE_X73Y312        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     5.452 r  normalize_inst/barret_inst1/p_5_out__124_carry__3_i_8__0/O
                         net (fo=2, routed)           0.289     5.741    normalize_inst/barret_inst1/p_5_out__124_carry__3_i_8__0_n_0
    SLICE_X72Y309        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.831 r  normalize_inst/barret_inst1/p_5_out__124_carry__3_i_16/O
                         net (fo=1, routed)           0.009     5.840    normalize_inst/barret_inst1/p_5_out__124_carry__3_i_16_n_0
    SLICE_X72Y309        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.030 r  normalize_inst/barret_inst1/p_5_out__124_carry__3/CO[7]
                         net (fo=1, routed)           0.026     6.056    normalize_inst/barret_inst1/p_5_out__124_carry__3_n_0
    SLICE_X72Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.172 r  normalize_inst/barret_inst1/p_5_out__124_carry__4/O[5]
                         net (fo=1, routed)           0.025     6.197    normalize_inst/barret_inst1/p_0_in[45]
    SLICE_X72Y310        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[0][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AJ9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     4.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.413     6.087    normalize_inst/barret_inst1/clk_IBUF_BUFG
    SLICE_X72Y310        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[0][45]/C
                         clock pessimism              0.395     6.482    
                         clock uncertainty           -0.035     6.447    
    SLICE_X72Y310        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.472    normalize_inst/barret_inst1/regx_reg[0][45]
  -------------------------------------------------------------------
                         required time                          6.472    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 bu_ntt0/regx_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bu_intt0/barret_inst2/regx_reg[0][45]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 1.883ns (51.471%)  route 1.775ns (48.529%))
  Logic Levels:           13  (CARRY8=9 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 6.027 - 4.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.548ns (routing 0.532ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.484ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.548     2.515    bu_ntt0/clk_IBUF_BUFG
    SLICE_X71Y264        FDCE                                         r  bu_ntt0/regx_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y264        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.593 r  bu_ntt0/regx_reg[4][0]/Q
                         net (fo=3, routed)           0.173     2.766    bu_ntt0/regx_reg[4]_0[0]
    SLICE_X71Y264        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     2.856 r  bu_ntt0/tmp1[7]_i_11/O
                         net (fo=1, routed)           0.013     2.869    bu_intt0/tmp1_reg[7][0]
    SLICE_X71Y264        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.061 r  bu_intt0/tmp1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.087    bu_intt0/tmp1_reg[7]_i_2_n_0
    SLICE_X71Y265        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.163 r  bu_intt0/tmp1_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.432     3.595    bu_intt0/barret_inst2/tmp1_reg[15]_0[1]
    SLICE_X71Y262        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.785 r  bu_intt0/barret_inst2/tmp1_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.811    bu_intt0/barret_inst2/tmp1_reg[15]_i_1_n_0
    SLICE_X71Y263        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.874 f  bu_intt0/barret_inst2/tmp1_reg[31]_i_1__0/O[0]
                         net (fo=54, routed)          0.209     4.083    bu_intt0_n_55
    SLICE_X73Y264        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     4.222 r  regx[0][31]_i_58__1/O
                         net (fo=2, routed)           0.190     4.411    regx[0][31]_i_58__1_n_0
    SLICE_X73Y264        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     4.500 r  regx[0][31]_i_66__1/O
                         net (fo=1, routed)           0.016     4.516    regx[0][31]_i_66__1_n_0
    SLICE_X73Y264        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.706 r  regx_reg[0][31]_i_36__1/CO[7]
                         net (fo=1, routed)           0.026     4.732    regx_reg[0][31]_i_36__1_n_0
    SLICE_X73Y265        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     4.824 r  regx_reg[0][39]_i_14__0/CO[6]
                         net (fo=4, routed)           0.223     5.047    regx_reg[0][39]_i_14__0_n_1
    SLICE_X73Y266        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.110     5.157 r  regx_reg[0][45]_i_13__1/CO[2]
                         net (fo=4, routed)           0.261     5.418    regx_reg[0][45]_i_13__1_n_5
    SLICE_X73Y267        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.193     5.611 r  regx_reg[0][45]_i_6__0/O[4]
                         net (fo=3, routed)           0.147     5.758    bu_intt0/barret_inst2/regx_reg[0][45]_0[3]
    SLICE_X72Y267        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.906 r  bu_intt0/barret_inst2/regx[0][45]_i_11__3/O
                         net (fo=1, routed)           0.009     5.915    bu_intt0/barret_inst2/regx[0][45]_i_11__3_n_0
    SLICE_X72Y267        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     6.148 r  bu_intt0/barret_inst2/regx_reg[0][45]_i_1__3/O[5]
                         net (fo=1, routed)           0.025     6.173    bu_intt0/barret_inst2/p_0_in[45]
    SLICE_X72Y267        FDCE                                         r  bu_intt0/barret_inst2/regx_reg[0][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AJ9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     4.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.353     6.027    bu_intt0/barret_inst2/clk_IBUF_BUFG
    SLICE_X72Y267        FDCE                                         r  bu_intt0/barret_inst2/regx_reg[0][45]/C
                         clock pessimism              0.443     6.469    
                         clock uncertainty           -0.035     6.434    
    SLICE_X72Y267        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.459    bu_intt0/barret_inst2/regx_reg[0][45]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 bu_intt0/B_Outreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            normalize_inst/barret_inst2/regx_reg[0][44]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 1.623ns (44.740%)  route 2.005ns (55.260%))
  Logic Levels:           14  (CARRY8=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 6.078 - 4.000 ) 
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.576ns (routing 0.532ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.484ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.576     2.543    bu_intt0/clk_IBUF_BUFG
    SLICE_X69Y301        FDCE                                         r  bu_intt0/B_Outreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y301        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.622 r  bu_intt0/B_Outreg_reg[1]/Q
                         net (fo=15, routed)          0.264     2.886    bu_intt0/B_Out[1]
    SLICE_X68Y302        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     3.033 r  bu_intt0/tmp2__1_carry__0_i_11/O
                         net (fo=1, routed)           0.007     3.040    normalize_inst/tmp2__82_carry__0_i_23_0[4]
    SLICE_X68Y302        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.193 r  normalize_inst/tmp2__1_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.219    normalize_inst/tmp2__1_carry__0_n_0
    SLICE_X68Y303        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.301 r  normalize_inst/tmp2__1_carry__1/O[3]
                         net (fo=4, routed)           0.154     3.456    bu_intt0/tmp2__82_carry__2[3]
    SLICE_X67Y303        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.161     3.617 r  bu_intt0/tmp2__82_carry__1_i_23/O
                         net (fo=1, routed)           0.343     3.960    bu_intt0/tmp2__82_carry__1_i_23_n_0
    SLICE_X69Y304        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     3.995 r  bu_intt0/tmp2__82_carry__1_i_12/O
                         net (fo=1, routed)           0.007     4.002    normalize_inst/tmp1_reg[24]_2[4]
    SLICE_X69Y304        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.155 r  normalize_inst/tmp2__82_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.181    normalize_inst/tmp2__82_carry__1_n_0
    SLICE_X69Y305        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.248 f  normalize_inst/tmp2__82_carry__2/O[2]
                         net (fo=11, routed)          0.341     4.589    normalize_inst/barret_inst2/tmp2__167[26]
    SLICE_X67Y309        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.737 r  normalize_inst/barret_inst2/p_5_out__1_carry__2_i_5/O
                         net (fo=2, routed)           0.179     4.916    normalize_inst/barret_inst2/p_5_out__1_carry__2_i_5_n_0
    SLICE_X69Y309        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.038 r  normalize_inst/barret_inst2/p_5_out__1_carry__2_i_13__0/O
                         net (fo=1, routed)           0.009     5.047    normalize_inst/barret_inst2/p_5_out__1_carry__2_i_13__0_n_0
    SLICE_X69Y309        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.201 r  normalize_inst/barret_inst2/p_5_out__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.227    normalize_inst/barret_inst2/p_5_out__1_carry__2_n_0
    SLICE_X69Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.313 r  normalize_inst/barret_inst2/p_5_out__1_carry__3/O[4]
                         net (fo=3, routed)           0.216     5.529    normalize_inst/barret_inst2/p_5_out__1_carry__3_n_11
    SLICE_X68Y308        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.619 r  normalize_inst/barret_inst2/p_5_out__124_carry__3_i_2/O
                         net (fo=1, routed)           0.355     5.974    normalize_inst/barret_inst2/p_5_out__124_carry__3_i_2_n_0
    SLICE_X70Y308        CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.060     6.034 r  normalize_inst/barret_inst2/p_5_out__124_carry__3/CO[7]
                         net (fo=1, routed)           0.026     6.060    normalize_inst/barret_inst2/p_5_out__124_carry__3_n_0
    SLICE_X70Y309        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     6.146 r  normalize_inst/barret_inst2/p_5_out__124_carry__4/O[4]
                         net (fo=1, routed)           0.025     6.171    normalize_inst/barret_inst2/p_0_in[44]
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AJ9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     4.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.405     6.078    normalize_inst/barret_inst2/clk_IBUF_BUFG
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][44]/C
                         clock pessimism              0.395     6.474    
                         clock uncertainty           -0.035     6.438    
    SLICE_X70Y309        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.463    normalize_inst/barret_inst2/regx_reg[0][44]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 bu_intt0/B_Outreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            normalize_inst/barret_inst2/regx_reg[0][43]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 1.619ns (44.667%)  route 2.006ns (55.333%))
  Logic Levels:           14  (CARRY8=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 6.079 - 4.000 ) 
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.576ns (routing 0.532ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.484ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.576     2.543    bu_intt0/clk_IBUF_BUFG
    SLICE_X69Y301        FDCE                                         r  bu_intt0/B_Outreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y301        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.622 r  bu_intt0/B_Outreg_reg[1]/Q
                         net (fo=15, routed)          0.264     2.886    bu_intt0/B_Out[1]
    SLICE_X68Y302        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     3.033 r  bu_intt0/tmp2__1_carry__0_i_11/O
                         net (fo=1, routed)           0.007     3.040    normalize_inst/tmp2__82_carry__0_i_23_0[4]
    SLICE_X68Y302        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.193 r  normalize_inst/tmp2__1_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.219    normalize_inst/tmp2__1_carry__0_n_0
    SLICE_X68Y303        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.301 r  normalize_inst/tmp2__1_carry__1/O[3]
                         net (fo=4, routed)           0.154     3.456    bu_intt0/tmp2__82_carry__2[3]
    SLICE_X67Y303        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.161     3.617 r  bu_intt0/tmp2__82_carry__1_i_23/O
                         net (fo=1, routed)           0.343     3.960    bu_intt0/tmp2__82_carry__1_i_23_n_0
    SLICE_X69Y304        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     3.995 r  bu_intt0/tmp2__82_carry__1_i_12/O
                         net (fo=1, routed)           0.007     4.002    normalize_inst/tmp1_reg[24]_2[4]
    SLICE_X69Y304        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.155 r  normalize_inst/tmp2__82_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.181    normalize_inst/tmp2__82_carry__1_n_0
    SLICE_X69Y305        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.248 f  normalize_inst/tmp2__82_carry__2/O[2]
                         net (fo=11, routed)          0.341     4.589    normalize_inst/barret_inst2/tmp2__167[26]
    SLICE_X67Y309        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.737 r  normalize_inst/barret_inst2/p_5_out__1_carry__2_i_5/O
                         net (fo=2, routed)           0.179     4.916    normalize_inst/barret_inst2/p_5_out__1_carry__2_i_5_n_0
    SLICE_X69Y309        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.038 r  normalize_inst/barret_inst2/p_5_out__1_carry__2_i_13__0/O
                         net (fo=1, routed)           0.009     5.047    normalize_inst/barret_inst2/p_5_out__1_carry__2_i_13__0_n_0
    SLICE_X69Y309        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.201 r  normalize_inst/barret_inst2/p_5_out__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.227    normalize_inst/barret_inst2/p_5_out__1_carry__2_n_0
    SLICE_X69Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.313 r  normalize_inst/barret_inst2/p_5_out__1_carry__3/O[4]
                         net (fo=3, routed)           0.216     5.529    normalize_inst/barret_inst2/p_5_out__1_carry__3_n_11
    SLICE_X68Y308        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.619 r  normalize_inst/barret_inst2/p_5_out__124_carry__3_i_2/O
                         net (fo=1, routed)           0.355     5.974    normalize_inst/barret_inst2/p_5_out__124_carry__3_i_2_n_0
    SLICE_X70Y308        CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.060     6.034 r  normalize_inst/barret_inst2/p_5_out__124_carry__3/CO[7]
                         net (fo=1, routed)           0.026     6.060    normalize_inst/barret_inst2/p_5_out__124_carry__3_n_0
    SLICE_X70Y309        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     6.142 r  normalize_inst/barret_inst2/p_5_out__124_carry__4/O[3]
                         net (fo=1, routed)           0.026     6.168    normalize_inst/barret_inst2/p_0_in[43]
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AJ9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     4.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.406     6.079    normalize_inst/barret_inst2/clk_IBUF_BUFG
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][43]/C
                         clock pessimism              0.395     6.475    
                         clock uncertainty           -0.035     6.439    
    SLICE_X70Y309        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.464    normalize_inst/barret_inst2/regx_reg[0][43]
  -------------------------------------------------------------------
                         required time                          6.464    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 bu_intt0/B_Outreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            normalize_inst/barret_inst2/regx_reg[0][41]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 1.613ns (44.587%)  route 2.005ns (55.413%))
  Logic Levels:           14  (CARRY8=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 6.079 - 4.000 ) 
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.576ns (routing 0.532ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.484ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.576     2.543    bu_intt0/clk_IBUF_BUFG
    SLICE_X69Y301        FDCE                                         r  bu_intt0/B_Outreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y301        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.622 r  bu_intt0/B_Outreg_reg[1]/Q
                         net (fo=15, routed)          0.264     2.886    bu_intt0/B_Out[1]
    SLICE_X68Y302        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     3.033 r  bu_intt0/tmp2__1_carry__0_i_11/O
                         net (fo=1, routed)           0.007     3.040    normalize_inst/tmp2__82_carry__0_i_23_0[4]
    SLICE_X68Y302        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.193 r  normalize_inst/tmp2__1_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.219    normalize_inst/tmp2__1_carry__0_n_0
    SLICE_X68Y303        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.301 r  normalize_inst/tmp2__1_carry__1/O[3]
                         net (fo=4, routed)           0.154     3.456    bu_intt0/tmp2__82_carry__2[3]
    SLICE_X67Y303        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.161     3.617 r  bu_intt0/tmp2__82_carry__1_i_23/O
                         net (fo=1, routed)           0.343     3.960    bu_intt0/tmp2__82_carry__1_i_23_n_0
    SLICE_X69Y304        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     3.995 r  bu_intt0/tmp2__82_carry__1_i_12/O
                         net (fo=1, routed)           0.007     4.002    normalize_inst/tmp1_reg[24]_2[4]
    SLICE_X69Y304        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.155 r  normalize_inst/tmp2__82_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.181    normalize_inst/tmp2__82_carry__1_n_0
    SLICE_X69Y305        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.248 f  normalize_inst/tmp2__82_carry__2/O[2]
                         net (fo=11, routed)          0.341     4.589    normalize_inst/barret_inst2/tmp2__167[26]
    SLICE_X67Y309        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.737 r  normalize_inst/barret_inst2/p_5_out__1_carry__2_i_5/O
                         net (fo=2, routed)           0.179     4.916    normalize_inst/barret_inst2/p_5_out__1_carry__2_i_5_n_0
    SLICE_X69Y309        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.038 r  normalize_inst/barret_inst2/p_5_out__1_carry__2_i_13__0/O
                         net (fo=1, routed)           0.009     5.047    normalize_inst/barret_inst2/p_5_out__1_carry__2_i_13__0_n_0
    SLICE_X69Y309        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.201 r  normalize_inst/barret_inst2/p_5_out__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.227    normalize_inst/barret_inst2/p_5_out__1_carry__2_n_0
    SLICE_X69Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.313 r  normalize_inst/barret_inst2/p_5_out__1_carry__3/O[4]
                         net (fo=3, routed)           0.216     5.529    normalize_inst/barret_inst2/p_5_out__1_carry__3_n_11
    SLICE_X68Y308        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.619 r  normalize_inst/barret_inst2/p_5_out__124_carry__3_i_2/O
                         net (fo=1, routed)           0.355     5.974    normalize_inst/barret_inst2/p_5_out__124_carry__3_i_2_n_0
    SLICE_X70Y308        CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.060     6.034 r  normalize_inst/barret_inst2/p_5_out__124_carry__3/CO[7]
                         net (fo=1, routed)           0.026     6.060    normalize_inst/barret_inst2/p_5_out__124_carry__3_n_0
    SLICE_X70Y309        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.136 r  normalize_inst/barret_inst2/p_5_out__124_carry__4/O[1]
                         net (fo=1, routed)           0.025     6.161    normalize_inst/barret_inst2/p_0_in[41]
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AJ9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     4.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.406     6.079    normalize_inst/barret_inst2/clk_IBUF_BUFG
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][41]/C
                         clock pessimism              0.395     6.475    
                         clock uncertainty           -0.035     6.439    
    SLICE_X70Y309        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.464    normalize_inst/barret_inst2/regx_reg[0][41]
  -------------------------------------------------------------------
                         required time                          6.464    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 bu_intt0/A_Outreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            normalize_inst/barret_inst1/regx_reg[0][44]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 1.584ns (43.986%)  route 2.017ns (56.014%))
  Logic Levels:           14  (CARRY8=7 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 6.087 - 4.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.598ns (routing 0.532ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.484ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.598     2.566    bu_intt0/clk_IBUF_BUFG
    SLICE_X75Y303        FDCE                                         r  bu_intt0/A_Outreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y303        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.647 r  bu_intt0/A_Outreg_reg[2]/Q
                         net (fo=16, routed)          0.233     2.880    bu_intt0/out_j_intt_OBUF[2]
    SLICE_X75Y305        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.003 r  bu_intt0/tmp1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.340     3.343    normalize_inst/tmp1__82_carry__0_i_23[4]
    SLICE_X73Y303        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088     3.431 r  normalize_inst/tmp1__1_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.457    normalize_inst/tmp1__1_carry__0_n_0
    SLICE_X73Y304        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.573 r  normalize_inst/tmp1__1_carry__1/O[5]
                         net (fo=5, routed)           0.285     3.858    bu_intt0/tmp1__82_carry__2[5]
    SLICE_X75Y303        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     3.993 r  bu_intt0/tmp1__82_carry__1_i_21/O
                         net (fo=1, routed)           0.160     4.153    bu_intt0/tmp1__82_carry__1_i_21_n_0
    SLICE_X74Y305        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.253 r  bu_intt0/tmp1__82_carry__1_i_10/O
                         net (fo=1, routed)           0.016     4.269    normalize_inst/tmp1_reg[24]_0[6]
    SLICE_X74Y305        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.386 r  normalize_inst/tmp1__82_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.412    normalize_inst/tmp1__82_carry__1_n_0
    SLICE_X74Y306        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.468 f  normalize_inst/tmp1__82_carry__2/O[0]
                         net (fo=10, routed)          0.249     4.718    normalize_inst/barret_inst1/tmp1__167[24]
    SLICE_X74Y309        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     4.770 r  normalize_inst/barret_inst1/p_5_out__1_carry__2_i_7__0/O
                         net (fo=2, routed)           0.143     4.913    normalize_inst/barret_inst1/p_5_out__1_carry__2_i_7__0_n_0
    SLICE_X73Y309        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     5.002 r  normalize_inst/barret_inst1/p_5_out__1_carry__2_i_15/O
                         net (fo=1, routed)           0.016     5.018    normalize_inst/barret_inst1/p_5_out__1_carry__2_i_15_n_0
    SLICE_X73Y309        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     5.242 r  normalize_inst/barret_inst1/p_5_out__1_carry__2/O[6]
                         net (fo=2, routed)           0.173     5.415    normalize_inst/barret_inst1/p_5_out__1_carry__2_n_9
    SLICE_X73Y312        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     5.452 r  normalize_inst/barret_inst1/p_5_out__124_carry__3_i_8__0/O
                         net (fo=2, routed)           0.289     5.741    normalize_inst/barret_inst1/p_5_out__124_carry__3_i_8__0_n_0
    SLICE_X72Y309        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.831 r  normalize_inst/barret_inst1/p_5_out__124_carry__3_i_16/O
                         net (fo=1, routed)           0.009     5.840    normalize_inst/barret_inst1/p_5_out__124_carry__3_i_16_n_0
    SLICE_X72Y309        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.030 r  normalize_inst/barret_inst1/p_5_out__124_carry__3/CO[7]
                         net (fo=1, routed)           0.026     6.056    normalize_inst/barret_inst1/p_5_out__124_carry__3_n_0
    SLICE_X72Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     6.142 r  normalize_inst/barret_inst1/p_5_out__124_carry__4/O[4]
                         net (fo=1, routed)           0.025     6.167    normalize_inst/barret_inst1/p_0_in[44]
    SLICE_X72Y310        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AJ9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     4.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.413     6.087    normalize_inst/barret_inst1/clk_IBUF_BUFG
    SLICE_X72Y310        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[0][44]/C
                         clock pessimism              0.395     6.482    
                         clock uncertainty           -0.035     6.447    
    SLICE_X72Y310        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.472    normalize_inst/barret_inst1/regx_reg[0][44]
  -------------------------------------------------------------------
                         required time                          6.472    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 bu_intt0/A_Outreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            normalize_inst/barret_inst1/regx_reg[0][43]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 1.580ns (43.912%)  route 2.018ns (56.088%))
  Logic Levels:           14  (CARRY8=7 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.085ns = ( 6.085 - 4.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.598ns (routing 0.532ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.484ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.598     2.566    bu_intt0/clk_IBUF_BUFG
    SLICE_X75Y303        FDCE                                         r  bu_intt0/A_Outreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y303        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.647 r  bu_intt0/A_Outreg_reg[2]/Q
                         net (fo=16, routed)          0.233     2.880    bu_intt0/out_j_intt_OBUF[2]
    SLICE_X75Y305        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.003 r  bu_intt0/tmp1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.340     3.343    normalize_inst/tmp1__82_carry__0_i_23[4]
    SLICE_X73Y303        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088     3.431 r  normalize_inst/tmp1__1_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.457    normalize_inst/tmp1__1_carry__0_n_0
    SLICE_X73Y304        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.573 r  normalize_inst/tmp1__1_carry__1/O[5]
                         net (fo=5, routed)           0.285     3.858    bu_intt0/tmp1__82_carry__2[5]
    SLICE_X75Y303        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     3.993 r  bu_intt0/tmp1__82_carry__1_i_21/O
                         net (fo=1, routed)           0.160     4.153    bu_intt0/tmp1__82_carry__1_i_21_n_0
    SLICE_X74Y305        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.253 r  bu_intt0/tmp1__82_carry__1_i_10/O
                         net (fo=1, routed)           0.016     4.269    normalize_inst/tmp1_reg[24]_0[6]
    SLICE_X74Y305        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.386 r  normalize_inst/tmp1__82_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.412    normalize_inst/tmp1__82_carry__1_n_0
    SLICE_X74Y306        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.468 f  normalize_inst/tmp1__82_carry__2/O[0]
                         net (fo=10, routed)          0.249     4.718    normalize_inst/barret_inst1/tmp1__167[24]
    SLICE_X74Y309        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     4.770 r  normalize_inst/barret_inst1/p_5_out__1_carry__2_i_7__0/O
                         net (fo=2, routed)           0.143     4.913    normalize_inst/barret_inst1/p_5_out__1_carry__2_i_7__0_n_0
    SLICE_X73Y309        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     5.002 r  normalize_inst/barret_inst1/p_5_out__1_carry__2_i_15/O
                         net (fo=1, routed)           0.016     5.018    normalize_inst/barret_inst1/p_5_out__1_carry__2_i_15_n_0
    SLICE_X73Y309        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     5.242 r  normalize_inst/barret_inst1/p_5_out__1_carry__2/O[6]
                         net (fo=2, routed)           0.173     5.415    normalize_inst/barret_inst1/p_5_out__1_carry__2_n_9
    SLICE_X73Y312        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     5.452 r  normalize_inst/barret_inst1/p_5_out__124_carry__3_i_8__0/O
                         net (fo=2, routed)           0.289     5.741    normalize_inst/barret_inst1/p_5_out__124_carry__3_i_8__0_n_0
    SLICE_X72Y309        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.831 r  normalize_inst/barret_inst1/p_5_out__124_carry__3_i_16/O
                         net (fo=1, routed)           0.009     5.840    normalize_inst/barret_inst1/p_5_out__124_carry__3_i_16_n_0
    SLICE_X72Y309        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.030 r  normalize_inst/barret_inst1/p_5_out__124_carry__3/CO[7]
                         net (fo=1, routed)           0.026     6.056    normalize_inst/barret_inst1/p_5_out__124_carry__3_n_0
    SLICE_X72Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     6.138 r  normalize_inst/barret_inst1/p_5_out__124_carry__4/O[3]
                         net (fo=1, routed)           0.026     6.164    normalize_inst/barret_inst1/p_0_in[43]
    SLICE_X72Y310        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AJ9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     4.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.411     6.085    normalize_inst/barret_inst1/clk_IBUF_BUFG
    SLICE_X72Y310        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[0][43]/C
                         clock pessimism              0.395     6.480    
                         clock uncertainty           -0.035     6.445    
    SLICE_X72Y310        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.470    normalize_inst/barret_inst1/regx_reg[0][43]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 bu_intt0/B_Outreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            normalize_inst/barret_inst2/regx_reg[0][42]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.604ns (44.437%)  route 2.006ns (55.563%))
  Logic Levels:           14  (CARRY8=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 6.079 - 4.000 ) 
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.576ns (routing 0.532ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.484ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.576     2.543    bu_intt0/clk_IBUF_BUFG
    SLICE_X69Y301        FDCE                                         r  bu_intt0/B_Outreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y301        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.622 r  bu_intt0/B_Outreg_reg[1]/Q
                         net (fo=15, routed)          0.264     2.886    bu_intt0/B_Out[1]
    SLICE_X68Y302        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     3.033 r  bu_intt0/tmp2__1_carry__0_i_11/O
                         net (fo=1, routed)           0.007     3.040    normalize_inst/tmp2__82_carry__0_i_23_0[4]
    SLICE_X68Y302        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.193 r  normalize_inst/tmp2__1_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.219    normalize_inst/tmp2__1_carry__0_n_0
    SLICE_X68Y303        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.301 r  normalize_inst/tmp2__1_carry__1/O[3]
                         net (fo=4, routed)           0.154     3.456    bu_intt0/tmp2__82_carry__2[3]
    SLICE_X67Y303        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.161     3.617 r  bu_intt0/tmp2__82_carry__1_i_23/O
                         net (fo=1, routed)           0.343     3.960    bu_intt0/tmp2__82_carry__1_i_23_n_0
    SLICE_X69Y304        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     3.995 r  bu_intt0/tmp2__82_carry__1_i_12/O
                         net (fo=1, routed)           0.007     4.002    normalize_inst/tmp1_reg[24]_2[4]
    SLICE_X69Y304        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.155 r  normalize_inst/tmp2__82_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.181    normalize_inst/tmp2__82_carry__1_n_0
    SLICE_X69Y305        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.248 f  normalize_inst/tmp2__82_carry__2/O[2]
                         net (fo=11, routed)          0.341     4.589    normalize_inst/barret_inst2/tmp2__167[26]
    SLICE_X67Y309        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.737 r  normalize_inst/barret_inst2/p_5_out__1_carry__2_i_5/O
                         net (fo=2, routed)           0.179     4.916    normalize_inst/barret_inst2/p_5_out__1_carry__2_i_5_n_0
    SLICE_X69Y309        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.038 r  normalize_inst/barret_inst2/p_5_out__1_carry__2_i_13__0/O
                         net (fo=1, routed)           0.009     5.047    normalize_inst/barret_inst2/p_5_out__1_carry__2_i_13__0_n_0
    SLICE_X69Y309        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.201 r  normalize_inst/barret_inst2/p_5_out__1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.227    normalize_inst/barret_inst2/p_5_out__1_carry__2_n_0
    SLICE_X69Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.313 r  normalize_inst/barret_inst2/p_5_out__1_carry__3/O[4]
                         net (fo=3, routed)           0.216     5.529    normalize_inst/barret_inst2/p_5_out__1_carry__3_n_11
    SLICE_X68Y308        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.619 r  normalize_inst/barret_inst2/p_5_out__124_carry__3_i_2/O
                         net (fo=1, routed)           0.355     5.974    normalize_inst/barret_inst2/p_5_out__124_carry__3_i_2_n_0
    SLICE_X70Y308        CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.060     6.034 r  normalize_inst/barret_inst2/p_5_out__124_carry__3/CO[7]
                         net (fo=1, routed)           0.026     6.060    normalize_inst/barret_inst2/p_5_out__124_carry__3_n_0
    SLICE_X70Y309        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     6.127 r  normalize_inst/barret_inst2/p_5_out__124_carry__4/O[2]
                         net (fo=1, routed)           0.026     6.153    normalize_inst/barret_inst2/p_0_in[42]
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AJ9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     4.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.406     6.079    normalize_inst/barret_inst2/clk_IBUF_BUFG
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][42]/C
                         clock pessimism              0.395     6.475    
                         clock uncertainty           -0.035     6.439    
    SLICE_X70Y309        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.464    normalize_inst/barret_inst2/regx_reg[0][42]
  -------------------------------------------------------------------
                         required time                          6.464    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 bu_intt0/A_Outreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            normalize_inst/barret_inst1/regx_reg[0][41]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.574ns (43.830%)  route 2.017ns (56.170%))
  Logic Levels:           14  (CARRY8=7 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.085ns = ( 6.085 - 4.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.598ns (routing 0.532ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.484ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.598     2.566    bu_intt0/clk_IBUF_BUFG
    SLICE_X75Y303        FDCE                                         r  bu_intt0/A_Outreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y303        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.647 r  bu_intt0/A_Outreg_reg[2]/Q
                         net (fo=16, routed)          0.233     2.880    bu_intt0/out_j_intt_OBUF[2]
    SLICE_X75Y305        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.003 r  bu_intt0/tmp1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.340     3.343    normalize_inst/tmp1__82_carry__0_i_23[4]
    SLICE_X73Y303        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088     3.431 r  normalize_inst/tmp1__1_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.457    normalize_inst/tmp1__1_carry__0_n_0
    SLICE_X73Y304        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.573 r  normalize_inst/tmp1__1_carry__1/O[5]
                         net (fo=5, routed)           0.285     3.858    bu_intt0/tmp1__82_carry__2[5]
    SLICE_X75Y303        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     3.993 r  bu_intt0/tmp1__82_carry__1_i_21/O
                         net (fo=1, routed)           0.160     4.153    bu_intt0/tmp1__82_carry__1_i_21_n_0
    SLICE_X74Y305        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.253 r  bu_intt0/tmp1__82_carry__1_i_10/O
                         net (fo=1, routed)           0.016     4.269    normalize_inst/tmp1_reg[24]_0[6]
    SLICE_X74Y305        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.386 r  normalize_inst/tmp1__82_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.412    normalize_inst/tmp1__82_carry__1_n_0
    SLICE_X74Y306        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.468 f  normalize_inst/tmp1__82_carry__2/O[0]
                         net (fo=10, routed)          0.249     4.718    normalize_inst/barret_inst1/tmp1__167[24]
    SLICE_X74Y309        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     4.770 r  normalize_inst/barret_inst1/p_5_out__1_carry__2_i_7__0/O
                         net (fo=2, routed)           0.143     4.913    normalize_inst/barret_inst1/p_5_out__1_carry__2_i_7__0_n_0
    SLICE_X73Y309        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     5.002 r  normalize_inst/barret_inst1/p_5_out__1_carry__2_i_15/O
                         net (fo=1, routed)           0.016     5.018    normalize_inst/barret_inst1/p_5_out__1_carry__2_i_15_n_0
    SLICE_X73Y309        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     5.242 r  normalize_inst/barret_inst1/p_5_out__1_carry__2/O[6]
                         net (fo=2, routed)           0.173     5.415    normalize_inst/barret_inst1/p_5_out__1_carry__2_n_9
    SLICE_X73Y312        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     5.452 r  normalize_inst/barret_inst1/p_5_out__124_carry__3_i_8__0/O
                         net (fo=2, routed)           0.289     5.741    normalize_inst/barret_inst1/p_5_out__124_carry__3_i_8__0_n_0
    SLICE_X72Y309        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.831 r  normalize_inst/barret_inst1/p_5_out__124_carry__3_i_16/O
                         net (fo=1, routed)           0.009     5.840    normalize_inst/barret_inst1/p_5_out__124_carry__3_i_16_n_0
    SLICE_X72Y309        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.030 r  normalize_inst/barret_inst1/p_5_out__124_carry__3/CO[7]
                         net (fo=1, routed)           0.026     6.056    normalize_inst/barret_inst1/p_5_out__124_carry__3_n_0
    SLICE_X72Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.132 r  normalize_inst/barret_inst1/p_5_out__124_carry__4/O[1]
                         net (fo=1, routed)           0.025     6.157    normalize_inst/barret_inst1/p_0_in[41]
    SLICE_X72Y310        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AJ9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     4.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.411     6.085    normalize_inst/barret_inst1/clk_IBUF_BUFG
    SLICE_X72Y310        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[0][41]/C
                         clock pessimism              0.395     6.480    
                         clock uncertainty           -0.035     6.445    
    SLICE_X72Y310        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.470    normalize_inst/barret_inst1/regx_reg[0][41]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  0.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 bu_intt0/regx_reg[8][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bu_intt0/mul_inst/regA_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.059ns (32.899%)  route 0.120ns (67.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      1.372ns (routing 0.484ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.532ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.372     2.045    bu_intt0/clk_IBUF_BUFG
    SLICE_X69Y237        FDCE                                         r  bu_intt0/regx_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y237        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.104 r  bu_intt0/regx_reg[8][5]/Q
                         net (fo=58, routed)          0.120     2.224    bu_intt0/mul_inst/regA_reg[0][6]_0[4]
    SLICE_X69Y240        FDCE                                         r  bu_intt0/mul_inst/regA_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.529     2.496    bu_intt0/mul_inst/clk_IBUF_BUFG
    SLICE_X69Y240        FDCE                                         r  bu_intt0/mul_inst/regA_reg[0][5]/C
                         clock pessimism             -0.346     2.150    
    SLICE_X69Y240        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.210    bu_intt0/mul_inst/regA_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 bu_intt0/mul_inst/regA_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bu_intt0/mul_inst/regA_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.057ns (41.061%)  route 0.082ns (58.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      1.365ns (routing 0.484ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.532ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.365     2.039    bu_intt0/mul_inst/clk_IBUF_BUFG
    SLICE_X67Y242        FDCE                                         r  bu_intt0/mul_inst/regA_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y242        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.096 r  bu_intt0/mul_inst/regA_reg[1][2]/Q
                         net (fo=5, routed)           0.082     2.178    bu_intt0/mul_inst/regA_reg_n_0_[1][2]
    SLICE_X67Y243        FDCE                                         r  bu_intt0/mul_inst/regA_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.573     2.541    bu_intt0/mul_inst/clk_IBUF_BUFG
    SLICE_X67Y243        FDCE                                         r  bu_intt0/mul_inst/regA_reg[2][4]/C
                         clock pessimism             -0.440     2.100    
    SLICE_X67Y243        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.162    bu_intt0/mul_inst/regA_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 bu_intt0/mul_inst/regA_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bu_intt0/mul_inst/regA_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.059ns (25.310%)  route 0.174ns (74.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      1.365ns (routing 0.484ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.532ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.365     2.038    bu_intt0/mul_inst/clk_IBUF_BUFG
    SLICE_X66Y238        FDCE                                         r  bu_intt0/mul_inst/regA_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y238        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.097 r  bu_intt0/mul_inst/regA_reg[0][2]/Q
                         net (fo=4, routed)           0.174     2.271    bu_intt0/mul_inst/regA_reg_n_0_[0][2]
    SLICE_X67Y243        FDCE                                         r  bu_intt0/mul_inst/regA_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.573     2.541    bu_intt0/mul_inst/clk_IBUF_BUFG
    SLICE_X67Y243        FDCE                                         r  bu_intt0/mul_inst/regA_reg[1][4]/C
                         clock pessimism             -0.346     2.195    
    SLICE_X67Y243        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.255    bu_intt0/mul_inst/regA_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 bu_ntt0/barret_inst1/tmp1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bu_ntt0/barret_inst1/tmp2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      0.908ns (routing 0.295ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.330ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.908     1.313    bu_ntt0/barret_inst1/clk_IBUF_BUFG
    SLICE_X65Y282        FDCE                                         r  bu_ntt0/barret_inst1/tmp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y282        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.352 r  bu_ntt0/barret_inst1/tmp1_reg[0]/Q
                         net (fo=1, routed)           0.034     1.386    bu_ntt0/barret_inst1/tmp1[0]
    SLICE_X65Y282        FDCE                                         r  bu_ntt0/barret_inst1/tmp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.027     1.659    bu_ntt0/barret_inst1/clk_IBUF_BUFG
    SLICE_X65Y282        FDCE                                         r  bu_ntt0/barret_inst1/tmp2_reg[0]/C
                         clock pessimism             -0.340     1.319    
    SLICE_X65Y282        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.366    bu_ntt0/barret_inst1/tmp2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bu_intt0/regx_reg[7][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bu_intt0/regx_reg[8][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.061ns (45.726%)  route 0.072ns (54.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      1.368ns (routing 0.484ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.532ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.368     2.042    bu_intt0/clk_IBUF_BUFG
    SLICE_X68Y237        FDCE                                         r  bu_intt0/regx_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y237        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.103 r  bu_intt0/regx_reg[7][4]/Q
                         net (fo=60, routed)          0.072     2.175    bu_intt0/regx_reg[7][5]_0[1]
    SLICE_X68Y238        FDCE                                         r  bu_intt0/regx_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.563     2.530    bu_intt0/clk_IBUF_BUFG
    SLICE_X68Y238        FDCE                                         r  bu_intt0/regx_reg[8][4]/C
                         clock pessimism             -0.443     2.087    
    SLICE_X68Y238        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.149    bu_intt0/regx_reg[8][4]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bu_intt0/barret_inst1/regx_reg[0][45]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bu_intt0/barret_inst1/regx_reg[1][19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      1.335ns (routing 0.484ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.532ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.335     2.008    bu_intt0/barret_inst1/clk_IBUF_BUFG
    SLICE_X69Y272        FDCE                                         r  bu_intt0/barret_inst1/regx_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y272        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.066 r  bu_intt0/barret_inst1/regx_reg[0][45]/Q
                         net (fo=1, routed)           0.066     2.132    bu_intt0/barret_inst1/regx_reg[0]_5[45]
    SLICE_X69Y273        FDCE                                         r  bu_intt0/barret_inst1/regx_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.517     2.484    bu_intt0/barret_inst1/clk_IBUF_BUFG
    SLICE_X69Y273        FDCE                                         r  bu_intt0/barret_inst1/regx_reg[1][19]/C
                         clock pessimism             -0.440     2.044    
    SLICE_X69Y273        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.106    bu_intt0/barret_inst1/regx_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bu_intt0/barret_inst3/tmp1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bu_intt0/barret_inst3/tmp2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Net Delay (Source):      0.838ns (routing 0.295ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.330ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.838     1.243    bu_intt0/barret_inst3/clk_IBUF_BUFG
    SLICE_X66Y260        FDCE                                         r  bu_intt0/barret_inst3/tmp1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y260        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.282 r  bu_intt0/barret_inst3/tmp1_reg[23]/Q
                         net (fo=1, routed)           0.039     1.321    bu_intt0/barret_inst3/tmp1[23]
    SLICE_X66Y260        FDCE                                         r  bu_intt0/barret_inst3/tmp2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.949     1.581    bu_intt0/barret_inst3/clk_IBUF_BUFG
    SLICE_X66Y260        FDCE                                         r  bu_intt0/barret_inst3/tmp2_reg[23]/C
                         clock pessimism             -0.332     1.249    
    SLICE_X66Y260        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.295    bu_intt0/barret_inst3/tmp2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 bu_ntt0/barret_inst3/regx_reg[0][26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bu_ntt0/barret_inst3/regx_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Net Delay (Source):      1.368ns (routing 0.484ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.532ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.368     2.041    bu_ntt0/barret_inst3/clk_IBUF_BUFG
    SLICE_X73Y248        FDCE                                         r  bu_ntt0/barret_inst3/regx_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y248        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.099 r  bu_ntt0/barret_inst3/regx_reg[0][26]/Q
                         net (fo=1, routed)           0.116     2.215    bu_ntt0/barret_inst3/regx_reg[0]_13[26]
    SLICE_X71Y247        FDCE                                         r  bu_ntt0/barret_inst3/regx_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.550     2.518    bu_ntt0/barret_inst3/clk_IBUF_BUFG
    SLICE_X71Y247        FDCE                                         r  bu_ntt0/barret_inst3/regx_reg[1][0]/C
                         clock pessimism             -0.391     2.127    
    SLICE_X71Y247        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.189    bu_ntt0/barret_inst3/regx_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 normalize_inst/barret_inst2/tmp1_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            normalize_inst/barret_inst2/tmp2_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.061ns (37.423%)  route 0.102ns (62.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Net Delay (Source):      1.400ns (routing 0.484ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.532ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.400     2.074    normalize_inst/barret_inst2/clk_IBUF_BUFG
    SLICE_X68Y310        FDCE                                         r  normalize_inst/barret_inst2/tmp1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y310        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.135 r  normalize_inst/barret_inst2/tmp1_reg[28]/Q
                         net (fo=1, routed)           0.102     2.237    normalize_inst/barret_inst2/tmp1[28]
    SLICE_X66Y310        FDCE                                         r  normalize_inst/barret_inst2/tmp2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.577     2.545    normalize_inst/barret_inst2/clk_IBUF_BUFG
    SLICE_X66Y310        FDCE                                         r  normalize_inst/barret_inst2/tmp2_reg[28]/C
                         clock pessimism             -0.395     2.149    
    SLICE_X66Y310        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.209    normalize_inst/barret_inst2/tmp2_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 bu_intt0/mul_inst/y_ext_reg[5][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bu_intt0/mul_inst/y_ext_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.060ns (32.362%)  route 0.125ns (67.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Net Delay (Source):      1.353ns (routing 0.484ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.532ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.353     2.026    bu_intt0/mul_inst/clk_IBUF_BUFG
    SLICE_X69Y252        FDCE                                         r  bu_intt0/mul_inst/y_ext_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y252        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.086 r  bu_intt0/mul_inst/y_ext_reg[5][2]/Q
                         net (fo=22, routed)          0.125     2.212    bu_intt0/mul_inst/p_1_in[0]
    SLICE_X70Y254        FDCE                                         r  bu_intt0/mul_inst/y_ext_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.542     2.510    bu_intt0/mul_inst/clk_IBUF_BUFG
    SLICE_X70Y254        FDCE                                         r  bu_intt0/mul_inst/y_ext_reg[6][0]/C
                         clock pessimism             -0.391     2.118    
    SLICE_X70Y254        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.180    bu_intt0/mul_inst/y_ext_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         4.000       2.710      BUFGCE_X1Y72   clk_IBUF_BUFG_inst/I
Min Period        n/a     SRLC32E/CLK  n/a            1.064         4.000       2.936      SLICE_X64Y310  regx_reg[16][0]_srl17_regx_reg_c_15/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.064         4.000       2.936      SLICE_X64Y310  regx_reg[16][1]_srl17_regx_reg_c_15/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.064         4.000       2.936      SLICE_X64Y313  regx_reg[16][2]_srl17_regx_reg_c_15/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.064         4.000       2.936      SLICE_X64Y313  regx_reg[16][3]_srl17_regx_reg_c_15/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.064         4.000       2.936      SLICE_X64Y310  regx_reg[16][4]_srl17_regx_reg_c_15/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.064         4.000       2.936      SLICE_X64Y310  regx_reg[16][5]_srl17_regx_reg_c_15/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.064         4.000       2.936      SLICE_X64Y302  regx_reg[16][6]_srl17_regx_reg_c_15/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.064         4.000       2.936      SLICE_X64Y302  regx_reg[16][7]_srl17_regx_reg_c_15/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.064         4.000       2.936      SLICE_X64Y310  regy_reg[16][0]_srl17_regx_reg_c_15/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y310  regx_reg[16][0]_srl17_regx_reg_c_15/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y310  regx_reg[16][0]_srl17_regx_reg_c_15/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y310  regx_reg[16][1]_srl17_regx_reg_c_15/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y310  regx_reg[16][1]_srl17_regx_reg_c_15/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y313  regx_reg[16][2]_srl17_regx_reg_c_15/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y313  regx_reg[16][2]_srl17_regx_reg_c_15/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y313  regx_reg[16][3]_srl17_regx_reg_c_15/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y313  regx_reg[16][3]_srl17_regx_reg_c_15/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y310  regx_reg[16][4]_srl17_regx_reg_c_15/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y310  regx_reg[16][4]_srl17_regx_reg_c_15/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y310  regx_reg[16][0]_srl17_regx_reg_c_15/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y310  regx_reg[16][0]_srl17_regx_reg_c_15/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y310  regx_reg[16][1]_srl17_regx_reg_c_15/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y310  regx_reg[16][1]_srl17_regx_reg_c_15/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y313  regx_reg[16][2]_srl17_regx_reg_c_15/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y313  regx_reg[16][2]_srl17_regx_reg_c_15/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y313  regx_reg[16][3]_srl17_regx_reg_c_15/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y313  regx_reg[16][3]_srl17_regx_reg_c_15/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y310  regx_reg[16][4]_srl17_regx_reg_c_15/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y310  regx_reg[16][4]_srl17_regx_reg_c_15/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 3.167ns (41.052%)  route 4.548ns (58.948%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.209     2.808    bram_inst/is_ntt_IBUF
    SLICE_X76Y315        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.941 r  bram_inst/Bin_a_OBUF[7]_inst_i_2/O
                         net (fo=38, routed)          0.518     3.460    normalize_inst/barret_inst1/mem_reg[183][7]_0
    SLICE_X85Y316        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     3.557 r  normalize_inst/barret_inst1/Bin_a_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.293     3.849    normalize_inst/barret_inst1/Bin_a_OBUF[3]_inst_i_3_n_0
    SLICE_X82Y315        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     3.884 r  normalize_inst/barret_inst1/Bin_a_OBUF[3]_inst_i_1/O
                         net (fo=66, routed)          1.528     5.413    Bin_a_OBUF[3]
    G7                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.303     7.715 r  Bin_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.715    Bin_a[3]
    G7                                                                r  Bin_a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.626ns  (logic 3.187ns (41.791%)  route 4.439ns (58.209%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.209     2.808    bram_inst/is_ntt_IBUF
    SLICE_X76Y315        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.941 r  bram_inst/Bin_a_OBUF[7]_inst_i_2/O
                         net (fo=38, routed)          0.576     3.517    normalize_inst/barret_inst1/mem_reg[183][7]_0
    SLICE_X85Y314        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     3.678 r  normalize_inst/barret_inst1/Bin_a_OBUF[0]_inst_i_1/O
                         net (fo=65, routed)          1.654     5.332    Bin_a_OBUF[0]
    H8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.293     7.626 r  Bin_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.626    Bin_a[0]
    H8                                                                r  Bin_a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_a[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.563ns  (logic 3.211ns (42.455%)  route 4.352ns (57.545%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.482     3.082    normalize_inst/barret_inst1/is_ntt_IBUF
    SLICE_X82Y316        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.228 r  normalize_inst/barret_inst1/Bin_a_OBUF[14]_inst_i_5/O
                         net (fo=13, routed)          0.163     3.390    normalize_inst/barret_inst1/Bin_a_OBUF[14]_inst_i_5_n_0
    SLICE_X82Y315        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     3.441 r  normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_3/O
                         net (fo=4, routed)           0.145     3.587    normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_3_n_0
    SLICE_X83Y314        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     3.710 r  normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_1/O
                         net (fo=65, routed)          1.562     5.272    Bin_a_OBUF[8]
    K9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.292     7.563 r  Bin_a_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.563    Bin_a[8]
    K9                                                                r  Bin_a[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.442ns  (logic 3.194ns (42.920%)  route 4.248ns (57.080%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.209     2.808    bram_inst/is_ntt_IBUF
    SLICE_X76Y315        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.941 r  bram_inst/Bin_a_OBUF[7]_inst_i_2/O
                         net (fo=38, routed)          0.417     3.358    normalize_inst/barret_inst1/mem_reg[183][7]_0
    SLICE_X82Y313        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.507 r  normalize_inst/barret_inst1/Bin_a_OBUF[5]_inst_i_1/O
                         net (fo=65, routed)          1.622     5.129    Bin_a_OBUF[5]
    G6                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.313     7.442 r  Bin_a_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.442    Bin_a[5]
    G6                                                                r  Bin_a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_a[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.304ns  (logic 3.156ns (43.207%)  route 4.148ns (56.793%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.209     2.808    bram_inst/is_ntt_IBUF
    SLICE_X76Y315        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.941 r  bram_inst/Bin_a_OBUF[7]_inst_i_2/O
                         net (fo=38, routed)          0.402     3.343    normalize_inst/barret_inst1/mem_reg[183][7]_0
    SLICE_X82Y316        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     3.433 r  normalize_inst/barret_inst1/Bin_a_OBUF[14]_inst_i_3/O
                         net (fo=14, routed)          0.223     3.656    normalize_inst/barret_inst1/Bin_a_OBUF[14]_inst_i_3_n_0
    SLICE_X85Y315        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.706 r  normalize_inst/barret_inst1/Bin_a_OBUF[14]_inst_i_1/O
                         net (fo=65, routed)          1.314     5.020    Bin_a_OBUF[14]
    M9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.283     7.304 r  Bin_a_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.304    Bin_a[14]
    M9                                                                r  Bin_a[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_a[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.303ns  (logic 3.130ns (42.852%)  route 4.174ns (57.148%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.209     2.808    bram_inst/is_ntt_IBUF
    SLICE_X76Y315        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.941 r  bram_inst/Bin_a_OBUF[7]_inst_i_2/O
                         net (fo=38, routed)          0.402     3.343    normalize_inst/barret_inst1/mem_reg[183][7]_0
    SLICE_X82Y316        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     3.433 r  normalize_inst/barret_inst1/Bin_a_OBUF[14]_inst_i_3/O
                         net (fo=14, routed)          0.158     3.591    normalize_inst/barret_inst1/Bin_a_OBUF[14]_inst_i_3_n_0
    SLICE_X80Y314        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     3.626 r  normalize_inst/barret_inst1/Bin_a_OBUF[12]_inst_i_1/O
                         net (fo=65, routed)          1.405     5.031    Bin_a_OBUF[12]
    M10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.272     7.303 r  Bin_a_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.303    Bin_a[12]
    M10                                                               r  Bin_a[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.235ns  (logic 3.152ns (43.570%)  route 4.083ns (56.430%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.209     2.808    bram_inst/is_ntt_IBUF
    SLICE_X76Y315        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.941 r  bram_inst/Bin_a_OBUF[7]_inst_i_2/O
                         net (fo=38, routed)          0.655     3.597    normalize_inst/barret_inst1/mem_reg[183][7]_0
    SLICE_X85Y317        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     3.720 r  normalize_inst/barret_inst1/Bin_a_OBUF[1]_inst_i_1/O
                         net (fo=65, routed)          1.219     4.938    Bin_a_OBUF[1]
    G8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.297     7.235 r  Bin_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.235    Bin_a[1]
    G8                                                                r  Bin_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_a[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.210ns  (logic 3.187ns (44.199%)  route 4.023ns (55.801%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.482     3.082    normalize_inst/barret_inst1/is_ntt_IBUF
    SLICE_X82Y316        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.228 r  normalize_inst/barret_inst1/Bin_a_OBUF[14]_inst_i_5/O
                         net (fo=13, routed)          0.143     3.370    normalize_inst/barret_inst1/Bin_a_OBUF[14]_inst_i_5_n_0
    SLICE_X81Y317        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     3.407 r  normalize_inst/barret_inst1/Bin_a_OBUF[4]_inst_i_3/O
                         net (fo=4, routed)           0.283     3.691    normalize_inst/barret_inst1/Bin_a_OBUF[4]_inst_i_3_n_0
    SLICE_X84Y317        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.789 r  normalize_inst/barret_inst1/Bin_a_OBUF[4]_inst_i_1/O
                         net (fo=65, routed)          1.115     4.904    Bin_a_OBUF[4]
    H6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.306     7.210 r  Bin_a_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.210    Bin_a[4]
    H6                                                                r  Bin_a[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_b[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 1.848ns (25.710%)  route 5.341ns (74.290%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.209     2.808    bram_inst/is_ntt_IBUF
    SLICE_X76Y315        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.941 r  bram_inst/Bin_a_OBUF[7]_inst_i_2/O
                         net (fo=38, routed)          0.273     3.214    normalize_inst/barret_inst2/mem_reg[171][5]_0
    SLICE_X72Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.337 r  normalize_inst/barret_inst2/Bin_b_OBUF[14]_inst_i_3/O
                         net (fo=13, routed)          0.224     3.561    normalize_inst/barret_inst2/Bin_b_OBUF[14]_inst_i_3_n_0
    SLICE_X70Y317        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     3.598 r  normalize_inst/barret_inst2/Bin_b_OBUF[12]_inst_i_1/O
                         net (fo=65, routed)          2.635     6.233    Bin_b_OBUF[12]
    AF8                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.956     7.189 r  Bin_b_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.189    Bin_b[12]
    AF8                                                               r  Bin_b[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_b[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.168ns  (logic 1.954ns (27.264%)  route 5.214ns (72.736%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.209     2.808    bram_inst/is_ntt_IBUF
    SLICE_X76Y315        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.941 r  bram_inst/Bin_a_OBUF[7]_inst_i_2/O
                         net (fo=38, routed)          0.273     3.214    normalize_inst/barret_inst2/mem_reg[171][5]_0
    SLICE_X72Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.337 r  normalize_inst/barret_inst2/Bin_b_OBUF[14]_inst_i_3/O
                         net (fo=13, routed)          0.381     3.719    normalize_inst/barret_inst2/Bin_b_OBUF[14]_inst_i_3_n_0
    SLICE_X72Y327        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.867 r  normalize_inst/barret_inst2/Bin_b_OBUF[14]_inst_i_1/O
                         net (fo=65, routed)          2.351     6.217    Bin_b_OBUF[14]
    AG11                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.951     7.168 r  Bin_b_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.168    Bin_b[14]
    AG11                                                              r  Bin_b[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_b[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 0.683ns (30.540%)  route 1.553ns (69.460%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.748     0.981    normalize_inst/barret_inst2/is_ntt_IBUF
    SLICE_X68Y311        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.996 r  normalize_inst/barret_inst2/Bin_b_OBUF[6]_inst_i_1/O
                         net (fo=65, routed)          0.806     1.802    Bin_b_OBUF[6]
    AE13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.434     2.236 r  Bin_b_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.236    Bin_b[6]
    AE13                                                              r  Bin_b[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            valid_addr
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 0.719ns (29.794%)  route 1.695ns (70.206%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.709     0.943    AddrGend/is_ntt_IBUF
    SLICE_X66Y308        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.966 f  AddrGend/valid_addr_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.050     1.016    AddrGend/valid_addr_OBUF_inst_i_2_n_0
    SLICE_X67Y308        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     1.039 r  AddrGend/valid_addr_OBUF_inst_i_1/O
                         net (fo=14, routed)          0.936     1.975    valid_addr_OBUF
    AC14                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.440     2.415 r  valid_addr_OBUF_inst/O
                         net (fo=0)                   0.000     2.415    valid_addr
    AC14                                                              r  valid_addr (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_b[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.626ns  (logic 0.754ns (28.703%)  route 1.872ns (71.297%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.661     0.895    bu_ntt0/is_ntt_IBUF
    SLICE_X67Y305        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.060     0.955 r  bu_ntt0/Bin_b_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           0.204     1.159    normalize_inst/barret_inst2/mem_reg[140][8]
    SLICE_X70Y316        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.199 r  normalize_inst/barret_inst2/Bin_b_OBUF[8]_inst_i_1/O
                         net (fo=65, routed)          1.007     2.206    Bin_b_OBUF[8]
    AD14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.420     2.626 r  Bin_b_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.626    Bin_b[8]
    AD14                                                              r  Bin_b[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 0.783ns (29.273%)  route 1.893ns (70.727%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.806     1.040    bu_ntt0/is_ntt_IBUF
    SLICE_X75Y307        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.060     1.100 r  bu_ntt0/Bin_b_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.162     1.263    normalize_inst/barret_inst2/mem_reg[159][0]_2
    SLICE_X76Y314        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.057     1.320 r  normalize_inst/barret_inst2/Bin_b_OBUF[0]_inst_i_1/O
                         net (fo=65, routed)          0.924     2.243    Bin_b_OBUF[0]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.433     2.676 r  Bin_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.676    Bin_b[0]
    AB13                                                              r  Bin_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_b[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 0.724ns (26.596%)  route 1.999ns (73.404%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          1.030     1.264    normalize_inst/barret_inst2/is_ntt_IBUF
    SLICE_X82Y314        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.050     1.314 r  normalize_inst/barret_inst2/Bin_b_OBUF[11]_inst_i_1/O
                         net (fo=65, routed)          0.969     2.283    Bin_b_OBUF[11]
    AF10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.441     2.723 r  Bin_b_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.723    Bin_b[11]
    AF10                                                              r  Bin_b[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 0.761ns (27.567%)  route 2.000ns (72.433%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.786     1.020    bu_ntt0/is_ntt_IBUF
    SLICE_X70Y301        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.050     1.070 r  bu_ntt0/Bin_b_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.197     1.266    normalize_inst/barret_inst2/mem_reg[140][3]_0
    SLICE_X70Y315        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040     1.306 r  normalize_inst/barret_inst2/Bin_b_OBUF[3]_inst_i_1/O
                         net (fo=65, routed)          1.017     2.324    Bin_b_OBUF[3]
    AF12                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.437     2.761 r  Bin_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.761    Bin_b[3]
    AF12                                                              r  Bin_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_b[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 0.758ns (27.394%)  route 2.008ns (72.606%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.804     1.038    bu_ntt0/is_ntt_IBUF
    SLICE_X68Y316        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.073 r  bu_ntt0/Bin_b_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.102     1.175    normalize_inst/barret_inst2/mem_reg[175][13]
    SLICE_X67Y317        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.210 r  normalize_inst/barret_inst2/Bin_b_OBUF[13]_inst_i_1/O
                         net (fo=65, routed)          1.102     2.312    Bin_b_OBUF[13]
    AG8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.454     2.766 r  Bin_b_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.766    Bin_b[13]
    AG8                                                               r  Bin_b[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 0.770ns (27.792%)  route 2.000ns (72.208%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.788     1.022    bu_ntt0/is_ntt_IBUF
    SLICE_X70Y301        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.060     1.082 r  bu_ntt0/Bin_b_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.261     1.343    normalize_inst/barret_inst2/mem_reg[151][1]
    SLICE_X75Y314        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.383 r  normalize_inst/barret_inst2/Bin_b_OBUF[1]_inst_i_1/O
                         net (fo=65, routed)          0.951     2.334    Bin_b_OBUF[1]
    AC13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.436     2.770 r  Bin_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.770    Bin_b[1]
    AC13                                                              r  Bin_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_b[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 0.672ns (24.015%)  route 2.126ns (75.985%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.934     1.168    normalize_inst/barret_inst2/is_ntt_IBUF
    SLICE_X79Y310        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     1.182 r  normalize_inst/barret_inst2/Bin_b_OBUF[9]_inst_i_1/O
                         net (fo=65, routed)          1.192     2.374    Bin_b_OBUF[9]
    AE14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.424     2.798 r  Bin_b_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.798    Bin_b[9]
    AE14                                                              r  Bin_b[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            Bin_b[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 0.698ns (24.743%)  route 2.123ns (75.257%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          1.003     1.237    normalize_inst/barret_inst2/is_ntt_IBUF
    SLICE_X82Y313        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.022     1.259 r  normalize_inst/barret_inst2/Bin_b_OBUF[15]_inst_i_1/O
                         net (fo=65, routed)          1.120     2.379    Bin_b_OBUF[15]
    AG10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.442     2.821 r  Bin_b_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.821    Bin_b[15]
    AG10                                                              r  Bin_b[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 normalize_inst/barret_inst1/regx_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Bin_a[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.934ns  (logic 2.962ns (49.920%)  route 2.972ns (50.080%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.532ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.578     2.546    normalize_inst/barret_inst1/clk_IBUF_BUFG
    SLICE_X69Y312        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y312        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.625 r  normalize_inst/barret_inst1/regx_reg[2][2]/Q
                         net (fo=9, routed)           0.505     3.130    normalize_inst/barret_inst1/regx_reg[2]_2[2]
    SLICE_X81Y317        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.252 r  normalize_inst/barret_inst1/Bin_a_OBUF[4]_inst_i_4/O
                         net (fo=11, routed)          0.174     3.426    normalize_inst/barret_inst1/Bin_a_OBUF[4]_inst_i_4_n_0
    SLICE_X81Y315        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     3.551 f  normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_4/O
                         net (fo=8, routed)           0.161     3.712    normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_4_n_0
    SLICE_X82Y314        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     3.848 r  normalize_inst/barret_inst1/Bin_a_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.122     3.970    normalize_inst/barret_inst1/Bin_a_OBUF[11]_inst_i_3_n_0
    SLICE_X83Y314        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     4.093 r  normalize_inst/barret_inst1/Bin_a_OBUF[11]_inst_i_2/O
                         net (fo=4, routed)           0.282     4.376    normalize_inst/barret_inst1/Bin_a_OBUF[11]_inst_i_2_n_0
    SLICE_X80Y317        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     4.465 r  normalize_inst/barret_inst1/Bin_a_OBUF[11]_inst_i_1/O
                         net (fo=65, routed)          1.727     6.192    Bin_a_OBUF[11]
    K8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.288     8.480 r  Bin_a_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.480    Bin_a[11]
    K8                                                                r  Bin_a[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Bin_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 2.847ns (48.595%)  route 3.011ns (51.405%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.532ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.614     2.581    clk_IBUF_BUFG
    SLICE_X76Y317        FDCE                                         r  count_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y317        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.661 f  count_addr_reg[2]/Q
                         net (fo=51, routed)          0.276     2.938    bram_inst/Q[2]
    SLICE_X76Y317        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.061 r  bram_inst/done_store_OBUF_inst_i_3/O
                         net (fo=72, routed)          0.131     3.192    bram_inst/count_addr_reg[2]_34
    SLICE_X74Y317        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.335 r  bram_inst/waddr_a_OBUF[6]_inst_i_3/O
                         net (fo=80, routed)          0.265     3.600    bram_inst/count_addr_reg[0]_88
    SLICE_X76Y315        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.666 r  bram_inst/Bin_a_OBUF[7]_inst_i_2/O
                         net (fo=38, routed)          0.518     4.184    normalize_inst/barret_inst1/mem_reg[183][7]_0
    SLICE_X85Y316        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     4.281 r  normalize_inst/barret_inst1/Bin_a_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.293     4.574    normalize_inst/barret_inst1/Bin_a_OBUF[3]_inst_i_3_n_0
    SLICE_X82Y315        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     4.609 r  normalize_inst/barret_inst1/Bin_a_OBUF[3]_inst_i_1/O
                         net (fo=66, routed)          1.528     6.137    Bin_a_OBUF[3]
    G7                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.303     8.440 r  Bin_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.440    Bin_a[3]
    G7                                                                r  Bin_a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize_inst/barret_inst1/regx_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Bin_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 2.791ns (47.731%)  route 3.057ns (52.269%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.532ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.578     2.546    normalize_inst/barret_inst1/clk_IBUF_BUFG
    SLICE_X69Y312        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y312        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.625 f  normalize_inst/barret_inst1/regx_reg[2][2]/Q
                         net (fo=9, routed)           0.505     3.130    normalize_inst/barret_inst1/regx_reg[2]_2[2]
    SLICE_X81Y317        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.252 f  normalize_inst/barret_inst1/Bin_a_OBUF[4]_inst_i_4/O
                         net (fo=11, routed)          0.174     3.426    normalize_inst/barret_inst1/Bin_a_OBUF[4]_inst_i_4_n_0
    SLICE_X81Y315        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     3.551 r  normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_4/O
                         net (fo=8, routed)           0.104     3.655    normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_4_n_0
    SLICE_X81Y313        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     3.692 f  normalize_inst/barret_inst1/Bin_a_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.379     4.071    normalize_inst/barret_inst1/Bin_a_OBUF[13]_inst_i_4_n_0
    SLICE_X89Y314        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.066     4.137 r  normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_5/O
                         net (fo=16, routed)          0.240     4.377    normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_5_n_0
    SLICE_X85Y314        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.069     4.446 r  normalize_inst/barret_inst1/Bin_a_OBUF[0]_inst_i_1/O
                         net (fo=65, routed)          1.654     6.100    Bin_a_OBUF[0]
    H8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.293     8.394 r  Bin_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.394    Bin_a[0]
    H8                                                                r  Bin_a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize_inst/barret_inst1/regx_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Bin_a[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 2.767ns (47.454%)  route 3.064ns (52.546%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.532ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.578     2.546    normalize_inst/barret_inst1/clk_IBUF_BUFG
    SLICE_X69Y312        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y312        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.625 r  normalize_inst/barret_inst1/regx_reg[2][2]/Q
                         net (fo=9, routed)           0.505     3.130    normalize_inst/barret_inst1/regx_reg[2]_2[2]
    SLICE_X81Y317        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.252 r  normalize_inst/barret_inst1/Bin_a_OBUF[4]_inst_i_4/O
                         net (fo=11, routed)          0.174     3.426    normalize_inst/barret_inst1/Bin_a_OBUF[4]_inst_i_4_n_0
    SLICE_X81Y315        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     3.551 f  normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_4/O
                         net (fo=8, routed)           0.104     3.655    normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_4_n_0
    SLICE_X81Y313        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     3.692 r  normalize_inst/barret_inst1/Bin_a_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.216     3.908    normalize_inst/barret_inst1/Bin_a_OBUF[13]_inst_i_4_n_0
    SLICE_X80Y316        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.959 r  normalize_inst/barret_inst1/Bin_a_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.272     4.231    normalize_inst/barret_inst1/Bin_a_OBUF[6]_inst_i_2_n_0
    SLICE_X78Y311        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.282 r  normalize_inst/barret_inst1/Bin_a_OBUF[6]_inst_i_1/O
                         net (fo=65, routed)          1.793     6.075    Bin_a_OBUF[6]
    J7                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.302     8.377 r  Bin_a_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.377    Bin_a[6]
    J7                                                                r  Bin_a[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize_inst/barret_inst1/regx_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Bin_a[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.828ns  (logic 2.758ns (47.319%)  route 3.070ns (52.681%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.532ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.578     2.546    normalize_inst/barret_inst1/clk_IBUF_BUFG
    SLICE_X69Y312        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y312        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.625 f  normalize_inst/barret_inst1/regx_reg[2][2]/Q
                         net (fo=9, routed)           0.505     3.130    normalize_inst/barret_inst1/regx_reg[2]_2[2]
    SLICE_X81Y317        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.252 f  normalize_inst/barret_inst1/Bin_a_OBUF[4]_inst_i_4/O
                         net (fo=11, routed)          0.174     3.426    normalize_inst/barret_inst1/Bin_a_OBUF[4]_inst_i_4_n_0
    SLICE_X81Y315        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     3.551 r  normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_4/O
                         net (fo=8, routed)           0.104     3.655    normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_4_n_0
    SLICE_X81Y313        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     3.692 f  normalize_inst/barret_inst1/Bin_a_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.379     4.071    normalize_inst/barret_inst1/Bin_a_OBUF[13]_inst_i_4_n_0
    SLICE_X89Y314        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.066     4.137 r  normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_5/O
                         net (fo=16, routed)          0.345     4.482    normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_5_n_0
    SLICE_X83Y314        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     4.519 r  normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_1/O
                         net (fo=65, routed)          1.562     6.082    Bin_a_OBUF[8]
    K9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.292     8.373 r  Bin_a_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.373    Bin_a[8]
    K9                                                                r  Bin_a[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Bin_b[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 1.564ns (27.122%)  route 4.202ns (72.878%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.532ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.614     2.581    clk_IBUF_BUFG
    SLICE_X76Y317        FDCE                                         r  count_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y317        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.661 f  count_addr_reg[2]/Q
                         net (fo=51, routed)          0.276     2.938    bram_inst/Q[2]
    SLICE_X76Y317        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.061 r  bram_inst/done_store_OBUF_inst_i_3/O
                         net (fo=72, routed)          0.131     3.192    bram_inst/count_addr_reg[2]_34
    SLICE_X74Y317        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.335 f  bram_inst/waddr_a_OBUF[6]_inst_i_3/O
                         net (fo=80, routed)          0.615     3.950    bu_ntt0/mem[192][0]_i_3
    SLICE_X69Y300        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.074 r  bu_ntt0/Bin_b_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.474     4.547    normalize_inst/barret_inst2/mem_reg[140][4]
    SLICE_X79Y316        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.695 r  normalize_inst/barret_inst2/Bin_b_OBUF[4]_inst_i_1/O
                         net (fo=65, routed)          2.706     7.401    Bin_b_OBUF[4]
    AC12                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.946     8.347 r  Bin_b_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.347    Bin_b[4]
    AC12                                                              r  Bin_b[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize_inst/barret_inst1/regx_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Bin_a[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 2.984ns (51.458%)  route 2.815ns (48.542%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.532ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.578     2.546    normalize_inst/barret_inst1/clk_IBUF_BUFG
    SLICE_X69Y312        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y312        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.625 f  normalize_inst/barret_inst1/regx_reg[2][2]/Q
                         net (fo=9, routed)           0.505     3.130    normalize_inst/barret_inst1/regx_reg[2]_2[2]
    SLICE_X81Y317        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.252 f  normalize_inst/barret_inst1/Bin_a_OBUF[4]_inst_i_4/O
                         net (fo=11, routed)          0.174     3.426    normalize_inst/barret_inst1/Bin_a_OBUF[4]_inst_i_4_n_0
    SLICE_X81Y315        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     3.551 r  normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_4/O
                         net (fo=8, routed)           0.161     3.712    normalize_inst/barret_inst1/Bin_a_OBUF[8]_inst_i_4_n_0
    SLICE_X82Y314        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     3.835 r  normalize_inst/barret_inst1/Bin_a_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.200     4.035    normalize_inst/barret_inst1/Bin_a_OBUF[10]_inst_i_4_n_0
    SLICE_X81Y315        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     4.185 r  normalize_inst/barret_inst1/Bin_a_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.370     4.556    normalize_inst/barret_inst1/Bin_a_OBUF[10]_inst_i_2_n_0
    SLICE_X73Y314        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.654 r  normalize_inst/barret_inst1/Bin_a_OBUF[10]_inst_i_1/O
                         net (fo=65, routed)          1.404     6.058    Bin_a_OBUF[10]
    L8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.287     8.345 r  Bin_a_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.345    Bin_a[10]
    L8                                                                r  Bin_a[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Bin_a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.670ns  (logic 2.819ns (49.710%)  route 2.851ns (50.290%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.532ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.614     2.581    clk_IBUF_BUFG
    SLICE_X76Y317        FDCE                                         r  count_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y317        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.661 f  count_addr_reg[2]/Q
                         net (fo=51, routed)          0.276     2.938    bram_inst/Q[2]
    SLICE_X76Y317        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.061 r  bram_inst/done_store_OBUF_inst_i_3/O
                         net (fo=72, routed)          0.131     3.192    bram_inst/count_addr_reg[2]_34
    SLICE_X74Y317        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.335 f  bram_inst/waddr_a_OBUF[6]_inst_i_3/O
                         net (fo=80, routed)          0.395     3.730    bu_ntt0/mem[192][0]_i_3
    SLICE_X74Y302        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     3.767 r  bu_ntt0/Bin_a_OBUF[5]_inst_i_3/O
                         net (fo=4, routed)           0.426     4.193    normalize_inst/barret_inst1/mem_reg[135][5]_0
    SLICE_X82Y313        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     4.316 r  normalize_inst/barret_inst1/Bin_a_OBUF[5]_inst_i_1/O
                         net (fo=65, routed)          1.622     5.939    Bin_a_OBUF[5]
    G6                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.313     8.251 r  Bin_a_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.251    Bin_a[5]
    G6                                                                r  Bin_a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            waddr_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 1.455ns (25.748%)  route 4.197ns (74.252%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.532ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.614     2.581    clk_IBUF_BUFG
    SLICE_X76Y317        FDCE                                         r  count_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y317        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.661 f  count_addr_reg[2]/Q
                         net (fo=51, routed)          0.276     2.938    bram_inst/Q[2]
    SLICE_X76Y317        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.061 r  bram_inst/done_store_OBUF_inst_i_3/O
                         net (fo=72, routed)          0.131     3.192    bram_inst/count_addr_reg[2]_34
    SLICE_X74Y317        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.335 r  bram_inst/waddr_a_OBUF[6]_inst_i_3/O
                         net (fo=80, routed)          0.673     4.008    bram_inst/count_addr_reg[0]_88
    SLICE_X80Y306        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     4.157 r  bram_inst/mem[1][15]_i_9/O
                         net (fo=115, routed)         3.116     7.273    bram_inst_n_202
    AL13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.960     8.234 r  waddr_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.234    waddr_b[2]
    AL13                                                              r  waddr_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize_inst/barret_inst1/regx_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Bin_a[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 2.927ns (51.798%)  route 2.724ns (48.202%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.532ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.578     2.546    normalize_inst/barret_inst1/clk_IBUF_BUFG
    SLICE_X69Y312        FDCE                                         r  normalize_inst/barret_inst1/regx_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y312        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.625 r  normalize_inst/barret_inst1/regx_reg[2][2]/Q
                         net (fo=9, routed)           0.505     3.130    normalize_inst/barret_inst1/regx_reg[2]_2[2]
    SLICE_X81Y317        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     3.265 r  normalize_inst/barret_inst1/Bin_a_OBUF[5]_inst_i_2/O
                         net (fo=9, routed)           0.201     3.466    normalize_inst/barret_inst1/Bin_a_OBUF[5]_inst_i_2_n_0
    SLICE_X81Y314        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.090     3.556 f  normalize_inst/barret_inst1/Bin_a_OBUF[14]_inst_i_7/O
                         net (fo=5, routed)           0.100     3.656    normalize_inst/barret_inst1/Bin_a_OBUF[14]_inst_i_7_n_0
    SLICE_X81Y314        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     3.724 r  normalize_inst/barret_inst1/Bin_a_OBUF[14]_inst_i_6/O
                         net (fo=5, routed)           0.244     3.967    normalize_inst/barret_inst1/Bin_a_OBUF[14]_inst_i_6_n_0
    SLICE_X84Y316        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148     4.115 r  normalize_inst/barret_inst1/Bin_a_OBUF[15]_inst_i_4/O
                         net (fo=3, routed)           0.274     4.389    normalize_inst/barret_inst1/Bin_a_OBUF[15]_inst_i_4_n_0
    SLICE_X81Y313        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.512 r  normalize_inst/barret_inst1/Bin_a_OBUF[15]_inst_i_1/O
                         net (fo=65, routed)          1.400     5.912    Bin_a_OBUF[15]
    M8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.284     8.197 r  Bin_a_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.197    Bin_a[15]
    M8                                                                r  Bin_a[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bu_ntt0/A_Outreg_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_j_ntt[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.828ns  (logic 0.424ns (51.233%)  route 0.404ns (48.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.867ns (routing 0.295ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.867     1.272    bu_ntt0/clk_IBUF_BUFG
    SLICE_X66Y308        FDCE                                         r  bu_ntt0/A_Outreg_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y308        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.311 r  bu_ntt0/A_Outreg_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.404     1.715    lopt_64
    K12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.385     2.100 r  out_j_ntt_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.100    out_j_ntt[8]
    K12                                                               r  out_j_ntt[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrGend/zetas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_zetas[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.873ns  (logic 0.461ns (52.841%)  route 0.412ns (47.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.839ns (routing 0.295ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.839     1.244    AddrGend/clk_IBUF_BUFG
    SLICE_X66Y258        FDCE                                         r  AddrGend/zetas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y258        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.283 r  AddrGend/zetas_reg[0]/Q
                         net (fo=30, routed)          0.412     1.695    addr_zetas_OBUF[0]
    D17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.422     2.117 r  addr_zetas_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.117    addr_zetas[0]
    D17                                                               r  addr_zetas[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bu_ntt0/A_Outreg_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_j_ntt[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.851ns  (logic 0.425ns (49.927%)  route 0.426ns (50.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.295ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.871     1.276    bu_ntt0/clk_IBUF_BUFG
    SLICE_X66Y302        FDCE                                         r  bu_ntt0/A_Outreg_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y302        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.316 r  bu_ntt0/A_Outreg_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.426     1.742    lopt_56
    L13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.385     2.127 r  out_j_ntt_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.127    out_j_ntt[15]
    L13                                                               r  out_j_ntt[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bu_ntt0/A_Outreg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_j_ntt[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.856ns  (logic 0.401ns (46.827%)  route 0.455ns (53.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.295ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.871     1.276    bu_ntt0/clk_IBUF_BUFG
    SLICE_X66Y306        FDCE                                         r  bu_ntt0/A_Outreg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y306        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.315 r  bu_ntt0/A_Outreg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.455     1.770    lopt_62
    K14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.362     2.132 r  out_j_ntt_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.132    out_j_ntt[6]
    K14                                                               r  out_j_ntt[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bu_ntt0/A_Outreg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_j_ntt[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.402ns (45.313%)  route 0.485ns (54.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.842ns (routing 0.295ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.842     1.247    bu_ntt0/clk_IBUF_BUFG
    SLICE_X66Y295        FDCE                                         r  bu_ntt0/A_Outreg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y295        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.286 r  bu_ntt0/A_Outreg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.485     1.771    lopt_63
    J14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.363     2.134 r  out_j_ntt_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.134    out_j_ntt[7]
    J14                                                               r  out_j_ntt[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bu_ntt0/A_Outreg_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_j_ntt[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.859ns  (logic 0.426ns (49.613%)  route 0.433ns (50.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.295ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.871     1.276    bu_ntt0/clk_IBUF_BUFG
    SLICE_X66Y303        FDCE                                         r  bu_ntt0/A_Outreg_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y303        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.315 r  bu_ntt0/A_Outreg_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.433     1.748    lopt_53
    K10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.387     2.135 r  out_j_ntt_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.135    out_j_ntt[12]
    K10                                                               r  out_j_ntt[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrGend/zetas_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_zetas[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.894ns  (logic 0.461ns (51.528%)  route 0.433ns (48.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.839ns (routing 0.295ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.839     1.244    AddrGend/clk_IBUF_BUFG
    SLICE_X66Y258        FDCE                                         r  AddrGend/zetas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y258        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.285 r  AddrGend/zetas_reg[1]/Q
                         net (fo=29, routed)          0.433     1.718    addr_zetas_OBUF[1]
    C17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.420     2.138 r  addr_zetas_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.138    addr_zetas[1]
    C17                                                               r  addr_zetas[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bu_ntt0/A_Outreg_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_j_ntt[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.424ns (48.766%)  route 0.445ns (51.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.295ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.871     1.276    bu_ntt0/clk_IBUF_BUFG
    SLICE_X66Y302        FDCE                                         r  bu_ntt0/A_Outreg_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y302        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.316 r  bu_ntt0/A_Outreg_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.445     1.761    lopt_55
    M13                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.384     2.145 r  out_j_ntt_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.145    out_j_ntt[14]
    M13                                                               r  out_j_ntt[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AddrGend/zetas_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_zetas[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.901ns  (logic 0.476ns (52.763%)  route 0.426ns (47.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.843ns (routing 0.295ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.843     1.248    AddrGend/clk_IBUF_BUFG
    SLICE_X66Y255        FDCE                                         r  AddrGend/zetas_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y255        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.287 r  AddrGend/zetas_reg[2]/Q
                         net (fo=30, routed)          0.426     1.713    addr_zetas_OBUF[2]
    D16                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.437     2.149 r  addr_zetas_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.149    addr_zetas[2]
    D16                                                               r  addr_zetas[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bu_ntt0/A_Outreg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_j_ntt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.888ns  (logic 0.465ns (52.344%)  route 0.423ns (47.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.865ns (routing 0.295ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.865     1.270    bu_ntt0/clk_IBUF_BUFG
    SLICE_X66Y315        FDCE                                         r  bu_ntt0/A_Outreg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y315        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.309 r  bu_ntt0/A_Outreg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.423     1.732    lopt_58
    F7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.426     2.158 r  out_j_ntt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.158    out_j_ntt[2]
    F7                                                                r  out_j_ntt[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         14292 Endpoints
Min Delay         14292 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            bram_inst/mem_reg[126][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.074ns  (logic 1.178ns (23.228%)  route 3.895ns (76.772%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.487ns (routing 0.484ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.209     2.808    bram_inst/is_ntt_IBUF
    SLICE_X76Y315        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.941 r  bram_inst/Bin_a_OBUF[7]_inst_i_2/O
                         net (fo=38, routed)          0.273     3.214    normalize_inst/barret_inst2/mem_reg[171][5]_0
    SLICE_X72Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.337 r  normalize_inst/barret_inst2/Bin_b_OBUF[14]_inst_i_3/O
                         net (fo=13, routed)          0.415     3.752    normalize_inst/barret_inst2/Bin_b_OBUF[14]_inst_i_3_n_0
    SLICE_X67Y317        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     3.876 r  normalize_inst/barret_inst2/mem[0][13]_i_3/O
                         net (fo=190, routed)         0.783     4.659    normalize_inst/barret_inst1/mem_reg[64][13]
    SLICE_X88Y305        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     4.807 r  normalize_inst/barret_inst1/mem[126][13]_i_2/O
                         net (fo=1, routed)           0.144     4.951    normalize_inst/barret_inst1/mem[126][13]_i_2_n_0
    SLICE_X89Y305        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.002 r  normalize_inst/barret_inst1/mem[126][13]_i_1/O
                         net (fo=1, routed)           0.072     5.074    bram_inst/mem_reg[126][15]_0[13]
    SLICE_X89Y305        FDCE                                         r  bram_inst/mem_reg[126][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.487     2.160    bram_inst/clk_IBUF_BUFG
    SLICE_X89Y305        FDCE                                         r  bram_inst/mem_reg[126][13]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            normalize_inst/barret_inst2/regx_reg[0][45]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.056ns  (logic 1.703ns (33.692%)  route 3.353ns (66.308%))
  Logic Levels:           13  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.405ns (routing 0.484ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          1.838     2.438    normalize_inst/barret_inst1/is_ntt_IBUF
    SLICE_X74Y310        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.563 r  normalize_inst/barret_inst1/tmp1[31]_i_5__0/O
                         net (fo=132, routed)         0.142     2.705    normalize_inst/barret_inst2/tmp1_reg[6]_1
    SLICE_X74Y310        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.829 r  normalize_inst/barret_inst2/tmp1[30]_i_2/O
                         net (fo=106, routed)         0.413     3.242    bu_intt0/barret_inst2/p_5_out__1_carry
    SLICE_X70Y301        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.342 r  bu_intt0/barret_inst2/p_5_out__1_carry_i_1__0/O
                         net (fo=1, routed)           0.297     3.639    normalize_inst/barret_inst2/p_5_out__124_carry_0
    SLICE_X69Y306        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     3.790 r  normalize_inst/barret_inst2/p_5_out__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.816    normalize_inst/barret_inst2/p_5_out__1_carry_n_0
    SLICE_X69Y307        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.932 r  normalize_inst/barret_inst2/p_5_out__1_carry__0/O[7]
                         net (fo=2, routed)           0.317     4.249    normalize_inst/barret_inst2/p_5_out__1_carry__0_n_8
    SLICE_X71Y307        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     4.301 r  normalize_inst/barret_inst2/p_5_out__124_carry__1_i_7/O
                         net (fo=2, routed)           0.200     4.501    normalize_inst/barret_inst2/p_5_out__124_carry__1_i_7_n_0
    SLICE_X70Y306        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.601 r  normalize_inst/barret_inst2/p_5_out__124_carry__1_i_15__0/O
                         net (fo=1, routed)           0.016     4.617    normalize_inst/barret_inst2/p_5_out__124_carry__1_i_15__0_n_0
    SLICE_X70Y306        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.807 r  normalize_inst/barret_inst2/p_5_out__124_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.833    normalize_inst/barret_inst2/p_5_out__124_carry__1_n_0
    SLICE_X70Y307        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.848 r  normalize_inst/barret_inst2/p_5_out__124_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.874    normalize_inst/barret_inst2/p_5_out__124_carry__2_n_0
    SLICE_X70Y308        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.889 r  normalize_inst/barret_inst2/p_5_out__124_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.915    normalize_inst/barret_inst2/p_5_out__124_carry__3_n_0
    SLICE_X70Y309        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.031 r  normalize_inst/barret_inst2/p_5_out__124_carry__4/O[5]
                         net (fo=1, routed)           0.025     5.056    normalize_inst/barret_inst2/p_0_in[45]
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.405     2.078    normalize_inst/barret_inst2/clk_IBUF_BUFG
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][45]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            bram_inst/mem_reg[177][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 1.052ns (20.859%)  route 3.993ns (79.141%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.466ns (routing 0.484ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.209     2.808    bram_inst/is_ntt_IBUF
    SLICE_X76Y315        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.941 r  bram_inst/Bin_a_OBUF[7]_inst_i_2/O
                         net (fo=38, routed)          0.273     3.214    normalize_inst/barret_inst2/mem_reg[171][5]_0
    SLICE_X72Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.337 r  normalize_inst/barret_inst2/Bin_b_OBUF[14]_inst_i_3/O
                         net (fo=13, routed)          0.410     3.747    normalize_inst/barret_inst2/Bin_b_OBUF[14]_inst_i_3_n_0
    SLICE_X67Y317        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     3.799 r  normalize_inst/barret_inst2/Bin_b_OBUF[13]_inst_i_1/O
                         net (fo=65, routed)          1.030     4.829    normalize_inst/barret_inst1/mem_reg[183][13]
    SLICE_X89Y332        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     4.974 r  normalize_inst/barret_inst1/mem[177][13]_i_1/O
                         net (fo=1, routed)           0.072     5.046    bram_inst/mem_reg[177][15]_0[13]
    SLICE_X89Y332        FDCE                                         r  bram_inst/mem_reg[177][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.466     2.139    bram_inst/clk_IBUF_BUFG
    SLICE_X89Y332        FDCE                                         r  bram_inst/mem_reg[177][13]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            normalize_inst/barret_inst2/regx_reg[0][44]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.026ns  (logic 1.673ns (33.296%)  route 3.353ns (66.704%))
  Logic Levels:           13  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.405ns (routing 0.484ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          1.838     2.438    normalize_inst/barret_inst1/is_ntt_IBUF
    SLICE_X74Y310        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.563 r  normalize_inst/barret_inst1/tmp1[31]_i_5__0/O
                         net (fo=132, routed)         0.142     2.705    normalize_inst/barret_inst2/tmp1_reg[6]_1
    SLICE_X74Y310        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.829 r  normalize_inst/barret_inst2/tmp1[30]_i_2/O
                         net (fo=106, routed)         0.413     3.242    bu_intt0/barret_inst2/p_5_out__1_carry
    SLICE_X70Y301        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.342 r  bu_intt0/barret_inst2/p_5_out__1_carry_i_1__0/O
                         net (fo=1, routed)           0.297     3.639    normalize_inst/barret_inst2/p_5_out__124_carry_0
    SLICE_X69Y306        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     3.790 r  normalize_inst/barret_inst2/p_5_out__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.816    normalize_inst/barret_inst2/p_5_out__1_carry_n_0
    SLICE_X69Y307        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.932 r  normalize_inst/barret_inst2/p_5_out__1_carry__0/O[7]
                         net (fo=2, routed)           0.317     4.249    normalize_inst/barret_inst2/p_5_out__1_carry__0_n_8
    SLICE_X71Y307        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     4.301 r  normalize_inst/barret_inst2/p_5_out__124_carry__1_i_7/O
                         net (fo=2, routed)           0.200     4.501    normalize_inst/barret_inst2/p_5_out__124_carry__1_i_7_n_0
    SLICE_X70Y306        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.601 r  normalize_inst/barret_inst2/p_5_out__124_carry__1_i_15__0/O
                         net (fo=1, routed)           0.016     4.617    normalize_inst/barret_inst2/p_5_out__124_carry__1_i_15__0_n_0
    SLICE_X70Y306        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.807 r  normalize_inst/barret_inst2/p_5_out__124_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.833    normalize_inst/barret_inst2/p_5_out__124_carry__1_n_0
    SLICE_X70Y307        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.848 r  normalize_inst/barret_inst2/p_5_out__124_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.874    normalize_inst/barret_inst2/p_5_out__124_carry__2_n_0
    SLICE_X70Y308        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.889 r  normalize_inst/barret_inst2/p_5_out__124_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.915    normalize_inst/barret_inst2/p_5_out__124_carry__3_n_0
    SLICE_X70Y309        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     5.001 r  normalize_inst/barret_inst2/p_5_out__124_carry__4/O[4]
                         net (fo=1, routed)           0.025     5.026    normalize_inst/barret_inst2/p_0_in[44]
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.405     2.078    normalize_inst/barret_inst2/clk_IBUF_BUFG
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][44]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            normalize_inst/barret_inst2/regx_reg[0][43]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.023ns  (logic 1.669ns (33.236%)  route 3.354ns (66.764%))
  Logic Levels:           13  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.406ns (routing 0.484ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          1.838     2.438    normalize_inst/barret_inst1/is_ntt_IBUF
    SLICE_X74Y310        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.563 r  normalize_inst/barret_inst1/tmp1[31]_i_5__0/O
                         net (fo=132, routed)         0.142     2.705    normalize_inst/barret_inst2/tmp1_reg[6]_1
    SLICE_X74Y310        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.829 r  normalize_inst/barret_inst2/tmp1[30]_i_2/O
                         net (fo=106, routed)         0.413     3.242    bu_intt0/barret_inst2/p_5_out__1_carry
    SLICE_X70Y301        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.342 r  bu_intt0/barret_inst2/p_5_out__1_carry_i_1__0/O
                         net (fo=1, routed)           0.297     3.639    normalize_inst/barret_inst2/p_5_out__124_carry_0
    SLICE_X69Y306        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     3.790 r  normalize_inst/barret_inst2/p_5_out__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.816    normalize_inst/barret_inst2/p_5_out__1_carry_n_0
    SLICE_X69Y307        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.932 r  normalize_inst/barret_inst2/p_5_out__1_carry__0/O[7]
                         net (fo=2, routed)           0.317     4.249    normalize_inst/barret_inst2/p_5_out__1_carry__0_n_8
    SLICE_X71Y307        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     4.301 r  normalize_inst/barret_inst2/p_5_out__124_carry__1_i_7/O
                         net (fo=2, routed)           0.200     4.501    normalize_inst/barret_inst2/p_5_out__124_carry__1_i_7_n_0
    SLICE_X70Y306        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.601 r  normalize_inst/barret_inst2/p_5_out__124_carry__1_i_15__0/O
                         net (fo=1, routed)           0.016     4.617    normalize_inst/barret_inst2/p_5_out__124_carry__1_i_15__0_n_0
    SLICE_X70Y306        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.807 r  normalize_inst/barret_inst2/p_5_out__124_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.833    normalize_inst/barret_inst2/p_5_out__124_carry__1_n_0
    SLICE_X70Y307        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.848 r  normalize_inst/barret_inst2/p_5_out__124_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.874    normalize_inst/barret_inst2/p_5_out__124_carry__2_n_0
    SLICE_X70Y308        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.889 r  normalize_inst/barret_inst2/p_5_out__124_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.915    normalize_inst/barret_inst2/p_5_out__124_carry__3_n_0
    SLICE_X70Y309        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.997 r  normalize_inst/barret_inst2/p_5_out__124_carry__4/O[3]
                         net (fo=1, routed)           0.026     5.023    normalize_inst/barret_inst2/p_0_in[43]
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.406     2.079    normalize_inst/barret_inst2/clk_IBUF_BUFG
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][43]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            bram_inst/mem_reg[101][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.069ns (21.305%)  route 3.950ns (78.695%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        2.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.483ns (routing 0.484ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.209     2.808    bram_inst/is_ntt_IBUF
    SLICE_X76Y315        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.941 r  bram_inst/Bin_a_OBUF[7]_inst_i_2/O
                         net (fo=38, routed)          0.273     3.214    normalize_inst/barret_inst2/mem_reg[171][5]_0
    SLICE_X72Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.337 r  normalize_inst/barret_inst2/Bin_b_OBUF[14]_inst_i_3/O
                         net (fo=13, routed)          0.415     3.752    normalize_inst/barret_inst2/Bin_b_OBUF[14]_inst_i_3_n_0
    SLICE_X67Y317        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     3.876 r  normalize_inst/barret_inst2/mem[0][13]_i_3/O
                         net (fo=190, routed)         0.996     4.872    normalize_inst/barret_inst1/mem_reg[64][13]
    SLICE_X93Y311        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     4.962 r  normalize_inst/barret_inst1/mem[101][13]_i_1/O
                         net (fo=1, routed)           0.058     5.020    bram_inst/mem_reg[101][15]_0[13]
    SLICE_X93Y311        FDCE                                         r  bram_inst/mem_reg[101][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.483     2.156    bram_inst/clk_IBUF_BUFG
    SLICE_X93Y311        FDCE                                         r  bram_inst/mem_reg[101][13]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            bram_inst/mem_reg[93][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 1.129ns (22.506%)  route 3.889ns (77.494%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.480ns (routing 0.484ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          2.209     2.808    bram_inst/is_ntt_IBUF
    SLICE_X76Y315        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.941 r  bram_inst/Bin_a_OBUF[7]_inst_i_2/O
                         net (fo=38, routed)          0.273     3.214    normalize_inst/barret_inst2/mem_reg[171][5]_0
    SLICE_X72Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.337 r  normalize_inst/barret_inst2/Bin_b_OBUF[14]_inst_i_3/O
                         net (fo=13, routed)          0.415     3.752    normalize_inst/barret_inst2/Bin_b_OBUF[14]_inst_i_3_n_0
    SLICE_X67Y317        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     3.876 r  normalize_inst/barret_inst2/mem[0][13]_i_3/O
                         net (fo=190, routed)         0.942     4.818    normalize_inst/barret_inst1/mem_reg[64][13]
    SLICE_X91Y303        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     4.968 r  normalize_inst/barret_inst1/mem[93][13]_i_1/O
                         net (fo=1, routed)           0.051     5.019    bram_inst/mem_reg[93][15]_0[13]
    SLICE_X91Y303        FDCE                                         r  bram_inst/mem_reg[93][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.480     2.153    bram_inst/clk_IBUF_BUFG
    SLICE_X91Y303        FDCE                                         r  bram_inst/mem_reg[93][13]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            normalize_inst/barret_inst2/regx_reg[0][39]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 1.688ns (33.661%)  route 3.328ns (66.339%))
  Logic Levels:           12  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.405ns (routing 0.484ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          1.838     2.438    normalize_inst/barret_inst1/is_ntt_IBUF
    SLICE_X74Y310        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.563 r  normalize_inst/barret_inst1/tmp1[31]_i_5__0/O
                         net (fo=132, routed)         0.142     2.705    normalize_inst/barret_inst2/tmp1_reg[6]_1
    SLICE_X74Y310        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.829 r  normalize_inst/barret_inst2/tmp1[30]_i_2/O
                         net (fo=106, routed)         0.413     3.242    bu_intt0/barret_inst2/p_5_out__1_carry
    SLICE_X70Y301        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.342 r  bu_intt0/barret_inst2/p_5_out__1_carry_i_1__0/O
                         net (fo=1, routed)           0.297     3.639    normalize_inst/barret_inst2/p_5_out__124_carry_0
    SLICE_X69Y306        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     3.790 r  normalize_inst/barret_inst2/p_5_out__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.816    normalize_inst/barret_inst2/p_5_out__1_carry_n_0
    SLICE_X69Y307        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.932 r  normalize_inst/barret_inst2/p_5_out__1_carry__0/O[7]
                         net (fo=2, routed)           0.317     4.249    normalize_inst/barret_inst2/p_5_out__1_carry__0_n_8
    SLICE_X71Y307        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     4.301 r  normalize_inst/barret_inst2/p_5_out__124_carry__1_i_7/O
                         net (fo=2, routed)           0.200     4.501    normalize_inst/barret_inst2/p_5_out__124_carry__1_i_7_n_0
    SLICE_X70Y306        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.601 r  normalize_inst/barret_inst2/p_5_out__124_carry__1_i_15__0/O
                         net (fo=1, routed)           0.016     4.617    normalize_inst/barret_inst2/p_5_out__124_carry__1_i_15__0_n_0
    SLICE_X70Y306        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.807 r  normalize_inst/barret_inst2/p_5_out__124_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.833    normalize_inst/barret_inst2/p_5_out__124_carry__1_n_0
    SLICE_X70Y307        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.848 r  normalize_inst/barret_inst2/p_5_out__124_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.874    normalize_inst/barret_inst2/p_5_out__124_carry__2_n_0
    SLICE_X70Y308        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.990 r  normalize_inst/barret_inst2/p_5_out__124_carry__3/O[7]
                         net (fo=1, routed)           0.026     5.016    normalize_inst/barret_inst2/p_0_in[39]
    SLICE_X70Y308        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.405     2.078    normalize_inst/barret_inst2/clk_IBUF_BUFG
    SLICE_X70Y308        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][39]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            normalize_inst/barret_inst2/regx_reg[0][41]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 1.663ns (33.163%)  route 3.353ns (66.837%))
  Logic Levels:           13  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.406ns (routing 0.484ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          1.838     2.438    normalize_inst/barret_inst1/is_ntt_IBUF
    SLICE_X74Y310        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.563 r  normalize_inst/barret_inst1/tmp1[31]_i_5__0/O
                         net (fo=132, routed)         0.142     2.705    normalize_inst/barret_inst2/tmp1_reg[6]_1
    SLICE_X74Y310        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.829 r  normalize_inst/barret_inst2/tmp1[30]_i_2/O
                         net (fo=106, routed)         0.413     3.242    bu_intt0/barret_inst2/p_5_out__1_carry
    SLICE_X70Y301        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.342 r  bu_intt0/barret_inst2/p_5_out__1_carry_i_1__0/O
                         net (fo=1, routed)           0.297     3.639    normalize_inst/barret_inst2/p_5_out__124_carry_0
    SLICE_X69Y306        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     3.790 r  normalize_inst/barret_inst2/p_5_out__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.816    normalize_inst/barret_inst2/p_5_out__1_carry_n_0
    SLICE_X69Y307        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.932 r  normalize_inst/barret_inst2/p_5_out__1_carry__0/O[7]
                         net (fo=2, routed)           0.317     4.249    normalize_inst/barret_inst2/p_5_out__1_carry__0_n_8
    SLICE_X71Y307        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     4.301 r  normalize_inst/barret_inst2/p_5_out__124_carry__1_i_7/O
                         net (fo=2, routed)           0.200     4.501    normalize_inst/barret_inst2/p_5_out__124_carry__1_i_7_n_0
    SLICE_X70Y306        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.601 r  normalize_inst/barret_inst2/p_5_out__124_carry__1_i_15__0/O
                         net (fo=1, routed)           0.016     4.617    normalize_inst/barret_inst2/p_5_out__124_carry__1_i_15__0_n_0
    SLICE_X70Y306        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.807 r  normalize_inst/barret_inst2/p_5_out__124_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.833    normalize_inst/barret_inst2/p_5_out__124_carry__1_n_0
    SLICE_X70Y307        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.848 r  normalize_inst/barret_inst2/p_5_out__124_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.874    normalize_inst/barret_inst2/p_5_out__124_carry__2_n_0
    SLICE_X70Y308        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.889 r  normalize_inst/barret_inst2/p_5_out__124_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.915    normalize_inst/barret_inst2/p_5_out__124_carry__3_n_0
    SLICE_X70Y309        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.991 r  normalize_inst/barret_inst2/p_5_out__124_carry__4/O[1]
                         net (fo=1, routed)           0.025     5.016    normalize_inst/barret_inst2/p_0_in[41]
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.406     2.079    normalize_inst/barret_inst2/clk_IBUF_BUFG
    SLICE_X70Y309        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][41]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            normalize_inst/barret_inst2/regx_reg[0][37]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.015ns  (logic 1.688ns (33.668%)  route 3.327ns (66.332%))
  Logic Levels:           12  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.405ns (routing 0.484ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.599     0.599 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.599    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.599 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          1.838     2.438    normalize_inst/barret_inst1/is_ntt_IBUF
    SLICE_X74Y310        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.563 r  normalize_inst/barret_inst1/tmp1[31]_i_5__0/O
                         net (fo=132, routed)         0.142     2.705    normalize_inst/barret_inst2/tmp1_reg[6]_1
    SLICE_X74Y310        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.829 r  normalize_inst/barret_inst2/tmp1[30]_i_2/O
                         net (fo=106, routed)         0.413     3.242    bu_intt0/barret_inst2/p_5_out__1_carry
    SLICE_X70Y301        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.342 r  bu_intt0/barret_inst2/p_5_out__1_carry_i_1__0/O
                         net (fo=1, routed)           0.297     3.639    normalize_inst/barret_inst2/p_5_out__124_carry_0
    SLICE_X69Y306        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     3.790 r  normalize_inst/barret_inst2/p_5_out__1_carry/CO[7]
                         net (fo=1, routed)           0.026     3.816    normalize_inst/barret_inst2/p_5_out__1_carry_n_0
    SLICE_X69Y307        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.932 r  normalize_inst/barret_inst2/p_5_out__1_carry__0/O[7]
                         net (fo=2, routed)           0.317     4.249    normalize_inst/barret_inst2/p_5_out__1_carry__0_n_8
    SLICE_X71Y307        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     4.301 r  normalize_inst/barret_inst2/p_5_out__124_carry__1_i_7/O
                         net (fo=2, routed)           0.200     4.501    normalize_inst/barret_inst2/p_5_out__124_carry__1_i_7_n_0
    SLICE_X70Y306        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.601 r  normalize_inst/barret_inst2/p_5_out__124_carry__1_i_15__0/O
                         net (fo=1, routed)           0.016     4.617    normalize_inst/barret_inst2/p_5_out__124_carry__1_i_15__0_n_0
    SLICE_X70Y306        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.807 r  normalize_inst/barret_inst2/p_5_out__124_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.833    normalize_inst/barret_inst2/p_5_out__124_carry__1_n_0
    SLICE_X70Y307        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.848 r  normalize_inst/barret_inst2/p_5_out__124_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.874    normalize_inst/barret_inst2/p_5_out__124_carry__2_n_0
    SLICE_X70Y308        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.990 r  normalize_inst/barret_inst2/p_5_out__124_carry__3/O[5]
                         net (fo=1, routed)           0.025     5.015    normalize_inst/barret_inst2/p_0_in[37]
    SLICE_X70Y308        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        1.405     2.078    normalize_inst/barret_inst2/clk_IBUF_BUFG
    SLICE_X70Y308        FDCE                                         r  normalize_inst/barret_inst2/regx_reg[0][37]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_onehot_state_reg[0]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.216ns (35.234%)  route 0.398ns (64.766%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.975ns (routing 0.330ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.216     0.216 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.216    rst_n_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.216 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5955, routed)        0.398     0.614    bram_inst_n_0
    SLICE_X66Y188        FDCE                                         f  FSM_onehot_state_reg[0]_lopt_replica/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.975     1.606    clk_IBUF_BUFG
    SLICE_X66Y188        FDCE                                         r  FSM_onehot_state_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            AddrGend/zetas_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.282ns (37.675%)  route 0.466ns (62.325%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.950ns (routing 0.330ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.460     0.694    AddrGend/is_ntt_IBUF
    SLICE_X66Y258        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.048     0.742 r  AddrGend/zetas[1]_i_1/O
                         net (fo=1, routed)           0.006     0.748    AddrGend/next_zetas[1]
    SLICE_X66Y258        FDCE                                         r  AddrGend/zetas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.950     1.582    AddrGend/clk_IBUF_BUFG
    SLICE_X66Y258        FDCE                                         r  AddrGend/zetas_reg[1]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            AddrGend/zetas_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.269ns (35.838%)  route 0.481ns (64.162%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.956ns (routing 0.330ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.464     0.698    AddrGend/is_ntt_IBUF
    SLICE_X66Y255        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     0.733 r  AddrGend/zetas[2]_i_1/O
                         net (fo=1, routed)           0.017     0.750    AddrGend/next_zetas[2]
    SLICE_X66Y255        FDCE                                         r  AddrGend/zetas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.956     1.588    AddrGend/clk_IBUF_BUFG
    SLICE_X66Y255        FDCE                                         r  AddrGend/zetas_reg[2]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            AddrGend/zetas_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.275ns (35.418%)  route 0.501ns (64.582%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.952ns (routing 0.330ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.486     0.720    AddrGend/is_ntt_IBUF
    SLICE_X66Y255        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     0.761 r  AddrGend/zetas[5]_i_1/O
                         net (fo=1, routed)           0.015     0.776    AddrGend/next_zetas[5]
    SLICE_X66Y255        FDCE                                         r  AddrGend/zetas_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.952     1.584    AddrGend/clk_IBUF_BUFG
    SLICE_X66Y255        FDCE                                         r  AddrGend/zetas_reg[5]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            AddrGend/zetas_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.293ns (36.607%)  route 0.507ns (63.393%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.952ns (routing 0.330ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.491     0.725    AddrGend/is_ntt_IBUF
    SLICE_X66Y255        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.059     0.784 r  AddrGend/zetas[3]_i_1/O
                         net (fo=1, routed)           0.016     0.800    AddrGend/next_zetas[3]
    SLICE_X66Y255        FDCE                                         r  AddrGend/zetas_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.952     1.584    AddrGend/clk_IBUF_BUFG
    SLICE_X66Y255        FDCE                                         r  AddrGend/zetas_reg[3]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            AddrGend/zetas_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.319ns (38.563%)  route 0.508ns (61.437%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=2)
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.952ns (routing 0.330ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 f  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 f  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 f  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.463     0.697    AddrGend/is_ntt_IBUF
    SLICE_X66Y255        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     0.732 r  AddrGend/zetas[6]_i_4/O
                         net (fo=2, routed)           0.029     0.760    AddrGend/zetas[6]_i_4_n_0
    SLICE_X66Y255        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.810 r  AddrGend/zetas[6]_i_2/O
                         net (fo=1, routed)           0.016     0.826    AddrGend/next_zetas[6]
    SLICE_X66Y255        FDCE                                         r  AddrGend/zetas_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.952     1.584    AddrGend/clk_IBUF_BUFG
    SLICE_X66Y255        FDCE                                         r  AddrGend/zetas_reg[6]/C

Slack:                    inf
  Source:                 is_ntt
                            (input port)
  Destination:            AddrGend/zetas_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.307ns (36.617%)  route 0.531ns (63.383%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.952ns (routing 0.330ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH8                                               0.000     0.000 r  is_ntt (IN)
                         net (fo=0)                   0.000     0.000    is_ntt_IBUF_inst/I
    AH8                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  is_ntt_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    is_ntt_IBUF_inst/OUT
    AH8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  is_ntt_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=86, routed)          0.463     0.697    AddrGend/is_ntt_IBUF
    SLICE_X66Y255        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     0.711 r  AddrGend/zetas[4]_i_2/O
                         net (fo=2, routed)           0.051     0.762    AddrGend/zetas[4]_i_2_n_0
    SLICE_X66Y255        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.059     0.821 r  AddrGend/zetas[4]_i_1/O
                         net (fo=1, routed)           0.017     0.838    AddrGend/next_zetas[4]
    SLICE_X66Y255        FDCE                                         r  AddrGend/zetas_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.952     1.584    AddrGend/clk_IBUF_BUFG
    SLICE_X66Y255        FDCE                                         r  AddrGend/zetas_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            bu_ntt0/mul_inst/regA_reg[5][15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.216ns (25.128%)  route 0.645ns (74.872%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.984ns (routing 0.330ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.216     0.216 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.216    rst_n_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.216 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5955, routed)        0.645     0.861    bu_ntt0/mul_inst/result_reg[7][0]_0
    SLICE_X74Y239        FDCE                                         f  bu_ntt0/mul_inst/regA_reg[5][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.984     1.615    bu_ntt0/mul_inst/clk_IBUF_BUFG
    SLICE_X74Y239        FDCE                                         r  bu_ntt0/mul_inst/regA_reg[5][15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            bu_ntt0/mul_inst/regA_reg[4][12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.216ns (23.827%)  route 0.692ns (76.173%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.984ns (routing 0.330ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.216     0.216 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.216    rst_n_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.216 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5955, routed)        0.692     0.908    bu_ntt0/mul_inst/result_reg[7][0]_0
    SLICE_X74Y237        FDCE                                         f  bu_ntt0/mul_inst/regA_reg[4][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.984     1.615    bu_ntt0/mul_inst/clk_IBUF_BUFG
    SLICE_X74Y237        FDCE                                         r  bu_ntt0/mul_inst/regA_reg[4][12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            bu_ntt0/mul_inst/regA_reg[4][13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.216ns (23.827%)  route 0.692ns (76.173%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.984ns (routing 0.330ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.216     0.216 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.216    rst_n_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.216 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5955, routed)        0.692     0.908    bu_ntt0/mul_inst/result_reg[7][0]_0
    SLICE_X74Y237        FDCE                                         f  bu_ntt0/mul_inst/regA_reg[4][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=6133, routed)        0.984     1.615    bu_ntt0/mul_inst/clk_IBUF_BUFG
    SLICE_X74Y237        FDCE                                         r  bu_ntt0/mul_inst/regA_reg[4][13]/C





