,paperName,paperCitation
109,Parallelism in Deep Learning Accelerators.,37
112,Digital Annealer for High-Speed Solving of Combinatorial optimization Problems and Its Applications.,19
18,Co-Exploring Neural Architecture and Network-on-Chip Design for Real-Time Artificial Intelligence.,14
82,Towards Area-Efficient Optical Neural Networks: An FFT-based Architecture.,12
99,DRiLLS: Deep Reinforcement Learning for Logic Synthesis.,11
