/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [16:0] _02_;
  wire [13:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_18z[2] ? celloutsig_0_3z : celloutsig_0_14z;
  assign celloutsig_0_48z = celloutsig_0_14z ? celloutsig_0_29z : celloutsig_0_40z;
  assign celloutsig_0_4z = _00_ ? _00_ : celloutsig_0_3z;
  assign celloutsig_0_5z = _01_ ? in_data[94] : celloutsig_0_4z;
  assign celloutsig_0_64z = celloutsig_0_24z[2] ? celloutsig_0_16z : celloutsig_0_30z;
  assign celloutsig_0_6z = celloutsig_0_5z ? celloutsig_0_5z : in_data[5];
  assign celloutsig_1_5z = celloutsig_1_1z ? celloutsig_1_3z : celloutsig_1_4z[1];
  assign celloutsig_0_7z = celloutsig_0_4z ? in_data[56] : in_data[17];
  assign celloutsig_0_12z = _00_ ? celloutsig_0_11z[6] : _01_;
  assign celloutsig_0_19z = celloutsig_0_10z[0] ? celloutsig_0_17z : celloutsig_0_12z;
  assign celloutsig_0_20z = celloutsig_0_19z ? celloutsig_0_14z : in_data[7];
  assign celloutsig_1_3z = ~((in_data[182] | celloutsig_1_0z) & (in_data[185] | in_data[133]));
  assign celloutsig_1_9z = ~((celloutsig_1_5z | celloutsig_1_6z) & (celloutsig_1_0z | celloutsig_1_4z[4]));
  assign celloutsig_0_16z = ~((celloutsig_0_2z | _01_) & (celloutsig_0_14z | celloutsig_0_11z[4]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[3] | celloutsig_0_0z[9]) & (_01_ | _01_));
  assign celloutsig_0_25z = ~((celloutsig_0_2z | celloutsig_0_3z) & (celloutsig_0_8z[1] | celloutsig_0_14z));
  reg [2:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _19_ <= 3'h0;
    else _19_ <= in_data[47:45];
  assign { _01_, _02_[4], _00_ } = _19_;
  assign celloutsig_0_0z = in_data[44:31] & in_data[15:2];
  assign celloutsig_1_4z = { in_data[106:102], celloutsig_1_0z } & { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[150:142], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z } & { celloutsig_1_4z[2:0], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[51:49], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z } & { in_data[55:52], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_9z = { in_data[92:83], celloutsig_0_4z, _01_, _02_[4], _00_ } & { celloutsig_0_0z[3:0], celloutsig_0_3z, celloutsig_0_7z, _01_, _02_[4], _00_, _01_, _02_[4], _00_, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_10z = { in_data[76:74], celloutsig_0_5z } & celloutsig_0_9z[12:9];
  assign celloutsig_0_11z = { celloutsig_0_0z[13:2], celloutsig_0_6z } & { celloutsig_0_0z[9:4], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_11z[12:6] & { celloutsig_0_11z[10:8], celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_11z[7:3], celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z } & { celloutsig_0_0z[8:1], celloutsig_0_23z };
  assign celloutsig_0_29z = celloutsig_0_24z[6:0] < celloutsig_0_9z[10:4];
  assign celloutsig_0_30z = { celloutsig_0_18z[5:3], celloutsig_0_6z, celloutsig_0_23z } < { celloutsig_0_24z[4:2], celloutsig_0_16z, celloutsig_0_25z };
  assign celloutsig_1_2z = { in_data[148:125], celloutsig_1_1z } < { in_data[178:156], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_4z[0], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z } < in_data[115:99];
  assign celloutsig_1_17z = in_data[188:183] < { celloutsig_1_4z[2:0], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_0_14z = { in_data[51:44], celloutsig_0_12z } < celloutsig_0_11z[9:1];
  assign celloutsig_0_22z = { celloutsig_0_0z[12:3], celloutsig_0_16z } < { _01_, _02_[4], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_0_36z = ^ { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_29z };
  assign celloutsig_0_38z = ^ { celloutsig_0_24z[1:0], celloutsig_0_17z, celloutsig_0_31z };
  assign celloutsig_0_63z = ^ { celloutsig_0_11z[11:4], celloutsig_0_50z };
  assign celloutsig_1_19z = ^ { in_data[183:177], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_23z = ^ { celloutsig_0_10z[2:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_10z, _01_, _02_[4], _00_ };
  assign celloutsig_0_26z = ~((celloutsig_0_24z[0] & celloutsig_0_4z) | (celloutsig_0_17z & celloutsig_0_23z));
  assign celloutsig_0_27z = ~((celloutsig_0_26z & celloutsig_0_10z[3]) | (celloutsig_0_14z & celloutsig_0_25z));
  assign celloutsig_0_34z = ~((celloutsig_0_18z[6] & celloutsig_0_23z) | (celloutsig_0_9z[13] & celloutsig_0_31z));
  assign celloutsig_0_3z = ~((celloutsig_0_0z[8] & celloutsig_0_0z[1]) | (celloutsig_0_2z & celloutsig_0_0z[6]));
  assign celloutsig_0_40z = ~((celloutsig_0_36z & celloutsig_0_10z[1]) | (celloutsig_0_18z[0] & celloutsig_0_27z));
  assign celloutsig_0_50z = ~((celloutsig_0_38z & celloutsig_0_12z) | (celloutsig_0_34z & celloutsig_0_48z));
  assign celloutsig_1_0z = ~((in_data[191] & in_data[181]) | (in_data[171] & in_data[102]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[120]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_5z) | (celloutsig_1_4z[1] & in_data[154]));
  assign celloutsig_1_8z = ~((celloutsig_1_5z & celloutsig_1_3z) | (celloutsig_1_6z & celloutsig_1_2z));
  assign celloutsig_1_11z = ~((celloutsig_1_3z & celloutsig_1_7z[8]) | (celloutsig_1_9z & celloutsig_1_0z));
  assign celloutsig_1_14z = ~((celloutsig_1_6z & celloutsig_1_7z[4]) | (celloutsig_1_2z & celloutsig_1_5z));
  assign celloutsig_0_15z = ~((celloutsig_0_14z & in_data[95]) | (celloutsig_0_8z[2] & celloutsig_0_12z));
  assign celloutsig_0_17z = ~((celloutsig_0_3z & celloutsig_0_14z) | (_02_[4] & celloutsig_0_10z[3]));
  assign celloutsig_0_21z = ~((celloutsig_0_20z & celloutsig_0_3z) | (celloutsig_0_4z & celloutsig_0_5z));
  assign { _02_[10:5], _02_[3:0] } = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_50z, celloutsig_0_6z, celloutsig_0_5z, _01_, _00_, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_50z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_11z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
