SAM
.p 131072
.i 17
.o 16
i9
i10
i11
i12
i13
i14
i15
i16
i0*i8+~i8*i9
i1*i8+~i8*i10
i2*i8+~i8*i11
i3*i8+~i8*i12
i4*i8+~i8*i13
i5*i8+~i8*i14
i6*i8+~i8*i15
i7*i8+~i8*i16
--------------------------
SAT COUNT: 1011176 INDIVIDUO: 4 GERACAO: 0
SAT COUNT: 0 INDIVIDUO: 2 GERACAO: 47620
--------------------------
Circuit max depth: 20
AND: 39
OR: 42
NOT: 40
NAND: 37
NOR: 42
XOR: 38
XNOR: 45
TOTAL GATES: 283
Num transistors: 612
(NOT (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i2) XNOR (NOT i9)))

(NOT (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) XNOR ((i10 XNOR i8) XNOR (NOT ((NOT i8) OR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))))))) OR ((i16 NAND ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i2)) AND (NOT ((NOT i8) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) OR (i8 AND i8)) AND (((i9 NAND (i11 NOR i9)) NOR i8) OR ((NOT i16) OR (NOT i16)))))))))

((((((i9 NAND (i11 NOR i9)) AND i5) XOR i0) OR ((NOT (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8)))) XOR ((i9 NAND (i11 NOR i9)) NOR i8))) AND ((((i9 NAND (i11 NOR i9)) NOR i8) OR ((NOT i16) OR (NOT i16))) NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3)))) XOR ((i11 NOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) XOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))))

((i12 OR ((i9 NAND (i11 NOR i9)) NOR i8)) AND ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR ((NOT ((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13))) AND ((NOT (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) NOR ((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))))) NOR ((i15 NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) XNOR (i2 XNOR i11))))))

(((((i7 OR ((i9 NAND (i11 NOR i9)) OR i9)) NOR (((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13)) OR ((((NOT i8) OR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))))) NAND (i15 NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3)))) NAND i1))) AND (i12 OR ((i9 NAND (i11 NOR i9)) NOR i8))) OR ((((((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) OR ((i9 NAND (i11 NOR i9)) AND i5)) OR (i9 NOR (NOT (i8 AND i8)))) NOR (NOT (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) NOR ((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8)))))))) XOR (((NOT i8) OR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))))) XNOR (i5 XNOR i13)))) XNOR (((i9 NAND (i11 NOR i9)) OR i9) NAND ((NOT ((NOT i8) OR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))))) AND (i5 OR i9))))

(NOT (((i14 OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XNOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) OR i14) NAND (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3)))) NAND ((i11 NOR (i14 OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))) NAND i15)))

(NOT (((((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) AND (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XNOR (NOT (i8 AND i8)))) XOR ((i3 NOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) NOR (NOT (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) AND (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XNOR (NOT (i8 AND i8))))))) OR (((((((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) OR ((i9 NAND (i11 NOR i9)) AND i5)) OR (i9 NOR (NOT (i8 AND i8)))) NOR (NOT (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) NOR ((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8)))))))) NOR (i4 NAND ((((i12 OR ((i9 NAND (i11 NOR i9)) NOR i8)) NOR (NOT ((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13)))) AND (NOT (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8))) AND (((i14 OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) NOR (i7 AND (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) NOR (NOT (i8 AND i8))))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NOR (i8 AND (NOT i8))))))) XOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) XNOR (i11 XNOR i11)) XNOR i15))))

(((((((((i11 NOR (i14 OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))) NAND i15) XOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) XOR ((((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XNOR (NOT (i8 AND i8))) NOR i12) NAND (((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13)) OR ((i9 NAND (i11 NOR i9)) NOR i8))) XNOR ((i9 NAND (i11 NOR i9)) OR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) AND ((((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) OR (NOT (i8 AND i8))) AND i5))) OR ((NOT i9) XOR (i9 NAND (((NOT i8) XOR ((NOT (NOT i8)) XNOR i10)) XNOR (((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XNOR (NOT (i8 AND i8))) NOR i12) NAND (((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13)) OR ((i9 NAND (i11 NOR i9)) NOR i8))))))) OR (((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NAND i14) NOR i4) NAND ((NOT (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NAND i14)) AND (i0 XOR (i9 AND (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))))))) NAND ((NOT ((i9 OR (i9 NOR (NOT (i8 AND i8)))) OR ((i9 NAND (i11 NOR i9)) OR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))))) NAND (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) OR (i8 AND i8)))) XOR ((((NOT ((i9 OR (i9 NOR (NOT (i8 AND i8)))) OR ((i9 NAND (i11 NOR i9)) OR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))))) XOR ((i9 OR (i9 NOR (NOT (i8 AND i8)))) OR ((i9 NAND (i11 NOR i9)) OR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))))) AND ((i9 NAND (i11 NOR i9)) OR i9)) XOR (i16 NAND ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i2))))

(NOT ((NOT (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) XOR (i9 OR (i9 NOR (NOT (i8 AND i8))))) XOR ((((i0 XOR (i9 AND (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3)))) XNOR ((i9 NAND (i11 NOR i9)) OR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NOR (((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NAND i14) NOR (((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13)) OR ((i9 NAND (i11 NOR i9)) NOR i8))) AND ((NOT i16) OR (NOT i16))))) NAND (NOT ((NOT i8) OR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))))))))) XNOR (((NOT (((NOT i8) OR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))))) NAND (i15 NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))))) OR i0) XNOR (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) NOR ((NOT (NOT i8)) NOR ((i3 NOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) NOR (NOT (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) AND (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XNOR (NOT (i8 AND i8)))))))))))

((((i15 NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) XOR (((((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XNOR (NOT (i8 AND i8))) NOR i12) NAND (((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13)) OR ((i9 NAND (i11 NOR i9)) NOR i8))) NOR (NOT (NOT i8))) AND (i9 AND (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))))) XOR (NOT ((((NOT i8) XOR ((NOT (NOT i8)) XNOR i10)) XNOR (i16 OR ((((i9 NAND (i11 NOR i9)) NOR i8) OR ((NOT i16) OR (NOT i16))) NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))))) XNOR ((((((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13)) OR ((i9 NAND (i11 NOR i9)) NOR i8)) AND (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) OR (i8 AND i8))) NAND ((((NOT i8) OR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))))) NAND (i15 NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3)))) NAND i1)) XNOR (((NOT (NOT i8)) XNOR i10) NAND (((NOT i8) OR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))))) NAND (i15 NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3)))))))))

(NOT (((NOT ((((((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) NOR (NOT (i8 AND i8))) XNOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8)))) NOR (i2 XNOR i11)) XNOR (i7 OR ((i9 NAND (i11 NOR i9)) OR i9)))) OR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i2) XNOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NAND i14) NOR i4))) XNOR ((i11 NOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) XOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))))

(((NOT ((i7 OR ((i9 NAND (i11 NOR i9)) OR i9)) XOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) NOR (NOT (i8 AND i8))))) NAND ((((((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NAND i14) NOR (((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13)) OR ((i9 NAND (i11 NOR i9)) NOR i8))) AND ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3)) XNOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8)))))) AND (NOT i9)) NOR ((i15 NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) NOR (((i11 NOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) XNOR i14) AND ((NOT (i8 AND i8)) OR (NOT i8))))) AND (((i3 NOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) NOR (NOT (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) AND (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XNOR (NOT (i8 AND i8)))))) AND ((i5 XNOR i13) NOR (NOT (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NAND i14)))))) NAND ((((i3 NOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) XNOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NAND i14)) OR (((NOT (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NAND i14)) XNOR (NOT (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NAND i14))) NAND (NOT ((NOT i8) OR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))))))) XOR ((((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) NOR ((NOT (NOT i8)) NOR ((i3 NOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) NOR (NOT (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) AND (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XNOR (NOT (i8 AND i8)))))))) NOR (((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NAND i14) OR i7) NAND (((NOT (((NOT (NOT i8)) XNOR i10) NAND (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) OR (i8 AND i8)))) NAND ((i15 NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) XNOR (i2 XNOR i11))) XOR ((i16 OR ((((i9 NAND (i11 NOR i9)) NOR i8) OR ((NOT i16) OR (NOT i16))) NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3)))) XOR i12))))))

((((((NOT (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8)))) NOR (NOT ((i9 OR (i9 NOR (NOT (i8 AND i8)))) OR ((i9 NAND (i11 NOR i9)) OR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))))))) XOR ((((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) NOR (NOT (i8 AND i8))) XNOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))))) XOR (((((i7 OR ((i9 NAND (i11 NOR i9)) OR i9)) NOR (((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13)) OR ((((NOT i8) OR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))))) NAND (i15 NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3)))) NAND i1))) AND (i12 OR ((i9 NAND (i11 NOR i9)) NOR i8))) OR ((((((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) OR ((i9 NAND (i11 NOR i9)) AND i5)) OR (i9 NOR (NOT (i8 AND i8)))) NOR (NOT (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) NOR ((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8)))))))) XOR (((NOT i8) OR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))))) XNOR (i5 XNOR i13)))) XNOR (((i9 NAND (i11 NOR i9)) OR i9) NAND ((NOT ((NOT i8) OR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))))) AND (i5 OR i9))))) NAND (NOT i8)) XOR ((NOT ((i4 NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) OR (NOT (i8 AND i8)))) OR (NOT (i8 AND i8)))) NOR (((NOT (NOT ((i9 OR (i9 NOR (NOT (i8 AND i8)))) OR ((i9 NAND (i11 NOR i9)) OR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))))))) XOR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) XOR (i14 OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))) XNOR ((((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) OR ((i9 NAND (i11 NOR i9)) AND i5)) NOR (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) OR ((i9 NAND (i11 NOR i9)) AND i5)))) NAND ((((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13)) OR ((i9 NAND (i11 NOR i9)) NOR i8)) AND (i8 AND (NOT i8)))) AND (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) OR (i8 AND i8))))))

(((NOT (((i9 NAND (i11 NOR i9)) AND (i9 NAND (i11 NOR i9))) AND (NOT (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) NOR ((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))))))) OR (((((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) NOR (NOT (i8 AND i8))) AND ((i1 NAND i8) NOR ((((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) NOR (NOT (i8 AND i8))) XNOR (i6 AND i8)))) NAND ((NOT (i8 XOR (i6 AND i8))) XNOR ((NOT (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8)))) XOR ((i9 NAND (i11 NOR i9)) NOR i8))))) NAND ((((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) XOR (i14 OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))) XNOR ((((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) OR ((i9 NAND (i11 NOR i9)) AND i5)) NOR (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) OR ((i9 NAND (i11 NOR i9)) AND i5)))) AND ((i15 NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8)))))) XOR (NOT (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) NOR ((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8)))))))) XNOR (((((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) OR ((i9 NAND (i11 NOR i9)) AND i5)) AND ((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13))) XNOR (((i9 NAND (i11 NOR i9)) AND i5) OR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i2)))))

((((((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) XNOR (i11 XNOR i11)) XNOR i15) AND ((((((i11 NOR (i14 OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))) NAND i15) XOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) XOR ((((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XNOR (NOT (i8 AND i8))) NOR i12) NAND (((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13)) OR ((i9 NAND (i11 NOR i9)) NOR i8))) XNOR ((i9 NAND (i11 NOR i9)) OR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) AND ((((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) OR (NOT (i8 AND i8))) AND i5))) NOR ((((i8 AND (NOT i8)) NAND (i11 NOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3)))) XOR (i9 AND (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XOR ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3)))) NAND (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) XNOR (NOT (i8 AND i8)))))) OR ((i6 AND i8) XNOR (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) AND ((((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) OR (NOT (i8 AND i8))) AND i5))))) XNOR (((NOT ((((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NAND i14) NOR (((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13)) OR ((i9 NAND (i11 NOR i9)) NOR i8))) XNOR ((((i9 NAND (i11 NOR i9)) OR i9) NOR ((NOT i8) XOR ((NOT (NOT i8)) XNOR i10))) NAND (i0 XOR i4))) NAND ((i14 OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) NOR (i7 AND (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) NOR (NOT (i8 AND i8))))))) OR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR ((NOT ((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13))) AND ((NOT (((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))) NOR ((NOT (NOT i8)) XOR ((((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8))) NOR (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3) NOR (NOT (i8 AND i8))))))) NOR ((i15 NAND (NOT ((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8) OR i3))) XNOR (i2 XNOR i11))))) XNOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) XNOR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) NAND ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))))))) XNOR (((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11))) NOR (NOT (NOT i8)))))

((((i7 AND (((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) NOR (NOT (i8 AND i8)))) XNOR ((NOT ((i9 NAND (i11 NOR i9)) OR (i5 XNOR i13))) NOR ((((i9 NAND (i11 NOR i9)) OR i9) NOR ((NOT i8) XOR ((NOT (NOT i8)) XNOR i10))) NAND (i0 XOR i4)))) AND (NOT ((((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8))) OR ((i5 NOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) NAND i8)) OR ((NOT (i2 XNOR i11)) AND (i2 XNOR i11)))) NOR (NOT (i8 AND i8))) XNOR (((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) AND (NOT (NOT i8)))))) NOR ((((((NOT (i2 XNOR i11)) AND (i2 XNOR i11)) OR (i8 AND i8)) AND (((i9 NAND (i11 NOR i9)) NOR i8) OR ((NOT i16) OR (NOT i16)))) XNOR (i8 AND (NOT i8))) XOR i16))

--------------------------
NUM TRANSISTORS: 612 INDIVIDUO: 0 GERACAO: 0
NUM TRANSISTORS: 107 INDIVIDUO: 1 GERACAO: 50000
NUM TRANSISTORS: 86 INDIVIDUO: 1 GERACAO: 100000
NUM TRANSISTORS: 78 INDIVIDUO: 0 GERACAO: 150000
NUM TRANSISTORS: 73 INDIVIDUO: 0 GERACAO: 200000
NUM TRANSISTORS: 73 INDIVIDUO: 0 GERACAO: 250000
NUM TRANSISTORS: 65 INDIVIDUO: 0 GERACAO: 300000
NUM TRANSISTORS: 61 INDIVIDUO: 3 GERACAO: 350000
NUM TRANSISTORS: 59 INDIVIDUO: 1 GERACAO: 400000
NUM TRANSISTORS: 58 INDIVIDUO: 0 GERACAO: 450000
NUM TRANSISTORS: 58 INDIVIDUO: 0 GERACAO: 500000
NUM TRANSISTORS: 58 INDIVIDUO: 0 GERACAO: 550000
NUM TRANSISTORS: 58 INDIVIDUO: 4 GERACAO: 600000
NUM TRANSISTORS: 58 INDIVIDUO: 0 GERACAO: 650000
NUM TRANSISTORS: 57 INDIVIDUO: 4 GERACAO: 700000
NUM TRANSISTORS: 57 INDIVIDUO: 0 GERACAO: 750000
NUM TRANSISTORS: 57 INDIVIDUO: 0 GERACAO: 800000
NUM TRANSISTORS: 55 INDIVIDUO: 0 GERACAO: 850000
NUM TRANSISTORS: 55 INDIVIDUO: 4 GERACAO: 900000
NUM TRANSISTORS: 55 INDIVIDUO: 1 GERACAO: 950000
NUM TRANSISTORS: 55 INDIVIDUO: 0 GERACAO: 1000000
NUM TRANSISTORS: 54 INDIVIDUO: 2 GERACAO: 1050000
NUM TRANSISTORS: 54 INDIVIDUO: 0 GERACAO: 1100000
NUM TRANSISTORS: 54 INDIVIDUO: 0 GERACAO: 1150000
NUM TRANSISTORS: 54 INDIVIDUO: 1 GERACAO: 1200000
NUM TRANSISTORS: 54 INDIVIDUO: 1 GERACAO: 1250000
NUM TRANSISTORS: 54 INDIVIDUO: 1 GERACAO: 1300000
NUM TRANSISTORS: 53 INDIVIDUO: 0 GERACAO: 1350000
NUM TRANSISTORS: 53 INDIVIDUO: 1 GERACAO: 1400000
NUM TRANSISTORS: 53 INDIVIDUO: 1 GERACAO: 1450000
NUM TRANSISTORS: 53 INDIVIDUO: 0 GERACAO: 1500000
NUM TRANSISTORS: 53 INDIVIDUO: 0 GERACAO: 1550000
NUM TRANSISTORS: 53 INDIVIDUO: 2 GERACAO: 1600000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 1650000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 1700000
NUM TRANSISTORS: 52 INDIVIDUO: 2 GERACAO: 1750000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 1800000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 1850000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 1900000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 1950000
NUM TRANSISTORS: 52 INDIVIDUO: 2 GERACAO: 2000000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2050000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2100000
NUM TRANSISTORS: 52 INDIVIDUO: 1 GERACAO: 2150000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2200000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2250000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2300000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2350000
NUM TRANSISTORS: 52 INDIVIDUO: 1 GERACAO: 2400000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2450000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2500000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2550000
NUM TRANSISTORS: 52 INDIVIDUO: 3 GERACAO: 2600000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2650000
NUM TRANSISTORS: 52 INDIVIDUO: 3 GERACAO: 2700000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2750000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2800000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2850000
NUM TRANSISTORS: 52 INDIVIDUO: 3 GERACAO: 2900000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 2950000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 3000000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 3050000
NUM TRANSISTORS: 52 INDIVIDUO: 2 GERACAO: 3100000
NUM TRANSISTORS: 52 INDIVIDUO: 2 GERACAO: 3150000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 3200000
NUM TRANSISTORS: 52 INDIVIDUO: 3 GERACAO: 3250000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 3300000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 3350000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 3400000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 3450000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 3500000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 3550000
NUM TRANSISTORS: 52 INDIVIDUO: 4 GERACAO: 3600000
NUM TRANSISTORS: 52 INDIVIDUO: 2 GERACAO: 3650000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 3700000
NUM TRANSISTORS: 52 INDIVIDUO: 2 GERACAO: 3750000
NUM TRANSISTORS: 52 INDIVIDUO: 4 GERACAO: 3800000
NUM TRANSISTORS: 52 INDIVIDUO: 3 GERACAO: 3850000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 3900000
NUM TRANSISTORS: 52 INDIVIDUO: 2 GERACAO: 3950000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 4000000
NUM TRANSISTORS: 52 INDIVIDUO: 2 GERACAO: 4050000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 4100000
NUM TRANSISTORS: 52 INDIVIDUO: 2 GERACAO: 4150000
NUM TRANSISTORS: 52 INDIVIDUO: 2 GERACAO: 4200000
NUM TRANSISTORS: 52 INDIVIDUO: 4 GERACAO: 4250000
NUM TRANSISTORS: 52 INDIVIDUO: 2 GERACAO: 4300000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 4350000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 4400000
NUM TRANSISTORS: 52 INDIVIDUO: 4 GERACAO: 4450000
NUM TRANSISTORS: 52 INDIVIDUO: 2 GERACAO: 4500000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 4550000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 4600000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 4650000
NUM TRANSISTORS: 52 INDIVIDUO: 2 GERACAO: 4700000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 4750000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 4800000
NUM TRANSISTORS: 52 INDIVIDUO: 0 GERACAO: 4850000
NUM TRANSISTORS: 52 INDIVIDUO: 3 GERACAO: 4900000
NUM TRANSISTORS: 51 INDIVIDUO: 0 GERACAO: 4950000
NUM TRANSISTORS: 51 INDIVIDUO: 0 GERACAO: 5000000
NUM TRANSISTORS: 51 INDIVIDUO: 0 GERACAO: 5050000
NUM TRANSISTORS: 51 INDIVIDUO: 2 GERACAO: 5100000
NUM TRANSISTORS: 51 INDIVIDUO: 0 GERACAO: 5150000
NUM TRANSISTORS: 51 INDIVIDUO: 0 GERACAO: 5200000
NUM TRANSISTORS: 51 INDIVIDUO: 0 GERACAO: 5250000
NUM TRANSISTORS: 51 INDIVIDUO: 0 GERACAO: 5300000
NUM TRANSISTORS: 51 INDIVIDUO: 4 GERACAO: 5350000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 5400000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 5450000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 5500000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 5550000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 5600000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 5650000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 5700000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 5750000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 5800000
NUM TRANSISTORS: 50 INDIVIDUO: 4 GERACAO: 5850000
NUM TRANSISTORS: 50 INDIVIDUO: 2 GERACAO: 5900000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 5950000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 6000000
NUM TRANSISTORS: 50 INDIVIDUO: 2 GERACAO: 6050000
NUM TRANSISTORS: 50 INDIVIDUO: 2 GERACAO: 6100000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 6150000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 6200000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 6250000
NUM TRANSISTORS: 50 INDIVIDUO: 2 GERACAO: 6300000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 6350000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 6400000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 6450000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 6500000
NUM TRANSISTORS: 50 INDIVIDUO: 4 GERACAO: 6550000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 6600000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 6650000
NUM TRANSISTORS: 50 INDIVIDUO: 1 GERACAO: 6700000
NUM TRANSISTORS: 50 INDIVIDUO: 3 GERACAO: 6750000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 6800000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 6850000
NUM TRANSISTORS: 50 INDIVIDUO: 4 GERACAO: 6900000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 6950000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7000000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7050000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7100000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7150000
NUM TRANSISTORS: 50 INDIVIDUO: 3 GERACAO: 7200000
NUM TRANSISTORS: 50 INDIVIDUO: 3 GERACAO: 7250000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7300000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7350000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7400000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7450000
NUM TRANSISTORS: 50 INDIVIDUO: 3 GERACAO: 7500000
NUM TRANSISTORS: 50 INDIVIDUO: 2 GERACAO: 7550000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7600000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7650000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7700000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7750000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7800000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7850000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7900000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 7950000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8000000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8050000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8100000
NUM TRANSISTORS: 50 INDIVIDUO: 2 GERACAO: 8150000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8200000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8250000
NUM TRANSISTORS: 50 INDIVIDUO: 1 GERACAO: 8300000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8350000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8400000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8450000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8500000
NUM TRANSISTORS: 50 INDIVIDUO: 2 GERACAO: 8550000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8600000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8650000
NUM TRANSISTORS: 50 INDIVIDUO: 1 GERACAO: 8700000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8750000
NUM TRANSISTORS: 50 INDIVIDUO: 1 GERACAO: 8800000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8850000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 8900000
NUM TRANSISTORS: 50 INDIVIDUO: 1 GERACAO: 8950000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9000000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9050000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9100000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9150000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9200000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9250000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9300000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9350000
NUM TRANSISTORS: 50 INDIVIDUO: 3 GERACAO: 9400000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9450000
NUM TRANSISTORS: 50 INDIVIDUO: 2 GERACAO: 9500000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9550000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9600000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9650000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9700000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9750000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9800000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9850000
NUM TRANSISTORS: 50 INDIVIDUO: 2 GERACAO: 9900000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 9950000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 10000000
NUM TRANSISTORS: 50 INDIVIDUO: 4 GERACAO: 10050000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 10100000
NUM TRANSISTORS: 50 INDIVIDUO: 0 GERACAO: 10150000
NUM TRANSISTORS: 50 INDIVIDUO: 1 GERACAO: 10152380
--------------------------
Circuit max depth: 5
AND: 5
OR: 2
NOT: 5
NAND: 3
NOR: 11
XOR: 2
XNOR: 2
TOTAL GATES: 30
Num transistors: 50
i9

i10

i11

i12

i13

i14

i15

i16

((i9 AND (NOT i8)) OR (i0 AND i8))

(NOT ((i10 AND (NOT i8)) NOR (i1 AND i8)))

(i11 XNOR ((i11 XOR i2) NAND i8))

(((NOT i8) NAND i12) NAND (NOT ((NOT i3) NOR (NOT i8))))

((NOT (i13 NOR i8)) XOR (i4 NOR (NOT i8)))

((i14 NOR i8) NOR ((NOT i8) NOR i5))

(((i8 NOR i15) OR (i6 AND i8)) XNOR i8)

((i7 NOR (NOT i8)) NOR (i8 NOR i16))

TOTAL TIME: 5283.473587 seconds
