

================================================================
== Vitis HLS Report for 'conv2d_2'
================================================================
* Date:           Sun Dec 24 00:39:56 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4951809|  4951809|  59.600 ms|  59.600 ms|  4951809|  4951809|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- conv2d1_conv2d1_2_conv2d1_3     |  4951808|  4951808|        46|          -|          -|  107648|        no|
        | + conv2d1_4_conv2d1_5_conv2d1_6  |       41|       41|        10|          4|          1|       9|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 14 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%br_ln66 = br void" [../src/hls/cnn.cpp:66]   --->   Operation 16 'br' 'br_ln66' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten79 = phi i17 0, void %.lr.ph25, i17 %add_ln66, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:66]   --->   Operation 17 'phi' 'indvar_flatten79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i6 1, void %.lr.ph25, i6 %select_ln66_2, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:66]   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten50 = phi i12 0, void %.lr.ph25, i12 %select_ln69, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:69]   --->   Operation 19 'phi' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ii = phi i6 1, void %.lr.ph25, i6 %ii_cast6_mid2, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:66]   --->   Operation 20 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph25, i6 %add_ln72, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:72]   --->   Operation 21 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.02ns)   --->   "%add_ln66 = add i17 %indvar_flatten79, i17 1" [../src/hls/cnn.cpp:66]   --->   Operation 22 'add' 'add_ln66' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [../src/hls/cnn.cpp:66]   --->   Operation 23 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%empty = mul i12 %i_cast, i12 58" [../src/hls/cnn.cpp:66]   --->   Operation 24 'mul' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ii_cast = zext i6 %ii" [../src/hls/cnn.cpp:66]   --->   Operation 25 'zext' 'ii_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.89ns)   --->   "%tmp = add i7 %ii_cast, i7 69" [../src/hls/cnn.cpp:66]   --->   Operation 26 'add' 'tmp' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_cast = sext i7 %tmp" [../src/hls/cnn.cpp:66]   --->   Operation 27 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.96ns)   --->   "%mul4811 = add i12 %tmp_cast, i12 %empty" [../src/hls/cnn.cpp:66]   --->   Operation 28 'add' 'mul4811' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.88ns)   --->   "%icmp_ln66 = icmp_eq  i17 %indvar_flatten79, i17 107648" [../src/hls/cnn.cpp:66]   --->   Operation 29 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %._crit_edge21.loopexit, void %._crit_edge26.loopexit" [../src/hls/cnn.cpp:66]   --->   Operation 30 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.86ns)   --->   "%icmp_ln69 = icmp_eq  i12 %indvar_flatten50, i12 1856" [../src/hls/cnn.cpp:69]   --->   Operation 31 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.44ns)   --->   "%select_ln66 = select i1 %icmp_ln69, i6 1, i6 %ii" [../src/hls/cnn.cpp:66]   --->   Operation 32 'select' 'select_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.88ns)   --->   "%add_ln66_1 = add i6 %i, i6 1" [../src/hls/cnn.cpp:66]   --->   Operation 33 'add' 'add_ln66_1' <Predicate = (!icmp_ln66)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i6 %add_ln66_1" [../src/hls/cnn.cpp:66]   --->   Operation 34 'zext' 'i_cast_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.82ns)   --->   "%p_mid161 = mul i12 %i_cast_mid1, i12 58" [../src/hls/cnn.cpp:66]   --->   Operation 35 'mul' 'p_mid161' <Predicate = (!icmp_ln66)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node mul4811_mid1)   --->   "%select_ln66_1 = select i1 %icmp_ln69, i12 %p_mid161, i12 %empty" [../src/hls/cnn.cpp:66]   --->   Operation 36 'select' 'select_ln66_1' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.96ns)   --->   "%mul4811_mid171 = add i12 %p_mid161, i12 4038" [../src/hls/cnn.cpp:66]   --->   Operation 37 'add' 'mul4811_mid171' <Predicate = (!icmp_ln66)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln66)   --->   "%xor_ln66 = xor i1 %icmp_ln69, i1 1" [../src/hls/cnn.cpp:66]   --->   Operation 38 'xor' 'xor_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.87ns)   --->   "%icmp_ln72 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:72]   --->   Operation 39 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln66)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln66 = and i1 %icmp_ln72, i1 %xor_ln66" [../src/hls/cnn.cpp:66]   --->   Operation 40 'and' 'and_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.44ns)   --->   "%select_ln66_2 = select i1 %icmp_ln69, i6 %add_ln66_1, i6 %i" [../src/hls/cnn.cpp:66]   --->   Operation 41 'select' 'select_ln66_2' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.88ns)   --->   "%add_ln69 = add i6 %select_ln66, i6 1" [../src/hls/cnn.cpp:69]   --->   Operation 42 'add' 'add_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node iii_mid2)   --->   "%empty_64 = or i1 %and_ln66, i1 %icmp_ln69" [../src/hls/cnn.cpp:66]   --->   Operation 43 'or' 'empty_64' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.44ns) (out node of the LUT)   --->   "%iii_mid2 = select i1 %empty_64, i6 0, i6 %iii" [../src/hls/cnn.cpp:66]   --->   Operation 44 'select' 'iii_mid2' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.44ns)   --->   "%ii_cast6_mid2 = select i1 %and_ln66, i6 %add_ln69, i6 %select_ln66" [../src/hls/cnn.cpp:66]   --->   Operation 45 'select' 'ii_cast6_mid2' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ii_cast_mid1 = zext i6 %add_ln69" [../src/hls/cnn.cpp:69]   --->   Operation 46 'zext' 'ii_cast_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.89ns)   --->   "%tmp_mid1 = add i7 %ii_cast_mid1, i7 69" [../src/hls/cnn.cpp:69]   --->   Operation 47 'add' 'tmp_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node mul4811_mid1)   --->   "%tmp_cast_mid1 = sext i7 %tmp_mid1" [../src/hls/cnn.cpp:69]   --->   Operation 48 'sext' 'tmp_cast_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.96ns) (out node of the LUT)   --->   "%mul4811_mid1 = add i12 %tmp_cast_mid1, i12 %select_ln66_1" [../src/hls/cnn.cpp:69]   --->   Operation 49 'add' 'mul4811_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node empty_65)   --->   "%select_ln66_3 = select i1 %icmp_ln69, i12 %mul4811_mid171, i12 %mul4811" [../src/hls/cnn.cpp:66]   --->   Operation 50 'select' 'select_ln66_3' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.43ns) (out node of the LUT)   --->   "%empty_65 = select i1 %and_ln66, i12 %mul4811_mid1, i12 %select_ln66_3" [../src/hls/cnn.cpp:66]   --->   Operation 51 'select' 'empty_65' <Predicate = (!icmp_ln66)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:72]   --->   Operation 52 'zext' 'zext_ln72' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%layer_2_bias_addr = getelementptr i32 %layer_2_bias, i64 0, i64 %zext_ln72" [../src/hls/cnn.cpp:75]   --->   Operation 53 'getelementptr' 'layer_2_bias_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.35ns)   --->   "%output_sum = load i5 %layer_2_bias_addr" [../src/hls/cnn.cpp:75]   --->   Operation 54 'load' 'output_sum' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [../src/hls/cnn.cpp:109]   --->   Operation 55 'ret' 'ret_ln109' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_conv2d1_2_conv2d1_3_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 107648, i64 107648, i64 107648"   --->   Operation 57 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_2_conv2d1_3_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%ii_cast6_mid2_cast = zext i6 %ii_cast6_mid2" [../src/hls/cnn.cpp:66]   --->   Operation 59 'zext' 'ii_cast6_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%add52_mid2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %empty_65, i5 0" [../src/hls/cnn.cpp:66]   --->   Operation 60 'bitconcatenate' 'add52_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:72]   --->   Operation 61 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:72]   --->   Operation 62 'zext' 'zext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../src/hls/cnn.cpp:72]   --->   Operation 63 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (1.35ns)   --->   "%output_sum = load i5 %layer_2_bias_addr" [../src/hls/cnn.cpp:75]   --->   Operation 64 'load' 'output_sum' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 65 [1/1] (0.88ns)   --->   "%p_mid116 = add i6 %select_ln66_2, i6 63" [../src/hls/cnn.cpp:66]   --->   Operation 65 'add' 'p_mid116' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl3_mid = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_mid116, i6 0" [../src/hls/cnn.cpp:66]   --->   Operation 66 'bitconcatenate' 'p_shl3_mid' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl4_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid116, i2 0" [../src/hls/cnn.cpp:66]   --->   Operation 67 'bitconcatenate' 'p_shl4_mid' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid130 = zext i8 %p_shl4_mid" [../src/hls/cnn.cpp:66]   --->   Operation 68 'zext' 'p_shl4_cast_mid130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.96ns)   --->   "%p_mid132 = sub i12 %p_shl3_mid, i12 %p_shl4_cast_mid130" [../src/hls/cnn.cpp:66]   --->   Operation 69 'sub' 'p_mid132' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.48ns)   --->   "%br_ln77 = br void" [../src/hls/cnn.cpp:77]   --->   Operation 70 'br' 'br_ln77' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 6.56>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten42 = phi i4 0, void %._crit_edge21.loopexit, i4 %add_ln77, void %.split4" [../src/hls/cnn.cpp:77]   --->   Operation 71 'phi' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%iv = phi i1 0, void %._crit_edge21.loopexit, i1 %select_ln77_1, void %.split4" [../src/hls/cnn.cpp:92]   --->   Operation 72 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %._crit_edge21.loopexit, i4 %select_ln80_4, void %.split4" [../src/hls/cnn.cpp:80]   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %._crit_edge21.loopexit, i3 %select_ln80_3, void %.split4" [../src/hls/cnn.cpp:80]   --->   Operation 74 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %._crit_edge21.loopexit, i3 %add_ln92, void %.split4" [../src/hls/cnn.cpp:92]   --->   Operation 75 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i3 %v" [../src/hls/cnn.cpp:80]   --->   Operation 76 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.88ns)   --->   "%empty_57 = add i6 %sext_ln80, i6 %select_ln66_2" [../src/hls/cnn.cpp:80]   --->   Operation 77 'add' 'empty_57' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.74ns)   --->   "%indvars_iv_next37 = add i3 %v, i3 1" [../src/hls/cnn.cpp:80]   --->   Operation 78 'add' 'indvars_iv_next37' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%indvars_iv_next37_cast = zext i3 %indvars_iv_next37" [../src/hls/cnn.cpp:80]   --->   Operation 79 'zext' 'indvars_iv_next37_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_57, i6 0" [../src/hls/cnn.cpp:80]   --->   Operation 80 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_57, i2 0" [../src/hls/cnn.cpp:80]   --->   Operation 81 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i8 %p_shl4" [../src/hls/cnn.cpp:80]   --->   Operation 82 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.96ns)   --->   "%empty_58 = sub i12 %p_shl3, i12 %p_shl4_cast" [../src/hls/cnn.cpp:80]   --->   Operation 83 'sub' 'empty_58' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_59 = trunc i3 %indvars_iv_next37" [../src/hls/cnn.cpp:80]   --->   Operation 84 'trunc' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_59, i2 0" [../src/hls/cnn.cpp:80]   --->   Operation 85 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.86ns)   --->   "%sub_ln91 = sub i4 %p_shl, i4 %indvars_iv_next37_cast" [../src/hls/cnn.cpp:91]   --->   Operation 86 'sub' 'sub_ln91' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.88ns)   --->   "%icmp_ln77 = icmp_eq  i4 %indvar_flatten42, i4 9" [../src/hls/cnn.cpp:77]   --->   Operation 87 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.split4, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:77]   --->   Operation 88 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.88ns)   --->   "%icmp_ln80 = icmp_eq  i4 %indvar_flatten, i4 9" [../src/hls/cnn.cpp:80]   --->   Operation 89 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln77 = select i1 %icmp_ln80, i3 7, i3 %v" [../src/hls/cnn.cpp:77]   --->   Operation 90 'select' 'select_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.33ns)   --->   "%xor_ln92 = xor i1 %iv, i1 1" [../src/hls/cnn.cpp:92]   --->   Operation 91 'xor' 'xor_ln92' <Predicate = (!icmp_ln77)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.26ns)   --->   "%select_ln77_1 = select i1 %icmp_ln80, i1 %xor_ln92, i1 %iv" [../src/hls/cnn.cpp:77]   --->   Operation 92 'select' 'select_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i1 %select_ln77_1" [../src/hls/cnn.cpp:77]   --->   Operation 93 'zext' 'zext_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.26ns)   --->   "%select_ln77_2 = select i1 %icmp_ln80, i1 %iv, i1 %xor_ln92" [../src/hls/cnn.cpp:77]   --->   Operation 94 'select' 'select_ln77_2' <Predicate = (!icmp_ln77)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i1 %select_ln77_2" [../src/hls/cnn.cpp:77]   --->   Operation 95 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln80_1)   --->   "%select_ln77_3 = select i1 %icmp_ln80, i4 0, i4 %sub_ln91" [../src/hls/cnn.cpp:77]   --->   Operation 96 'select' 'select_ln77_3' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln80_2)   --->   "%select_ln77_4 = select i1 %icmp_ln80, i12 %p_mid132, i12 %empty_58" [../src/hls/cnn.cpp:77]   --->   Operation 97 'select' 'select_ln77_4' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%xor_ln77 = xor i1 %icmp_ln80, i1 1" [../src/hls/cnn.cpp:77]   --->   Operation 98 'xor' 'xor_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.69ns)   --->   "%icmp_ln83 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn.cpp:83]   --->   Operation 99 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln77)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %icmp_ln83, i1 %xor_ln77" [../src/hls/cnn.cpp:77]   --->   Operation 100 'and' 'and_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.74ns)   --->   "%indvars_iv_next37_dup = add i3 %select_ln77, i3 1" [../src/hls/cnn.cpp:77]   --->   Operation 101 'add' 'indvars_iv_next37_dup' <Predicate = (!icmp_ln77)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln80 = or i1 %and_ln77, i1 %icmp_ln80" [../src/hls/cnn.cpp:80]   --->   Operation 102 'or' 'or_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln80 = select i1 %or_ln80, i3 7, i3 %vi" [../src/hls/cnn.cpp:80]   --->   Operation 103 'select' 'select_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln80_1 = sext i3 %indvars_iv_next37_dup" [../src/hls/cnn.cpp:80]   --->   Operation 104 'sext' 'sext_ln80_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.88ns)   --->   "%p_mid1 = add i6 %sext_ln80_1, i6 %select_ln66_2" [../src/hls/cnn.cpp:80]   --->   Operation 105 'add' 'p_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.74ns)   --->   "%indvars_iv_next37_mid1 = add i3 %select_ln77, i3 2" [../src/hls/cnn.cpp:77]   --->   Operation 106 'add' 'indvars_iv_next37_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%indvars_iv_next37_cast_mid1 = zext i3 %indvars_iv_next37_mid1" [../src/hls/cnn.cpp:77]   --->   Operation 107 'zext' 'indvars_iv_next37_cast_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_mid1, i6 0" [../src/hls/cnn.cpp:80]   --->   Operation 108 'bitconcatenate' 'p_shl3_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid1, i2 0" [../src/hls/cnn.cpp:80]   --->   Operation 109 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid1 = zext i8 %p_shl4_mid1" [../src/hls/cnn.cpp:80]   --->   Operation 110 'zext' 'p_shl4_cast_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.96ns)   --->   "%p_mid13 = sub i12 %p_shl3_mid1, i12 %p_shl4_cast_mid1" [../src/hls/cnn.cpp:80]   --->   Operation 111 'sub' 'p_mid13' <Predicate = (!icmp_ln77)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%empty_61 = trunc i3 %indvars_iv_next37_mid1" [../src/hls/cnn.cpp:77]   --->   Operation 112 'trunc' 'empty_61' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_61, i2 0" [../src/hls/cnn.cpp:77]   --->   Operation 113 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.86ns)   --->   "%sub_ln91_1 = sub i4 %p_shl_mid1, i4 %indvars_iv_next37_cast_mid1" [../src/hls/cnn.cpp:91]   --->   Operation 114 'sub' 'sub_ln91_1' <Predicate = (!icmp_ln77)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln80_1 = select i1 %and_ln77, i4 %sub_ln91_1, i4 %select_ln77_3" [../src/hls/cnn.cpp:80]   --->   Operation 115 'select' 'select_ln80_1' <Predicate = (!icmp_ln77)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln80_2 = select i1 %and_ln77, i12 %p_mid13, i12 %select_ln77_4" [../src/hls/cnn.cpp:80]   --->   Operation 116 'select' 'select_ln80_2' <Predicate = (!icmp_ln77)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80 = add i12 %select_ln80_2, i12 %ii_cast6_mid2_cast" [../src/hls/cnn.cpp:80]   --->   Operation 117 'add' 'add_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 118 [1/1] (0.27ns)   --->   "%select_ln80_3 = select i1 %and_ln77, i3 %indvars_iv_next37_dup, i3 %select_ln77" [../src/hls/cnn.cpp:80]   --->   Operation 118 'select' 'select_ln80_3' <Predicate = (!icmp_ln77)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%empty_62 = trunc i3 %select_ln80" [../src/hls/cnn.cpp:80]   --->   Operation 119 'trunc' 'empty_62' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.62ns)   --->   "%add_ln87 = add i2 %empty_62, i2 %zext_ln77" [../src/hls/cnn.cpp:87]   --->   Operation 120 'add' 'add_ln87' <Predicate = (!icmp_ln77)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i2 %add_ln87" [../src/hls/cnn.cpp:87]   --->   Operation 121 'sext' 'sext_ln87' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln87_1 = add i12 %sext_ln87, i12 %add_ln80" [../src/hls/cnn.cpp:87]   --->   Operation 122 'add' 'add_ln87_1' <Predicate = (!icmp_ln77)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i12 %add_ln87_1" [../src/hls/cnn.cpp:87]   --->   Operation 123 'zext' 'zext_ln87' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln87" [../src/hls/cnn.cpp:87]   --->   Operation 124 'getelementptr' 'input_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:87]   --->   Operation 125 'load' 'input_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i2 %empty_62" [../src/hls/cnn.cpp:92]   --->   Operation 126 'sext' 'sext_ln92' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln92_1 = add i4 %sext_ln92, i4 %select_ln80_1" [../src/hls/cnn.cpp:92]   --->   Operation 127 'add' 'add_ln92_1' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 128 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln92_2 = add i4 %zext_ln77_1, i4 %add_ln92_1" [../src/hls/cnn.cpp:92]   --->   Operation 128 'add' 'add_ln92_2' <Predicate = (!icmp_ln77)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln92_2, i5 0" [../src/hls/cnn.cpp:92]   --->   Operation 129 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.92ns)   --->   "%add_ln91 = add i9 %shl_ln, i9 %zext_ln72_1" [../src/hls/cnn.cpp:91]   --->   Operation 130 'add' 'add_ln91' <Predicate = (!icmp_ln77)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i9 %add_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 131 'zext' 'zext_ln91' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%layer_2_weights_addr = getelementptr i32 %layer_2_weights, i64 0, i64 %zext_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 132 'getelementptr' 'layer_2_weights_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (1.35ns)   --->   "%layer_2_weights_load = load i9 %layer_2_weights_addr" [../src/hls/cnn.cpp:91]   --->   Operation 133 'load' 'layer_2_weights_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 134 [1/1] (0.86ns)   --->   "%add_ln80_1 = add i4 %indvar_flatten, i4 1" [../src/hls/cnn.cpp:80]   --->   Operation 134 'add' 'add_ln80_1' <Predicate = (!icmp_ln77)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 135 [1/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:87]   --->   Operation 135 'load' 'input_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 136 [1/2] (1.35ns)   --->   "%layer_2_weights_load = load i9 %layer_2_weights_addr" [../src/hls/cnn.cpp:91]   --->   Operation 136 'load' 'layer_2_weights_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 137 [4/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:89]   --->   Operation 137 'fmul' 'mul' <Predicate = (!icmp_ln77)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 138 [3/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:89]   --->   Operation 138 'fmul' 'mul' <Predicate = (!icmp_ln77)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.01>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%add4115 = phi i32 %output_sum, void %._crit_edge21.loopexit, i32 %add, void %.split4"   --->   Operation 139 'phi' 'add4115' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.86ns)   --->   "%add_ln77 = add i4 %indvar_flatten42, i4 1" [../src/hls/cnn.cpp:77]   --->   Operation 140 'add' 'add_ln77' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.74ns)   --->   "%add_ln92 = add i3 %select_ln80, i3 1" [../src/hls/cnn.cpp:92]   --->   Operation 142 'add' 'add_ln92' <Predicate = (!icmp_ln77)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [2/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:89]   --->   Operation 143 'fmul' 'mul' <Predicate = (!icmp_ln77)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.45ns)   --->   "%select_ln80_4 = select i1 %icmp_ln80, i4 1, i4 %add_ln80_1" [../src/hls/cnn.cpp:80]   --->   Operation 144 'select' 'select_ln80_4' <Predicate = (!icmp_ln77)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 145 [1/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:89]   --->   Operation 145 'fmul' 'mul' <Predicate = (!icmp_ln77)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 146 [5/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 146 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.0>
ST_10 : Operation 147 [4/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 147 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.0>
ST_11 : Operation 148 [3/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 148 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.0>
ST_12 : Operation 149 [2/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 149 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_4_conv2d1_5_conv2d1_6_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 151 'speclooptripcount' 'empty_60' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_5_conv2d1_6_str"   --->   Operation 153 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/hls/cnn.cpp:83]   --->   Operation 155 'specloopname' 'specloopname_ln83' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_13 : Operation 156 [1/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 156 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 3.34>
ST_14 : Operation 158 [2/2] (3.34ns)   --->   "%tmp_34 = fcmp_olt  i32 %add4115, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 158 'fcmp' 'tmp_34' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (1.02ns)   --->   "%add_ln102 = add i17 %zext_ln72_2, i17 %add52_mid2" [../src/hls/cnn.cpp:102]   --->   Operation 159 'add' 'add_ln102' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [1/1] (0.88ns)   --->   "%add_ln72 = add i6 %iii_mid2, i6 1" [../src/hls/cnn.cpp:72]   --->   Operation 160 'add' 'add_ln72' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.96ns)   --->   "%add_ln69_1 = add i12 %indvar_flatten50, i12 1" [../src/hls/cnn.cpp:69]   --->   Operation 161 'add' 'add_ln69_1' <Predicate = (!icmp_ln69)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.43ns)   --->   "%select_ln69 = select i1 %icmp_ln69, i12 1, i12 %add_ln69_1" [../src/hls/cnn.cpp:69]   --->   Operation 162 'select' 'select_ln69' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 8> <Delay = 5.22>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add4115" [../src/hls/cnn.cpp:49]   --->   Operation 163 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 164 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 165 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 166 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (0.97ns)   --->   "%icmp_ln49_4 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 167 'icmp' 'icmp_ln49_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node output_sum_1)   --->   "%or_ln49 = or i1 %icmp_ln49_4, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 168 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/2] (3.34ns)   --->   "%tmp_34 = fcmp_olt  i32 %add4115, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 169 'fcmp' 'tmp_34' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node output_sum_1)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_34" [../src/hls/cnn.cpp:49]   --->   Operation 170 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.52ns) (out node of the LUT)   --->   "%output_sum_1 = select i1 %and_ln49, i32 0, i32 %add4115" [../src/hls/cnn.cpp:49]   --->   Operation 171 'select' 'output_sum_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i17 %add_ln102" [../src/hls/cnn.cpp:102]   --->   Operation 172 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln102" [../src/hls/cnn.cpp:102]   --->   Operation 173 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (1.35ns)   --->   "%store_ln105 = store i32 %output_sum_1, i17 %output_addr" [../src/hls/cnn.cpp:105]   --->   Operation 174 'store' 'store_ln105' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 175 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten79', ../src/hls/cnn.cpp:66) with incoming values : ('add_ln66', ../src/hls/cnn.cpp:66) [9]  (0.489 ns)

 <State 2>: 4.48ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten50', ../src/hls/cnn.cpp:69) with incoming values : ('select_ln69', ../src/hls/cnn.cpp:69) [11]  (0 ns)
	'icmp' operation ('icmp_ln69', ../src/hls/cnn.cpp:69) [26]  (0.861 ns)
	'select' operation ('select_ln66', ../src/hls/cnn.cpp:66) [27]  (0.44 ns)
	'add' operation ('add_ln69', ../src/hls/cnn.cpp:69) [37]  (0.887 ns)
	'add' operation ('tmp_mid1', ../src/hls/cnn.cpp:69) [44]  (0.897 ns)
	'add' operation ('mul4811_mid1', ../src/hls/cnn.cpp:69) [46]  (0.962 ns)
	'select' operation ('empty_65', ../src/hls/cnn.cpp:66) [48]  (0.431 ns)

 <State 3>: 1.85ns
The critical path consists of the following:
	'add' operation ('p_mid116', ../src/hls/cnn.cpp:66) [56]  (0.887 ns)
	'sub' operation ('p_mid132', ../src/hls/cnn.cpp:66) [60]  (0.962 ns)

 <State 4>: 6.56ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:80) with incoming values : ('select_ln80_4', ../src/hls/cnn.cpp:80) [65]  (0 ns)
	'icmp' operation ('icmp_ln80', ../src/hls/cnn.cpp:80) [87]  (0.884 ns)
	'select' operation ('select_ln77', ../src/hls/cnn.cpp:77) [88]  (0.275 ns)
	'add' operation ('indvars_iv_next37_dup', ../src/hls/cnn.cpp:77) [100]  (0.746 ns)
	'add' operation ('p_mid1', ../src/hls/cnn.cpp:80) [105]  (0.887 ns)
	'sub' operation ('p_mid13', ../src/hls/cnn.cpp:80) [111]  (0.962 ns)
	'select' operation ('select_ln80_2', ../src/hls/cnn.cpp:80) [116]  (0.431 ns)
	'add' operation ('add_ln80', ../src/hls/cnn.cpp:80) [117]  (0 ns)
	'add' operation ('add_ln87_1', ../src/hls/cnn.cpp:87) [124]  (1.03 ns)
	'getelementptr' operation ('input_addr', ../src/hls/cnn.cpp:87) [126]  (0 ns)
	'load' operation ('input_load', ../src/hls/cnn.cpp:87) on array 'input_r' [127]  (1.35 ns)

 <State 5>: 6.02ns
The critical path consists of the following:
	'load' operation ('input_load', ../src/hls/cnn.cpp:87) on array 'input_r' [127]  (1.35 ns)
	'fmul' operation ('mul', ../src/hls/cnn.cpp:89) [137]  (4.67 ns)

 <State 6>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:89) [137]  (4.67 ns)

 <State 7>: 6.02ns
The critical path consists of the following:
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:75) ('add', ../src/hls/cnn.cpp:85) [68]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:85) [138]  (6.02 ns)

 <State 8>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:89) [137]  (4.67 ns)

 <State 9>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:85) [138]  (6.02 ns)

 <State 10>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:85) [138]  (6.02 ns)
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:75) ('add', ../src/hls/cnn.cpp:85) [68]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:85) [138]  (6.02 ns)

 <State 11>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:85) [138]  (6.02 ns)
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:75) ('add', ../src/hls/cnn.cpp:85) [68]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:85) [138]  (6.02 ns)

 <State 12>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:85) [138]  (6.02 ns)
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:75) ('add', ../src/hls/cnn.cpp:85) [68]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:85) [138]  (6.02 ns)

 <State 13>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:85) [138]  (6.02 ns)
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:75) ('add', ../src/hls/cnn.cpp:85) [68]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:85) [138]  (6.02 ns)

 <State 14>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', ../src/hls/cnn.cpp:49) [149]  (3.35 ns)

 <State 15>: 5.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', ../src/hls/cnn.cpp:49) [149]  (3.35 ns)
	'and' operation ('and_ln49', ../src/hls/cnn.cpp:49) [150]  (0 ns)
	'select' operation ('output_sum', ../src/hls/cnn.cpp:49) [151]  (0.525 ns)
	'store' operation ('store_ln105', ../src/hls/cnn.cpp:105) of variable 'output_sum', ../src/hls/cnn.cpp:49 on array 'output_r' [155]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
