{"sha": "29aafbc413cdc48e39bebf0f7a5b34e83ad67132", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjlhYWZiYzQxM2NkYzQ4ZTM5YmViZjBmN2E1YjM0ZTgzYWQ2NzEzMg==", "commit": {"author": {"name": "Michael Meissner", "email": "meissner@linux.vnet.ibm.com", "date": "2014-09-10T21:13:37Z"}, "committer": {"name": "Michael Meissner", "email": "meissner@gcc.gnu.org", "date": "2014-09-10T21:13:37Z"}, "message": "vsx.md (vsx_fmav4sf4): Use correct constraints for V2DF, V4SF, DF, and DI modes.\n\n2014-09-10  Michael Meissner  <meissner@linux.vnet.ibm.com>\n\n\t* config/rs6000/vsx.md (vsx_fmav4sf4): Use correct constraints for\n\tV2DF, V4SF, DF, and DI modes.\n\t(vsx_fmav2df2): Likewise.\n\t(vsx_float_fix_<mode>2): Likewise.\n\t(vsx_reduc_<VEC_reduc_name>_v2df_scalar): Likewise.\n\nFrom-SVN: r215138", "tree": {"sha": "067850fe2ab7a624a18c13652f8a1ff2d4abc5e7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/067850fe2ab7a624a18c13652f8a1ff2d4abc5e7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/29aafbc413cdc48e39bebf0f7a5b34e83ad67132", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/29aafbc413cdc48e39bebf0f7a5b34e83ad67132", "html_url": "https://github.com/Rust-GCC/gccrs/commit/29aafbc413cdc48e39bebf0f7a5b34e83ad67132", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/29aafbc413cdc48e39bebf0f7a5b34e83ad67132/comments", "author": null, "committer": null, "parents": [{"sha": "971ea67cc0cb151f951a4b17e48b1cb0b31523f2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/971ea67cc0cb151f951a4b17e48b1cb0b31523f2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/971ea67cc0cb151f951a4b17e48b1cb0b31523f2"}], "stats": {"total": 30, "additions": 19, "deletions": 11}, "files": [{"sha": "a44c60d00d14934d51df357d4ede8b55fc524795", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/29aafbc413cdc48e39bebf0f7a5b34e83ad67132/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/29aafbc413cdc48e39bebf0f7a5b34e83ad67132/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=29aafbc413cdc48e39bebf0f7a5b34e83ad67132", "patch": "@@ -1,3 +1,11 @@\n+2014-09-10  Michael Meissner  <meissner@linux.vnet.ibm.com>\n+\n+\t* config/rs6000/vsx.md (vsx_fmav4sf4): Use correct constraints for\n+\tV2DF, V4SF, DF, and DI modes.\n+\t(vsx_fmav2df2): Likewise.\n+\t(vsx_float_fix_<mode>2): Likewise.\n+\t(vsx_reduc_<VEC_reduc_name>_v2df_scalar): Likewise.\n+\n 2014-09-10  Xinliang David Li  <davidxl@google.com>\n \n \tPR target/63209"}, {"sha": "7aa0f12d8e09b1a6ec864765e35f9aa01080c885", "filename": "gcc/config/rs6000/vsx.md", "status": "modified", "additions": 11, "deletions": 11, "changes": 22, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/29aafbc413cdc48e39bebf0f7a5b34e83ad67132/gcc%2Fconfig%2Frs6000%2Fvsx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/29aafbc413cdc48e39bebf0f7a5b34e83ad67132/gcc%2Fconfig%2Frs6000%2Fvsx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fvsx.md?ref=29aafbc413cdc48e39bebf0f7a5b34e83ad67132", "patch": "@@ -996,11 +996,11 @@\n ;; multiply.\n \n (define_insn \"*vsx_fmav4sf4\"\n-  [(set (match_operand:V4SF 0 \"vsx_register_operand\" \"=ws,ws,?wa,?wa,v\")\n+  [(set (match_operand:V4SF 0 \"vsx_register_operand\" \"=wf,wf,?wa,?wa,v\")\n \t(fma:V4SF\n-\t  (match_operand:V4SF 1 \"vsx_register_operand\" \"%ws,ws,wa,wa,v\")\n-\t  (match_operand:V4SF 2 \"vsx_register_operand\" \"ws,0,wa,0,v\")\n-\t  (match_operand:V4SF 3 \"vsx_register_operand\" \"0,ws,0,wa,v\")))]\n+\t  (match_operand:V4SF 1 \"vsx_register_operand\" \"%wf,wf,wa,wa,v\")\n+\t  (match_operand:V4SF 2 \"vsx_register_operand\" \"wf,0,wa,0,v\")\n+\t  (match_operand:V4SF 3 \"vsx_register_operand\" \"0,wf,0,wa,v\")))]\n   \"VECTOR_UNIT_VSX_P (V4SFmode)\"\n   \"@\n    xvmaddasp %x0,%x1,%x2\n@@ -1011,11 +1011,11 @@\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_insn \"*vsx_fmav2df4\"\n-  [(set (match_operand:V2DF 0 \"vsx_register_operand\" \"=ws,ws,?wa,?wa\")\n+  [(set (match_operand:V2DF 0 \"vsx_register_operand\" \"=wd,wd,?wa,?wa\")\n \t(fma:V2DF\n-\t  (match_operand:V2DF 1 \"vsx_register_operand\" \"%ws,ws,wa,wa\")\n-\t  (match_operand:V2DF 2 \"vsx_register_operand\" \"ws,0,wa,0\")\n-\t  (match_operand:V2DF 3 \"vsx_register_operand\" \"0,ws,0,wa\")))]\n+\t  (match_operand:V2DF 1 \"vsx_register_operand\" \"%wd,wd,wa,wa\")\n+\t  (match_operand:V2DF 2 \"vsx_register_operand\" \"wd,0,wa,0\")\n+\t  (match_operand:V2DF 3 \"vsx_register_operand\" \"0,wd,0,wa\")))]\n   \"VECTOR_UNIT_VSX_P (V2DFmode)\"\n   \"@\n    xvmaddadp %x0,%x1,%x2\n@@ -1547,8 +1547,8 @@\n (define_insn \"vsx_concat_<mode>\"\n   [(set (match_operand:VSX_D 0 \"vsx_register_operand\" \"=<VSr>,?<VSa>\")\n \t(vec_concat:VSX_D\n-\t (match_operand:<VS_scalar> 1 \"vsx_register_operand\" \"ws,<VSa>\")\n-\t (match_operand:<VS_scalar> 2 \"vsx_register_operand\" \"ws,<VSa>\")))]\n+\t (match_operand:<VS_scalar> 1 \"vsx_register_operand\" \"<VS_64reg>,<VSa>\")\n+\t (match_operand:<VS_scalar> 2 \"vsx_register_operand\" \"<VS_64reg>,<VSa>\")))]\n   \"VECTOR_MEM_VSX_P (<MODE>mode)\"\n {\n   if (BYTES_BIG_ENDIAN)\n@@ -2221,7 +2221,7 @@\n ;; to the top element of the V2DF array without doing an extract.\n \n (define_insn_and_split \"*vsx_reduc_<VEC_reduc_name>_v2df_scalar\"\n-  [(set (match_operand:DF 0 \"vfloat_operand\" \"=&ws,&?wa,ws,?wa\")\n+  [(set (match_operand:DF 0 \"vfloat_operand\" \"=&ws,&?ws,ws,?ws\")\n \t(vec_select:DF\n \t (VEC_reduc:V2DF\n \t  (vec_concat:V2DF"}]}