// Seed: 1525225629
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    input  tri1 id_2,
    input  wire id_3,
    input  wor  id_4,
    input  tri  id_5,
    input  wand id_6,
    output tri  id_7,
    input  tri  id_8,
    input  tri0 id_9
);
  wire id_11;
  wand id_12 = 1'b0 ? 1 : 1 ==? id_12;
  assign module_1.type_6 = 0;
endmodule
module module_0 (
    input wire id_0,
    input wor id_1,
    input tri0 id_2,
    input wire id_3,
    input uwire id_4,
    input supply0 id_5,
    input wand id_6,
    output uwire id_7,
    output uwire id_8,
    input tri1 id_9,
    output wire module_1,
    input tri0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    output uwire id_14,
    input wand id_15,
    input tri id_16,
    output wor id_17,
    input tri1 id_18
);
  assign id_17 = 1'b0;
  wire id_20;
  and primCall (
      id_8, id_0, id_5, id_2, id_18, id_15, id_6, id_11, id_12, id_9, id_16, id_13, id_4, id_1
  );
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_5,
      id_1,
      id_3,
      id_4,
      id_17,
      id_16,
      id_3
  );
  id_21(
      .id_0(id_4), .id_1(id_18), .id_2(id_9 != 1)
  );
endmodule
