// Seed: 491089259
module module_0;
  wire id_1, id_2;
  wire id_3;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output uwire id_2,
    output supply1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply0 id_6
    , id_9,
    output wor id_7
);
  tri id_10, id_11;
  module_0();
  assign id_10 = 1;
endmodule
module module_2 (
    input tri0 id_0,
    output wand id_1,
    input supply0 id_2,
    input wire id_3,
    input supply0 id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri1 id_7,
    input wor id_8
    , id_15,
    input uwire id_9,
    input wire id_10,
    output wire id_11,
    input supply0 id_12,
    output supply1 id_13
);
  wire id_16;
  module_0();
endmodule
