<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › brcm80211 › include › chipcommon.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>chipcommon.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2010 Broadcom Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Permission to use, copy, modify, and/or distribute this software for any</span>
<span class="cm"> * purpose with or without fee is hereby granted, provided that the above</span>
<span class="cm"> * copyright notice and this permission notice appear in all copies.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span>
<span class="cm"> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY</span>
<span class="cm"> * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span>
<span class="cm"> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION</span>
<span class="cm"> * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN</span>
<span class="cm"> * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef	_SBCHIPC_H</span>
<span class="cp">#define	_SBCHIPC_H</span>

<span class="cp">#include &quot;defs.h&quot;		</span><span class="cm">/* for PAD macro */</span><span class="cp"></span>

<span class="cp">#define CHIPCREGOFFS(field)	offsetof(struct chipcregs, field)</span>

<span class="k">struct</span> <span class="n">chipcregs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">chipid</span><span class="p">;</span>		<span class="cm">/* 0x0 */</span>
	<span class="n">u32</span> <span class="n">capabilities</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">corecontrol</span><span class="p">;</span>	<span class="cm">/* corerev &gt;= 1 */</span>
	<span class="n">u32</span> <span class="n">bist</span><span class="p">;</span>

	<span class="cm">/* OTP */</span>
	<span class="n">u32</span> <span class="n">otpstatus</span><span class="p">;</span>	<span class="cm">/* 0x10, corerev &gt;= 10 */</span>
	<span class="n">u32</span> <span class="n">otpcontrol</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">otpprog</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">otplayout</span><span class="p">;</span>	<span class="cm">/* corerev &gt;= 23 */</span>

	<span class="cm">/* Interrupt control */</span>
	<span class="n">u32</span> <span class="n">intstatus</span><span class="p">;</span>	<span class="cm">/* 0x20 */</span>
	<span class="n">u32</span> <span class="n">intmask</span><span class="p">;</span>

	<span class="cm">/* Chip specific regs */</span>
	<span class="n">u32</span> <span class="n">chipcontrol</span><span class="p">;</span>	<span class="cm">/* 0x28, rev &gt;= 11 */</span>
	<span class="n">u32</span> <span class="n">chipstatus</span><span class="p">;</span>	<span class="cm">/* 0x2c, rev &gt;= 11 */</span>

	<span class="cm">/* Jtag Master */</span>
	<span class="n">u32</span> <span class="n">jtagcmd</span><span class="p">;</span>		<span class="cm">/* 0x30, rev &gt;= 10 */</span>
	<span class="n">u32</span> <span class="n">jtagir</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">jtagdr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">jtagctrl</span><span class="p">;</span>

	<span class="cm">/* serial flash interface registers */</span>
	<span class="n">u32</span> <span class="n">flashcontrol</span><span class="p">;</span>	<span class="cm">/* 0x40 */</span>
	<span class="n">u32</span> <span class="n">flashaddress</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">flashdata</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>

	<span class="cm">/* Silicon backplane configuration broadcast control */</span>
	<span class="n">u32</span> <span class="n">broadcastaddress</span><span class="p">;</span>	<span class="cm">/* 0x50 */</span>
	<span class="n">u32</span> <span class="n">broadcastdata</span><span class="p">;</span>

	<span class="cm">/* gpio - cleared only by power-on-reset */</span>
	<span class="n">u32</span> <span class="n">gpiopullup</span><span class="p">;</span>	<span class="cm">/* 0x58, corerev &gt;= 20 */</span>
	<span class="n">u32</span> <span class="n">gpiopulldown</span><span class="p">;</span>	<span class="cm">/* 0x5c, corerev &gt;= 20 */</span>
	<span class="n">u32</span> <span class="n">gpioin</span><span class="p">;</span>		<span class="cm">/* 0x60 */</span>
	<span class="n">u32</span> <span class="n">gpioout</span><span class="p">;</span>		<span class="cm">/* 0x64 */</span>
	<span class="n">u32</span> <span class="n">gpioouten</span><span class="p">;</span>	<span class="cm">/* 0x68 */</span>
	<span class="n">u32</span> <span class="n">gpiocontrol</span><span class="p">;</span>	<span class="cm">/* 0x6C */</span>
	<span class="n">u32</span> <span class="n">gpiointpolarity</span><span class="p">;</span>	<span class="cm">/* 0x70 */</span>
	<span class="n">u32</span> <span class="n">gpiointmask</span><span class="p">;</span>	<span class="cm">/* 0x74 */</span>

	<span class="cm">/* GPIO events corerev &gt;= 11 */</span>
	<span class="n">u32</span> <span class="n">gpioevent</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gpioeventintmask</span><span class="p">;</span>

	<span class="cm">/* Watchdog timer */</span>
	<span class="n">u32</span> <span class="n">watchdog</span><span class="p">;</span>	<span class="cm">/* 0x80 */</span>

	<span class="cm">/* GPIO events corerev &gt;= 11 */</span>
	<span class="n">u32</span> <span class="n">gpioeventintpolarity</span><span class="p">;</span>

	<span class="cm">/* GPIO based LED powersave registers corerev &gt;= 16 */</span>
	<span class="n">u32</span> <span class="n">gpiotimerval</span><span class="p">;</span>	<span class="cm">/* 0x88 */</span>
	<span class="n">u32</span> <span class="n">gpiotimeroutmask</span><span class="p">;</span>

	<span class="cm">/* clock control */</span>
	<span class="n">u32</span> <span class="n">clockcontrol_n</span><span class="p">;</span>	<span class="cm">/* 0x90 */</span>
	<span class="n">u32</span> <span class="n">clockcontrol_sb</span><span class="p">;</span>	<span class="cm">/* aka m0 */</span>
	<span class="n">u32</span> <span class="n">clockcontrol_pci</span><span class="p">;</span>	<span class="cm">/* aka m1 */</span>
	<span class="n">u32</span> <span class="n">clockcontrol_m2</span><span class="p">;</span>	<span class="cm">/* mii/uart/mipsref */</span>
	<span class="n">u32</span> <span class="n">clockcontrol_m3</span><span class="p">;</span>	<span class="cm">/* cpu */</span>
	<span class="n">u32</span> <span class="n">clkdiv</span><span class="p">;</span>		<span class="cm">/* corerev &gt;= 3 */</span>
	<span class="n">u32</span> <span class="n">gpiodebugsel</span><span class="p">;</span>	<span class="cm">/* corerev &gt;= 28 */</span>
	<span class="n">u32</span> <span class="n">capabilities_ext</span><span class="p">;</span>	<span class="cm">/* 0xac  */</span>

	<span class="cm">/* pll delay registers (corerev &gt;= 4) */</span>
	<span class="n">u32</span> <span class="n">pll_on_delay</span><span class="p">;</span>	<span class="cm">/* 0xb0 */</span>
	<span class="n">u32</span> <span class="n">fref_sel_delay</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">slow_clk_ctl</span><span class="p">;</span>	<span class="cm">/* 5 &lt; corerev &lt; 10 */</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">;</span>

	<span class="cm">/* Instaclock registers (corerev &gt;= 10) */</span>
	<span class="n">u32</span> <span class="n">system_clk_ctl</span><span class="p">;</span>	<span class="cm">/* 0xc0 */</span>
	<span class="n">u32</span> <span class="n">clkstatestretch</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="cm">/* Indirect backplane access (corerev &gt;= 22) */</span>
	<span class="n">u32</span> <span class="n">bp_addrlow</span><span class="p">;</span>	<span class="cm">/* 0xd0 */</span>
	<span class="n">u32</span> <span class="n">bp_addrhigh</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bp_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bp_indaccess</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="cm">/* More clock dividers (corerev &gt;= 32) */</span>
	<span class="n">u32</span> <span class="n">clkdiv2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="cm">/* In AI chips, pointer to erom */</span>
	<span class="n">u32</span> <span class="n">eromptr</span><span class="p">;</span>		<span class="cm">/* 0xfc */</span>

	<span class="cm">/* ExtBus control registers (corerev &gt;= 3) */</span>
	<span class="n">u32</span> <span class="n">pcmcia_config</span><span class="p">;</span>	<span class="cm">/* 0x100 */</span>
	<span class="n">u32</span> <span class="n">pcmcia_memwait</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pcmcia_attrwait</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pcmcia_iowait</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ide_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ide_memwait</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ide_attrwait</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ide_iowait</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">prog_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">prog_waitcount</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">flash_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">flash_waitcount</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">SECI_config</span><span class="p">;</span>	<span class="cm">/* 0x130 SECI configuration */</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="cm">/* Enhanced Coexistence Interface (ECI) registers (corerev &gt;= 21) */</span>
	<span class="n">u32</span> <span class="n">eci_output</span><span class="p">;</span>	<span class="cm">/* 0x140 */</span>
	<span class="n">u32</span> <span class="n">eci_control</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_inputlo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_inputmi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_inputhi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_inputintpolaritylo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_inputintpolaritymi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_inputintpolarityhi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_intmasklo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_intmaskmi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_intmaskhi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_eventlo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_eventmi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_eventhi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_eventmasklo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_eventmaskmi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eci_eventmaskhi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="cm">/* SROM interface (corerev &gt;= 32) */</span>
	<span class="n">u32</span> <span class="n">sromcontrol</span><span class="p">;</span>	<span class="cm">/* 0x190 */</span>
	<span class="n">u32</span> <span class="n">sromaddress</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sromdata</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">17</span><span class="p">];</span>

	<span class="cm">/* Clock control and hardware workarounds (corerev &gt;= 20) */</span>
	<span class="n">u32</span> <span class="n">clk_ctl_st</span><span class="p">;</span>	<span class="cm">/* 0x1e0 */</span>
	<span class="n">u32</span> <span class="n">hw_war</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">70</span><span class="p">];</span>

	<span class="cm">/* UARTs */</span>
	<span class="n">u8</span> <span class="n">uart0data</span><span class="p">;</span>	<span class="cm">/* 0x300 */</span>
	<span class="n">u8</span> <span class="n">uart0imr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">uart0fcr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">uart0lcr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">uart0mcr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">uart0lsr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">uart0msr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">uart0scratch</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">248</span><span class="p">];</span>		<span class="cm">/* corerev &gt;= 1 */</span>

	<span class="n">u8</span> <span class="n">uart1data</span><span class="p">;</span>	<span class="cm">/* 0x400 */</span>
	<span class="n">u8</span> <span class="n">uart1imr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">uart1fcr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">uart1lcr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">uart1mcr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">uart1lsr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">uart1msr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">uart1scratch</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">126</span><span class="p">];</span>

	<span class="cm">/* PMU registers (corerev &gt;= 20) */</span>
	<span class="n">u32</span> <span class="n">pmucontrol</span><span class="p">;</span>	<span class="cm">/* 0x600 */</span>
	<span class="n">u32</span> <span class="n">pmucapabilities</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pmustatus</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">res_state</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">res_pending</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pmutimer</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">min_res_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_res_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">res_table_sel</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">res_dep_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">res_updn_timer</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">res_timer</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clkstretch</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pmuwatchdog</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gpiosel</span><span class="p">;</span>		<span class="cm">/* 0x638, rev &gt;= 1 */</span>
	<span class="n">u32</span> <span class="n">gpioenable</span><span class="p">;</span>	<span class="cm">/* 0x63c, rev &gt;= 1 */</span>
	<span class="n">u32</span> <span class="n">res_req_timer_sel</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">res_req_timer</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">res_req_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">chipcontrol_addr</span><span class="p">;</span>	<span class="cm">/* 0x650 */</span>
	<span class="n">u32</span> <span class="n">chipcontrol_data</span><span class="p">;</span>	<span class="cm">/* 0x654 */</span>
	<span class="n">u32</span> <span class="n">regcontrol_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">regcontrol_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pllcontrol_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pllcontrol_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pmustrapopt</span><span class="p">;</span>	<span class="cm">/* 0x668, corerev &gt;= 28 */</span>
	<span class="n">u32</span> <span class="n">pmu_xtalfreq</span><span class="p">;</span>	<span class="cm">/* 0x66C, pmurev &gt;= 10 */</span>
	<span class="n">u32</span> <span class="n">PAD</span><span class="p">[</span><span class="mi">100</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">sromotp</span><span class="p">[</span><span class="mi">768</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* chipid */</span>
<span class="cp">#define	CID_ID_MASK		0x0000ffff	</span><span class="cm">/* Chip Id mask */</span><span class="cp"></span>
<span class="cp">#define	CID_REV_MASK		0x000f0000	</span><span class="cm">/* Chip Revision mask */</span><span class="cp"></span>
<span class="cp">#define	CID_REV_SHIFT		16	</span><span class="cm">/* Chip Revision shift */</span><span class="cp"></span>
<span class="cp">#define	CID_PKG_MASK		0x00f00000	</span><span class="cm">/* Package Option mask */</span><span class="cp"></span>
<span class="cp">#define	CID_PKG_SHIFT		20	</span><span class="cm">/* Package Option shift */</span><span class="cp"></span>
<span class="cp">#define	CID_CC_MASK		0x0f000000	</span><span class="cm">/* CoreCount (corerev &gt;= 4) */</span><span class="cp"></span>
<span class="cp">#define CID_CC_SHIFT		24</span>
<span class="cp">#define	CID_TYPE_MASK		0xf0000000	</span><span class="cm">/* Chip Type */</span><span class="cp"></span>
<span class="cp">#define CID_TYPE_SHIFT		28</span>

<span class="cm">/* capabilities */</span>
<span class="cp">#define	CC_CAP_UARTS_MASK	0x00000003	</span><span class="cm">/* Number of UARTs */</span><span class="cp"></span>
<span class="cp">#define CC_CAP_MIPSEB		0x00000004	</span><span class="cm">/* MIPS is in big-endian mode */</span><span class="cp"></span>
<span class="cp">#define CC_CAP_UCLKSEL		0x00000018	</span><span class="cm">/* UARTs clock select */</span><span class="cp"></span>
<span class="cm">/* UARTs are driven by internal divided clock */</span>
<span class="cp">#define CC_CAP_UINTCLK		0x00000008</span>
<span class="cp">#define CC_CAP_UARTGPIO		0x00000020	</span><span class="cm">/* UARTs own GPIOs 15:12 */</span><span class="cp"></span>
<span class="cp">#define CC_CAP_EXTBUS_MASK	0x000000c0	</span><span class="cm">/* External bus mask */</span><span class="cp"></span>
<span class="cp">#define CC_CAP_EXTBUS_NONE	0x00000000	</span><span class="cm">/* No ExtBus present */</span><span class="cp"></span>
<span class="cp">#define CC_CAP_EXTBUS_FULL	0x00000040	</span><span class="cm">/* ExtBus: PCMCIA, IDE &amp; Prog */</span><span class="cp"></span>
<span class="cp">#define CC_CAP_EXTBUS_PROG	0x00000080	</span><span class="cm">/* ExtBus: ProgIf only */</span><span class="cp"></span>
<span class="cp">#define	CC_CAP_FLASH_MASK	0x00000700	</span><span class="cm">/* Type of flash */</span><span class="cp"></span>
<span class="cp">#define	CC_CAP_PLL_MASK		0x00038000	</span><span class="cm">/* Type of PLL */</span><span class="cp"></span>
<span class="cp">#define CC_CAP_PWR_CTL		0x00040000	</span><span class="cm">/* Power control */</span><span class="cp"></span>
<span class="cp">#define CC_CAP_OTPSIZE		0x00380000	</span><span class="cm">/* OTP Size (0 = none) */</span><span class="cp"></span>
<span class="cp">#define CC_CAP_OTPSIZE_SHIFT	19	</span><span class="cm">/* OTP Size shift */</span><span class="cp"></span>
<span class="cp">#define CC_CAP_OTPSIZE_BASE	5	</span><span class="cm">/* OTP Size base */</span><span class="cp"></span>
<span class="cp">#define CC_CAP_JTAGP		0x00400000	</span><span class="cm">/* JTAG Master Present */</span><span class="cp"></span>
<span class="cp">#define CC_CAP_ROM		0x00800000	</span><span class="cm">/* Internal boot rom active */</span><span class="cp"></span>
<span class="cp">#define CC_CAP_BKPLN64		0x08000000	</span><span class="cm">/* 64-bit backplane */</span><span class="cp"></span>
<span class="cp">#define	CC_CAP_PMU		0x10000000	</span><span class="cm">/* PMU Present, rev &gt;= 20 */</span><span class="cp"></span>
<span class="cp">#define	CC_CAP_SROM		0x40000000	</span><span class="cm">/* Srom Present, rev &gt;= 32 */</span><span class="cp"></span>
<span class="cm">/* Nand flash present, rev &gt;= 35 */</span>
<span class="cp">#define	CC_CAP_NFLASH		0x80000000</span>

<span class="cp">#define	CC_CAP2_SECI		0x00000001	</span><span class="cm">/* SECI Present, rev &gt;= 36 */</span><span class="cp"></span>
<span class="cm">/* GSIO (spi/i2c) present, rev &gt;= 37 */</span>
<span class="cp">#define	CC_CAP2_GSIO		0x00000002</span>

<span class="cm">/* pmucapabilities */</span>
<span class="cp">#define PCAP_REV_MASK	0x000000ff</span>
<span class="cp">#define PCAP_RC_MASK	0x00001f00</span>
<span class="cp">#define PCAP_RC_SHIFT	8</span>
<span class="cp">#define PCAP_TC_MASK	0x0001e000</span>
<span class="cp">#define PCAP_TC_SHIFT	13</span>
<span class="cp">#define PCAP_PC_MASK	0x001e0000</span>
<span class="cp">#define PCAP_PC_SHIFT	17</span>
<span class="cp">#define PCAP_VC_MASK	0x01e00000</span>
<span class="cp">#define PCAP_VC_SHIFT	21</span>
<span class="cp">#define PCAP_CC_MASK	0x1e000000</span>
<span class="cp">#define PCAP_CC_SHIFT	25</span>
<span class="cp">#define PCAP5_PC_MASK	0x003e0000	</span><span class="cm">/* PMU corerev &gt;= 5 */</span><span class="cp"></span>
<span class="cp">#define PCAP5_PC_SHIFT	17</span>
<span class="cp">#define PCAP5_VC_MASK	0x07c00000</span>
<span class="cp">#define PCAP5_VC_SHIFT	22</span>
<span class="cp">#define PCAP5_CC_MASK	0xf8000000</span>
<span class="cp">#define PCAP5_CC_SHIFT	27</span>

<span class="cm">/*</span>
<span class="cm">* Maximum delay for the PMU state transition in us.</span>
<span class="cm">* This is an upper bound intended for spinwaits etc.</span>
<span class="cm">*/</span>
<span class="cp">#define PMU_MAX_TRANSITION_DLY	15000</span>

<span class="cp">#endif				</span><span class="cm">/* _SBCHIPC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
