
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Oct  9 14:43:07 2023
| Design       : ov5640_lcd
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                  
*****************************************************************************************************************************************************************
                                                                                 Clock   Non-clock                                                               
 Clock                    Period       Waveform            Type                  Loads       Loads  Sources                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared                176           5  {sys_clk}                                                    
   ui_clk                 10.0000      {0.0000 5.0000}     Generated (sys_clk)    3451           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                 2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                 2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk         10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
 cam_pclk                 20.0000      {0.0000 10.0000}    Declared                100           0  {cam_pclk}                                                   
=================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    191.1680 MHz        20.0000         5.2310         14.769
 cam_pclk                   50.0000 MHz    124.8128 MHz        20.0000         8.0120         11.988
 ui_clk                    100.0000 MHz    133.4757 MHz        10.0000         7.4920          2.508
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.769       0.000              0            547
 cam_pclk               cam_pclk                    11.988       0.000              0            294
 ui_clk                 cam_pclk                     4.884       0.000              0             11
 ui_clk                 ui_clk                       2.508       0.000              0          12680
 cam_pclk               ui_clk                       1.314       0.000              0             12
 ioclk1                 ioclk1                       1.698       0.000              0             48
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.241       0.000              0            547
 cam_pclk               cam_pclk                     0.340       0.000              0            294
 ui_clk                 cam_pclk                     1.410       0.000              0             11
 ui_clk                 ui_clk                       0.258       0.000              0          12680
 cam_pclk               ui_clk                       0.718       0.000              0             12
 ioclk1                 ioclk1                       0.444       0.000              0             48
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.782       0.000              0             62
 cam_pclk               cam_pclk                    10.284       0.000              0             49
 ui_clk                 cam_pclk                     3.309       0.000              0             33
 ui_clk                 ui_clk                       5.807       0.000              0           1784
 cam_pclk               ui_clk                       1.404       0.000              0             54
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.677       0.000              0             62
 cam_pclk               cam_pclk                     1.052       0.000              0             49
 ui_clk                 cam_pclk                     2.717       0.000              0             33
 ui_clk                 ui_clk                       0.400       0.000              0           1784
 cam_pclk               ui_clk                       2.020       0.000              0             54
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            176
 cam_pclk                                            9.102       0.000              0            100
 ui_clk                                              3.100       0.000              0           3451
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.307       0.000              0            547
 cam_pclk               cam_pclk                    14.468       0.000              0            294
 ui_clk                 cam_pclk                     7.170       0.000              0             11
 ui_clk                 ui_clk                       4.673       0.000              0          12680
 cam_pclk               ui_clk                       3.924       0.000              0             12
 ioclk1                 ioclk1                       1.836       0.000              0             48
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.262       0.000              0            547
 cam_pclk               cam_pclk                     0.265       0.000              0            294
 ui_clk                 cam_pclk                     0.853       0.000              0             11
 ui_clk                 ui_clk                       0.253       0.000              0          12680
 cam_pclk               ui_clk                       0.993       0.000              0             12
 ioclk1                 ioclk1                       0.380       0.000              0             48
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.796       0.000              0             62
 cam_pclk               cam_pclk                    13.349       0.000              0             49
 ui_clk                 cam_pclk                     6.011       0.000              0             33
 ui_clk                 ui_clk                       7.068       0.000              0           1784
 cam_pclk               ui_clk                       3.964       0.000              0             54
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.529       0.000              0             62
 cam_pclk               cam_pclk                     0.786       0.000              0             49
 ui_clk                 cam_pclk                     1.770       0.000              0             33
 ui_clk                 ui_clk                       0.389       0.000              0           1784
 cam_pclk               ui_clk                       1.903       0.000              0             54
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0            176
 cam_pclk                                            9.282       0.000              0            100
 ui_clk                                              3.480       0.000              0           3451
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.269
  Launch Clock Delay      :  3.859
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.592       3.016         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.287       3.303 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.556       3.859         lcd_clk          
 CLMA_126_104/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK

 CLMA_126_104/Y2                   tco                   0.375       4.234 r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/Q
                                   net (fanout=6)        0.882       5.116         u_lcd_rgb_top/u_lcd_driver/h_sync [1]
                                   td                    0.234       5.350 f       u_lcd_rgb_top/u_lcd_driver/N132_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.350         u_lcd_rgb_top/u_lcd_driver/_N4096
 CLMA_118_96/Y3                    td                    0.501       5.851 r       u_lcd_rgb_top/u_lcd_driver/N132_1_3/gateop_A2/Y1
                                   net (fanout=3)        0.402       6.253         u_lcd_rgb_top/u_lcd_driver/N132 [4]
 CLMA_122_92/COUT                  td                    0.344       6.597 r       u_lcd_rgb_top/u_lcd_driver/N134_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.597         u_lcd_rgb_top/u_lcd_driver/N134_1.co [4]
 CLMA_122_96/Y1                    td                    0.498       7.095 r       u_lcd_rgb_top/u_lcd_driver/N134_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.401       7.496         u_lcd_rgb_top/u_lcd_driver/N134 [7]
 CLMA_122_100/COUT                 td                    0.507       8.003 r       u_lcd_rgb_top/u_lcd_driver/N135.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.003         u_lcd_rgb_top/u_lcd_driver/N135.co [6]
 CLMA_122_104/Y1                   td                    0.498       8.501 r       u_lcd_rgb_top/u_lcd_driver/N135.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.576       9.077         u_lcd_rgb_top/u_lcd_driver/N135
 CLMA_126_100/C4                                                           r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.077         Logic Levels: 5  
                                                                                   Logic: 2.957ns(56.669%), Route: 2.261ns(43.331%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.317      22.356         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.197      22.553 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.716      23.269         lcd_clk          
 CLMA_126_100/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750      24.019                          
 clock uncertainty                                      -0.050      23.969                          

 Setup time                                             -0.123      23.846                          

 Data required time                                                 23.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.846                          
 Data arrival time                                                   9.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.269
  Launch Clock Delay      :  3.859
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.592       3.016         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.287       3.303 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.556       3.859         lcd_clk          
 CLMA_126_104/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK

 CLMA_126_104/Y2                   tco                   0.375       4.234 r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/Q
                                   net (fanout=6)        0.419       4.653         u_lcd_rgb_top/u_lcd_driver/h_sync [1]
 CLMS_126_101/COUT                 td                    0.507       5.160 r       u_lcd_rgb_top/u_lcd_driver/N46_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.160         u_lcd_rgb_top/u_lcd_driver/_N4715
 CLMS_126_105/Y0                   td                    0.269       5.429 r       u_lcd_rgb_top/u_lcd_driver/N46_1_5/gateop_A2/Y0
                                   net (fanout=2)        0.592       6.021         u_lcd_rgb_top/u_lcd_driver/N46 [4]
                                   td                    0.474       6.495 f       u_lcd_rgb_top/u_lcd_driver/N50_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.495         u_lcd_rgb_top/u_lcd_driver/_N4232
 CLMA_130_100/Y2                   td                    0.271       6.766 r       u_lcd_rgb_top/u_lcd_driver/N50_1_3/gateop_A2/Y0
                                   net (fanout=1)        0.703       7.469         u_lcd_rgb_top/u_lcd_driver/N50 [5]
 CLMA_130_101/COUT                 td                    0.502       7.971 r       u_lcd_rgb_top/u_lcd_driver/N51.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.971         u_lcd_rgb_top/u_lcd_driver/N51.co [6]
 CLMA_130_105/Y1                   td                    0.498       8.469 r       u_lcd_rgb_top/u_lcd_driver/N51.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.412       8.881         u_lcd_rgb_top/u_lcd_driver/N51
 CLMA_126_100/C1                                                           r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.881         Logic Levels: 5  
                                                                                   Logic: 2.896ns(57.666%), Route: 2.126ns(42.334%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.317      22.356         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.197      22.553 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.716      23.269         lcd_clk          
 CLMA_126_100/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750      24.019                          
 clock uncertainty                                      -0.050      23.969                          

 Setup time                                             -0.234      23.735                          

 Data required time                                                 23.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.735                          
 Data arrival time                                                   8.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.854                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.269
  Launch Clock Delay      :  3.859
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.592       3.016         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.287       3.303 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.556       3.859         lcd_clk          
 CLMA_126_104/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK

 CLMA_126_104/Y2                   tco                   0.375       4.234 r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/Q
                                   net (fanout=6)        0.882       5.116         u_lcd_rgb_top/u_lcd_driver/h_sync [1]
                                   td                    0.234       5.350 f       u_lcd_rgb_top/u_lcd_driver/N132_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.350         u_lcd_rgb_top/u_lcd_driver/_N4096
 CLMA_118_96/COUT                  td                    0.058       5.408 r       u_lcd_rgb_top/u_lcd_driver/N132_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.408         u_lcd_rgb_top/u_lcd_driver/_N4098
 CLMA_118_100/Y0                   td                    0.269       5.677 r       u_lcd_rgb_top/u_lcd_driver/N132_1_5/gateop_A2/Y0
                                   net (fanout=4)        0.402       6.079         u_lcd_rgb_top/u_lcd_driver/N132 [5]
 CLMA_118_97/COUT                  td                    0.348       6.427 r       u_lcd_rgb_top/u_lcd_driver/N140_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.427         u_lcd_rgb_top/u_lcd_driver/_N4697
 CLMA_118_101/Y1                   td                    0.498       6.925 r       u_lcd_rgb_top/u_lcd_driver/N140_2_5/gateop_A2/Y1
                                   net (fanout=1)        0.413       7.338         u_lcd_rgb_top/u_lcd_driver/N140 [7]
 CLMS_122_105/COUT                 td                    0.507       7.845 r       u_lcd_rgb_top/u_lcd_driver/N141.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.845         u_lcd_rgb_top/u_lcd_driver/N141.co [6]
 CLMS_122_109/Y1                   td                    0.498       8.343 r       u_lcd_rgb_top/u_lcd_driver/N141.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.483       8.826         u_lcd_rgb_top/u_lcd_driver/N141
 CLMA_126_100/C0                                                           r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L0

 Data arrival time                                                   8.826         Logic Levels: 6  
                                                                                   Logic: 2.787ns(56.110%), Route: 2.180ns(43.890%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.317      22.356         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.197      22.553 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.716      23.269         lcd_clk          
 CLMA_126_100/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750      24.019                          
 clock uncertainty                                      -0.050      23.969                          

 Setup time                                             -0.196      23.773                          

 Data required time                                                 23.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.773                          
 Data arrival time                                                   8.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.947                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/v_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/v_cnt[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.639  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.541
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.778

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.317       2.356         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.197       2.553 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.571       3.124         lcd_clk          
 CLMS_134_105/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/v_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_134_105/Q2                   tco                   0.224       3.348 f       u_lcd_rgb_top/u_lcd_driver/v_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.351       3.699         u_lcd_rgb_top/u_lcd_driver/v_cnt [0]
                                   td                    0.174       3.873 r       u_lcd_rgb_top/u_lcd_driver/v_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.873         u_lcd_rgb_top/u_lcd_driver/_N4984
 CLMS_134_97/COUT                  td                    0.049       3.922 f       u_lcd_rgb_top/u_lcd_driver/v_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.922         u_lcd_rgb_top/u_lcd_driver/_N4986
 CLMS_134_101/CIN                                                          f       u_lcd_rgb_top/u_lcd_driver/v_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.922         Logic Levels: 1  
                                                                                   Logic: 0.447ns(56.015%), Route: 0.351ns(43.985%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.592       3.016         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.287       3.303 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.238       4.541         lcd_clk          
 CLMS_134_101/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/v_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.778       3.763                          
 clock uncertainty                                       0.000       3.763                          

 Hold time                                              -0.082       3.681                          

 Data required time                                                  3.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.681                          
 Data arrival time                                                   3.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/v_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/v_cnt[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.639  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.541
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.778

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.317       2.356         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.197       2.553 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.571       3.124         lcd_clk          
 CLMS_134_105/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/v_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_134_105/Q2                   tco                   0.224       3.348 f       u_lcd_rgb_top/u_lcd_driver/v_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.351       3.699         u_lcd_rgb_top/u_lcd_driver/v_cnt [0]
                                   td                    0.174       3.873 r       u_lcd_rgb_top/u_lcd_driver/v_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.873         u_lcd_rgb_top/u_lcd_driver/_N4984
 CLMS_134_97/COUT                  td                    0.047       3.920 r       u_lcd_rgb_top/u_lcd_driver/v_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.920         u_lcd_rgb_top/u_lcd_driver/_N4986
                                   td                    0.049       3.969 f       u_lcd_rgb_top/u_lcd_driver/v_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.969         u_lcd_rgb_top/u_lcd_driver/_N4988
                                                                           f       u_lcd_rgb_top/u_lcd_driver/v_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.969         Logic Levels: 1  
                                                                                   Logic: 0.494ns(58.462%), Route: 0.351ns(41.538%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.592       3.016         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.287       3.303 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.238       4.541         lcd_clk          
 CLMS_134_101/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/v_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.778       3.763                          
 clock uncertainty                                       0.000       3.763                          

 Hold time                                              -0.071       3.692                          

 Data required time                                                  3.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.692                          
 Data arrival time                                                   3.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_cnt[10]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.388  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.178
  Launch Clock Delay      :  3.040
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.317       2.356         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.197       2.553 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.487       3.040         lcd_clk          
 CLMA_126_96/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/CLK

 CLMA_126_96/Q0                    tco                   0.222       3.262 f       u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.087       3.349         u_lcd_rgb_top/u_lcd_driver/h_cnt [5]
                                   td                    0.236       3.585 r       u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.585         u_lcd_rgb_top/u_lcd_driver/_N4660
 CLMA_126_96/COUT                  td                    0.049       3.634 f       u_lcd_rgb_top/u_lcd_driver/h_cnt[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.634         u_lcd_rgb_top/u_lcd_driver/_N4662
 CLMA_126_100/CIN                                                          f       u_lcd_rgb_top/u_lcd_driver/h_cnt[10]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.634         Logic Levels: 1  
                                                                                   Logic: 0.507ns(85.354%), Route: 0.087ns(14.646%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.592       3.016         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.287       3.303 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.875       4.178         lcd_clk          
 CLMA_126_100/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_cnt[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.750       3.428                          
 clock uncertainty                                       0.000       3.428                          

 Hold time                                              -0.082       3.346                          

 Data required time                                                  3.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.346                          
 Data arrival time                                                   3.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.851
  Launch Clock Delay      :  5.979
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.085       5.979         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_126_81/Q0                    tco                   0.287       6.266 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       2.993       9.259         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_206_8/Y6CD                   td                    0.134       9.393 f       CLKROUTE_33/Z    
                                   net (fanout=1)        0.957      10.350         ntR1238          
 CLMA_206_28/Y6CD                  td                    0.134      10.484 f       CLKROUTE_32/Z    
                                   net (fanout=1)        3.245      13.729         ntR1237          
 CLMA_130_84/B4                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.729         Logic Levels: 2  
                                                                                   Logic: 0.555ns(7.161%), Route: 7.195ns(92.839%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.748      24.851         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.018      25.869                          
 clock uncertainty                                      -0.050      25.819                          

 Setup time                                             -0.102      25.717                          

 Data required time                                                 25.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.717                          
 Data arrival time                                                  13.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.851
  Launch Clock Delay      :  5.979
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.085       5.979         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_126_81/Q2                    tco                   0.289       6.268 f       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        3.556       9.824         u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1
 CLMA_50_160/Y6CD                  td                    0.134       9.958 f       CLKROUTE_28/Z    
                                   net (fanout=1)        0.271      10.229         ntR1233          
 CLMA_46_164/Y6CD                  td                    0.134      10.363 f       CLKROUTE_27/Z    
                                   net (fanout=1)        0.769      11.132         ntR1232          
 CLMA_50_156/Y6CD                  td                    0.134      11.266 f       CLKROUTE_26/Z    
                                   net (fanout=1)        2.137      13.403         ntR1231          
 CLMA_130_84/B3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  13.403         Logic Levels: 3  
                                                                                   Logic: 0.691ns(9.308%), Route: 6.733ns(90.692%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.748      24.851         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.018      25.869                          
 clock uncertainty                                      -0.050      25.819                          

 Setup time                                             -0.372      25.447                          

 Data required time                                                 25.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.447                          
 Data arrival time                                                  13.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  5.979
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.085       5.979         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_126_81/Q0                    tco                   0.289       6.268 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.652       6.920         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                   td                    0.477       7.397 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.397         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4069
 CLMA_150_80/COUT                  td                    0.058       7.455 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.455         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4071
                                   td                    0.058       7.513 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.513         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4073
 CLMA_150_84/COUT                  td                    0.058       7.571 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.571         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4075
                                   td                    0.058       7.629 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.629         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4077
 CLMA_150_88/Y3                    td                    0.501       8.130 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.567       8.697         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMS_150_89/Y1                    td                    0.304       9.001 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.405       9.406         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [11]
                                   td                    0.474       9.880 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.880         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_146_89/Y2                    td                    0.271      10.151 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.313      10.464         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_146_97/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.464         Logic Levels: 5  
                                                                                   Logic: 2.548ns(56.812%), Route: 1.937ns(43.188%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.751      24.854         ntclkbufg_1      
 CLMA_146_97/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018      25.872                          
 clock uncertainty                                      -0.050      25.822                          

 Setup time                                             -0.121      25.701                          

 Data required time                                                 25.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.701                          
 Data arrival time                                                  10.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.975
  Launch Clock Delay      :  4.845
  Clock Pessimism Removal :  -1.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.742       4.845         ntclkbufg_1      
 CLMA_130_80/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_130_80/Q3                    tco                   0.221       5.066 f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.151         u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt [3]
 CLMA_130_80/D4                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.151         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.081       5.975         ntclkbufg_1      
 CLMA_130_80/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.130       4.845                          
 clock uncertainty                                       0.000       4.845                          

 Hold time                                              -0.034       4.811                          

 Data required time                                                  4.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.811                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.981
  Launch Clock Delay      :  4.851
  Clock Pessimism Removal :  -1.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.748       4.851         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[0]/opit_0_inv/CLK

 CLMA_130_84/Q2                    tco                   0.224       5.075 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[0]/opit_0_inv/Q
                                   net (fanout=2)        0.085       5.160         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [0]
 CLMA_130_84/A4                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.160         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.087       5.981         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.130       4.851                          
 clock uncertainty                                       0.000       4.851                          

 Hold time                                              -0.035       4.816                          

 Data required time                                                  4.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.816                          
 Data arrival time                                                   5.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[2]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[3]/opit_0_inv/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.981
  Launch Clock Delay      :  4.851
  Clock Pessimism Removal :  -1.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.748       4.851         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[2]/opit_0_inv/CLK

 CLMA_130_84/Q3                    tco                   0.221       5.072 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[2]/opit_0_inv/Q
                                   net (fanout=1)        0.185       5.257         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [2]
 CLMA_130_84/CD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[3]/opit_0_inv/D

 Data arrival time                                                   5.257         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.433%), Route: 0.185ns(45.567%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.087       5.981         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[3]/opit_0_inv/CLK
 clock pessimism                                        -1.130       4.851                          
 clock uncertainty                                       0.000       4.851                          

 Hold time                                               0.053       4.904                          

 Data required time                                                  4.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.904                          
 Data arrival time                                                   5.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.747  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.080      18.584         ntclkbufg_0      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.289      18.873 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.951      19.824         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_146_85/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  19.824         Logic Levels: 0  
                                                                                   Logic: 0.289ns(23.306%), Route: 0.951ns(76.694%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.734      24.837         ntclkbufg_1      
 CLMA_146_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      24.837                          
 clock uncertainty                                      -0.050      24.787                          

 Setup time                                             -0.079      24.708                          

 Data required time                                                 24.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.708                          
 Data arrival time                                                  19.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.884                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.728  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.861
  Launch Clock Delay      :  8.589
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.085      18.589         ntclkbufg_0      
 CLMA_146_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_146_92/Q1                    tco                   0.291      18.880 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.593      19.473         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMS_138_97/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  19.473         Logic Levels: 0  
                                                                                   Logic: 0.291ns(32.919%), Route: 0.593ns(67.081%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.758      24.861         ntclkbufg_1      
 CLMS_138_97/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      24.861                          
 clock uncertainty                                      -0.050      24.811                          

 Setup time                                             -0.079      24.732                          

 Data required time                                                 24.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.732                          
 Data arrival time                                                  19.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.740  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  8.577
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.073      18.577         ntclkbufg_0      
 CLMA_146_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_146_84/Q2                    tco                   0.289      18.866 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.565      19.431         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_146_85/M2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  19.431         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.841%), Route: 0.565ns(66.159%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.734      24.837         ntclkbufg_1      
 CLMA_146_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      24.837                          
 clock uncertainty                                      -0.050      24.787                          

 Setup time                                             -0.088      24.699                          

 Data required time                                                 24.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.699                          
 Data arrival time                                                  19.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.967
  Launch Clock Delay      :  7.087
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.734      27.087         ntclkbufg_0      
 CLMA_146_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_146_84/Q0                    tco                   0.226      27.313 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.100      27.413         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMA_146_85/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  27.413         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.325%), Route: 0.100ns(30.675%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.073      25.967         ntclkbufg_1      
 CLMA_146_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      25.967                          
 clock uncertainty                                       0.050      26.017                          

 Hold time                                              -0.014      26.003                          

 Data required time                                                 26.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.003                          
 Data arrival time                                                  27.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.984
  Launch Clock Delay      :  7.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.746      27.099         ntclkbufg_0      
 CLMA_146_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_146_93/Q0                    tco                   0.222      27.321 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213      27.534         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_146_96/AD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  27.534         Logic Levels: 0  
                                                                                   Logic: 0.222ns(51.034%), Route: 0.213ns(48.966%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.090      25.984         ntclkbufg_1      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      25.984                          
 clock uncertainty                                       0.050      26.034                          

 Hold time                                               0.053      26.087                          

 Data required time                                                 26.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.087                          
 Data arrival time                                                  27.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.447                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.984
  Launch Clock Delay      :  7.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.746      27.099         ntclkbufg_0      
 CLMA_146_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_146_92/Q2                    tco                   0.224      27.323 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213      27.536         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMA_146_96/CD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  27.536         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.259%), Route: 0.213ns(48.741%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.090      25.984         ntclkbufg_1      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      25.984                          
 clock uncertainty                                       0.050      26.034                          

 Hold time                                               0.053      26.087                          

 Data required time                                                 26.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.087                          
 Data arrival time                                                  27.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.110
  Launch Clock Delay      :  8.624
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.120       8.624         ntclkbufg_0      
 CLMA_230_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_144/Q3                   tco                   0.288       8.912 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.459       9.371         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_226_136/Y2                   td                    0.341       9.712 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.687      10.399         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      10.876 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.876         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_218_125/Y3                   td                    0.501      11.377 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.404      11.781         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_222_129/Y0                   td                    0.210      11.991 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.581      12.572         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_218_145/COUT                 td                    0.507      13.079 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.079         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4271
 CLMA_218_149/Y0                   td                    0.269      13.348 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.405      13.753         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_153/Y3                   td                    0.287      14.040 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.426      14.466         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7359
 CLMA_222_160/Y2                   td                    0.487      14.953 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[0]/gateop/F
                                   net (fanout=1)        0.711      15.664         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7416
 CLMS_222_157/BD                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  15.664         Logic Levels: 7  
                                                                                   Logic: 3.367ns(47.827%), Route: 3.673ns(52.173%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.757      17.110         ntclkbufg_0      
 CLMS_222_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.378      18.488                          
 clock uncertainty                                      -0.150      18.338                          

 Setup time                                             -0.166      18.172                          

 Data required time                                                 18.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.172                          
 Data arrival time                                                  15.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.508                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.110
  Launch Clock Delay      :  8.624
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.120       8.624         ntclkbufg_0      
 CLMA_230_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_144/Q3                   tco                   0.288       8.912 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.459       9.371         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_226_136/Y2                   td                    0.341       9.712 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.687      10.399         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      10.876 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.876         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_218_125/Y3                   td                    0.501      11.377 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.404      11.781         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_222_129/Y0                   td                    0.210      11.991 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.581      12.572         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_218_145/COUT                 td                    0.507      13.079 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.079         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4271
 CLMA_218_149/Y0                   td                    0.269      13.348 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.405      13.753         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_153/Y3                   td                    0.287      14.040 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.568      14.608         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7359
 CLMA_226_156/Y3                   td                    0.468      15.076 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[2]/gateop/F
                                   net (fanout=1)        0.263      15.339         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7442
 CLMS_222_157/C3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  15.339         Logic Levels: 7  
                                                                                   Logic: 3.348ns(49.859%), Route: 3.367ns(50.141%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.757      17.110         ntclkbufg_0      
 CLMS_222_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.378      18.488                          
 clock uncertainty                                      -0.150      18.338                          

 Setup time                                             -0.398      17.940                          

 Data required time                                                 17.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.940                          
 Data arrival time                                                  15.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.106
  Launch Clock Delay      :  8.624
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.120       8.624         ntclkbufg_0      
 CLMA_230_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_144/Q3                   tco                   0.288       8.912 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.459       9.371         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_226_136/Y2                   td                    0.341       9.712 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.687      10.399         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      10.876 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.876         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_218_125/Y3                   td                    0.501      11.377 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.404      11.781         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_222_129/Y0                   td                    0.210      11.991 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.581      12.572         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_218_145/COUT                 td                    0.507      13.079 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.079         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4271
 CLMA_218_149/Y0                   td                    0.269      13.348 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.405      13.753         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_153/Y3                   td                    0.287      14.040 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.420      14.460         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7359
 CLMA_218_161/Y1                   td                    0.468      14.928 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[3]/gateop/F
                                   net (fanout=1)        0.402      15.330         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7443
 CLMA_218_157/A3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  15.330         Logic Levels: 7  
                                                                                   Logic: 3.348ns(49.925%), Route: 3.358ns(50.075%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.753      17.106         ntclkbufg_0      
 CLMA_218_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.378      18.484                          
 clock uncertainty                                      -0.150      18.334                          

 Setup time                                             -0.397      17.937                          

 Data required time                                                 17.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.937                          
 Data arrival time                                                  15.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.607                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.641
  Launch Clock Delay      :  7.132
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.779       7.132         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.222       7.354 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.359       7.713         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_138_124/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.713         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.210%), Route: 0.359ns(61.790%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.137       8.641         ntclkbufg_0      
 CLMA_138_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.490                          
 clock uncertainty                                       0.000       7.490                          

 Hold time                                              -0.035       7.455                          

 Data required time                                                  7.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.455                          
 Data arrival time                                                   7.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.659
  Launch Clock Delay      :  7.162
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.809       7.162         ntclkbufg_0      
 CLMA_238_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_238_128/Q1                   tco                   0.224       7.386 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.353       7.739         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [2]
 CLMS_238_121/C4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.739         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.821%), Route: 0.353ns(61.179%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.155       8.659         ntclkbufg_0      
 CLMS_238_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.508                          
 clock uncertainty                                       0.000       7.508                          

 Hold time                                              -0.034       7.474                          

 Data required time                                                  7.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.474                          
 Data arrival time                                                   7.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dfi_idle/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.617
  Launch Clock Delay      :  7.115
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.762       7.115         ntclkbufg_0      
 CLMA_182_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_182_128/Q2                   tco                   0.224       7.339 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.323       7.662         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt [3]
 CLMS_182_125/B0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dfi_idle/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.662         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.951%), Route: 0.323ns(59.049%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.113       8.617         ntclkbufg_0      
 CLMS_182_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dfi_idle/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.466                          
 clock uncertainty                                       0.000       7.466                          

 Hold time                                              -0.080       7.386                          

 Data required time                                                  7.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.386                          
 Data arrival time                                                   7.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.099
  Launch Clock Delay      :  5.984
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.090       5.984         ntclkbufg_1      
 CLMA_146_97/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMA_146_97/Q1                    tco                   0.291       6.275 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.381      11.656         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMA_222_176/Y6CD                 td                    0.149      11.805 r       CLKROUTE_25/Z    
                                   net (fanout=1)        3.751      15.556         ntR1230          
 CLMA_146_93/M3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                  15.556         Logic Levels: 1  
                                                                                   Logic: 0.440ns(4.597%), Route: 9.132ns(95.403%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.746      17.099         ntclkbufg_0      
 CLMA_146_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.000      17.099                          
 clock uncertainty                                      -0.150      16.949                          

 Setup time                                             -0.079      16.870                          

 Data required time                                                 16.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.870                          
 Data arrival time                                                  15.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.090
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.070       5.964         ntclkbufg_1      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_150_85/Q1                    tco                   0.289       6.253 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.706       9.959         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_78_8/Y6CD                    td                    0.134      10.093 f       CLKROUTE_11/Z    
                                   net (fanout=1)        0.943      11.036         ntR1216          
 CLMA_74_16/Y6CD                   td                    0.134      11.170 f       CLKROUTE_10/Z    
                                   net (fanout=1)        0.787      11.957         ntR1215          
 CLMA_70_20/Y6CD                   td                    0.134      12.091 f       CLKROUTE_9/Z     
                                   net (fanout=1)        3.337      15.428         ntR1214          
 CLMS_150_89/AD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  15.428         Logic Levels: 3  
                                                                                   Logic: 0.691ns(7.301%), Route: 8.773ns(92.699%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.737      17.090         ntclkbufg_0      
 CLMS_150_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      17.090                          
 clock uncertainty                                      -0.150      16.940                          

 Setup time                                              0.029      16.969                          

 Data required time                                                 16.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.969                          
 Data arrival time                                                  15.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.541                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.090
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.070       5.964         ntclkbufg_1      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_150_85/Q2                    tco                   0.289       6.253 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.998       8.251         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_78_29/Y6CD                   td                    0.134       8.385 f       CLKROUTE_8/Z     
                                   net (fanout=1)        1.793      10.178         ntR1213          
 CLMA_74_9/Y6CD                    td                    0.134      10.312 f       CLKROUTE_7/Z     
                                   net (fanout=1)        0.933      11.245         ntR1212          
 CLMA_74_28/Y6CD                   td                    0.134      11.379 f       CLKROUTE_6/Z     
                                   net (fanout=1)        1.002      12.381         ntR1211          
 CLMA_70_8/Y6CD                    td                    0.134      12.515 f       CLKROUTE_5/Z     
                                   net (fanout=1)        2.877      15.392         ntR1210          
 CLMS_150_89/CD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  15.392         Logic Levels: 4  
                                                                                   Logic: 0.825ns(8.751%), Route: 8.603ns(91.249%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.737      17.090         ntclkbufg_0      
 CLMS_150_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      17.090                          
 clock uncertainty                                      -0.150      16.940                          

 Setup time                                              0.029      16.969                          

 Data required time                                                 16.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.969                          
 Data arrival time                                                  15.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.734  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.579
  Launch Clock Delay      :  4.845
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.742       4.845         ntclkbufg_1      
 CLMS_150_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMS_150_93/Q1                    tco                   0.229       5.074 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.359       9.433         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMS_150_89/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                   9.433         Logic Levels: 0  
                                                                                   Logic: 0.229ns(4.991%), Route: 4.359ns(95.009%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.075       8.579         ntclkbufg_0      
 CLMS_150_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000       8.579                          
 clock uncertainty                                       0.150       8.729                          

 Hold time                                              -0.014       8.715                          

 Data required time                                                  8.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.715                          
 Data arrival time                                                   9.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0_inv/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.797  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.646
  Launch Clock Delay      :  4.849
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.746       4.849         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_126_81/Q2                    tco                   0.228       5.077 r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        2.876       7.953         u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1
 CLMA_50_160/Y6CD                  td                    0.116       8.069 r       CLKROUTE_28/Z    
                                   net (fanout=1)        0.211       8.280         ntR1233          
 CLMA_46_164/Y6CD                  td                    0.116       8.396 r       CLKROUTE_27/Z    
                                   net (fanout=1)        0.638       9.034         ntR1232          
 CLMA_50_156/Y6CD                  td                    0.116       9.150 r       CLKROUTE_26/Z    
                                   net (fanout=1)        1.710      10.860         ntR1231          
 CLMA_130_84/Y1                    td                    0.337      11.197 r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.487      11.684         cmos_frame_vsync 
 CLMA_126_120/M2                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0_inv/D

 Data arrival time                                                  11.684         Logic Levels: 4  
                                                                                   Logic: 0.913ns(13.358%), Route: 5.922ns(86.642%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.142       8.646         ntclkbufg_0      
 CLMA_126_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0_inv/CLK
 clock pessimism                                         0.000       8.646                          
 clock uncertainty                                       0.150       8.796                          

 Hold time                                              -0.014       8.782                          

 Data required time                                                  8.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.782                          
 Data arrival time                                                  11.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.902                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.728  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.571
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.740       4.843         ntclkbufg_1      
 CLMA_146_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_146_89/Q3                    tco                   0.226       5.069 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.180       6.249         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_78_120/Y6AB                  td                    0.115       6.364 r       CLKROUTE_31/Z    
                                   net (fanout=1)        0.244       6.608         ntR1236          
 CLMS_78_137/Y6AB                  td                    0.115       6.723 r       CLKROUTE_30/Z    
                                   net (fanout=1)        0.651       7.374         ntR1235          
 CLMA_66_168/Y6CD                  td                    0.116       7.490 r       CLKROUTE_29/Z    
                                   net (fanout=1)        4.457      11.947         ntR1234          
 CLMA_146_80/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  11.947         Logic Levels: 3  
                                                                                   Logic: 0.572ns(8.052%), Route: 6.532ns(91.948%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.067       8.571         ntclkbufg_0      
 CLMA_146_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       8.571                          
 clock uncertainty                                       0.150       8.721                          

 Hold time                                              -0.014       8.707                          

 Data required time                                                  8.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.707                          
 Data arrival time                                                  11.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.420  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.598
  Launch Clock Delay      :  4.541
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.135       4.541         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_122_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_122_109/Q0                   tco                   0.287       4.828 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=478)      1.844       6.672         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_206_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   6.672         Logic Levels: 0  
                                                                                   Logic: 0.287ns(13.468%), Route: 1.844ns(86.532%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.715      23.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_206_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.523      24.121                          
 clock uncertainty                                      -0.050      24.071                          

 Recovery time                                          -0.617      23.454                          

 Data required time                                                 23.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.454                          
 Data arrival time                                                   6.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.782                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.438  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.580
  Launch Clock Delay      :  4.541
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.135       4.541         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_122_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_122_109/Q0                   tco                   0.287       4.828 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=478)      1.671       6.499         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_178_73/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.499         Logic Levels: 0  
                                                                                   Logic: 0.287ns(14.658%), Route: 1.671ns(85.342%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.697      23.580         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.103                          
 clock uncertainty                                      -0.050      24.053                          

 Recovery time                                          -0.617      23.436                          

 Data required time                                                 23.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.436                          
 Data arrival time                                                   6.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.937                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.584
  Launch Clock Delay      :  4.541
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.135       4.541         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_122_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_122_109/Q0                   tco                   0.287       4.828 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=478)      1.626       6.454         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_72/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS

 Data arrival time                                                   6.454         Logic Levels: 0  
                                                                                   Logic: 0.287ns(15.003%), Route: 1.626ns(84.997%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.584         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                         0.523      24.107                          
 clock uncertainty                                      -0.050      24.057                          

 Recovery time                                          -0.617      23.440                          

 Data required time                                                 23.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.440                          
 Data arrival time                                                   6.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.986                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.578
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695       3.578         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_166_69/Q0                    tco                   0.222       3.800 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.464       4.264         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_178_68/RSCO                  td                    0.105       4.369 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.369         ntR667           
 CLMA_178_72/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.369         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.340%), Route: 0.464ns(58.660%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.036       4.442         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.692                          
 clock uncertainty                                       0.000       3.692                          

 Removal time                                            0.000       3.692                          

 Data required time                                                  3.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.692                          
 Data arrival time                                                   4.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.578
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695       3.578         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_166_69/Q0                    tco                   0.222       3.800 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.464       4.264         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_178_68/RSCO                  td                    0.105       4.369 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.369         ntR667           
 CLMA_178_72/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.369         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.340%), Route: 0.464ns(58.660%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.036       4.442         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.692                          
 clock uncertainty                                       0.000       3.692                          

 Removal time                                            0.000       3.692                          

 Data required time                                                  3.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.692                          
 Data arrival time                                                   4.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.578
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695       3.578         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_166_69/Q0                    tco                   0.222       3.800 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.464       4.264         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_178_68/RSCO                  td                    0.105       4.369 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.369         ntR667           
 CLMA_178_72/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.369         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.340%), Route: 0.464ns(58.660%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.036       4.442         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.692                          
 clock uncertainty                                       0.000       3.692                          

 Removal time                                            0.000       3.692                          

 Data required time                                                  3.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.692                          
 Data arrival time                                                   4.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.834
  Launch Clock Delay      :  5.981
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.087       5.981         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.289       6.270 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.250       6.520         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.197       6.717 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       8.184      14.901         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_85/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  14.901         Logic Levels: 1  
                                                                                   Logic: 0.486ns(5.448%), Route: 8.434ns(94.552%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.731      24.834         ntclkbufg_1      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018      25.852                          
 clock uncertainty                                      -0.050      25.802                          

 Recovery time                                          -0.617      25.185                          

 Data required time                                                 25.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.185                          
 Data arrival time                                                  14.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.834
  Launch Clock Delay      :  5.981
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.087       5.981         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.289       6.270 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.250       6.520         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.197       6.717 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       8.184      14.901         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_85/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  14.901         Logic Levels: 1  
                                                                                   Logic: 0.486ns(5.448%), Route: 8.434ns(94.552%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.731      24.834         ntclkbufg_1      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018      25.852                          
 clock uncertainty                                      -0.050      25.802                          

 Recovery time                                          -0.617      25.185                          

 Data required time                                                 25.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.185                          
 Data arrival time                                                  14.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.834
  Launch Clock Delay      :  5.981
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.087       5.981         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.289       6.270 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.250       6.520         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.197       6.717 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       8.184      14.901         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_85/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                  14.901         Logic Levels: 1  
                                                                                   Logic: 0.486ns(5.448%), Route: 8.434ns(94.552%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.731      24.834         ntclkbufg_1      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018      25.852                          
 clock uncertainty                                      -0.050      25.802                          

 Recovery time                                          -0.617      25.185                          

 Data required time                                                 25.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.185                          
 Data arrival time                                                  14.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.964
  Launch Clock Delay      :  4.851
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.748       4.851         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.222       5.073 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.185       5.258         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.162       5.420 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       0.473       5.893         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_80/RSCO                  td                    0.105       5.998 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.998         ntR103           
 CLMA_150_84/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.998         Logic Levels: 2  
                                                                                   Logic: 0.489ns(42.633%), Route: 0.658ns(57.367%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.070       5.964         ntclkbufg_1      
 CLMA_150_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.018       4.946                          
 clock uncertainty                                       0.000       4.946                          

 Removal time                                            0.000       4.946                          

 Data required time                                                  4.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.946                          
 Data arrival time                                                   5.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.964
  Launch Clock Delay      :  4.851
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.748       4.851         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.222       5.073 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.185       5.258         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.162       5.420 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       0.473       5.893         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_80/RSCO                  td                    0.105       5.998 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.998         ntR103           
 CLMA_150_84/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.998         Logic Levels: 2  
                                                                                   Logic: 0.489ns(42.633%), Route: 0.658ns(57.367%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.070       5.964         ntclkbufg_1      
 CLMA_150_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.018       4.946                          
 clock uncertainty                                       0.000       4.946                          

 Removal time                                            0.000       4.946                          

 Data required time                                                  4.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.946                          
 Data arrival time                                                   5.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.100  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  4.851
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.748       4.851         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.222       5.073 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.185       5.258         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.162       5.420 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       0.473       5.893         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_80/RSCO                  td                    0.105       5.998 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.998         ntR103           
 CLMA_150_84/RSCO                  td                    0.105       6.103 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.103         ntR102           
 CLMA_150_88/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.103         Logic Levels: 3  
                                                                                   Logic: 0.594ns(47.444%), Route: 0.658ns(52.556%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.075       5.969         ntclkbufg_1      
 CLMA_150_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.018       4.951                          
 clock uncertainty                                       0.000       4.951                          

 Removal time                                            0.000       4.951                          

 Data required time                                                  4.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.951                          
 Data arrival time                                                   6.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[4]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.815  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.808
  Launch Clock Delay      :  8.623
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.119      18.623         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.289      18.912 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.256      19.168         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_129/Y2                   td                    0.196      19.364 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=78)       1.468      20.832         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_154_52/RS                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[4]/opit_0/RS

 Data arrival time                                                  20.832         Logic Levels: 1  
                                                                                   Logic: 0.485ns(21.956%), Route: 1.724ns(78.044%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.705      24.808         ntclkbufg_1      
 CLMA_154_52/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[4]/opit_0/CLK
 clock pessimism                                         0.000      24.808                          
 clock uncertainty                                      -0.050      24.758                          

 Recovery time                                          -0.617      24.141                          

 Data required time                                                 24.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.141                          
 Data arrival time                                                  20.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.815  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.808
  Launch Clock Delay      :  8.623
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.119      18.623         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.289      18.912 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.256      19.168         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_129/Y2                   td                    0.196      19.364 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=78)       1.468      20.832         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_154_52/RS                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/RS

 Data arrival time                                                  20.832         Logic Levels: 1  
                                                                                   Logic: 0.485ns(21.956%), Route: 1.724ns(78.044%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.705      24.808         ntclkbufg_1      
 CLMA_154_52/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/CLK
 clock pessimism                                         0.000      24.808                          
 clock uncertainty                                      -0.050      24.758                          

 Recovery time                                          -0.617      24.141                          

 Data required time                                                 24.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.141                          
 Data arrival time                                                  20.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.815  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.808
  Launch Clock Delay      :  8.623
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.119      18.623         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.289      18.912 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.256      19.168         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_129/Y2                   td                    0.196      19.364 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=78)       1.468      20.832         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_154_52/RS                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/RS

 Data arrival time                                                  20.832         Logic Levels: 1  
                                                                                   Logic: 0.485ns(21.956%), Route: 1.724ns(78.044%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.705      24.808         ntclkbufg_1      
 CLMA_154_52/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/CLK
 clock pessimism                                         0.000      24.808                          
 clock uncertainty                                      -0.050      24.758                          

 Recovery time                                          -0.617      24.141                          

 Data required time                                                 24.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.141                          
 Data arrival time                                                  20.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.979
  Launch Clock Delay      :  7.132
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.779      27.132         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.222      27.354 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.191      27.545         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_129/Y2                   td                    0.162      27.707 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=78)       0.813      28.520         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_126_81/RS                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/RS

 Data arrival time                                                  28.520         Logic Levels: 1  
                                                                                   Logic: 0.384ns(27.666%), Route: 1.004ns(72.334%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.085      25.979         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/CLK
 clock pessimism                                         0.000      25.979                          
 clock uncertainty                                       0.050      26.029                          

 Removal time                                           -0.226      25.803                          

 Data required time                                                 25.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.803                          
 Data arrival time                                                  28.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.979
  Launch Clock Delay      :  7.132
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.779      27.132         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.222      27.354 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.191      27.545         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_129/Y2                   td                    0.162      27.707 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=78)       0.813      28.520         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_126_81/RS                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/RS

 Data arrival time                                                  28.520         Logic Levels: 1  
                                                                                   Logic: 0.384ns(27.666%), Route: 1.004ns(72.334%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.085      25.979         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
 clock pessimism                                         0.000      25.979                          
 clock uncertainty                                       0.050      26.029                          

 Removal time                                           -0.226      25.803                          

 Data required time                                                 25.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.803                          
 Data arrival time                                                  28.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.979
  Launch Clock Delay      :  7.132
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.779      27.132         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.222      27.354 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.191      27.545         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_129/Y2                   td                    0.162      27.707 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=78)       0.813      28.520         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_126_81/RS                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                  28.520         Logic Levels: 1  
                                                                                   Logic: 0.384ns(27.666%), Route: 1.004ns(72.334%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.085      25.979         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      25.979                          
 clock uncertainty                                       0.050      26.029                          

 Removal time                                           -0.226      25.803                          

 Data required time                                                 25.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.803                          
 Data arrival time                                                  28.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.137
  Launch Clock Delay      :  8.536
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.032       8.536         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.289       8.825 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=599)      1.154       9.979         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_69/RSCO                  td                    0.147      10.126 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[46]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.126         ntR526           
 CLMS_214_73/RSCO                  td                    0.147      10.273 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[110]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.273         ntR525           
 CLMS_214_77/RSCO                  td                    0.147      10.420 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.420         ntR524           
 CLMS_214_81/RSCO                  td                    0.147      10.567 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.567         ntR523           
 CLMS_214_85/RSCO                  td                    0.147      10.714 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.714         ntR522           
 CLMS_214_89/RSCO                  td                    0.147      10.861 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[123]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.861         ntR521           
 CLMS_214_93/RSCO                  td                    0.147      11.008 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.008         ntR520           
 CLMS_214_97/RSCO                  td                    0.147      11.155 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.155         ntR519           
 CLMS_214_101/RSCO                 td                    0.147      11.302 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.302         ntR518           
 CLMS_214_105/RSCO                 td                    0.147      11.449 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.449         ntR517           
 CLMS_214_109/RSCO                 td                    0.147      11.596 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[102]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.596         ntR516           
 CLMS_214_113/RSCO                 td                    0.147      11.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[101]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.743         ntR515           
 CLMS_214_117/RSCO                 td                    0.147      11.890 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.890         ntR514           
 CLMS_214_121/RSCO                 td                    0.147      12.037 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.037         ntR513           
 CLMS_214_125/RSCO                 td                    0.147      12.184 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.184         ntR512           
 CLMS_214_129/RSCO                 td                    0.147      12.331 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.331         ntR511           
 CLMS_214_133/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.331         Logic Levels: 16 
                                                                                   Logic: 2.641ns(69.592%), Route: 1.154ns(30.408%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.784      17.137         ntclkbufg_0      
 CLMS_214_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.288                          
 clock uncertainty                                      -0.150      18.138                          

 Recovery time                                           0.000      18.138                          

 Data required time                                                 18.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.138                          
 Data arrival time                                                  12.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_cal_error/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.137
  Launch Clock Delay      :  8.536
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.032       8.536         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.289       8.825 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=599)      1.154       9.979         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_69/RSCO                  td                    0.147      10.126 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[46]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.126         ntR526           
 CLMS_214_73/RSCO                  td                    0.147      10.273 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[110]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.273         ntR525           
 CLMS_214_77/RSCO                  td                    0.147      10.420 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.420         ntR524           
 CLMS_214_81/RSCO                  td                    0.147      10.567 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.567         ntR523           
 CLMS_214_85/RSCO                  td                    0.147      10.714 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.714         ntR522           
 CLMS_214_89/RSCO                  td                    0.147      10.861 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[123]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.861         ntR521           
 CLMS_214_93/RSCO                  td                    0.147      11.008 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.008         ntR520           
 CLMS_214_97/RSCO                  td                    0.147      11.155 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.155         ntR519           
 CLMS_214_101/RSCO                 td                    0.147      11.302 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.302         ntR518           
 CLMS_214_105/RSCO                 td                    0.147      11.449 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.449         ntR517           
 CLMS_214_109/RSCO                 td                    0.147      11.596 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[102]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.596         ntR516           
 CLMS_214_113/RSCO                 td                    0.147      11.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[101]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.743         ntR515           
 CLMS_214_117/RSCO                 td                    0.147      11.890 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.890         ntR514           
 CLMS_214_121/RSCO                 td                    0.147      12.037 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.037         ntR513           
 CLMS_214_125/RSCO                 td                    0.147      12.184 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.184         ntR512           
 CLMS_214_129/RSCO                 td                    0.147      12.331 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.331         ntR511           
 CLMS_214_133/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_cal_error/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.331         Logic Levels: 16 
                                                                                   Logic: 2.641ns(69.592%), Route: 1.154ns(30.408%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.784      17.137         ntclkbufg_0      
 CLMS_214_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_cal_error/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.288                          
 clock uncertainty                                      -0.150      18.138                          

 Recovery time                                           0.000      18.138                          

 Data required time                                                 18.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.138                          
 Data arrival time                                                  12.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.137
  Launch Clock Delay      :  8.536
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.032       8.536         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.289       8.825 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=599)      1.154       9.979         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_69/RSCO                  td                    0.147      10.126 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[46]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.126         ntR526           
 CLMS_214_73/RSCO                  td                    0.147      10.273 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[110]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.273         ntR525           
 CLMS_214_77/RSCO                  td                    0.147      10.420 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.420         ntR524           
 CLMS_214_81/RSCO                  td                    0.147      10.567 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.567         ntR523           
 CLMS_214_85/RSCO                  td                    0.147      10.714 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.714         ntR522           
 CLMS_214_89/RSCO                  td                    0.147      10.861 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[123]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.861         ntR521           
 CLMS_214_93/RSCO                  td                    0.147      11.008 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.008         ntR520           
 CLMS_214_97/RSCO                  td                    0.147      11.155 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.155         ntR519           
 CLMS_214_101/RSCO                 td                    0.147      11.302 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.302         ntR518           
 CLMS_214_105/RSCO                 td                    0.147      11.449 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.449         ntR517           
 CLMS_214_109/RSCO                 td                    0.147      11.596 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[102]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.596         ntR516           
 CLMS_214_113/RSCO                 td                    0.147      11.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[101]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.743         ntR515           
 CLMS_214_117/RSCO                 td                    0.147      11.890 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.890         ntR514           
 CLMS_214_121/RSCO                 td                    0.147      12.037 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.037         ntR513           
 CLMS_214_125/RSCO                 td                    0.147      12.184 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.184         ntR512           
 CLMS_214_129/RSCO                 td                    0.147      12.331 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.331         ntR511           
 CLMS_214_133/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.331         Logic Levels: 16 
                                                                                   Logic: 2.641ns(69.592%), Route: 1.154ns(30.408%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.784      17.137         ntclkbufg_0      
 CLMS_214_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.288                          
 clock uncertainty                                      -0.150      18.138                          

 Recovery time                                           0.000      18.138                          

 Data required time                                                 18.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.138                          
 Data arrival time                                                  12.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.634
  Launch Clock Delay      :  7.157
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.804       7.157         ntclkbufg_0      
 CLMS_238_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_133/Q2                   tco                   0.228       7.385 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.489       7.874         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   7.874         Logic Levels: 0  
                                                                                   Logic: 0.228ns(31.799%), Route: 0.489ns(68.201%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.130       8.634         ntclkbufg_0      
 DQSL_242_100/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -1.151       7.483                          
 clock uncertainty                                       0.000       7.483                          

 Removal time                                           -0.009       7.474                          

 Data required time                                                  7.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.474                          
 Data arrival time                                                   7.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[24]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.549
  Launch Clock Delay      :  7.047
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.694       7.047         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.222       7.269 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=599)      0.351       7.620         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_182_73/RSCO                  td                    0.105       7.725 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.725         ntR577           
 CLMS_182_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[24]/opit_0_inv/RS

 Data arrival time                                                   7.725         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.230%), Route: 0.351ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.045       8.549         ntclkbufg_0      
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[24]/opit_0_inv/CLK
 clock pessimism                                        -1.378       7.171                          
 clock uncertainty                                       0.000       7.171                          

 Removal time                                            0.000       7.171                          

 Data required time                                                  7.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.171                          
 Data arrival time                                                   7.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[25]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.549
  Launch Clock Delay      :  7.047
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.694       7.047         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.222       7.269 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=599)      0.351       7.620         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_182_73/RSCO                  td                    0.105       7.725 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.725         ntR577           
 CLMS_182_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[25]/opit_0_inv/RS

 Data arrival time                                                   7.725         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.230%), Route: 0.351ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.045       8.549         ntclkbufg_0      
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[25]/opit_0_inv/CLK
 clock pessimism                                        -1.378       7.171                          
 clock uncertainty                                       0.000       7.171                          

 Removal time                                            0.000       7.171                          

 Data required time                                                  7.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.171                          
 Data arrival time                                                   7.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.094
  Launch Clock Delay      :  5.981
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.087       5.981         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.289       6.270 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.250       6.520         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.197       6.717 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       8.206      14.923         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_85/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  14.923         Logic Levels: 1  
                                                                                   Logic: 0.486ns(5.435%), Route: 8.456ns(94.565%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.741      17.094         ntclkbufg_0      
 CLMS_138_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      17.094                          
 clock uncertainty                                      -0.150      16.944                          

 Recovery time                                          -0.617      16.327                          

 Data required time                                                 16.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.327                          
 Data arrival time                                                  14.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.094
  Launch Clock Delay      :  5.981
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.087       5.981         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.289       6.270 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.250       6.520         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.197       6.717 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       8.206      14.923         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_85/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  14.923         Logic Levels: 1  
                                                                                   Logic: 0.486ns(5.435%), Route: 8.456ns(94.565%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.741      17.094         ntclkbufg_0      
 CLMS_138_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      17.094                          
 clock uncertainty                                      -0.150      16.944                          

 Recovery time                                          -0.617      16.327                          

 Data required time                                                 16.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.327                          
 Data arrival time                                                  14.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.082
  Launch Clock Delay      :  5.981
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.087       5.981         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.289       6.270 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.250       6.520         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.197       6.717 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       8.030      14.747         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_80/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS

 Data arrival time                                                  14.747         Logic Levels: 1  
                                                                                   Logic: 0.486ns(5.544%), Route: 8.280ns(94.456%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.729      17.082         ntclkbufg_0      
 CLMA_146_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      17.082                          
 clock uncertainty                                      -0.150      16.932                          

 Recovery time                                          -0.617      16.315                          

 Data required time                                                 16.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.315                          
 Data arrival time                                                  14.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.568                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.750  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.601
  Launch Clock Delay      :  4.851
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.748       4.851         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.222       5.073 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.185       5.258         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.162       5.420 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       5.274      10.694         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_148/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  10.694         Logic Levels: 1  
                                                                                   Logic: 0.384ns(6.572%), Route: 5.459ns(93.428%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.097       8.601         ntclkbufg_0      
 DRM_210_148/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.601                          
 clock uncertainty                                       0.150       8.751                          

 Removal time                                           -0.077       8.674                          

 Data required time                                                  8.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.674                          
 Data arrival time                                                  10.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.779  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.630
  Launch Clock Delay      :  4.851
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.748       4.851         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.222       5.073 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.185       5.258         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.162       5.420 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       5.473      10.893         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_128/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  10.893         Logic Levels: 1  
                                                                                   Logic: 0.384ns(6.356%), Route: 5.658ns(93.644%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.126       8.630         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.630                          
 clock uncertainty                                       0.150       8.780                          

 Removal time                                           -0.077       8.703                          

 Data required time                                                  8.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.703                          
 Data arrival time                                                  10.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.722  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.573
  Launch Clock Delay      :  4.851
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.748       4.851         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.222       5.073 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.185       5.258         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.162       5.420 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       5.430      10.850         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_168/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  10.850         Logic Levels: 1  
                                                                                   Logic: 0.384ns(6.401%), Route: 5.615ns(93.599%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     2.069       8.573         ntclkbufg_0      
 DRM_210_168/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.573                          
 clock uncertainty                                       0.150       8.723                          

 Removal time                                           -0.077       8.646                          

 Data required time                                                  8.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.646                          
 Data arrival time                                                  10.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[20] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.592       3.016         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.287       3.303 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       2.004       5.307         lcd_clk          
 DRM_210_68/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_68/QB0[0]                 tco                   2.307       7.614 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        2.561      10.175         rddata[12]       
 CLMS_70_145/Y3                    td                    0.197      10.372 f       u_lcd_rgb_top/u_lcd_driver/N34[12]/gateop_perm/Z
                                   net (fanout=1)        1.549      11.921         u_lcd_rgb_top/lcd_rgb_565 [12]
 IOL_7_202/DO                      td                    0.139      12.060 f       u_lcd_rgb_top.lcd_rgb_tri[20]/opit_1/O
                                   net (fanout=1)        0.000      12.060         u_lcd_rgb_top.lcd_rgb_tri[20]/ntO
 IOBS_0_201/PAD                    td                    3.056      15.116 f       u_lcd_rgb_top.lcd_rgb_tri[20]/opit_0/O
                                   net (fanout=1)        0.059      15.175         nt_lcd_rgb[20]   
 G6                                                                        f       lcd_rgb[20] (port)

 Data arrival time                                                  15.175         Logic Levels: 3  
                                                                                   Logic: 5.699ns(57.752%), Route: 4.169ns(42.248%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[21] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.592       3.016         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.287       3.303 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       2.004       5.307         lcd_clk          
 DRM_210_68/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_68/QB0[1]                 tco                   2.307       7.614 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.384       9.998         rddata[13]       
 CLMS_70_145/Y0                    td                    0.341      10.339 f       u_lcd_rgb_top/u_lcd_driver/N34[13]/gateop_perm/Z
                                   net (fanout=1)        1.389      11.728         u_lcd_rgb_top/lcd_rgb_565 [13]
 IOL_7_201/DO                      td                    0.139      11.867 f       u_lcd_rgb_top.lcd_rgb_tri[21]/opit_1/O
                                   net (fanout=1)        0.000      11.867         u_lcd_rgb_top.lcd_rgb_tri[21]/ntO
 IOBS_0_200/PAD                    td                    3.056      14.923 f       u_lcd_rgb_top.lcd_rgb_tri[21]/opit_0/O
                                   net (fanout=1)        0.060      14.983         nt_lcd_rgb[21]   
 H7                                                                        f       lcd_rgb[21] (port)

 Data arrival time                                                  14.983         Logic Levels: 3  
                                                                                   Logic: 5.843ns(60.387%), Route: 3.833ns(39.613%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[19] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.592       3.016         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.287       3.303 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.648       4.951         lcd_clk          
 DRM_210_88/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_88/QB0[1]                 tco                   2.307       7.258 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.218       9.476         rddata[11]       
 CLMS_70_145/Y2                    td                    0.494       9.970 f       u_lcd_rgb_top/u_lcd_driver/N34[11]/gateop_perm/Z
                                   net (fanout=1)        1.657      11.627         u_lcd_rgb_top/lcd_rgb_565 [11]
 IOL_7_205/DO                      td                    0.139      11.766 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_1/O
                                   net (fanout=1)        0.000      11.766         u_lcd_rgb_top.lcd_rgb_tri[19]/ntO
 IOBS_0_204/PAD                    td                    3.056      14.822 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_0/O
                                   net (fanout=1)        0.047      14.869         nt_lcd_rgb[19]   
 E4                                                                        f       lcd_rgb[19] (port)

 Data arrival time                                                  14.869         Logic Levels: 3  
                                                                                   Logic: 5.996ns(60.456%), Route: 3.922ns(39.544%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[1] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       mem_dq[1] (port) 
                                   net (fanout=1)        0.038       0.038         nt_mem_dq[1]     
 IOBS_244_88/DIN                   td                    0.461       0.499 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_89/RX_DATA_DD             td                    0.461       0.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.405       1.365         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1]
 CLMA_238_84/Y1                    td                    0.156       1.521 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.219       1.740         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N47340
 CLMA_238_88/C0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.740         Logic Levels: 3  
                                                                                   Logic: 1.078ns(61.954%), Route: 0.662ns(38.046%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[6] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 f       mem_dq[6] (port) 
                                   net (fanout=1)        0.072       0.072         nt_mem_dq[6]     
 IOBS_244_109/DIN                  td                    0.461       0.533 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.533         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_243_110/RX_DATA_DD            td                    0.461       0.994 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.285       1.279         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_238_109/Y3                   td                    0.162       1.441 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.360       1.801         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N47341
 CLMA_238_88/C3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.801         Logic Levels: 3  
                                                                                   Logic: 1.084ns(60.189%), Route: 0.717ns(39.811%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[9] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N18                                                     0.000       0.000 f       mem_dq[9] (port) 
                                   net (fanout=1)        0.056       0.056         nt_mem_dq[9]     
 IOBS_244_80/DIN                   td                    0.461       0.517 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.517         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_81/RX_DATA_DD             td                    0.461       0.978 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.398       1.376         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [1]
 CLMA_238_76/Y1                    td                    0.156       1.532 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.355       1.887         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N47710
 CLMS_238_69/B3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.887         Logic Levels: 3  
                                                                                   Logic: 1.078ns(57.128%), Route: 0.809ns(42.872%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_128/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_210_168/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_210_168/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_148/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_178_165/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_178_165/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_166_157/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.286
  Launch Clock Delay      :  2.628
  Clock Pessimism Removal :  0.453

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.964       2.072         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.221       2.293 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.335       2.628         lcd_clk          
 CLMA_126_104/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK

 CLMA_126_104/Y2                   tco                   0.283       2.911 f       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/Q
                                   net (fanout=6)        0.266       3.177         u_lcd_rgb_top/u_lcd_driver/h_sync [1]
 CLMS_126_101/COUT                 td                    0.391       3.568 r       u_lcd_rgb_top/u_lcd_driver/N46_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.568         u_lcd_rgb_top/u_lcd_driver/_N4715
 CLMS_126_105/Y0                   td                    0.206       3.774 f       u_lcd_rgb_top/u_lcd_driver/N46_1_5/gateop_A2/Y0
                                   net (fanout=2)        0.371       4.145         u_lcd_rgb_top/u_lcd_driver/N46 [4]
                                   td                    0.365       4.510 f       u_lcd_rgb_top/u_lcd_driver/N50_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.510         u_lcd_rgb_top/u_lcd_driver/_N4232
 CLMA_130_100/Y2                   td                    0.202       4.712 f       u_lcd_rgb_top/u_lcd_driver/N50_1_3/gateop_A2/Y0
                                   net (fanout=1)        0.465       5.177         u_lcd_rgb_top/u_lcd_driver/N50 [5]
 CLMA_130_101/COUT                 td                    0.387       5.564 r       u_lcd_rgb_top/u_lcd_driver/N51.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.564         u_lcd_rgb_top/u_lcd_driver/N51.co [6]
 CLMA_130_105/Y1                   td                    0.366       5.930 f       u_lcd_rgb_top/u_lcd_driver/N51.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.262       6.192         u_lcd_rgb_top/u_lcd_driver/N51
 CLMA_126_100/C1                                                           f       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.192         Logic Levels: 5  
                                                                                   Logic: 2.200ns(61.728%), Route: 1.364ns(38.272%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.838      21.682         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.158      21.840 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.446      22.286         lcd_clk          
 CLMA_126_100/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.453      22.739                          
 clock uncertainty                                      -0.050      22.689                          

 Setup time                                             -0.190      22.499                          

 Data required time                                                 22.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.499                          
 Data arrival time                                                   6.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.286
  Launch Clock Delay      :  2.628
  Clock Pessimism Removal :  0.453

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.964       2.072         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.221       2.293 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.335       2.628         lcd_clk          
 CLMA_126_104/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK

 CLMA_126_104/Y2                   tco                   0.283       2.911 f       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/Q
                                   net (fanout=6)        0.561       3.472         u_lcd_rgb_top/u_lcd_driver/h_sync [1]
                                   td                    0.180       3.652 f       u_lcd_rgb_top/u_lcd_driver/N132_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.652         u_lcd_rgb_top/u_lcd_driver/_N4096
 CLMA_118_96/Y3                    td                    0.387       4.039 r       u_lcd_rgb_top/u_lcd_driver/N132_1_3/gateop_A2/Y1
                                   net (fanout=3)        0.237       4.276         u_lcd_rgb_top/u_lcd_driver/N132 [4]
 CLMA_122_92/COUT                  td                    0.265       4.541 r       u_lcd_rgb_top/u_lcd_driver/N134_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.541         u_lcd_rgb_top/u_lcd_driver/N134_1.co [4]
 CLMA_122_96/Y1                    td                    0.383       4.924 r       u_lcd_rgb_top/u_lcd_driver/N134_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.238       5.162         u_lcd_rgb_top/u_lcd_driver/N134 [7]
 CLMA_122_100/COUT                 td                    0.391       5.553 r       u_lcd_rgb_top/u_lcd_driver/N135.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.553         u_lcd_rgb_top/u_lcd_driver/N135.co [6]
 CLMA_122_104/Y1                   td                    0.383       5.936 r       u_lcd_rgb_top/u_lcd_driver/N135.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.343       6.279         u_lcd_rgb_top/u_lcd_driver/N135
 CLMA_126_100/C4                                                           r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.279         Logic Levels: 5  
                                                                                   Logic: 2.272ns(62.230%), Route: 1.379ns(37.770%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.838      21.682         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.158      21.840 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.446      22.286         lcd_clk          
 CLMA_126_100/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.453      22.739                          
 clock uncertainty                                      -0.050      22.689                          

 Setup time                                             -0.094      22.595                          

 Data required time                                                 22.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.595                          
 Data arrival time                                                   6.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.286
  Launch Clock Delay      :  2.628
  Clock Pessimism Removal :  0.453

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.964       2.072         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.221       2.293 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.335       2.628         lcd_clk          
 CLMA_126_104/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK

 CLMA_126_104/Y2                   tco                   0.283       2.911 f       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/Q
                                   net (fanout=6)        0.561       3.472         u_lcd_rgb_top/u_lcd_driver/h_sync [1]
                                   td                    0.180       3.652 f       u_lcd_rgb_top/u_lcd_driver/N132_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.652         u_lcd_rgb_top/u_lcd_driver/_N4096
 CLMA_118_96/COUT                  td                    0.044       3.696 r       u_lcd_rgb_top/u_lcd_driver/N132_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.696         u_lcd_rgb_top/u_lcd_driver/_N4098
 CLMA_118_100/Y0                   td                    0.206       3.902 f       u_lcd_rgb_top/u_lcd_driver/N132_1_5/gateop_A2/Y0
                                   net (fanout=4)        0.253       4.155         u_lcd_rgb_top/u_lcd_driver/N132 [5]
 CLMA_118_97/COUT                  td                    0.268       4.423 r       u_lcd_rgb_top/u_lcd_driver/N140_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.423         u_lcd_rgb_top/u_lcd_driver/_N4697
 CLMA_118_101/Y1                   td                    0.383       4.806 r       u_lcd_rgb_top/u_lcd_driver/N140_2_5/gateop_A2/Y1
                                   net (fanout=1)        0.244       5.050         u_lcd_rgb_top/u_lcd_driver/N140 [7]
 CLMS_122_105/COUT                 td                    0.391       5.441 r       u_lcd_rgb_top/u_lcd_driver/N141.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.441         u_lcd_rgb_top/u_lcd_driver/N141.co [6]
 CLMS_122_109/Y1                   td                    0.383       5.824 r       u_lcd_rgb_top/u_lcd_driver/N141.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.297       6.121         u_lcd_rgb_top/u_lcd_driver/N141
 CLMA_126_100/C0                                                           r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.121         Logic Levels: 6  
                                                                                   Logic: 2.138ns(61.208%), Route: 1.355ns(38.792%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.838      21.682         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.158      21.840 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.446      22.286         lcd_clk          
 CLMA_126_100/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.453      22.739                          
 clock uncertainty                                      -0.050      22.689                          

 Setup time                                             -0.150      22.539                          

 Data required time                                                 22.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.539                          
 Data arrival time                                                   6.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADB0[10]
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.543  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.325
  Launch Clock Delay      :  2.329
  Clock Pessimism Removal :  -0.453

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066       0.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.838       1.682         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.158       1.840 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.489       2.329         lcd_clk          
 CLMA_158_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_158_105/Q1                   tco                   0.184       2.513 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.682       3.195         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [9]
 DRM_210_88/ADB0[10]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/ADB0[10]

 Data arrival time                                                   3.195         Logic Levels: 0  
                                                                                   Logic: 0.184ns(21.247%), Route: 0.682ns(78.753%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.964       2.072         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.221       2.293 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.032       3.325         lcd_clk          
 DRM_210_88/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.453       2.872                          
 clock uncertainty                                       0.000       2.872                          

 Hold time                                               0.061       2.933                          

 Data required time                                                  2.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.933                          
 Data arrival time                                                   3.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_clk_div/clk_12_5m/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.983
  Launch Clock Delay      :  1.610
  Clock Pessimism Removal :  -0.366

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066       0.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.766       1.610         nt_sys_clk       
 CLMS_126_125/CLK                                                          r       u_lcd_rgb_top/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/CLK

 CLMS_126_125/Q0                   tco                   0.179       1.789 f       u_lcd_rgb_top/u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.061       1.850         u_lcd_rgb_top/u_clk_div/div_4_cnt
 CLMS_126_125/B4                                                           f       u_lcd_rgb_top/u_clk_div/clk_12_5m/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.850         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.875       1.983         nt_sys_clk       
 CLMS_126_125/CLK                                                          r       u_lcd_rgb_top/u_clk_div/clk_12_5m/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.366       1.617                          
 clock uncertainty                                       0.000       1.617                          

 Hold time                                              -0.029       1.588                          

 Data required time                                                  1.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.588                          
 Data arrival time                                                   1.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[9]
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.227
  Launch Clock Delay      :  2.329
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066       0.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.838       1.682         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.158       1.840 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.489       2.329         lcd_clk          
 CLMA_158_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_158_105/Q0                   tco                   0.182       2.511 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.546       3.057         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [8]
 DRM_210_108/ADB0[9]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[9]

 Data arrival time                                                   3.057         Logic Levels: 0  
                                                                                   Logic: 0.182ns(25.000%), Route: 0.546ns(75.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.964       2.072         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.221       2.293 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.934       3.227         lcd_clk          
 DRM_210_108/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.494       2.733                          
 clock uncertainty                                       0.000       2.733                          

 Hold time                                               0.061       2.794                          

 Data required time                                                  2.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.794                          
 Data arrival time                                                   3.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  3.652
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.113       3.652         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_126_81/Q0                    tco                   0.221       3.873 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       2.048       5.921         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_206_8/Y6CD                   td                    0.103       6.024 f       CLKROUTE_33/Z    
                                   net (fanout=1)        0.628       6.652         ntR1238          
 CLMA_206_28/Y6CD                  td                    0.103       6.755 f       CLKROUTE_32/Z    
                                   net (fanout=1)        2.245       9.000         ntR1237          
 CLMA_130_84/B4                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.000         Logic Levels: 2  
                                                                                   Logic: 0.427ns(7.984%), Route: 4.921ns(92.016%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994      23.103         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.494      23.597                          
 clock uncertainty                                      -0.050      23.547                          

 Setup time                                             -0.079      23.468                          

 Data required time                                                 23.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.468                          
 Data arrival time                                                   9.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.468                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  3.652
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.113       3.652         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_126_81/Q2                    tco                   0.223       3.875 f       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        2.395       6.270         u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1
 CLMA_50_160/Y6CD                  td                    0.103       6.373 f       CLKROUTE_28/Z    
                                   net (fanout=1)        0.172       6.545         ntR1233          
 CLMA_46_164/Y6CD                  td                    0.103       6.648 f       CLKROUTE_27/Z    
                                   net (fanout=1)        0.492       7.140         ntR1232          
 CLMA_50_156/Y6CD                  td                    0.103       7.243 f       CLKROUTE_26/Z    
                                   net (fanout=1)        1.482       8.725         ntR1231          
 CLMA_130_84/B3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   8.725         Logic Levels: 3  
                                                                                   Logic: 0.532ns(10.487%), Route: 4.541ns(89.513%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994      23.103         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.494      23.597                          
 clock uncertainty                                      -0.050      23.547                          

 Setup time                                             -0.287      23.260                          

 Data required time                                                 23.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.260                          
 Data arrival time                                                   8.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  3.652
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.113       3.652         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_126_81/Q0                    tco                   0.221       3.873 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.423       4.296         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                   td                    0.368       4.664 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.664         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4069
 CLMA_150_80/COUT                  td                    0.044       4.708 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.708         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4071
                                   td                    0.044       4.752 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.752         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4073
 CLMA_150_84/COUT                  td                    0.044       4.796 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.796         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4075
                                   td                    0.044       4.840 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.840         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4077
 CLMA_150_88/Y3                    td                    0.365       5.205 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.372       5.577         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMS_150_89/Y1                    td                    0.244       5.821 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.259       6.080         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [11]
                                   td                    0.365       6.445 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.445         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_146_89/Y2                    td                    0.209       6.654 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.191       6.845         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_146_97/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.845         Logic Levels: 5  
                                                                                   Logic: 1.948ns(61.008%), Route: 1.245ns(38.992%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994      23.103         ntclkbufg_1      
 CLMA_146_97/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.494      23.597                          
 clock uncertainty                                      -0.050      23.547                          

 Setup time                                             -0.093      23.454                          

 Data required time                                                 23.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.454                          
 Data arrival time                                                   6.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.648
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.990       3.099         ntclkbufg_1      
 CLMA_130_80/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_130_80/Q3                    tco                   0.178       3.277 f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.336         u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt [3]
 CLMA_130_80/D4                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.336         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.109       3.648         ntclkbufg_1      
 CLMA_130_80/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.549       3.099                          
 clock uncertainty                                       0.000       3.099                          

 Hold time                                              -0.028       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.653
  Launch Clock Delay      :  3.103
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994       3.103         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[0]/opit_0_inv/CLK

 CLMA_130_84/Q2                    tco                   0.180       3.283 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[0]/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.342         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [0]
 CLMA_130_84/A4                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.342         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.114       3.653         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.549       3.104                          
 clock uncertainty                                       0.000       3.104                          

 Hold time                                              -0.029       3.075                          

 Data required time                                                  3.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.075                          
 Data arrival time                                                   3.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[2]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[3]/opit_0_inv/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.653
  Launch Clock Delay      :  3.103
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994       3.103         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[2]/opit_0_inv/CLK

 CLMA_130_84/Q3                    tco                   0.178       3.281 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[2]/opit_0_inv/Q
                                   net (fanout=1)        0.130       3.411         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [2]
 CLMA_130_84/CD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[3]/opit_0_inv/D

 Data arrival time                                                   3.411         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.114       3.653         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[3]/opit_0_inv/CLK
 clock pessimism                                        -0.549       3.104                          
 clock uncertainty                                       0.000       3.104                          

 Hold time                                               0.040       3.144                          

 Data required time                                                  3.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.144                          
 Data arrival time                                                   3.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.868  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.090
  Launch Clock Delay      :  4.958
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.107      14.958         ntclkbufg_0      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.221      15.179 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.623      15.802         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_146_85/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  15.802         Logic Levels: 0  
                                                                                   Logic: 0.221ns(26.185%), Route: 0.623ns(73.815%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.981      23.090         ntclkbufg_1      
 CLMA_146_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      23.090                          
 clock uncertainty                                      -0.050      23.040                          

 Setup time                                             -0.068      22.972                          

 Data required time                                                 22.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.972                          
 Data arrival time                                                  15.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.850  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  4.960
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.109      14.960         ntclkbufg_0      
 CLMA_146_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_146_92/Q1                    tco                   0.223      15.183 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.381      15.564         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMS_138_97/M0                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  15.564         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.921%), Route: 0.381ns(63.079%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.001      23.110         ntclkbufg_1      
 CLMS_138_97/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      23.110                          
 clock uncertainty                                      -0.050      23.060                          

 Setup time                                             -0.068      22.992                          

 Data required time                                                 22.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.992                          
 Data arrival time                                                  15.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.090
  Launch Clock Delay      :  4.952
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.101      14.952         ntclkbufg_0      
 CLMA_146_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_146_84/Q2                    tco                   0.223      15.175 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.367      15.542         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_146_85/M2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  15.542         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.797%), Route: 0.367ns(62.203%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.981      23.090         ntclkbufg_1      
 CLMA_146_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      23.090                          
 clock uncertainty                                      -0.050      23.040                          

 Setup time                                             -0.068      22.972                          

 Data required time                                                 22.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.972                          
 Data arrival time                                                  15.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.640
  Launch Clock Delay      :  4.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.981      24.289         ntclkbufg_0      
 CLMA_146_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_146_84/Q0                    tco                   0.182      24.471 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.061      24.532         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMA_146_85/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  24.532         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.897%), Route: 0.061ns(25.103%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.101      23.640         ntclkbufg_1      
 CLMA_146_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      23.640                          
 clock uncertainty                                       0.050      23.690                          

 Hold time                                              -0.011      23.679                          

 Data required time                                                 23.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.679                          
 Data arrival time                                                  24.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.653
  Launch Clock Delay      :  4.298
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.990      24.298         ntclkbufg_0      
 CLMA_146_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_146_93/Q0                    tco                   0.182      24.480 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138      24.618         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_146_96/AD                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  24.618         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.114      23.653         ntclkbufg_1      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      23.653                          
 clock uncertainty                                       0.050      23.703                          

 Hold time                                               0.034      23.737                          

 Data required time                                                 23.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.737                          
 Data arrival time                                                  24.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.653
  Launch Clock Delay      :  4.298
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.990      24.298         ntclkbufg_0      
 CLMA_146_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_146_92/Q2                    tco                   0.183      24.481 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138      24.619         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMA_146_96/CD                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  24.619         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.009%), Route: 0.138ns(42.991%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.114      23.653         ntclkbufg_1      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      23.653                          
 clock uncertainty                                       0.050      23.703                          

 Hold time                                               0.034      23.737                          

 Data required time                                                 23.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.737                          
 Data arrival time                                                  24.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.310
  Launch Clock Delay      :  4.992
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.141       4.992         ntclkbufg_0      
 CLMA_230_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_144/Q3                   tco                   0.220       5.212 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.287       5.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_226_136/Y2                   td                    0.264       5.763 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.462       6.225         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       6.593 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.593         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_218_125/Y3                   td                    0.387       6.980 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.238       7.218         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_222_129/Y0                   td                    0.150       7.368 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.400       7.768         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_218_145/COUT                 td                    0.391       8.159 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.159         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4271
 CLMA_218_149/Y0                   td                    0.206       8.365 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.256       8.621         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_153/Y3                   td                    0.222       8.843 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.277       9.120         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7359
 CLMA_222_160/Y2                   td                    0.381       9.501 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[0]/gateop/F
                                   net (fanout=1)        0.468       9.969         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7416
 CLMS_222_157/BD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   9.969         Logic Levels: 7  
                                                                                   Logic: 2.589ns(52.019%), Route: 2.388ns(47.981%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.002      14.310         ntclkbufg_0      
 CLMS_222_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.607      14.917                          
 clock uncertainty                                      -0.150      14.767                          

 Setup time                                             -0.125      14.642                          

 Data required time                                                 14.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.642                          
 Data arrival time                                                   9.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.310
  Launch Clock Delay      :  4.992
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.141       4.992         ntclkbufg_0      
 CLMA_230_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_144/Q3                   tco                   0.220       5.212 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.287       5.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_226_136/Y2                   td                    0.264       5.763 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.462       6.225         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       6.593 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.593         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_218_125/Y3                   td                    0.387       6.980 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.238       7.218         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_222_129/Y0                   td                    0.150       7.368 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.400       7.768         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_218_145/COUT                 td                    0.391       8.159 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.159         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4271
 CLMA_218_149/Y0                   td                    0.206       8.365 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.256       8.621         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_153/Y3                   td                    0.222       8.843 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.371       9.214         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7359
 CLMA_226_156/Y3                   td                    0.360       9.574 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[2]/gateop/F
                                   net (fanout=1)        0.167       9.741         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7442
 CLMS_222_157/C3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   9.741         Logic Levels: 7  
                                                                                   Logic: 2.568ns(54.075%), Route: 2.181ns(45.925%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.002      14.310         ntclkbufg_0      
 CLMS_222_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.607      14.917                          
 clock uncertainty                                      -0.150      14.767                          

 Setup time                                             -0.308      14.459                          

 Data required time                                                 14.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.459                          
 Data arrival time                                                   9.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.307
  Launch Clock Delay      :  4.992
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.141       4.992         ntclkbufg_0      
 CLMA_230_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_144/Q3                   tco                   0.220       5.212 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.287       5.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_226_136/Y2                   td                    0.264       5.763 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.462       6.225         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       6.593 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.593         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_218_125/Y3                   td                    0.387       6.980 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.238       7.218         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_222_129/Y0                   td                    0.150       7.368 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.400       7.768         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_218_145/COUT                 td                    0.391       8.159 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.159         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4271
 CLMA_218_149/Y0                   td                    0.206       8.365 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.256       8.621         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_153/Y3                   td                    0.222       8.843 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.275       9.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7359
 CLMA_218_161/Y1                   td                    0.360       9.478 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[3]/gateop/F
                                   net (fanout=1)        0.255       9.733         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7443
 CLMA_218_157/A3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   9.733         Logic Levels: 7  
                                                                                   Logic: 2.568ns(54.166%), Route: 2.173ns(45.834%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.999      14.307         ntclkbufg_0      
 CLMA_218_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.607      14.914                          
 clock uncertainty                                      -0.150      14.764                          

 Setup time                                             -0.308      14.456                          

 Data required time                                                 14.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.456                          
 Data arrival time                                                   9.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[2]/opit_0_inv_A2Q1/CLK
Endpoint    : u_ddr3_ctrl_top/u_aq_axi_master/reg_rd_adrs[5]/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.996
  Launch Clock Delay      :  4.332
  Clock Pessimism Removal :  -0.648

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.024       4.332         ntclkbufg_0      
 CLMA_130_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[2]/opit_0_inv_A2Q1/CLK

 CLMA_130_132/Q1                   tco                   0.180       4.512 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[2]/opit_0_inv_A2Q1/Q
                                   net (fanout=4)        0.061       4.573         u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n [2]
 CLMA_130_133/C4                                                           f       u_ddr3_ctrl_top/u_aq_axi_master/reg_rd_adrs[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.573         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.145       4.996         ntclkbufg_0      
 CLMA_130_133/CLK                                                          r       u_ddr3_ctrl_top/u_aq_axi_master/reg_rd_adrs[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.648       4.348                          
 clock uncertainty                                       0.000       4.348                          

 Hold time                                              -0.028       4.320                          

 Data required time                                                  4.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.320                          
 Data arrival time                                                   4.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[13]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[0]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.295
  Clock Pessimism Removal :  -0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.987       4.295         ntclkbufg_0      
 CLMS_198_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[13]/opit_0_inv/CLK

 CLMS_198_153/Q0                   tco                   0.179       4.474 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[13]/opit_0_inv/Q
                                   net (fanout=1)        0.060       4.534         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/pipe_req_addr [13]
 CLMA_198_152/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.534         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.895%), Route: 0.060ns(25.105%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.106       4.957         ntclkbufg_0      
 CLMA_198_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.647       4.310                          
 clock uncertainty                                       0.000       4.310                          

 Hold time                                              -0.029       4.281                          

 Data required time                                                  4.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.281                          
 Data arrival time                                                   4.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmod_pass/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.964
  Launch Clock Delay      :  4.301
  Clock Pessimism Removal :  -0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.993       4.301         ntclkbufg_0      
 CLMS_238_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/CLK

 CLMS_238_177/Q2                   tco                   0.180       4.481 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.061       4.542         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [3]
 CLMA_238_176/A4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmod_pass/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.542         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.113       4.964         ntclkbufg_0      
 CLMA_238_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmod_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.647       4.317                          
 clock uncertainty                                       0.000       4.317                          

 Hold time                                              -0.029       4.288                          

 Data required time                                                  4.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.288                          
 Data arrival time                                                   4.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.298
  Launch Clock Delay      :  3.653
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.114       3.653         ntclkbufg_1      
 CLMA_146_97/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMA_146_97/Q1                    tco                   0.223       3.876 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.557       7.433         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMA_222_176/Y6CD                 td                    0.103       7.536 f       CLKROUTE_25/Z    
                                   net (fanout=1)        2.620      10.156         ntR1230          
 CLMA_146_93/M3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                  10.156         Logic Levels: 1  
                                                                                   Logic: 0.326ns(5.013%), Route: 6.177ns(94.987%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.990      14.298         ntclkbufg_0      
 CLMA_146_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.000      14.298                          
 clock uncertainty                                      -0.150      14.148                          

 Setup time                                             -0.068      14.080                          

 Data required time                                                 14.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.080                          
 Data arrival time                                                  10.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.654  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.290
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.097       3.636         ntclkbufg_1      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_150_85/Q1                    tco                   0.223       3.859 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.565       6.424         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_78_8/Y6CD                    td                    0.103       6.527 f       CLKROUTE_11/Z    
                                   net (fanout=1)        0.638       7.165         ntR1216          
 CLMA_74_16/Y6CD                   td                    0.103       7.268 f       CLKROUTE_10/Z    
                                   net (fanout=1)        0.518       7.786         ntR1215          
 CLMA_70_20/Y6CD                   td                    0.103       7.889 f       CLKROUTE_9/Z     
                                   net (fanout=1)        2.263      10.152         ntR1214          
 CLMS_150_89/AD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  10.152         Logic Levels: 3  
                                                                                   Logic: 0.532ns(8.165%), Route: 5.984ns(91.835%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.982      14.290         ntclkbufg_0      
 CLMS_150_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      14.290                          
 clock uncertainty                                      -0.150      14.140                          

 Setup time                                              0.024      14.164                          

 Data required time                                                 14.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.164                          
 Data arrival time                                                  10.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.654  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.290
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.097       3.636         ntclkbufg_1      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_150_85/Q2                    tco                   0.223       3.859 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.383       5.242         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_78_29/Y6CD                   td                    0.103       5.345 f       CLKROUTE_8/Z     
                                   net (fanout=1)        1.205       6.550         ntR1213          
 CLMA_74_9/Y6CD                    td                    0.103       6.653 f       CLKROUTE_7/Z     
                                   net (fanout=1)        0.631       7.284         ntR1212          
 CLMA_74_28/Y6CD                   td                    0.103       7.387 f       CLKROUTE_6/Z     
                                   net (fanout=1)        0.687       8.074         ntR1211          
 CLMA_70_8/Y6CD                    td                    0.103       8.177 f       CLKROUTE_5/Z     
                                   net (fanout=1)        1.967      10.144         ntR1210          
 CLMS_150_89/CD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  10.144         Logic Levels: 4  
                                                                                   Logic: 0.635ns(9.757%), Route: 5.873ns(90.243%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.982      14.290         ntclkbufg_0      
 CLMS_150_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      14.290                          
 clock uncertainty                                      -0.150      14.140                          

 Setup time                                              0.024      14.164                          

 Data required time                                                 14.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.164                          
 Data arrival time                                                  10.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.857  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.953
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.987       3.096         ntclkbufg_1      
 CLMS_150_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMS_150_93/Q1                    tco                   0.184       3.280 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.805       6.085         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMS_150_89/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                   6.085         Logic Levels: 0  
                                                                                   Logic: 0.184ns(6.156%), Route: 2.805ns(93.844%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.102       4.953         ntclkbufg_0      
 CLMS_150_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000       4.953                          
 clock uncertainty                                       0.150       5.103                          

 Hold time                                              -0.011       5.092                          

 Data required time                                                  5.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.092                          
 Data arrival time                                                   6.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.993                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0_inv/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.906  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.008
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.993       3.102         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_126_81/Q0                    tco                   0.182       3.284 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.539       4.823         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_206_8/Y6CD                   td                    0.093       4.916 r       CLKROUTE_33/Z    
                                   net (fanout=1)        0.497       5.413         ntR1238          
 CLMA_206_28/Y6CD                  td                    0.093       5.506 r       CLKROUTE_32/Z    
                                   net (fanout=1)        1.649       7.155         ntR1237          
 CLMA_130_84/Y1                    td                    0.131       7.286 r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.312       7.598         cmos_frame_vsync 
 CLMA_126_120/M2                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0_inv/D

 Data arrival time                                                   7.598         Logic Levels: 3  
                                                                                   Logic: 0.499ns(11.099%), Route: 3.997ns(88.901%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.157       5.008         ntclkbufg_0      
 CLMA_126_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0_inv/CLK
 clock pessimism                                         0.000       5.008                          
 clock uncertainty                                       0.150       5.158                          

 Hold time                                              -0.011       5.147                          

 Data required time                                                  5.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.147                          
 Data arrival time                                                   7.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.852  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.947
  Launch Clock Delay      :  3.095
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.986       3.095         ntclkbufg_1      
 CLMA_146_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_146_89/Q3                    tco                   0.182       3.277 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.758       4.035         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_78_120/Y6AB                  td                    0.092       4.127 r       CLKROUTE_31/Z    
                                   net (fanout=1)        0.152       4.279         ntR1236          
 CLMS_78_137/Y6AB                  td                    0.092       4.371 r       CLKROUTE_30/Z    
                                   net (fanout=1)        0.407       4.778         ntR1235          
 CLMA_66_168/Y6CD                  td                    0.093       4.871 r       CLKROUTE_29/Z    
                                   net (fanout=1)        2.855       7.726         ntR1234          
 CLMA_146_80/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   7.726         Logic Levels: 3  
                                                                                   Logic: 0.459ns(9.911%), Route: 4.172ns(90.089%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.096       4.947         ntclkbufg_0      
 CLMA_146_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       4.947                          
 clock uncertainty                                       0.150       5.097                          

 Hold time                                              -0.011       5.086                          

 Data required time                                                  5.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.086                          
 Data arrival time                                                   7.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.640                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.253
  Launch Clock Delay      :  2.733
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.153       2.733         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_122_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_122_109/Q0                   tco                   0.221       2.954 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=478)      1.271       4.225         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_206_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   4.225         Logic Levels: 0  
                                                                                   Logic: 0.221ns(14.812%), Route: 1.271ns(85.188%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.967      22.253         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_206_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.294      22.547                          
 clock uncertainty                                      -0.050      22.497                          

 Recovery time                                          -0.476      22.021                          

 Data required time                                                 22.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.021                          
 Data arrival time                                                   4.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.235
  Launch Clock Delay      :  2.733
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.153       2.733         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_122_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_122_109/Q0                   tco                   0.221       2.954 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=478)      1.165       4.119         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_178_73/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.119         Logic Levels: 0  
                                                                                   Logic: 0.221ns(15.945%), Route: 1.165ns(84.055%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.949      22.235         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.294      22.529                          
 clock uncertainty                                      -0.050      22.479                          

 Recovery time                                          -0.476      22.003                          

 Data required time                                                 22.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.003                          
 Data arrival time                                                   4.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.884                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.238
  Launch Clock Delay      :  2.733
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.153       2.733         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_122_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_122_109/Q0                   tco                   0.221       2.954 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=478)      1.125       4.079         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_72/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS

 Data arrival time                                                   4.079         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.419%), Route: 1.125ns(83.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.238         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                         0.294      22.532                          
 clock uncertainty                                      -0.050      22.482                          

 Recovery time                                          -0.476      22.006                          

 Data required time                                                 22.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.006                          
 Data arrival time                                                   4.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.648
  Launch Clock Delay      :  2.234
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948       2.234         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_166_69/Q0                    tco                   0.179       2.413 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.321       2.734         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_178_68/RSCO                  td                    0.085       2.819 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.819         ntR667           
 CLMA_178_72/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.819         Logic Levels: 1  
                                                                                   Logic: 0.264ns(45.128%), Route: 0.321ns(54.872%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.068       2.648         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.290                          
 clock uncertainty                                       0.000       2.290                          

 Removal time                                            0.000       2.290                          

 Data required time                                                  2.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.290                          
 Data arrival time                                                   2.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.648
  Launch Clock Delay      :  2.234
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948       2.234         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_166_69/Q0                    tco                   0.179       2.413 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.321       2.734         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_178_68/RSCO                  td                    0.085       2.819 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.819         ntR667           
 CLMA_178_72/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.819         Logic Levels: 1  
                                                                                   Logic: 0.264ns(45.128%), Route: 0.321ns(54.872%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.068       2.648         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.290                          
 clock uncertainty                                       0.000       2.290                          

 Removal time                                            0.000       2.290                          

 Data required time                                                  2.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.290                          
 Data arrival time                                                   2.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.648
  Launch Clock Delay      :  2.234
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948       2.234         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_166_69/Q0                    tco                   0.179       2.413 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.321       2.734         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_178_68/RSCO                  td                    0.085       2.819 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.819         ntR667           
 CLMA_178_72/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.819         Logic Levels: 1  
                                                                                   Logic: 0.264ns(45.128%), Route: 0.321ns(54.872%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.068       2.648         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.290                          
 clock uncertainty                                       0.000       2.290                          

 Removal time                                            0.000       2.290                          

 Data required time                                                  2.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.290                          
 Data arrival time                                                   2.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.087
  Launch Clock Delay      :  3.653
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.114       3.653         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.221       3.874 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.150       4.024         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.151       4.175 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       5.531       9.706         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_85/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.706         Logic Levels: 1  
                                                                                   Logic: 0.372ns(6.146%), Route: 5.681ns(93.854%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.978      23.087         ntclkbufg_1      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.494      23.581                          
 clock uncertainty                                      -0.050      23.531                          

 Recovery time                                          -0.476      23.055                          

 Data required time                                                 23.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.055                          
 Data arrival time                                                   9.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.087
  Launch Clock Delay      :  3.653
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.114       3.653         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.221       3.874 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.150       4.024         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.151       4.175 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       5.531       9.706         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_85/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.706         Logic Levels: 1  
                                                                                   Logic: 0.372ns(6.146%), Route: 5.681ns(93.854%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.978      23.087         ntclkbufg_1      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.494      23.581                          
 clock uncertainty                                      -0.050      23.531                          

 Recovery time                                          -0.476      23.055                          

 Data required time                                                 23.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.055                          
 Data arrival time                                                   9.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.087
  Launch Clock Delay      :  3.653
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.114       3.653         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.221       3.874 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.150       4.024         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.151       4.175 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       5.531       9.706         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_85/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.706         Logic Levels: 1  
                                                                                   Logic: 0.372ns(6.146%), Route: 5.681ns(93.854%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.978      23.087         ntclkbufg_1      
 CLMS_150_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.494      23.581                          
 clock uncertainty                                      -0.050      23.531                          

 Recovery time                                          -0.476      23.055                          

 Data required time                                                 23.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.055                          
 Data arrival time                                                   9.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.636
  Launch Clock Delay      :  3.103
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994       3.103         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.182       3.285 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.125       3.410         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.130       3.540 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       0.303       3.843         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_80/RSCO                  td                    0.085       3.928 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.928         ntR103           
 CLMA_150_84/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.928         Logic Levels: 2  
                                                                                   Logic: 0.397ns(48.121%), Route: 0.428ns(51.879%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.097       3.636         ntclkbufg_1      
 CLMA_150_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.494       3.142                          
 clock uncertainty                                       0.000       3.142                          

 Removal time                                            0.000       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.786                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.636
  Launch Clock Delay      :  3.103
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994       3.103         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.182       3.285 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.125       3.410         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.130       3.540 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       0.303       3.843         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_80/RSCO                  td                    0.085       3.928 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.928         ntR103           
 CLMA_150_84/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.928         Logic Levels: 2  
                                                                                   Logic: 0.397ns(48.121%), Route: 0.428ns(51.879%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.097       3.636         ntclkbufg_1      
 CLMA_150_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.494       3.142                          
 clock uncertainty                                       0.000       3.142                          

 Removal time                                            0.000       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.786                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.641
  Launch Clock Delay      :  3.103
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994       3.103         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.182       3.285 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.125       3.410         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.130       3.540 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       0.303       3.843         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_80/RSCO                  td                    0.085       3.928 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.928         ntR103           
 CLMA_150_84/RSCO                  td                    0.085       4.013 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.013         ntR102           
 CLMA_150_88/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.013         Logic Levels: 3  
                                                                                   Logic: 0.482ns(52.967%), Route: 0.428ns(47.033%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.102       3.641         ntclkbufg_1      
 CLMA_150_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.494       3.147                          
 clock uncertainty                                       0.000       3.147                          

 Removal time                                            0.000       3.147                          

 Data required time                                                  3.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.147                          
 Data arrival time                                                   4.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.866                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[4]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.921  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.066
  Launch Clock Delay      :  4.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.136      14.987         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.221      15.208 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.155      15.363         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_129/Y2                   td                    0.150      15.513 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=78)       1.016      16.529         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_154_52/RS                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[4]/opit_0/RS

 Data arrival time                                                  16.529         Logic Levels: 1  
                                                                                   Logic: 0.371ns(24.060%), Route: 1.171ns(75.940%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.957      23.066         ntclkbufg_1      
 CLMA_154_52/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[4]/opit_0/CLK
 clock pessimism                                         0.000      23.066                          
 clock uncertainty                                      -0.050      23.016                          

 Recovery time                                          -0.476      22.540                          

 Data required time                                                 22.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.540                          
 Data arrival time                                                  16.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.921  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.066
  Launch Clock Delay      :  4.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.136      14.987         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.221      15.208 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.155      15.363         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_129/Y2                   td                    0.150      15.513 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=78)       1.016      16.529         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_154_52/RS                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/RS

 Data arrival time                                                  16.529         Logic Levels: 1  
                                                                                   Logic: 0.371ns(24.060%), Route: 1.171ns(75.940%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.957      23.066         ntclkbufg_1      
 CLMA_154_52/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/CLK
 clock pessimism                                         0.000      23.066                          
 clock uncertainty                                      -0.050      23.016                          

 Recovery time                                          -0.476      22.540                          

 Data required time                                                 22.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.540                          
 Data arrival time                                                  16.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.921  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.066
  Launch Clock Delay      :  4.987
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.136      14.987         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.221      15.208 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.155      15.363         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_129/Y2                   td                    0.150      15.513 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=78)       1.016      16.529         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_154_52/RS                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/RS

 Data arrival time                                                  16.529         Logic Levels: 1  
                                                                                   Logic: 0.371ns(24.060%), Route: 1.171ns(75.940%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.957      23.066         ntclkbufg_1      
 CLMA_154_52/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/CLK
 clock pessimism                                         0.000      23.066                          
 clock uncertainty                                      -0.050      23.016                          

 Recovery time                                          -0.476      22.540                          

 Data required time                                                 22.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.540                          
 Data arrival time                                                  16.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.672  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.652
  Launch Clock Delay      :  4.324
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.016      24.324         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.182      24.506 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.128      24.634         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_129/Y2                   td                    0.130      24.764 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=78)       0.521      25.285         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_126_81/RS                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/RS

 Data arrival time                                                  25.285         Logic Levels: 1  
                                                                                   Logic: 0.312ns(32.466%), Route: 0.649ns(67.534%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.113      23.652         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/CLK
 clock pessimism                                         0.000      23.652                          
 clock uncertainty                                       0.050      23.702                          

 Removal time                                           -0.187      23.515                          

 Data required time                                                 23.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.515                          
 Data arrival time                                                  25.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.672  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.652
  Launch Clock Delay      :  4.324
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.016      24.324         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.182      24.506 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.128      24.634         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_129/Y2                   td                    0.130      24.764 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=78)       0.521      25.285         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_126_81/RS                                                            r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/RS

 Data arrival time                                                  25.285         Logic Levels: 1  
                                                                                   Logic: 0.312ns(32.466%), Route: 0.649ns(67.534%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.113      23.652         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
 clock pessimism                                         0.000      23.652                          
 clock uncertainty                                       0.050      23.702                          

 Removal time                                           -0.187      23.515                          

 Data required time                                                 23.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.515                          
 Data arrival time                                                  25.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.672  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.652
  Launch Clock Delay      :  4.324
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.016      24.324         ntclkbufg_0      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.182      24.506 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.128      24.634         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_146_129/Y2                   td                    0.130      24.764 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=78)       0.521      25.285         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_126_81/RS                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.285         Logic Levels: 1  
                                                                                   Logic: 0.312ns(32.466%), Route: 0.649ns(67.534%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.113      23.652         ntclkbufg_1      
 CLMS_126_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.652                          
 clock uncertainty                                       0.050      23.702                          

 Removal time                                           -0.187      23.515                          

 Data required time                                                 23.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.515                          
 Data arrival time                                                  25.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.329
  Launch Clock Delay      :  4.915
  Clock Pessimism Removal :  0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.064       4.915         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.223       5.138 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=599)      0.708       5.846         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_69/RSCO                  td                    0.113       5.959 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[46]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.959         ntR526           
 CLMS_214_73/RSCO                  td                    0.113       6.072 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[110]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.072         ntR525           
 CLMS_214_77/RSCO                  td                    0.113       6.185 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.185         ntR524           
 CLMS_214_81/RSCO                  td                    0.113       6.298 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.298         ntR523           
 CLMS_214_85/RSCO                  td                    0.113       6.411 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.411         ntR522           
 CLMS_214_89/RSCO                  td                    0.113       6.524 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[123]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.524         ntR521           
 CLMS_214_93/RSCO                  td                    0.113       6.637 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.637         ntR520           
 CLMS_214_97/RSCO                  td                    0.113       6.750 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.750         ntR519           
 CLMS_214_101/RSCO                 td                    0.113       6.863 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.863         ntR518           
 CLMS_214_105/RSCO                 td                    0.113       6.976 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.976         ntR517           
 CLMS_214_109/RSCO                 td                    0.113       7.089 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[102]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.089         ntR516           
 CLMS_214_113/RSCO                 td                    0.113       7.202 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[101]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.202         ntR515           
 CLMS_214_117/RSCO                 td                    0.113       7.315 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.315         ntR514           
 CLMS_214_121/RSCO                 td                    0.113       7.428 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.428         ntR513           
 CLMS_214_125/RSCO                 td                    0.113       7.541 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.541         ntR512           
 CLMS_214_129/RSCO                 td                    0.113       7.654 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.654         ntR511           
 CLMS_214_133/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.654         Logic Levels: 16 
                                                                                   Logic: 2.031ns(74.151%), Route: 0.708ns(25.849%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.021      14.329         ntclkbufg_0      
 CLMS_214_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.543      14.872                          
 clock uncertainty                                      -0.150      14.722                          

 Recovery time                                           0.000      14.722                          

 Data required time                                                 14.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.722                          
 Data arrival time                                                   7.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_cal_error/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.329
  Launch Clock Delay      :  4.915
  Clock Pessimism Removal :  0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.064       4.915         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.223       5.138 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=599)      0.708       5.846         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_69/RSCO                  td                    0.113       5.959 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[46]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.959         ntR526           
 CLMS_214_73/RSCO                  td                    0.113       6.072 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[110]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.072         ntR525           
 CLMS_214_77/RSCO                  td                    0.113       6.185 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.185         ntR524           
 CLMS_214_81/RSCO                  td                    0.113       6.298 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.298         ntR523           
 CLMS_214_85/RSCO                  td                    0.113       6.411 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.411         ntR522           
 CLMS_214_89/RSCO                  td                    0.113       6.524 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[123]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.524         ntR521           
 CLMS_214_93/RSCO                  td                    0.113       6.637 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.637         ntR520           
 CLMS_214_97/RSCO                  td                    0.113       6.750 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.750         ntR519           
 CLMS_214_101/RSCO                 td                    0.113       6.863 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.863         ntR518           
 CLMS_214_105/RSCO                 td                    0.113       6.976 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.976         ntR517           
 CLMS_214_109/RSCO                 td                    0.113       7.089 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[102]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.089         ntR516           
 CLMS_214_113/RSCO                 td                    0.113       7.202 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[101]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.202         ntR515           
 CLMS_214_117/RSCO                 td                    0.113       7.315 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.315         ntR514           
 CLMS_214_121/RSCO                 td                    0.113       7.428 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.428         ntR513           
 CLMS_214_125/RSCO                 td                    0.113       7.541 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.541         ntR512           
 CLMS_214_129/RSCO                 td                    0.113       7.654 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.654         ntR511           
 CLMS_214_133/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_cal_error/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.654         Logic Levels: 16 
                                                                                   Logic: 2.031ns(74.151%), Route: 0.708ns(25.849%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.021      14.329         ntclkbufg_0      
 CLMS_214_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_cal_error/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.543      14.872                          
 clock uncertainty                                      -0.150      14.722                          

 Recovery time                                           0.000      14.722                          

 Data required time                                                 14.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.722                          
 Data arrival time                                                   7.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.329
  Launch Clock Delay      :  4.915
  Clock Pessimism Removal :  0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.064       4.915         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.223       5.138 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=599)      0.708       5.846         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_69/RSCO                  td                    0.113       5.959 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[46]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.959         ntR526           
 CLMS_214_73/RSCO                  td                    0.113       6.072 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[110]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.072         ntR525           
 CLMS_214_77/RSCO                  td                    0.113       6.185 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.185         ntR524           
 CLMS_214_81/RSCO                  td                    0.113       6.298 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.298         ntR523           
 CLMS_214_85/RSCO                  td                    0.113       6.411 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.411         ntR522           
 CLMS_214_89/RSCO                  td                    0.113       6.524 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[123]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.524         ntR521           
 CLMS_214_93/RSCO                  td                    0.113       6.637 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.637         ntR520           
 CLMS_214_97/RSCO                  td                    0.113       6.750 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.750         ntR519           
 CLMS_214_101/RSCO                 td                    0.113       6.863 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.863         ntR518           
 CLMS_214_105/RSCO                 td                    0.113       6.976 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.976         ntR517           
 CLMS_214_109/RSCO                 td                    0.113       7.089 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[102]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.089         ntR516           
 CLMS_214_113/RSCO                 td                    0.113       7.202 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[101]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.202         ntR515           
 CLMS_214_117/RSCO                 td                    0.113       7.315 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.315         ntR514           
 CLMS_214_121/RSCO                 td                    0.113       7.428 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.428         ntR513           
 CLMS_214_125/RSCO                 td                    0.113       7.541 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.541         ntR512           
 CLMS_214_129/RSCO                 td                    0.113       7.654 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.654         ntR511           
 CLMS_214_133/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.654         Logic Levels: 16 
                                                                                   Logic: 2.031ns(74.151%), Route: 0.708ns(25.849%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.021      14.329         ntclkbufg_0      
 CLMS_214_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.543      14.872                          
 clock uncertainty                                      -0.150      14.722                          

 Recovery time                                           0.000      14.722                          

 Data required time                                                 14.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.722                          
 Data arrival time                                                   7.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.002
  Launch Clock Delay      :  4.349
  Clock Pessimism Removal :  -0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.041       4.349         ntclkbufg_0      
 CLMS_238_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_133/Q2                   tco                   0.183       4.532 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.309       4.841         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   4.841         Logic Levels: 0  
                                                                                   Logic: 0.183ns(37.195%), Route: 0.309ns(62.805%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.151       5.002         ntclkbufg_0      
 DQSL_242_100/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.543       4.459                          
 clock uncertainty                                       0.000       4.459                          

 Removal time                                           -0.007       4.452                          

 Data required time                                                  4.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.452                          
 Data arrival time                                                   4.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[24]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.926
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.946       4.254         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.179       4.433 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=599)      0.241       4.674         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_182_73/RSCO                  td                    0.085       4.759 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.759         ntR577           
 CLMS_182_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[24]/opit_0_inv/RS

 Data arrival time                                                   4.759         Logic Levels: 1  
                                                                                   Logic: 0.264ns(52.277%), Route: 0.241ns(47.723%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.075       4.926         ntclkbufg_0      
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[24]/opit_0_inv/CLK
 clock pessimism                                        -0.607       4.319                          
 clock uncertainty                                       0.000       4.319                          

 Removal time                                            0.000       4.319                          

 Data required time                                                  4.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.319                          
 Data arrival time                                                   4.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[25]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.926
  Launch Clock Delay      :  4.254
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.946       4.254         ntclkbufg_0      
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_72/Q0                    tco                   0.179       4.433 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=599)      0.241       4.674         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_182_73/RSCO                  td                    0.085       4.759 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.759         ntR577           
 CLMS_182_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[25]/opit_0_inv/RS

 Data arrival time                                                   4.759         Logic Levels: 1  
                                                                                   Logic: 0.264ns(52.277%), Route: 0.241ns(47.723%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.075       4.926         ntclkbufg_0      
 CLMS_182_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[25]/opit_0_inv/CLK
 clock pessimism                                        -0.607       4.319                          
 clock uncertainty                                       0.000       4.319                          

 Removal time                                            0.000       4.319                          

 Data required time                                                  4.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.319                          
 Data arrival time                                                   4.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.643  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.296
  Launch Clock Delay      :  3.653
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.114       3.653         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.221       3.874 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.150       4.024         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.151       4.175 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       5.531       9.706         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_85/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.706         Logic Levels: 1  
                                                                                   Logic: 0.372ns(6.146%), Route: 5.681ns(93.854%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.988      14.296         ntclkbufg_0      
 CLMS_138_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      14.296                          
 clock uncertainty                                      -0.150      14.146                          

 Recovery time                                          -0.476      13.670                          

 Data required time                                                 13.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.670                          
 Data arrival time                                                   9.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.964                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.643  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.296
  Launch Clock Delay      :  3.653
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.114       3.653         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.221       3.874 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.150       4.024         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.151       4.175 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       5.531       9.706         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_138_85/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.706         Logic Levels: 1  
                                                                                   Logic: 0.372ns(6.146%), Route: 5.681ns(93.854%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.988      14.296         ntclkbufg_0      
 CLMS_138_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      14.296                          
 clock uncertainty                                      -0.150      14.146                          

 Recovery time                                          -0.476      13.670                          

 Data required time                                                 13.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.670                          
 Data arrival time                                                   9.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.964                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.632  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.285
  Launch Clock Delay      :  3.653
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.114       3.653         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.221       3.874 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.150       4.024         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.151       4.175 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       5.428       9.603         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_80/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS

 Data arrival time                                                   9.603         Logic Levels: 1  
                                                                                   Logic: 0.372ns(6.252%), Route: 5.578ns(93.748%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N18             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     0.977      14.285         ntclkbufg_0      
 CLMA_146_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      14.285                          
 clock uncertainty                                      -0.150      14.135                          

 Recovery time                                          -0.476      13.659                          

 Data required time                                                 13.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.659                          
 Data arrival time                                                   9.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.868  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.971
  Launch Clock Delay      :  3.103
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994       3.103         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.182       3.285 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.125       3.410         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.130       3.540 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       3.421       6.961         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_148/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.961         Logic Levels: 1  
                                                                                   Logic: 0.312ns(8.087%), Route: 3.546ns(91.913%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.120       4.971         ntclkbufg_0      
 DRM_210_148/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.971                          
 clock uncertainty                                       0.150       5.121                          

 Removal time                                           -0.063       5.058                          

 Data required time                                                  5.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.058                          
 Data arrival time                                                   6.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.890  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.993
  Launch Clock Delay      :  3.103
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994       3.103         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.182       3.285 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.125       3.410         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.130       3.540 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       3.567       7.107         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_128/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.107         Logic Levels: 1  
                                                                                   Logic: 0.312ns(7.792%), Route: 3.692ns(92.208%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.142       4.993         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.993                          
 clock uncertainty                                       0.150       5.143                          

 Removal time                                           -0.063       5.080                          

 Data required time                                                  5.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.080                          
 Data arrival time                                                   7.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.846  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.949
  Launch Clock Delay      :  3.103
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994       3.103         ntclkbufg_1      
 CLMA_130_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_130_84/Q0                    tco                   0.182       3.285 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.125       3.410         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_130_84/Y3                    td                    0.130       3.540 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=39)       3.541       7.081         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_168/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.081         Logic Levels: 1  
                                                                                   Logic: 0.312ns(7.843%), Route: 3.666ns(92.157%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N18             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3451)     1.098       4.949         ntclkbufg_0      
 DRM_210_168/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.949                          
 clock uncertainty                                       0.150       5.099                          

 Removal time                                           -0.063       5.036                          

 Data required time                                                  5.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.036                          
 Data arrival time                                                   7.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[20] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.964       2.072         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.221       2.293 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.251       3.544         lcd_clk          
 DRM_210_68/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_68/QB0[0]                 tco                   1.780       5.324 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        1.721       7.045         rddata[12]       
 CLMS_70_145/Y3                    td                    0.151       7.196 f       u_lcd_rgb_top/u_lcd_driver/N34[12]/gateop_perm/Z
                                   net (fanout=1)        1.107       8.303         u_lcd_rgb_top/lcd_rgb_565 [12]
 IOL_7_202/DO                      td                    0.106       8.409 f       u_lcd_rgb_top.lcd_rgb_tri[20]/opit_1/O
                                   net (fanout=1)        0.000       8.409         u_lcd_rgb_top.lcd_rgb_tri[20]/ntO
 IOBS_0_201/PAD                    td                    2.358      10.767 f       u_lcd_rgb_top.lcd_rgb_tri[20]/opit_0/O
                                   net (fanout=1)        0.059      10.826         nt_lcd_rgb[20]   
 G6                                                                        f       lcd_rgb[20] (port)

 Data arrival time                                                  10.826         Logic Levels: 3  
                                                                                   Logic: 4.395ns(60.354%), Route: 2.887ns(39.646%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[21] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.964       2.072         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.221       2.293 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.251       3.544         lcd_clk          
 DRM_210_68/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_68/QB0[1]                 tco                   1.780       5.324 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        1.595       6.919         rddata[13]       
 CLMS_70_145/Y0                    td                    0.264       7.183 f       u_lcd_rgb_top/u_lcd_driver/N34[13]/gateop_perm/Z
                                   net (fanout=1)        0.963       8.146         u_lcd_rgb_top/lcd_rgb_565 [13]
 IOL_7_201/DO                      td                    0.106       8.252 f       u_lcd_rgb_top.lcd_rgb_tri[21]/opit_1/O
                                   net (fanout=1)        0.000       8.252         u_lcd_rgb_top.lcd_rgb_tri[21]/ntO
 IOBS_0_200/PAD                    td                    2.358      10.610 f       u_lcd_rgb_top.lcd_rgb_tri[21]/opit_0/O
                                   net (fanout=1)        0.060      10.670         nt_lcd_rgb[21]   
 H7                                                                        f       lcd_rgb[21] (port)

 Data arrival time                                                  10.670         Logic Levels: 3  
                                                                                   Logic: 4.508ns(63.261%), Route: 2.618ns(36.739%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[19] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.964       2.072         nt_sys_clk       
 CLMS_126_125/Y3                   td                    0.221       2.293 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.032       3.325         lcd_clk          
 DRM_210_88/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_88/QB0[1]                 tco                   1.780       5.105 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        1.494       6.599         rddata[11]       
 CLMS_70_145/Y2                    td                    0.381       6.980 f       u_lcd_rgb_top/u_lcd_driver/N34[11]/gateop_perm/Z
                                   net (fanout=1)        1.142       8.122         u_lcd_rgb_top/lcd_rgb_565 [11]
 IOL_7_205/DO                      td                    0.106       8.228 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_1/O
                                   net (fanout=1)        0.000       8.228         u_lcd_rgb_top.lcd_rgb_tri[19]/ntO
 IOBS_0_204/PAD                    td                    2.358      10.586 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_0/O
                                   net (fanout=1)        0.047      10.633         nt_lcd_rgb[19]   
 E4                                                                        f       lcd_rgb[19] (port)

 Data arrival time                                                  10.633         Logic Levels: 3  
                                                                                   Logic: 4.625ns(63.287%), Route: 2.683ns(36.713%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[1] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       mem_dq[1] (port) 
                                   net (fanout=1)        0.038       0.038         nt_mem_dq[1]     
 IOBS_244_88/DIN                   td                    0.371       0.409 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.409         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_89/RX_DATA_DD             td                    0.371       0.780 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.266       1.046         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1]
 CLMA_238_84/Y1                    td                    0.131       1.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.143       1.320         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N47340
 CLMA_238_88/C0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.320         Logic Levels: 3  
                                                                                   Logic: 0.873ns(66.136%), Route: 0.447ns(33.864%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[6] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 f       mem_dq[6] (port) 
                                   net (fanout=1)        0.072       0.072         nt_mem_dq[6]     
 IOBS_244_109/DIN                  td                    0.371       0.443 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.443         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_243_110/RX_DATA_DD            td                    0.371       0.814 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.189       1.003         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_238_109/Y3                   td                    0.130       1.133 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.228       1.361         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N47341
 CLMA_238_88/C3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.361         Logic Levels: 3  
                                                                                   Logic: 0.872ns(64.071%), Route: 0.489ns(35.929%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[9] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N18                                                     0.000       0.000 f       mem_dq[9] (port) 
                                   net (fanout=1)        0.056       0.056         nt_mem_dq[9]     
 IOBS_244_80/DIN                   td                    0.371       0.427 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.427         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_81/RX_DATA_DD             td                    0.371       0.798 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.261       1.059         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [1]
 CLMA_238_76/Y1                    td                    0.131       1.190 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.233       1.423         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N47710
 CLMS_238_69/B3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.423         Logic Levels: 3  
                                                                                   Logic: 0.873ns(61.349%), Route: 0.550ns(38.651%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_128/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_210_168/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_210_168/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_148/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_178_165/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_178_165/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_166_157/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                 
+---------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_lcd/prj/place_route/ov5640_lcd_pnr.adf       
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_lcd/prj/report_timing/ov5640_lcd_rtp.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_lcd/prj/report_timing/ov5640_lcd.rtr         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_lcd/prj/report_timing/rtr.db                 
+---------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 924 MB
Total CPU time to report_timing completion : 0h:0m:6s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:8s
