<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — circuit stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="design.html">design</a></span> (169)
<br/><span class="tag"><a href="analog.html">analog</a></span> (149)
<br/><span class="tag"><a href="simul.html">simul</a></span> (131)
<br/><span class="tag"><a href="use.html">use</a></span> (131)
<br/><span class="tag"><a href="base.html">base</a></span> (129)
</div>
<h2><span class="ttl">Stem</span> circuit$ (<a href="../words.html">all stems</a>)</h2>
<h3>1299 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ChenH.html">DAC-2015-ChenH</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Equivalence among stochastic logic circuits and its application (<abbr title="Te-Hsuan Chen">THC</abbr>, <abbr title="John P. Hayes">JPH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-CiesielskiYBLR.html">DAC-2015-CiesielskiYBLR</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of gate-level arithmetic circuits by function extraction (<abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Cunxi Yu">CY</abbr>, <abbr title="Walter Brown">WB</abbr>, <abbr title="Duo Liu">DL</abbr>, <abbr title="André Rossi">AR</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-DaiKB.html">DAC-2015-DaiKB</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>Sequential equivalence checking of clock-gated circuits (<abbr title="Yu-Yun Dai">YYD</abbr>, <abbr title="Kei-Yong Khoo">KYK</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-DunbarQ.html">DAC-2015-DunbarQ</a></dt><dd>A practical circuit fingerprinting method utilizing observability don’t care conditions (<abbr title="Carson Dunbar">CD</abbr>, <abbr title="Gang Qu">GQ</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-GuoTFD.html">DAC-2015-GuoTFD</a> <span class="tag"><a href="../tag/anti.html" title="anti">#anti</a></span> <span class="tag"><a href="../tag/obfuscation.html" title="obfuscation">#obfuscation</a></span> <span class="tag"><a href="../tag/reverse%20engineering.html" title="reverse engineering">#reverse engineering</a></span></dt><dd>Investigation of obfuscation-based anti-reverse engineering for printed circuit boards (<abbr title="Z. Guo">ZG</abbr>, <abbr title="Mark Tehranipoor">MT</abbr>, <abbr title="Domenic Forte">DF</abbr>, <abbr title="J. Di">JD</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-HanF.html">DAC-2015-HanF</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Transient-simulation guided graph sparsification approach to scalable harmonic balance (HB) analysis of post-layout RF circuits leveraging heterogeneous CPU-GPU computing systems (<abbr title="Lengfei Han">LH</abbr>, <abbr title="Zhuo Feng">ZF</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-HelalBH.html">DAC-2015-HelalBH</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Parallel circuit simulation using the direct method on a heterogeneous cloud (<abbr title="Ahmed E. Helal">AEH</abbr>, <abbr title="Amr M. Bayoumi">AMB</abbr>, <abbr title="Yasser Y. Hanafy">YYH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-HeyseS.html">DAC-2015-HeyseS</a></dt><dd>Avoiding transitional effects in dynamic circuit specialisation on FPGAs (<abbr title="Karel Heyse">KH</abbr>, <abbr title="Dirk Stroobandt">DS</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-HuangFYZL.html">DAC-2015-HuangFYZL</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient multivariate moment estimation via Bayesian model fusion for analog and mixed-signal circuits (<abbr title="Qicheng Huang">QH</abbr>, <abbr title="Chenlei Fang">CF</abbr>, <abbr title="Fan Yang">FY</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Xin Li">XL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-LahiouelZT.html">DAC-2015-LahiouelZT</a> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Towards enhancing analog circuits sizing using SMT-based techniques (<abbr title="Ons Lahiouel">OL</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-LiuLLWLMLCJ0SY.html">DAC-2015-LiuLLWLMLCJ0SY</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Ambient energy harvesting nonvolatile processors: from circuit to system (<abbr title="Yongpan Liu">YL</abbr>, <abbr title="Zewei Li">ZL</abbr>, <abbr title="Hehe Li">HL</abbr>, <abbr title="Yiqun Wang">YW</abbr>, <abbr title="Xueqing Li">XL</abbr>, <abbr title="Kaisheng Ma">KM</abbr>, <abbr title="Shuangchen Li">SL</abbr>, <abbr title="Meng-Fan Chang">MFC</abbr>, <abbr title="Sampson John">SJ</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Jiwu Shu">JS</abbr>, <abbr title="Huazhong Yang">HY</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-MiuraFNHHA.html">DAC-2015-MiuraFNHHA</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span></dt><dd>EM attack sensor: concept, circuit, and design-automation methodology (<abbr title="Noriyuki Miura">NM</abbr>, <abbr title="Daisuke Fujimoto">DF</abbr>, <abbr title="Makoto Nagata">MN</abbr>, <abbr title="Naofumi Homma">NH</abbr>, <abbr title="Yu-ichi Hayashi">YiH</abbr>, <abbr title="Takafumi Aoki">TA</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-TenaceCMP.html">DAC-2015-TenaceCMP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>One-pass logic synthesis for graphene-based Pass-XNOR logic circuits (<abbr title="Valerio Tenace">VT</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-TodmanSL.html">DAC-2015-TodmanSL</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>In-circuit temporal monitors for runtime verification of reconfigurable designs (<abbr title="Tim Todman">TT</abbr>, <abbr title="Stephan Stilkerich">SS</abbr>, <abbr title="Wayne Luk">WL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ZaheerWGL.html">DAC-2015-ZaheerWGL</a> <span class="tag"><a href="../tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>mTunes: efficient post-silicon tuning of mixed-signal/RF integrated circuits based on Markov decision process (<abbr title="Manzil Zaheer">MZ</abbr>, <abbr title="Fa Wang">FW</abbr>, <abbr title="Chenjie Gu">CG</abbr>, <abbr title="Xin Li">XL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ZhuangYKWC.html">DAC-2015-ZhuangYKWC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An algorithmic framework for efficient large-scale circuit simulation using exponential integrators (<abbr title="Hao Zhuang">HZ</abbr>, <abbr title="Wenjian Yu">WY</abbr>, <abbr title="Ilgweon Kang">IK</abbr>, <abbr title="Xinan Wang">XW</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-AfacanBPDB.html">DATE-2015-AfacanBPDB</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span></dt><dd>A hybrid Quasi Monte Carlo method for yield aware analog circuit sizing tool (<abbr title="Engin Afacan">EA</abbr>, <abbr title="Gönenç Berkol">GB</abbr>, <abbr title="Ali Emre Pusane">AEP</abbr>, <abbr title="Günhan Dündar">GD</abbr>, <abbr title="I. Faik Baskaya">IFB</abbr>), pp. 1225–1228.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-AhmadyanGNCV.html">DATE-2015-AhmadyanGNCV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast eye diagram analysis for high-speed CMOS circuits (<abbr title="Seyed Nematollah Ahmadyan">SNA</abbr>, <abbr title="Chenjie Gu">CG</abbr>, <abbr title="Suriyaprakash Natarajan">SN</abbr>, <abbr title="Eli Chiprout">EC</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 1377–1382.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CaoBFCCAO.html">DATE-2015-CaoBFCCAO</a> <span class="tag"><a href="../tag/feature%20model.html" title="feature model">#feature model</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>LVS check for photonic integrated circuits: curvilinear feature extraction and validation (<abbr title="Ruping Cao">RC</abbr>, <abbr title="Julien Billoudet">JB</abbr>, <abbr title="John Ferguson">JF</abbr>, <abbr title="Lionel Couder">LC</abbr>, <abbr title="John Cayo">JC</abbr>, <abbr title="Alexandre Arriordaz">AA</abbr>, <abbr title="Ian O'Connor">IO</abbr>), pp. 1253–1256.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ChenWY.html">DATE-2015-ChenWY</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast parallel sparse solver for SPICE-based circuit simulators (<abbr title="Xiaoming Chen">XC</abbr>, <abbr title="Yu Wang">YW</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 205–210.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CilingirogluZUK.html">DATE-2015-CilingirogluZUK</a> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Dictionary-based sparse representation for resolution improvement in laser voltage imaging of CMOS integrated circuits (<abbr title="T. Berkin Cilingiroglu">TBC</abbr>, <abbr title="Mahmoud Zangeneh">MZ</abbr>, <abbr title="Aydan Uyar">AU</abbr>, <abbr title="W. Clem Karl">WCK</abbr>, <abbr title="Janusz Konrad">JK</abbr>, <abbr title="Ajay Joshi">AJ</abbr>, <abbr title="Bennett B. Goldberg">BBG</abbr>, <abbr title="M. Selim Ünlü">MSÜ</abbr>), pp. 597–600.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-FuggerNNS.html">DATE-2015-FuggerNNS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards binary circuit models that faithfully capture physical solvability (<abbr title="Matthias Függer">MF</abbr>, <abbr title="Robert Najvirt">RN</abbr>, <abbr title="Thomas Nowak">TN</abbr>, <abbr title="Ulrich Schmid">US</abbr>), pp. 1455–1460.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GoncalvesLCTCB.html">DATE-2015-GoncalvesLCTCB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A fast spatial variation modeling algorithm for efficient test cost reduction of analog/RF circuits (<abbr title="Hugo R. Gonçalves">HRG</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Miguel V. Correia">MVC</abbr>, <abbr title="Vitor Tavares">VT</abbr>, <abbr title="John M. Carulli Jr.">JMCJ</abbr>, <abbr title="Kenneth M. Butler">KMB</abbr>), pp. 1042–1047.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-JiaoMD.html">DATE-2015-JiaoMD</a> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Knowledge-intensive, causal reasoning for analog circuit topology synthesis in emergent and innovative applications (<abbr title="Fanshu Jiao">FJ</abbr>, <abbr title="Sergio Montano">SM</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 1144–1149.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KriebelRSASH.html">DATE-2015-KriebelRSASH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>ACSEM: accuracy-configurable fast soft error masking analysis in combinatorial circuits (<abbr title="Florian Kriebel">FK</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Duo Sun">DS</abbr>, <abbr title="Pau Vilimelis Aceituno">PVA</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 824–829.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KumarLSSH.html">DATE-2015-KumarLSSH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Timing verification for adaptive integrated circuits (<abbr title="Rohit Kumar">RK</abbr>, <abbr title="Bing Li">BL</abbr>, <abbr title="Yiren Shen">YS</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>, <abbr title="Jiang Hu">JH</abbr>), pp. 1587–1590.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiXWNP.html">DATE-2015-LiXWNP</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Leakage power reduction for deeply-scaled FinFET circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique (<abbr title="Ji Li">JL</abbr>, <abbr title="Qing Xie">QX</abbr>, <abbr title="Yanzhi Wang">YW</abbr>, <abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1579–1582.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MamaghaniGE.html">DATE-2015-MamaghaniGE</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>De-elastisation: from asynchronous dataflows to synchronous circuits (<abbr title="Mahdi Jelodari Mamaghani">MJM</abbr>, <abbr title="Jim D. Garside">JDG</abbr>, <abbr title="Doug A. Edwards">DAE</abbr>), pp. 273–276.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MazloumiM.html">DATE-2015-MazloumiM</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors (<abbr title="Abbas Mazloumi">AM</abbr>, <abbr title="Mehdi Modarressi">MM</abbr>), pp. 908–911.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MohammadiGM.html">DATE-2015-MohammadiGM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Fault modeling in controllable polarity silicon nanowire circuits (<abbr title="Hassan Ghasemzadeh Mohammadi">HGM</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 453–458.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-PajouhiFR.html">DATE-2015-PajouhiFR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Device/circuit/architecture co-design of reliable STT-MRAM (<abbr title="Zoha Pajouhi">ZP</abbr>, <abbr title="Xuanyao Fong">XF</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1437–1442.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SaifhashemiHBB.html">DATE-2015-SaifhashemiHBB</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Logical equivalence checking of asynchronous circuits using commercial tools (<abbr title="Arash Saifhashemi">AS</abbr>, <abbr title="Hsin-Ho Huang">HHH</abbr>, <abbr title="Priyanka Bhalerao">PB</abbr>, <abbr title="Peter A. Beerel">PAB</abbr>), pp. 1563–1566.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SalfelderH.html">DATE-2015-SalfelderH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Ageing simulation of analogue circuits and systems using adaptive transient evaluation (<abbr title="Felix Salfelder">FS</abbr>, <abbr title="Lars Hedrich">LH</abbr>), pp. 1261–1264.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SalivaCHFABBA.html">DATE-2015-SalivaCHFABBA</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Digital circuits reliability with in-situ monitors in 28nm fully depleted SOI (<abbr title="M. Saliva">MS</abbr>, <abbr title="F. Cacho">FC</abbr>, <abbr title="V. Huard">VH</abbr>, <abbr title="X. Federspiel">XF</abbr>, <abbr title="D. Angot">DA</abbr>, <abbr title="A. Benhassain">AB</abbr>, <abbr title="A. Bravaix">AB</abbr>, <abbr title="L. Anghel">LA</abbr>), pp. 441–446.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SuHL.html">DATE-2015-SuHL</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>SubHunter: a high-performance and scalable sub-circuit recognition method with Prüfer-encoding (<abbr title="Hong-Yan Su">HYS</abbr>, <abbr title="Chih-Hao Hsu">CHH</abbr>, <abbr title="Yih-Lang Li">YLL</abbr>), pp. 1583–1586.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SunKPE.html">DATE-2015-SunKPE</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of sequential Galois field arithmetic circuits using algebraic geometry (<abbr title="Xiaojun Sun">XS</abbr>, <abbr title="Priyank Kalla">PK</abbr>, <abbr title="Tim Pruss">TP</abbr>, <abbr title="Florian Enescu">FE</abbr>), pp. 1623–1628.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-WeiDLW.html">DATE-2015-WeiDLW</a> <span class="tag"><a href="../tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span></dt><dd>A universal macro block mapping scheme for arithmetic circuits (<abbr title="Xing Wei">XW</abbr>, <abbr title="Yi Diao">YD</abbr>, <abbr title="Tak-Kei Lam">TKL</abbr>, <abbr title="Yu-Liang Wu">YLW</abbr>), pp. 1629–1634.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-WengCCHW.html">DATE-2015-WengCCHW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using structural relations for checking combinationality of cyclic circuits (<abbr title="Wan-Chen Weng">WCW</abbr>, <abbr title="Yung-Chih Chen">YCC</abbr>, <abbr title="Jui-Hung Chen">JHC</abbr>, <abbr title="Ching-Yi Huang">CYH</abbr>, <abbr title="Chun-Yao Wang">CYW</abbr>), pp. 325–328.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ZhaoQ.html">DATE-2015-ZhaoQ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A general design of stochastic circuit and its synthesis (<abbr title="Zheng Zhao">ZZ</abbr>, <abbr title="Weikang Qian">WQ</abbr>), pp. 1467–1472.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/drr.png" alt="DRR"/><a href="../DRR-2015-DeMDC.html">DRR-2015-DeMDC</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span></dt><dd>Detection of electrical circuit elements from documents images (<abbr title="Paramita De">PD</abbr>, <abbr title="Sekhar Mandal">SM</abbr>, <abbr title="Amit K. Das">AKD</abbr>, <abbr title="Bhabatosh Chanda">BC</abbr>).</dd> 
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2015-LongfieldNMT.html">PLDI-2015-LongfieldNMT</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Preventing glitches and short circuits in high-level self-timed chip specifications (<abbr title="Stephen Longfield Jr.">SLJ</abbr>, <abbr title="Brittany Nkounkou">BN</abbr>, <abbr title="Rajit Manohar">RM</abbr>, <abbr title="Ross Tate">RT</abbr>), pp. 270–279.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2015-BaconFHS.html">STOC-2015-BaconFHS</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Sparse Quantum Codes from Quantum Circuits (<abbr title="Dave Bacon">DB</abbr>, <abbr title="Steven T. Flammia">STF</abbr>, <abbr title="Aram Wettroth Harrow">AWH</abbr>, <abbr title="Jonathan Shi">JS</abbr>), pp. 327–334.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2015-BunT.html">ICALP-v1-2015-BunT</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span></dt><dd>Hardness Amplification and the Approximate Degree of Constant-Depth Circuits (<abbr title="Mark Bun">MB</abbr>, <abbr title="Justin Thaler">JT</abbr>), pp. 268–280.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2015-KomarathSS.html">ICALP-v1-2015-KomarathSS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span></dt><dd>Comparator Circuits over Finite Bounded Posets (<abbr title="Balagopal Komarath">BK</abbr>, <abbr title="Jayalal Sarma">JS</abbr>, <abbr title="K. S. Sunil">KSS</abbr>), pp. 834–845.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v2-2015-AmarilliBS.html">ICALP-v2-2015-AmarilliBS</a></dt><dd>Provenance Circuits for Trees and Treelike Instances (<abbr title="Antoine Amarilli">AA</abbr>, <abbr title="Pierre Bourhis">PB</abbr>, <abbr title="Pierre Senellart">PS</abbr>), pp. 56–68.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2015-AmanoS.html">LATA-2015-AmanoS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>A Nonuniform Circuit Class with Multilayer of Threshold Gates Having Super Quasi Polynomial Size Lower Bounds Against NEXP (<abbr title="Kazuyuki Amano">KA</abbr>, <abbr title="Atsushi Saito">AS</abbr>), pp. 461–472.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2015-Kerschbaum.html">SAC-2015-Kerschbaum</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/outsourcing.html" title="outsourcing">#outsourcing</a></span></dt><dd>Oblivious outsourcing of garbled circuit generation (<abbr title="Florian Kerschbaum">FK</abbr>), pp. 2134–2140.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-AkgulPLBPBT.html">DAC-2014-AkgulPLBPBT</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power management through DVFS and dynamic body biasing in FD-SOI circuits (<abbr title="Yeter Akgul">YA</abbr>, <abbr title="Diego Puschini">DP</abbr>, <abbr title="Suzanne Lesecq">SL</abbr>, <abbr title="Edith Beigné">EB</abbr>, <abbr title="Ivan Miro Panades">IMP</abbr>, <abbr title="Pascal Benoit">PB</abbr>, <abbr title="Lionel Torres">LT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-AndraudSS.html">DAC-2014-AndraudSS</a></dt><dd>One-Shot Calibration of RF Circuits Based on Non-Intrusive Sensors (<abbr title="Martin Andraud">MA</abbr>, <abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>, <abbr title="Emmanuel Simeu">ES</abbr>), p. 2.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-ChuangLJ.html">DAC-2014-ChuangLJ</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits (<abbr title="Chi-Chuan Chuang">CCC</abbr>, <abbr title="Yi-Hsiang Lai">YHL</abbr>, <abbr title="Jie-Hong R. Jiang">JHRJ</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-CocchiBCW.html">DAC-2014-CocchiBCW</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>Circuit Camouflage Integration for Hardware IP Protection (<abbr title="Ronald P. Cocchi">RPC</abbr>, <abbr title="James P. Baukus">JPB</abbr>, <abbr title="Lap Wai Chow">LWC</abbr>, <abbr title="Bryan J. Wang">BJW</abbr>), p. 5.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-DengBZW.html">DAC-2014-DengBZW</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Two-level DC Operating Points Finder for Transistor Circuits (<abbr title="Jian Deng">JD</abbr>, <abbr title="Kim Batselier">KB</abbr>, <abbr title="Yang Zhang">YZ</abbr>, <abbr title="Ngai Wong">NW</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-FangYZL.html">DAC-2014-FangYZL</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>BMF-BD: Bayesian Model Fusion on Bernoulli Distribution for Efficient Yield Estimation of Integrated Circuits (<abbr title="Chenlei Fang">CF</abbr>, <abbr title="Fan Yang">FY</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Xin Li">XL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-KabirS.html">DAC-2014-KabirS</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Computing with Hybrid CMOS/STO Circuits (<abbr title="Mehdi Kabir">MK</abbr>, <abbr title="Mircea R. Stan">MRS</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-KiamehrOTN.html">DAC-2014-KiamehrOTN</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Radiation-Induced Soft Error Analysis of SRAMs in SOI FinFET Technology: A Device to Circuit Approach (<abbr title="Saman Kiamehr">SK</abbr>, <abbr title="Thomas H. Osiecki">THO</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-LiS.html">DAC-2014-LiS</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Robust and In-Situ Self-Testing Technique for Monitoring Device Aging Effects in Pipeline Circuits (<abbr title="Jiangyi Li">JL</abbr>, <abbr title="Mingoo Seok">MS</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-LiuCHWXY.html">DAC-2014-LiuCHWXY</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design Methodologies for 3D Mixed Signal Integrated Circuits: a Practical 12-bit SAR ADC Design Case (<abbr title="Wulong Liu">WL</abbr>, <abbr title="Guoqing Chen">GC</abbr>, <abbr title="Xue Han">XH</abbr>, <abbr title="Yu Wang">YW</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Huazhong Yang">HY</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-MukherjeeAL.html">DAC-2014-MukherjeeAL</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span></dt><dd>Approximate property checking of mixed-signal circuits (<abbr title="Parijat Mukherjee">PM</abbr>, <abbr title="Chirayu S. Amin">CSA</abbr>, <abbr title="Peng Li">PL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-MukherjeeL.html">DAC-2014-MukherjeeL</a></dt><dd>Leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits (<abbr title="Parijat Mukherjee">PM</abbr>, <abbr title="Peng Li">PL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-PrussKE.html">DAC-2014-PrussKE</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gröbner Bases (<abbr title="Tim Pruss">TP</abbr>, <abbr title="Priyank Kalla">PK</abbr>, <abbr title="Florian Enescu">FE</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-WaksmanRSS.html">DAC-2014-WaksmanRSS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/assessment.html" title="assessment">#assessment</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>A Red Team/Blue Team Assessment of Functional Analysis Methods for Malicious Circuit Identification (<abbr title="Adam Waksman">AW</abbr>, <abbr title="Jeyavijayan Rajendran">JR</abbr>, <abbr title="Matthew Suozzo">MS</abbr>, <abbr title="Simha Sethumadhavan">SS</abbr>), p. 4.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-WuXKCH.html">DAC-2014-WuXKCH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>REscope: High-dimensional Statistical Circuit Simulation towards Full Failure Region Coverage (<abbr title="Wei Wu">WW</abbr>, <abbr title="Wenyao Xu">WX</abbr>, <abbr title="Rahul Krishnan">RK</abbr>, <abbr title="Yen-Lung Chen">YLC</abbr>, <abbr title="Lei He">LH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-AlaghiH.html">DATE-2014-AlaghiH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast and accurate computation using stochastic circuits (<abbr title="Armin Alaghi">AA</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BeckerNI.html">DATE-2014-BeckerNI</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/sketching.html" title="sketching">#sketching</a></span></dt><dd>SKETCHILOG: Sketching combinational circuits (<abbr title="Andrew Becker">AB</abbr>, <abbr title="David Novo">DN</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BurlyaevFG.html">DATE-2014-BurlyaevFG</a></dt><dd>Verification-guided voter minimization in triple-modular redundant circuits (<abbr title="Dmitry Burlyaev">DB</abbr>, <abbr title="Pascal Fradet">PF</abbr>, <abbr title="Alain Girault">AG</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ChangOSK.html">DATE-2014-ChangOSK</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Approximating the age of RF/analog circuits through re-characterization and statistical estimation (<abbr title="Doohwang Chang">DC</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Ozgur Sinanoglu">OS</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ChenLLSHC.html">DATE-2014-ChenLLSHC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Yield and timing constrained spare TSV assignment for three-dimensional integrated circuits (<abbr title="Yu-Guang Chen">YGC</abbr>, <abbr title="Kuan-Yu Lai">KYL</abbr>, <abbr title="Ming-Chao Lee">MCL</abbr>, <abbr title="Yiyu Shi">YS</abbr>, <abbr title="Wing-Kai Hon">WKH</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-CortezRHN.html">DATE-2014-CortezRHN</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing PUF-based secure key storage circuits (<abbr title="Mafalda Cortez">MC</abbr>, <abbr title="Gijs Roelofs">GR</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="Giorgio Di Natale">GDN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-FerentD.html">DATE-2014-FerentD</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Novel circuit topology synthesis method using circuit feature mining and symbolic comparison (<abbr title="Cristian Ferent">CF</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-JinS.html">DATE-2014-JinS</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/trust.html" title="trust">#trust</a></span></dt><dd>Real-time trust evaluation in integrated circuits (<abbr title="Yier Jin">YJ</abbr>, <abbr title="Dean Sullivan">DS</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-LinWCH.html">DATE-2014-LinWCH</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Rewiring for threshold logic circuit minimization (<abbr title="Chia-Chun Lin">CCL</abbr>, <abbr title="Chun-Yao Wang">CYW</abbr>, <abbr title="Yung-Chih Chen">YCC</abbr>, <abbr title="Ching-Yi Huang">CYH</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-NejatAA.html">DATE-2014-NejatAA</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Dynamic Flip-Flop conversion to tolerate process variation in low power circuits (<abbr title="Mehrzad Nejat">MN</abbr>, <abbr title="Bijan Alizadeh">BA</abbr>, <abbr title="Ali Afzali-Kusha">AAK</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-NepalLBR.html">DATE-2014-NepalLBR</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>ABACUS: A technique for automated behavioral synthesis of approximate computing circuits (<abbr title="Kumud Nepal">KN</abbr>, <abbr title="Yueting Li">YL</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Sherief Reda">SR</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-OrtinGVIV.html">DATE-2014-OrtinGVIV</a></dt><dd>Dynamic construction of circuits for reactive traffic in homogeneous CMPs (<abbr title="Marta Ortín">MO</abbr>, <abbr title="Darío Suárez Gracia">DSG</abbr>, <abbr title="Maria Villarroya">MV</abbr>, <abbr title="Cruz Izu">CI</abbr>, <abbr title="Víctor Viñals">VV</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-PalerDNP.html">DATE-2014-PalerDNP</a> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Software-based Pauli tracking in fault-tolerant quantum circuits (<abbr title="Alexandru Paler">AP</abbr>, <abbr title="Simon J. Devitt">SJD</abbr>, <abbr title="Kae Nemoto">KN</abbr>, <abbr title="Ilia Polian">IP</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-PerriconeHNN.html">DATE-2014-PerriconeHNN</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Design of 3D nanomagnetic logic circuits: A full-adder case study (<abbr title="Robert Perricone">RP</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Joseph Nahas">JN</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-RanjanRVRR.html">DATE-2014-RanjanRVRR</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>ASLAN: Synthesis of approximate sequential circuits (<abbr title="Ashish Ranjan">AR</abbr>, <abbr title="Arnab Raha">AR</abbr>, <abbr title="Swagath Venkataramani">SV</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ReimerSSB.html">DATE-2014-ReimerSSB</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using MaxBMC for Pareto-optimal circuit initialization (<abbr title="Sven Reimer">SR</abbr>, <abbr title="Matthias Sauer">MS</abbr>, <abbr title="Tobias Schubert">TS</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-RichterVSHV.html">DATE-2014-RichterVSHV</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Integrated circuits processing chemical information: Prospects and challenges (<abbr title="Andreas Richter">AR</abbr>, <abbr title="Andreas Voigt">AV</abbr>, <abbr title="René Schüffny">RS</abbr>, <abbr title="Stephan Henker">SH</abbr>, <abbr title="Marcus Völp">MV</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SongDY.html">DATE-2014-SongDY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Zonotope-based nonlinear model order reduction for fast performance bound analysis of analog circuits with multiple-interval-valued parameter variations (<abbr title="Yang Song">YS</abbr>, <abbr title="Sai Manoj Pudukotai Dinakarrao">SMPD</abbr>, <abbr title="Hao Yu">HY</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SwaminathanKCSPSN.html">DATE-2014-SwaminathanKCSPSN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling steep slope devices: From circuits to architectures (<abbr title="Karthik Swaminathan">KS</abbr>, <abbr title="Moon Seok Kim">MSK</abbr>, <abbr title="Nandhini Chandramoorthy">NC</abbr>, <abbr title="Behnam Sedighi">BS</abbr>, <abbr title="Robert Perricone">RP</abbr>, <abbr title="Jack Sampson">JS</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-TenaceCMP.html">DATE-2014-TenaceCMP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Pass-XNOR logic: A new logic style for P-N junction based graphene circuits (<abbr title="Valerio Tenace">VT</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Velasco-JimenezCRF.html">DATE-2014-Velasco-JimenezCRF</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Implementation issues in the hierarchical composition of performance models of analog circuits (<abbr title="M. Velasco-Jimenez">MVJ</abbr>, <abbr title="Rafael Castro-López">RCL</abbr>, <abbr title="Elisenda Roca">ER</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WeberTGHKM.html">DATE-2014-WeberTGHKM</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Reconfigurable silicon nanowire devices and circuits: Opportunities and challenges (<abbr title="Walter M. Weber">WMW</abbr>, <abbr title="Jens Trommer">JT</abbr>, <abbr title="Matthias Grube">MG</abbr>, <abbr title="Andre Heinzig">AH</abbr>, <abbr title="Markus König">MK</abbr>, <abbr title="Thomas Mikolajick">TM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ZangenehJ.html">DATE-2014-ZangenehJ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Sub-threshold logic circuit design using feedback equalization (<abbr title="Mahmoud Zangeneh">MZ</abbr>, <abbr title="Ajay Joshi">AJ</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2014-YoshimizuHFL.html">ESOP-2014-YoshimizuHFL</a> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Measurements in Proof Nets as Higher-Order Quantum Circuits (<abbr title="Akira Yoshimizu">AY</abbr>, <abbr title="Ichiro Hasuo">IH</abbr>, <abbr title="Claudia Faggian">CF</abbr>, <abbr title="Ugo Dal Lago">UDL</abbr>), pp. 371–391.</dd> <div class="pagevis" style="width:20px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-ArtemenkoS.html">STOC-2014-ArtemenkoS</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Pseudorandom generators with optimal seed length for non-boolean poly-size circuits (<abbr title="Sergei Artemenko">SA</abbr>, <abbr title="Ronen Shaltiel">RS</abbr>), pp. 99–108.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-GenkinIPST.html">STOC-2014-GenkinIPST</a></dt><dd>Circuits resilient to additive attacks with applications to secure computation (<abbr title="Daniel Genkin">DG</abbr>, <abbr title="Yuval Ishai">YI</abbr>, <abbr title="Manoj Prabhakaran">MP</abbr>, <abbr title="Amit Sahai">AS</abbr>, <abbr title="Eran Tromer">ET</abbr>), pp. 495–504.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Rossman.html">STOC-2014-Rossman</a> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span></dt><dd>Formulas vs. circuits for small distance connectivity (<abbr title="Benjamin Rossman">BR</abbr>), pp. 203–212.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Sherstov.html">STOC-2014-Sherstov</a></dt><dd>Breaking the minsky-papert barrier for constant-depth circuits (<abbr title="Alexander A. Sherstov">AAS</abbr>), pp. 223–232.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Williams.html">STOC-2014-Williams</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>New algorithms and lower bounds for circuits with linear threshold gates (<abbr title="Ryan Williams">RW</abbr>), pp. 194–202.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Williams14a.html">STOC-2014-Williams14a</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Faster all-pairs shortest paths via circuit complexity (<abbr title="Ryan Williams">RW</abbr>), pp. 664–673.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/afl.png" alt="AFL"/><a href="../AFL-2014-Valdats.html">AFL-2014-Valdats</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/regular%20expression.html" title="regular expression">#regular expression</a></span></dt><dd>Boolean Circuit Complexity of Regular Languages (<abbr title="Maris Valdats">MV</abbr>), pp. 342–354.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2014-KumarS.html">ICALP-v1-2014-KumarS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Superpolynomial Lower Bounds for General Homogeneous Depth 4 Arithmetic Circuits (<abbr title="Mrinal Kumar">MK</abbr>, <abbr title="Shubhangi Saraf">SS</abbr>), pp. 751–762.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icgt.png" alt="ICGT"/><a href="../ICGT-2014-KreowskiKLL.html">ICGT-2014-KreowskiKLL</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/graph%20transformation.html" title="graph transformation">#graph transformation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Graph Transformation Meets Reversible Circuits: Generation, Evaluation, and Synthesis (<abbr title="Hans-Jörg Kreowski">HJK</abbr>, <abbr title="Sabine Kuske">SK</abbr>, <abbr title="Aaron Lye">AL</abbr>, <abbr title="Melanie Luderer">ML</abbr>), pp. 237–252.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-HodgesVCCQNK.html">CHI-2014-HodgesVCCQNK</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Circuit stickers: peel-and-stick construction of interactive electronic prototypes (<abbr title="Steve Hodges">SH</abbr>, <abbr title="Nicolas Villar">NV</abbr>, <abbr title="Nicholas Chen">NC</abbr>, <abbr title="Tushar Chugh">TC</abbr>, <abbr title="Jie Qi">JQ</abbr>, <abbr title="Diana Nowacka">DN</abbr>, <abbr title="Yoshihiro Kawahara">YK</abbr>), pp. 1743–1746.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-QiB.html">CHI-2014-QiB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/sketching.html" title="sketching">#sketching</a></span></dt><dd>Sketching in circuits: designing and building electronics on paper (<abbr title="Jie Qi">JQ</abbr>, <abbr title="Leah Buechley">LB</abbr>), pp. 1713–1722.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../DUXU-DI-2014-FrankjaerG.html">DUXU-DI-2014-FrankjaerG</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/smarttech.html" title="smarttech">#smarttech</a></span></dt><dd>Wearable Networks, Creating Hybrid Spaces with Soft Circuits (<abbr title="Tania Raune Frankjær">TRF</abbr>, <abbr title="Daniel Gilgen">DG</abbr>), pp. 435–445.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2013-ChenTSPSSN.html">CASE-2013-ChenTSPSSN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization processing unit (OPU) applied to integrated circuit design and manufacturing (<abbr title="Don C. L. Chen">DCLC</abbr>, <abbr title="J. T. Tzeng">JTT</abbr>, <abbr title="David B. Scott">DBS</abbr>, <abbr title="S. W. Peng">SWP</abbr>, <abbr title="M. H. Shen">MHS</abbr>, <abbr title="K. T. Sio">KTS</abbr>, <abbr title="Praneeth Narayanasetti">PN</abbr>), pp. 1008–1015.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-AbousamraJM.html">DAC-2013-AbousamraJM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Proactive circuit allocation in multiplane NoCs (<abbr title="Ahmed Abousamra">AA</abbr>, <abbr title="Alex K. Jones">AKJ</abbr>, <abbr title="Rami G. Melhem">RGM</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-AlaghiLH.html">DAC-2013-AlaghiLH</a> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Stochastic circuits for real-time image-processing applications (<abbr title="Armin Alaghi">AA</abbr>, <abbr title="Cheng Li">CL</abbr>, <abbr title="John P. Hayes">JPH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-DoustiP.html">DAC-2013-DoustiP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>LEQA: latency estimation for a quantum algorithm mapped to a quantum circuit fabric (<abbr title="Mohammad Javad Dousti">MJD</abbr>, <abbr title="Massoud Pedram">MP</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-Fang.html">DAC-2013-Fang</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A new time-stepping method for circuit simulation (<abbr title="G. Peter Fang">GPF</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-HanZF.html">DAC-2013-HanZF</a> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>TinySPICE: a parallel SPICE simulator on GPU for massively repeated small circuit simulations (<abbr title="Lengfei Han">LH</abbr>, <abbr title="Xueqian Zhao">XZ</abbr>, <abbr title="Zhuo Feng">ZF</abbr>), p. 8.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-HoOCT.html">DAC-2013-HoOCT</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits (<abbr title="Kuan-Hsien Ho">KHH</abbr>, <abbr title="Hung-Chih Ou">HCO</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="Hui-Fang Tsao">HFT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-HsuCHCC.html">DAC-2013-HsuCHCC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Routability-driven placement for hierarchical mixed-size circuit designs (<abbr title="Meng-Kai Hsu">MKH</abbr>, <abbr title="Yi-Fang Chen">YFC</abbr>, <abbr title="Chau-Chin Huang">CCH</abbr>, <abbr title="Tung-Chieh Chen">TCC</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-LinLM.html">DAC-2013-LinLM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis (<abbr title="Honghuang Lin">HL</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Chris J. Myers">CJM</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-ShafaeiSP.html">DAC-2013-ShafaeiSP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/nearest%20neighbour.html" title="nearest neighbour">#nearest neighbour</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Optimization of quantum circuits for interaction distance in linear nearest neighbor architectures (<abbr title="Alireza Shafaei">AS</abbr>, <abbr title="Mehdi Saeedi">MS</abbr>, <abbr title="Massoud Pedram">MP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-WangZSLG.html">DAC-2013-WangZSLG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Bayesian model fusion: large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data (<abbr title="Fa Wang">FW</abbr>, <abbr title="Wangyang Zhang">WZ</abbr>, <abbr title="Shupeng Sun">SS</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Chenjie Gu">CG</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-YeYSJX.html">DAC-2013-YeYSJX</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Post-placement voltage island generation for timing-speculative circuits (<abbr title="Rong Ye">RY</abbr>, <abbr title="Feng Yuan">FY</abbr>, <abbr title="Zelong Sun">ZS</abbr>, <abbr title="Wen-Ben Jone">WBJ</abbr>, <abbr title="Qiang Xu">QX</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-YuanLJX.html">DAC-2013-YuanLJX</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On testing timing-speculative circuits (<abbr title="Feng Yuan">FY</abbr>, <abbr title="Yannan Liu">YL</abbr>, <abbr title="Wen-Ben Jone">WBJ</abbr>, <abbr title="Qiang Xu">QX</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-YuanX.html">DAC-2013-YuanX</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>InTimeFix: a low-cost and scalable technique for in-situ timing error masking in logic circuits (<abbr title="Feng Yuan">FY</abbr>, <abbr title="Qiang Xu">QX</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-ZhouLJ.html">DAC-2013-ZhouLJ</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A direct finite element solver of linear complexity for large-scale 3-D circuit extraction in multiple dielectrics (<abbr title="Bangda Zhou">BZ</abbr>, <abbr title="Haixin Liu">HL</abbr>, <abbr title="Dan Jiao">DJ</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-0001WAWG.html">DATE-2013-0001WAWG</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs (<abbr title="Karthik Chandrasekar">KC</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 236–241.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-AhmadyanKV.html">DATE-2013-AhmadyanKV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm (<abbr title="Seyed Nematollah Ahmadyan">SNA</abbr>, <abbr title="Jayanand Asok Kumar">JAK</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 21–26.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-AhmadyanV.html">DATE-2013-AhmadyanV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Reachability analysis of nonlinear analog circuits through iterative reachable set reduction (<abbr title="Seyed Nematollah Ahmadyan">SNA</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 1436–1441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-AmaruGM.html">DATE-2013-AmaruGM</a> <span class="tag"><a href="../tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Biconditional BDD: a novel canonical BDD for logic synthesis targeting XOR-rich circuits (<abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1014–1017.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BernasconiCTV.html">DATE-2013-BernasconiCTV</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Minimization of P-circuits using Boolean relations (<abbr title="Anna Bernasconi">AB</abbr>, <abbr title="Valentina Ciriani">VC</abbr>, <abbr title="Gabriella Trucco">GT</abbr>, <abbr title="Tiziano Villa">TV</abbr>), pp. 996–1001.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChenRSIFC.html">DATE-2013-ChenRSIFC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation (<abbr title="Ying-Yu Chen">YYC</abbr>, <abbr title="Artem Rogachev">AR</abbr>, <abbr title="Amit Sangai">AS</abbr>, <abbr title="Giuseppe Iannaccone">GI</abbr>, <abbr title="Gianluca Fiori">GF</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 1789–1794.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChenWLL.html">DATE-2013-ChenWLL</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Automatic circuit sizing technique for the analog circuits with flexible TFTs considering process variation and bending effects (<abbr title="Yen-Lung Chen">YLC</abbr>, <abbr title="Wan-Rong Wu">WRW</abbr>, <abbr title="Guan-Ruei Lu">GRL</abbr>, <abbr title="Chien-Nan Jimmy Liu">CNJL</abbr>), pp. 1458–1461.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-FarisiBCS.html">DATE-2013-FarisiBCS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An automatic tool flow for the combined implementation of multi-mode circuits (<abbr title="Brahim Al Farisi">BAF</abbr>, <abbr title="Karel Bruneel">KB</abbr>, <abbr title="João M. P. Cardoso">JMPC</abbr>, <abbr title="Dirk Stroobandt">DS</abbr>), pp. 821–826.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-GielenM.html">DATE-2013-GielenM</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Stochastic degradation modeling and simulation for analog integrated circuits in nanometer CMOS (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Elie Maricau">EM</abbr>), pp. 326–331.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-HellwegeHPP.html">DATE-2013-HellwegeHPP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Reliability analysis for integrated circuit amplifiers used in neural measurement systems (<abbr title="Nico Hellwege">NH</abbr>, <abbr title="Nils Heidmann">NH</abbr>, <abbr title="Dagmar Peters-Drolshagen">DPD</abbr>, <abbr title="Steffen Paul">SP</abbr>), pp. 713–716.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-JongheDDG.html">DATE-2013-JongheDDG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>Extracting analytical nonlinear models from analog circuits by recursive vector fitting of transfer function trajectories (<abbr title="Dimitri de Jonghe">DdJ</abbr>, <abbr title="Dirk Deschrijver">DD</abbr>, <abbr title="Tom Dhaene">TD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1448–1453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-JoshiLBBG.html">DATE-2013-JoshiLBBG</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits (<abbr title="Smriti Joshi">SJ</abbr>, <abbr title="Anne Lombardot">AL</abbr>, <abbr title="Marc Belleville">MB</abbr>, <abbr title="Edith Beigné">EB</abbr>, <abbr title="Stéphane Girard">SG</abbr>), pp. 1056–1057.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MillerB.html">DATE-2013-MillerB</a> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of analog circuit parameters across variation utilizing SAT (<abbr title="Merritt Miller">MM</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 1442–1447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MishraBTRF.html">DATE-2013-MishraBTRF</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A sub-μa power management circuit in 0.18μm CMOS for energy harvesters (<abbr title="Biswajit Mishra">BM</abbr>, <abbr title="Cyril Botteron">CB</abbr>, <abbr title="Gabriele Tasselli">GT</abbr>, <abbr title="Christian Robert">CR</abbr>, <abbr title="Pierre-André Farine">PAF</abbr>), pp. 1197–1202.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-PalitHNN.html">DATE-2013-PalitHNN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Systematic design of nanomagnet logic circuits (<abbr title="Indranil Palit">IP</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Joseph Nahas">JN</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>), pp. 1795–1800.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-PanCL.html">DATE-2013-PanCL</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>PAGE: parallel agile genetic exploration towards utmost performance for analog circuit design (<abbr title="Po-Cheng Pan">PCP</abbr>, <abbr title="Hung-Ming Chen">HMC</abbr>, <abbr title="Chien-Chih Lin">CCL</abbr>), pp. 1849–1854.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-RenPRKWEK.html">DATE-2013-RenPRKWEK</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Intuitive ECO synthesis for high performance circuits (<abbr title="Haoxing Ren">HR</abbr>, <abbr title="Ruchir Puri">RP</abbr>, <abbr title="Lakshmi N. Reddy">LNR</abbr>, <abbr title="Smita Krishnaswamy">SK</abbr>, <abbr title="Cindy Washburn">CW</abbr>, <abbr title="Joel Earl">JE</abbr>, <abbr title="Joachim Keinert">JK</abbr>), pp. 1002–1007.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-SubramanyanTPRSM.html">DATE-2013-SubramanyanTPRSM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/reverse%20engineering.html" title="reverse engineering">#reverse engineering</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reverse engineering digital circuits using functional analysis (<abbr title="Pramod Subramanyan">PS</abbr>, <abbr title="Nestan Tsiskaridze">NT</abbr>, <abbr title="Kanika Pasricha">KP</abbr>, <abbr title="Dillon Reisman">DR</abbr>, <abbr title="Adriana Susnea">AS</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 1277–1280.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-SureshYOS.html">DATE-2013-SureshYOS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Adaptive reduction of the frequency search space for multi-vdd digital circuits (<abbr title="Chandra K. H. Suresh">CKHS</abbr>, <abbr title="Ender Yilmaz">EY</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Ozgur Sinanoglu">OS</abbr>), pp. 292–295.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-VenkataramaniRR.html">DATE-2013-VenkataramaniRR</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Substitute-and-simplify: a unified design paradigm for approximate and quality configurable circuits (<abbr title="Swagath Venkataramani">SV</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 1367–1372.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WeiSHCLLZWM.html">DATE-2013-WeiSHCLLZWM</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Carbon nanotube circuits: opportunities and challenges (<abbr title="Hai Wei">HW</abbr>, <abbr title="Max M. Shulaker">MMS</abbr>, <abbr title="Gage Hills">GH</abbr>, <abbr title="Hong-Yu Chen">HYC</abbr>, <abbr title="Chi-Shuen Lee">CSL</abbr>, <abbr title="Luckshitha Liyanage">LL</abbr>, <abbr title="Jie Zhang">JZ</abbr>, <abbr title="H.-S. Philip Wong">HSPW</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 619–624.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-YilmazSWO.html">DATE-2013-YilmazSWO</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fault analysis and simulation of large scale industrial mixed-signal circuits (<abbr title="Ender Yilmaz">EY</abbr>, <abbr title="Geoff Shofner">GS</abbr>, <abbr title="LeRoy Winemberg">LW</abbr>, <abbr title="Sule Ozev">SO</abbr>), pp. 565–570.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2013-GoldwasserKPVZ.html">STOC-2013-GoldwasserKPVZ</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Reusable garbled circuits and succinct functional encryption (<abbr title="Shafi Goldwasser">SG</abbr>, <abbr title="Yael Tauman Kalai">YTK</abbr>, <abbr title="Raluca A. Popa">RAP</abbr>, <abbr title="Vinod Vaikuntanathan">VV</abbr>, <abbr title="Nickolai Zeldovich">NZ</abbr>), pp. 555–564.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2013-GorbunovVW.html">STOC-2013-GorbunovVW</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span></dt><dd>Attribute-based encryption for circuits (<abbr title="Sergey Gorbunov">SG</abbr>, <abbr title="Vinod Vaikuntanathan">VV</abbr>, <abbr title="Hoeteck Wee">HW</abbr>), pp. 545–554.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2013-MilesV.html">STOC-2013-MilesV</a></dt><dd>Shielding circuits with groups (<abbr title="Eric Miles">EM</abbr>, <abbr title="Emanuele Viola">EV</abbr>), pp. 251–260.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2013-KumarMN.html">ICALP-v1-2013-KumarMN</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Arithmetic Circuit Lower Bounds via MaxRank (<abbr title="Mrinal Kumar">MK</abbr>, <abbr title="Gaurav Maheshwari">GM</abbr>, <abbr title="Jayalal Sarma">JS</abbr>), pp. 661–672.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PPDP-2013-ODonnell.html">PPDP-2013-ODonnell</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Extensible sparse functional arrays with circuit parallelism (<abbr title="John T. O'Donnell">JTO</abbr>), pp. 133–144.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2012-HanXZLW.html">CASE-2012-HanXZLW</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Two-stage deadlock prevention policy based on resource-transition circuits (<abbr title="LiBin Han">LH</abbr>, <abbr title="Keyi Xing">KX</abbr>, <abbr title="Mengchu Zhou">MZ</abbr>, <abbr title="Huixia Liu">HL</abbr>, <abbr title="Feng Wang">FW</abbr>), pp. 741–746.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2012-WuHYC.html">CASE-2012-WuHYC</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>Pressure-drop studies of resistance components for integration into a SFM-based fluidic circuit (<abbr title="Chun-Hui Wu">CHW</abbr>, <abbr title="Yi-Fan Hsieh">YFH</abbr>, <abbr title="An-Shik Yang">ASY</abbr>, <abbr title="Ping-Hei Chen">PHC</abbr>), pp. 896–899.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-AadithyaR.html">DAC-2012-AadithyaR</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DAE2FSM: automatic generation of accurate discrete-time logical abstractions for continuous-time circuit dynamics (<abbr title="Karthik V. Aadithya">KVA</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 311–316.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-AhmadyanKV.html">DAC-2012-AhmadyanKV</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Goal-oriented stimulus generation for analog circuits (<abbr title="Seyed Nematollah Ahmadyan">SNA</abbr>, <abbr title="Jayanand Asok Kumar">JAK</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 1018–1023.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ChouHC.html">DAC-2012-ChouHC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Structure-aware placement for datapath-intensive circuit designs (<abbr title="Sheng Chou">SC</abbr>, <abbr title="Meng-Kai Hsu">MKH</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 762–767.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-JungCK.html">DAC-2012-JungCK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Variability-aware, discrete optimization for analog circuits (<abbr title="Seobin Jung">SJ</abbr>, <abbr title="Yunju Choi">YC</abbr>, <abbr title="Jaeha Kim">JK</abbr>), pp. 536–541.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-KuoHCKC.html">DAC-2012-KuoHCKC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits (<abbr title="Chin-Cheng Kuo">CCK</abbr>, <abbr title="Wei-Yi Hu">WYH</abbr>, <abbr title="Yi-Hung Chen">YHC</abbr>, <abbr title="Jui-Feng Kuan">JFK</abbr>, <abbr title="Yi-Kan Cheng">YKC</abbr>), pp. 1113–1118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-LeeKYBS.html">DAC-2012-LeeKYBS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/guidelines.html" title="guidelines">#guidelines</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Circuit and system design guidelines for ultra-low power sensor nodes (<abbr title="Yoonmyung Lee">YL</abbr>, <abbr title="Yejoong Kim">YK</abbr>, <abbr title="Dongmin Yoon">DY</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 1037–1042.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-MorrisBZP.html">DAC-2012-MorrisBZP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>mLogic: ultra-low voltage non-volatile logic circuits using STT-MTJ devices (<abbr title="Daniel Morris">DM</abbr>, <abbr title="David Bromberg">DB</abbr>, <abbr title="Jian-Gang (Jimmy) Zhu">JG(Z</abbr>, <abbr title="Larry T. Pileggi">LTP</abbr>), pp. 486–491.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ParkGMRR.html">DAC-2012-ParkGMRR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture (<abbr title="Sang Phill Park">SPP</abbr>, <abbr title="Sumeet Kumar Gupta">SKG</abbr>, <abbr title="Niladri Narayan Mojumder">NNM</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 492–497.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-RenCWZY.html">DAC-2012-RenCWZY</a> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Sparse LU factorization for parallel circuit simulation on GPU (<abbr title="Ling Ren">LR</abbr>, <abbr title="Xiaoming Chen">XC</abbr>, <abbr title="Yu Wang">YW</abbr>, <abbr title="Chenxi Zhang">CZ</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 1125–1130.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-SasanianWM.html">DAC-2012-SasanianWM</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Realizing reversible circuits using a new class of quantum gates (<abbr title="Zahra Sasanian">ZS</abbr>, <abbr title="Robert Wille">RW</abbr>, <abbr title="D. Michael Miller">DMM</abbr>), pp. 36–41.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-Seok.html">DAC-2012-Seok</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Decoupling capacitor design strategy for minimizing supply noise of ultra low voltage circuits (<abbr title="Mingoo Seok">MS</abbr>), pp. 968–973.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-SuYZ.html">DAC-2012-SuYZ</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>AMOR: an efficient aggregating based model order reduction method for many-terminal interconnect circuits (<abbr title="Yangfeng Su">YS</abbr>, <abbr title="Fan Yang">FY</abbr>, <abbr title="Xuan Zeng">XZ</abbr>), pp. 295–300.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-VenkataramaniSKRR.html">DAC-2012-VenkataramaniSKRR</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>SALSA: systematic logic synthesis of approximate circuits (<abbr title="Swagath Venkataramani">SV</abbr>, <abbr title="Amit Sabne">AS</abbr>, <abbr title="Vivek J. Kozhikkottu">VJK</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 796–801.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-YeC.html">DAC-2012-YeC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>TSV open defects in 3D integrated circuits: characterization, test, and optimal spare allocation (<abbr title="Fangming Ye">FY</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1024–1030.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ZhaoF.html">DAC-2012-ZhaoF</a> <span class="tag"><a href="../tag/on%20the%20fly.html" title="on the fly">#on the fly</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards efficient SPICE-accurate nonlinear circuit simulation with on-the-fly support-circuit preconditioners (<abbr title="Xueqian Zhao">XZ</abbr>, <abbr title="Zhuo Feng">ZF</abbr>), pp. 1119–1124.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-AbdallahSMA.html">DATE-2012-AbdallahSMA</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing RF circuits with true non-intrusive built-in sensors (<abbr title="Louay Abdallah">LA</abbr>, <abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>, <abbr title="Salvador Mir">SM</abbr>, <abbr title="Josep Altet">JA</abbr>), pp. 1090–1095.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-AridhiZT.html">DATE-2012-AridhiZT</a> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Towards improving simulation of analog circuits using model order reduction (<abbr title="Henda Aridhi">HA</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 1337–1342.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-DoustiP.html">DATE-2012-DoustiP</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Minimizing the latency of quantum circuits during mapping to the ion-trap circuit fabric (<abbr title="Mohammad Javad Dousti">MJD</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 840–843.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-HeuserSS.html">DATE-2012-HeuserSS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Revealing side-channel issues of complex circuits by enhanced leakage models (<abbr title="Annelie Heuser">AH</abbr>, <abbr title="Werner Schindler">WS</abbr>, <abbr title="Marc Stöttinger">MS</abbr>), pp. 1179–1184.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-KarimiCGP.html">DATE-2012-KarimiCGP</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation for clock-domain crossing faults in integrated circuits (<abbr title="Naghmeh Karimi">NK</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Pallav Gupta">PG</abbr>, <abbr title="Srinivas Patil">SP</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiH.html">DATE-2012-LiH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>RAG: An efficient reliability analysis of logic circuits on graphics processing units (<abbr title="Min Li">ML</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>), pp. 316–319.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiuJL.html">DATE-2012-LiuJL</a> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC (<abbr title="Shaoteng Liu">SL</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>), pp. 1289–1294.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiuMG.html">DATE-2012-LiuMG</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>A fast analog circuit yield estimation method for medium and high dimensional problems (<abbr title="Bo Liu">BL</abbr>, <abbr title="Jarir Messaoudi">JM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 751–756.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiuTW.html">DATE-2012-LiuTW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Parallel statistical analysis of analog circuits by GPU-accelerated graph-based approach (<abbr title="Xuexin Liu">XL</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Hai Wang">HW</abbr>), pp. 852–857.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MaricauJG.html">DATE-2012-MaricauJG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Hierarchical analog circuit reliability analysis using multivariate nonlinear regression and active learning sample selection (<abbr title="Elie Maricau">EM</abbr>, <abbr title="Dimitri de Jonghe">DdJ</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 745–750.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MeissnerMLH.html">DATE-2012-MeissnerMLH</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Fast isomorphism testing for a graph-based analog circuit synthesis framework (<abbr title="Markus Meissner">MM</abbr>, <abbr title="Oliver Mitea">OM</abbr>, <abbr title="Linda Luy">LL</abbr>, <abbr title="Lars Hedrich">LH</abbr>), pp. 757–762.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-PanagopoulosAR.html">DATE-2012-PanagopoulosAR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A framework for simulating hybrid MTJ/CMOS circuits: Atoms to system approach (<abbr title="Georgios Panagopoulos">GP</abbr>, <abbr title="Charles Augustine">CA</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1443–1446.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SekaninaV.html">DATE-2012-SekaninaV</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/polymorphism.html" title="polymorphism">#polymorphism</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>A SAT-based fitness function for evolutionary optimization of polymorphic circuits (<abbr title="Lukás Sekanina">LS</abbr>, <abbr title="Zdenek Vasícek">ZV</abbr>), pp. 715–720.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WangLPW.html">DATE-2012-WangLPW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An operational matrix-based algorithm for simulating linear and fractional differential circuits (<abbr title="Yuanzhe Wang">YW</abbr>, <abbr title="Haotian Liu">HL</abbr>, <abbr title="Grantham K. H. Pang">GKHP</abbr>, <abbr title="Ngai Wong">NW</abbr>), pp. 1463–1466.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WilleDOO.html">DATE-2012-WilleDOO</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automatic design of low-power encoders using reversible circuit synthesis (<abbr title="Robert Wille">RW</abbr>, <abbr title="Rolf Drechsler">RD</abbr>, <abbr title="Christof Osewold">CO</abbr>, <abbr title="Alberto García Ortiz">AGO</abbr>), pp. 1036–1041.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-YangLTW.html">DATE-2012-YangLTW</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Almost every wire is removable: A modeling and solution for removing any circuit wire (<abbr title="Xiaoqing Yang">XY</abbr>, <abbr title="Tak-Kei Lam">TKL</abbr>, <abbr title="Wai-Chung Tang">WCT</abbr>, <abbr title="Yu-Liang Wu">YLW</abbr>), pp. 1573–1578.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-YordanovAGGCBHBD.html">DATE-2012-YordanovAGGCBHBD</a> <span class="tag"><a href="../tag/biology.html" title="biology">#biology</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Experimentally driven verification of synthetic biological circuits (<abbr title="Boyan Yordanov">BY</abbr>, <abbr title="Evan Appleton">EA</abbr>, <abbr title="Rishi Ganguly">RG</abbr>, <abbr title="Ebru Aydin Gol">EAG</abbr>, <abbr title="Swati Banerjee Carr">SBC</abbr>, <abbr title="Swapnil Bhatia">SB</abbr>, <abbr title="Traci Haddock">TH</abbr>, <abbr title="Calin Belta">CB</abbr>, <abbr title="Douglas Densmore">DD</abbr>), pp. 236–241.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2012-AgrawalSSS.html">STOC-2012-AgrawalSSS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Jacobian hits circuits: hitting-sets, lower bounds for depth-D occur-k formulas &amp; depth-3 transcendence degree-k circuits (<abbr title="Manindra Agrawal">MA</abbr>, <abbr title="Chandan Saha">CS</abbr>, <abbr title="Ramprasad Saptharishi">RS</abbr>, <abbr title="Nitin Saxena">NS</abbr>), pp. 599–614.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2012-GalHKPV.html">STOC-2012-GalHKPV</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Tight bounds on computing error-correcting codes by bounded-depth circuits with arbitrary gates (<abbr title="Anna Gál">AG</abbr>, <abbr title="Kristoffer Arnsfelt Hansen">KAH</abbr>, <abbr title="Michal Koucký">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Emanuele Viola">EV</abbr>), pp. 479–494.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2012-GuptaKL.html">STOC-2012-GuptaKL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>Reconstruction of depth-4 multilinear circuits with top fan-in 2 (<abbr title="Ankit Gupta">AG</abbr>, <abbr title="Neeraj Kayal">NK</abbr>, <abbr title="Satyanarayana V. Lokam">SVL</abbr>), pp. 625–642.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2012-ArvindV.html">LATA-2012-ArvindV</a> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Isomorphism Testing of Boolean Functions Computable by Constant-Depth Circuits (<abbr title="Vikraman Arvind">VA</abbr>, <abbr title="Yadu Vasudev">YV</abbr>), pp. 83–94.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2012-Noual.html">LATA-2012-Noual</a></dt><dd>Dynamics of Circuits and Intersecting Circuits (<abbr title="Mathilde Noual">MN</abbr>), pp. 433–444.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2012-HannahD.html">ICML-2012-HannahD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Ensemble Methods for Convex Regression with Applications to Geometric Programming Based Circuit Design (<abbr title="Lauren Hannah">LH</abbr>, <abbr title="David B. Dunson">DBD</abbr>), p. 24.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2012-GuetGHMS.html">CAV-2012-GuetGHMS</a> <span class="tag"><a href="../tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Delayed Continuous-Time Markov Chains for Genetic Regulatory Circuits (<abbr title="Calin C. Guet">CCG</abbr>, <abbr title="Ashutosh Gupta">AG</abbr>, <abbr title="Thomas A. Henzinger">TAH</abbr>, <abbr title="Maria Mateescu">MM</abbr>, <abbr title="Ali Sezgin">AS</abbr>), pp. 294–309.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2012-Myers.html">CAV-2012-Myers</a> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Genetic Circuits (<abbr title="Chris J. Myers">CJM</abbr>), p. 5.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-2012-FilardoE.html">ICLP-2012-FilardoE</a> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="../tag/flexibility.html" title="flexibility">#flexibility</a></span></dt><dd>A Flexible Solver for Finite Arithmetic Circuits (<abbr title="Nathaniel Wesley Filardo">NWF</abbr>, <abbr title="Jason Eisner">JE</abbr>), pp. 425–438.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2012-JarvisaloKKK.html">SAT-2012-JarvisaloKKK</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Finding Efficient Circuits for Ensemble Computation (<abbr title="Matti Järvisalo">MJ</abbr>, <abbr title="Petteri Kaski">PK</abbr>, <abbr title="Mikko Koivisto">MK</abbr>, <abbr title="Janne H. Korhonen">JHK</abbr>), pp. 369–382.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-DensmoreHKSAWV.html">DAC-2011-DensmoreHKSAWV</a> <span class="tag"><a href="../tag/biology.html" title="biology">#biology</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Joint DAC/IWBDA special session design and synthesis of biological circuits (<abbr title="Douglas Densmore">DD</abbr>, <abbr title="Mark Horowitz">MH</abbr>, <abbr title="Smita Krishnaswamy">SK</abbr>, <abbr title="Xiling Shen">XS</abbr>, <abbr title="Adam Arkin">AA</abbr>, <abbr title="Erik Winfree">EW</abbr>, <abbr title="Chris Voigt">CV</abbr>), pp. 114–115.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-GongYH.html">DAC-2011-GongYH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span> <span class="tag"><a href="../tag/orthogonal.html" title="orthogonal">#orthogonal</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials (<abbr title="Fang Gong">FG</abbr>, <abbr title="Hao Yu">HY</abbr>, <abbr title="Lei He">LH</abbr>), pp. 298–303.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-HaoTSS.html">DAC-2011-HaoTSS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Performance bound analysis of analog circuits considering process variations (<abbr title="Zhigang Hao">ZH</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Ruijing Shen">RS</abbr>, <abbr title="Guoyong Shi">GS</abbr>), pp. 310–315.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-LinLCHC.html">DAC-2011-LinLCHC</a> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits (<abbr title="Cheng-Wu Lin">CWL</abbr>, <abbr title="Jai-Ming Lin">JML</abbr>, <abbr title="Yen-Chih Chiu">YCC</abbr>, <abbr title="Chun-Po Huang">CPH</abbr>, <abbr title="Soon-Jyh Chang">SJC</abbr>), pp. 528–533.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-LiuYX.html">DAC-2011-LiuYX</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>Re-synthesis for cost-efficient circuit-level timing speculation (<abbr title="Yuxi Liu">YL</abbr>, <abbr title="Feng Yuan">FY</abbr>, <abbr title="Qiang Xu">QX</abbr>), pp. 158–163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-MukherjeeFBL.html">DAC-2011-MukherjeeFBL</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Automatic stability checking for large linear analog integrated circuits (<abbr title="Parijat Mukherjee">PM</abbr>, <abbr title="G. Peter Fang">GPF</abbr>, <abbr title="Rod Burt">RB</abbr>, <abbr title="Peng Li">PL</abbr>), pp. 304–309.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-VelamalaLTC.html">DAC-2011-VelamalaLTC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Design sensitivity of single event transients in scaled logic circuits (<abbr title="Jyothi Velamala">JV</abbr>, <abbr title="Robert LiVolsi">RL</abbr>, <abbr title="Myra Torres">MT</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 694–699.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-Warnock.html">DAC-2011-Warnock</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Circuit design challenges at the 14nm technology node (<abbr title="James D. Warnock">JDW</abbr>), pp. 464–467.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-WeiP.html">DAC-2011-WeiP</a> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Integrated circuit security techniques using variable supply voltage (<abbr title="Sheng Wei">SW</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 248–253.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AvinashENPP.html">DATE-2011-AvinashENPP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Energy parsimonious circuit design through probabilistic pruning (<abbr title="Lingamneni Avinash">LA</abbr>, <abbr title="Christian C. Enz">CCE</abbr>, <abbr title="Jean-Luc Nagel">JLN</abbr>, <abbr title="Krishna V. Palem">KVP</abbr>, <abbr title="Christian Piguet">CP</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-BalasubramanianSMNDKMPPVT.html">DATE-2011-BalasubramanianSMNDKMPPVT</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Circuit and DFT techniques for robust and low cost qualification of a mixed-signal SoC with integrated power management system (<abbr title="Lakshmanan Balasubramanian">LB</abbr>, <abbr title="Puneet Sabbarwal">PS</abbr>, <abbr title="R. K. Mittal">RKM</abbr>, <abbr title="Prakash Narayanan">PN</abbr>, <abbr title="R. K. Dash">RKD</abbr>, <abbr title="A. D. Kudari">ADK</abbr>, <abbr title="S. Manian">SM</abbr>, <abbr title="S. Polarouthu">SP</abbr>, <abbr title="Harikrishna Parthasarathy">HP</abbr>, <abbr title="R. C. Vijayaraghavan">RCV</abbr>, <abbr title="S. Turkewadikar">ST</abbr>), pp. 551–554.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-BoosNSHHGKS.html">DATE-2011-BoosNSHHGKS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Strategies for initial sizing and operating point analysis of analog circuits (<abbr title="Volker Boos">VB</abbr>, <abbr title="Jacek Nowak">JN</abbr>, <abbr title="Matthias Sylvester">MS</abbr>, <abbr title="Stephan Henker">SH</abbr>, <abbr title="Sebastian Höppner">SH</abbr>, <abbr title="Heiko Grimm">HG</abbr>, <abbr title="Dominik Krausse">DK</abbr>, <abbr title="Ralf Sommer">RS</abbr>), pp. 1672–1674.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChenZD.html">DATE-2011-ChenZD</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Integrated circuit white space redistribution for temperature optimization (<abbr title="Yuankai Chen">YC</abbr>, <abbr title="Hai Zhou">HZ</abbr>, <abbr title="Robert P. Dick">RPD</abbr>), pp. 613–618.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-FazeliAMAT.html">DATE-2011-FazeliAMAT</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs) (<abbr title="Mahdi Fazeli">MF</abbr>, <abbr title="Seyed Nematollah Ahmadian">SNA</abbr>, <abbr title="Seyed Ghassem Miremadi">SGM</abbr>, <abbr title="Hossein Asadi">HA</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 70–75.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-FerentD.html">DATE-2011-FerentD</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/similarity.html" title="similarity">#similarity</a></span></dt><dd>A symbolic technique for automated characterization of the uniqueness and similarity of analog circuit design features (<abbr title="Cristian Ferent">CF</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 1212–1217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GielenMW.html">DATE-2011-GielenMW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Analog circuit reliability in sub-32 nanometer CMOS: Analysis and mitigation (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Elie Maricau">EM</abbr>, <abbr title="Peter H. N. De Wit">PHNDW</abbr>), pp. 1474–1479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GraupnerJW.html">DATE-2011-GraupnerJW</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Generator based approach for analog circuit and layout design and optimization (<abbr title="Achim Graupner">AG</abbr>, <abbr title="Roland Jancke">RJ</abbr>, <abbr title="Reimund Wittmann">RW</abbr>), pp. 1675–1680.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HuangDEB.html">DATE-2011-HuangDEB</a> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>A circuit technology platform for medical data acquisition and communication: Outline of a collaboration project within the Swiss Nano-Tera.ch Initiative (<abbr title="Qiuting Huang">QH</abbr>, <abbr title="C. Deholain">CD</abbr>, <abbr title="C. Enz">CE</abbr>, <abbr title="Thomas Burger">TB</abbr>), pp. 1472–1473.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LiMY.html">DATE-2011-LiMY</a> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span></dt><dd>Redressing timing issues for speed-independent circuits in deep submicron age (<abbr title="Yu Li">YL</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>, <abbr title="Alex Yakovlev">AY</abbr>), pp. 1376–1381.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LiuHRG.html">DATE-2011-LiuHRG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Global optimization of integrated transformers for high frequency microwave circuits using a Gaussian process based surrogate model (<abbr title="Bo Liu">BL</abbr>, <abbr title="Ying He">YH</abbr>, <abbr title="Patrick Reynaert">PR</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1101–1106.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MaricauG.html">DATE-2011-MaricauG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Stochastic circuit reliability analysis (<abbr title="Elie Maricau">EM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1285–1290.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MerrettAWZRMRLFA.html">DATE-2011-MerrettAWZRMRLFA</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Modelling circuit performance variations due to statistical variability: Monte Carlo static timing analysis (<abbr title="Michael Merrett">MM</abbr>, <abbr title="Plamen Asenov">PA</abbr>, <abbr title="Yangang Wang">YW</abbr>, <abbr title="Mark Zwolinski">MZ</abbr>, <abbr title="Dave Reid">DR</abbr>, <abbr title="Campbell Millar">CM</abbr>, <abbr title="Scott Roy">SR</abbr>, <abbr title="Zhenyu Liu">ZL</abbr>, <abbr title="Stephen B. Furber">SBF</abbr>, <abbr title="Asen Asenov">AA</abbr>), pp. 1537–1540.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MiteaMHJ.html">DATE-2011-MiteaMHJ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automated constraint-driven topology synthesis for analog circuits (<abbr title="Oliver Mitea">OM</abbr>, <abbr title="Markus Meissner">MM</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="P. Jores">PJ</abbr>), pp. 1662–1665.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-NarayananZT.html">DATE-2011-NarayananZT</a> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/pattern%20matching.html" title="pattern matching">#pattern matching</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Ensuring correctness of analog circuits in presence of noise and process variations using pattern matching (<abbr title="Rajeev Narayanan">RN</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 1188–1191.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-NigamTZBM.html">DATE-2011-NigamTZBM</a> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Pseudo circuit model for representing uncertainty in waveforms (<abbr title="Ashish Nigam">AN</abbr>, <abbr title="Qin Tang">QT</abbr>, <abbr title="Amir Zjajo">AZ</abbr>, <abbr title="Michel Berkelaar">MB</abbr>, <abbr title="Nick van der Meijs">NvdM</abbr>), pp. 1521–1524.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ShinG.html">DATE-2011-ShinG</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A new circuit simplification method for error tolerant applications (<abbr title="Doochul Shin">DS</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), pp. 1566–1571.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-VasicekS.html">DATE-2011-VasicekS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A global postsynthesis optimization method for combinational circuits (<abbr title="Zdenek Vasícek">ZV</abbr>, <abbr title="Lukás Sekanina">LS</abbr>), pp. 1525–1528.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-WilleKD.html">DATE-2011-WilleKD</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Determining the minimal number of lines for large reversible circuits (<abbr title="Robert Wille">RW</abbr>, <abbr title="Oliver Keszocze">OK</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 1204–1207.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-YuH.html">DATE-2011-YuH</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Trigonometric method to handle realistic error probabilities in logic circuits (<abbr title="Chien-Chih Yu">CCY</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 64–69.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iticse.png" alt="ITiCSE"/><a href="../ITiCSE-2011-SchaferMB.html">ITiCSE-2011-SchaferMB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/education.html" title="education">#education</a></span></dt><dd>Design of innovative integrated circuits in education (<abbr title="André Schäfer">AS</abbr>, <abbr title="Matthias Mielke">MM</abbr>, <abbr title="Rainer Brück">RB</abbr>), pp. 53–56.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2011-SarafV.html">STOC-2011-SarafV</a> <span class="tag"><a href="../tag/black%20box.html" title="black box">#black box</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Black-box identity testing of depth-4 multilinear circuits (<abbr title="Shubhangi Saraf">SS</abbr>, <abbr title="Ilya Volkovich">IV</abbr>), pp. 421–430.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2011-SaxenaS.html">STOC-2011-SaxenaS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/matter.html" title="matter">#matter</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Blackbox identity testing for bounded top fanin depth-3 circuits: the field doesn’t matter (<abbr title="Nitin Saxena">NS</abbr>, <abbr title="C. Seshadhri">CS</abbr>), pp. 431–440.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-J-2010-Birget11.html">CIAA-J-2010-Birget11</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Circuit-Size of inverses (<abbr title="Jean-Camille Birget">JCB</abbr>), pp. 1925–1938.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2011-FaustPV.html">ICALP-v1-2011-FaustPV</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span></dt><dd>Tamper-Proof Circuits: How to Trade Leakage for Tamper-Resilience (<abbr title="Sebastian Faust">SF</abbr>, <abbr title="Krzysztof Pietrzak">KP</abbr>, <abbr title="Daniele Venturi">DV</abbr>), pp. 391–402.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2011-HarkinsH.html">ICALP-v1-2011-HarkinsH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Exact Learning Algorithms, Betting Games, and Circuit Lower Bounds (<abbr title="Ryan C. Harkins">RCH</abbr>, <abbr title="John M. Hitchcock">JMH</abbr>), pp. 416–423.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2011-JansenS.html">ICALP-v1-2011-JansenS</a> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Permanent Does Not Have Succinct Polynomial Size Arithmetic Circuits of Constant Depth (<abbr title="Maurice J. Jansen">MJJ</abbr>, <abbr title="Rahul Santhanam">RS</abbr>), pp. 724–735.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2011-Mengel.html">ICALP-v1-2011-Mengel</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Characterizing Arithmetic Circuit Classes by Constraint Satisfaction Problems — (Extended Abstract) (<abbr title="Stefan Mengel">SM</abbr>), pp. 700–711.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/gpce.png" alt="GPCE"/><a href="../GPCE-2011-Launchbury.html">GPCE-2011-Launchbury</a></dt><dd>Theorem-based circuit derivation in cryptol (<abbr title="John Launchbury">JL</abbr>), pp. 185–186.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2011-HoangFJ.html">ASPLOS-2011-HoangFJ</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Exploring circuit timing-aware language and compilation (<abbr title="Giang Hoang">GH</abbr>, <abbr title="Robby Bruce Findler">RBF</abbr>, <abbr title="Russ Joseph">RJ</abbr>), pp. 345–356.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2011-BelovS.html">SAT-2011-BelovS</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Minimally Unsatisfiable Boolean Circuits (<abbr title="Anton Belov">AB</abbr>, <abbr title="João P. Marques Silva">JPMS</abbr>), pp. 145–158.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2011-BuningZB.html">SAT-2011-BuningZB</a> <span class="tag"><a href="../tag/normalisation.html" title="normalisation">#normalisation</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span></dt><dd>Transformations into Normal Forms for Quantified Circuits (<abbr title="Hans Kleine Büning">HKB</abbr>, <abbr title="Xishun Zhao">XZ</abbr>, <abbr title="Uwe Bubeck">UB</abbr>), pp. 245–258.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/vmcai.png" alt="VMCAI"/><a href="../VMCAI-2011-Dill.html">VMCAI-2011-Dill</a></dt><dd>Are Cells Asynchronous Circuits? — (Invited Talk) (<abbr title="David L. Dill">DLD</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-BeeceXVZL.html">DAC-2010-BeeceXVZL</a> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>Transistor sizing of custom high-performance digital circuits with parametric yield considerations (<abbr title="Daniel K. Beece">DKB</abbr>, <abbr title="Jinjun Xiong">JX</abbr>, <abbr title="Chandu Visweswariah">CV</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Yifang Liu">YL</abbr>), pp. 781–786.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-GolubitskyFM.html">DAC-2010-GolubitskyFM</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of the optimal 4-bit reversible circuits (<abbr title="Oleg Golubitsky">OG</abbr>, <abbr title="Sean M. Falconer">SMF</abbr>, <abbr title="Dmitri Maslov">DM</abbr>), pp. 653–656.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-HsuLML.html">DAC-2010-HsuLML</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/flexibility.html" title="flexibility">#flexibility</a></span></dt><dd>Static timing analysis for flexible TFT circuits (<abbr title="Chao-Hsuan Hsu">CHH</abbr>, <abbr title="Chester Liu">CL</abbr>, <abbr title="En-Hua Ma">EHM</abbr>, <abbr title="James Chien-Mo Li">JCML</abbr>), pp. 799–802.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-KuoCTCL.html">DAC-2010-KuoCTCL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>Behavior-level yield enhancement approach for large-scaled analog circuits (<abbr title="Chin-Cheng Kuo">CCK</abbr>, <abbr title="Yen-Lung Chen">YLC</abbr>, <abbr title="I-Ching Tsai">ICT</abbr>, <abbr title="Li-Yu Chan">LYC</abbr>, <abbr title="Chien-Nan Jimmy Liu">CNJL</abbr>), pp. 903–908.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-SeomunSS.html">DAC-2010-SeomunSS</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis and implementation of active mode power gating circuits (<abbr title="Jun Seomun">JS</abbr>, <abbr title="Insup Shin">IS</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 487–492.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-TruongB.html">DAC-2010-TruongB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Circuit modeling for practical many-core architecture design exploration (<abbr title="Dean Truong">DT</abbr>, <abbr title="Bevan M. Baas">BMB</abbr>), pp. 627–628.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-WilleSD.html">DAC-2010-WilleSD</a></dt><dd>Reducing the number of lines in reversible circuits (<abbr title="Robert Wille">RW</abbr>, <abbr title="Mathias Soeken">MS</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 647–652.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-YeL.html">DAC-2010-YeL</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel program performance modeling for runtime optimization of multi-algorithm circuit simulation (<abbr title="Xiaoji Ye">XY</abbr>, <abbr title="Peng Li">PL</abbr>), pp. 561–566.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ZhangBPLWMM.html">DAC-2010-ZhangBPLWMM</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span></dt><dd>Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement (<abbr title="Jie Zhang">JZ</abbr>, <abbr title="Shashikanth Bobba">SB</abbr>, <abbr title="Nishant Patil">NP</abbr>, <abbr title="Albert Lin">AL</abbr>, <abbr title="H.-S. Philip Wong">HSPW</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 889–892.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ZhangCTL.html">DAC-2010-ZhangCTL</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression (<abbr title="Wangyang Zhang">WZ</abbr>, <abbr title="Tsung-Hao Chen">THC</abbr>, <abbr title="Ming Yuan Ting">MYT</abbr>, <abbr title="Xin Li">XL</abbr>), pp. 897–902.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-AziziMSPH.html">DATE-2010-AziziMSPH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>An integrated framework for joint design space exploration of microarchitecture and circuits (<abbr title="Omid Azizi">OA</abbr>, <abbr title="Aqeel Mahesri">AM</abbr>, <abbr title="John P. Stevenson">JPS</abbr>, <abbr title="Sanjay J. Patel">SJP</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 250–255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-DadgourB.html">DATE-2010-DadgourB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Aging-resilient design of pipelined architectures using novel detection and correction circuits (<abbr title="Hamed F. Dadgour">HFD</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 244–249.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-GanapathyCGR.html">DATE-2010-GanapathyCGR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability (<abbr title="Shrikanth Ganapathy">SG</abbr>, <abbr title="Ramon Canal">RC</abbr>, <abbr title="Antonio González">AG</abbr>, <abbr title="Antonio Rubio">AR</abbr>), pp. 417–422.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-GomezSBF.html">DATE-2010-GomezSBF</a></dt><dd>Analog circuit test based on a digital signature (<abbr title="A. Gomez">AG</abbr>, <abbr title="R. Sanahuja">RS</abbr>, <abbr title="L. Balado">LB</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 1641–1644.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HenryN.html">DATE-2010-HenryN</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>From transistors to MEMS: Throughput-aware power gating in CMOS circuits (<abbr title="Michael B. Henry">MBH</abbr>, <abbr title="Leyla Nazhandali">LN</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HuangSM.html">DATE-2010-HuangSM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/machine%20learning.html" title="machine learning">#machine learning</a></span></dt><dd>Fault diagnosis of analog circuits based on machine learning (<abbr title="Ke Huang">KH</abbr>, <abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>, <abbr title="Salvador Mir">SM</abbr>), pp. 1761–1766.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JaffariA.html">DATE-2010-JaffariA</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span></dt><dd>Practical Monte-Carlo based timing yield estimation of digital circuits (<abbr title="Javid Jaffari">JJ</abbr>, <abbr title="Mohab Anis">MA</abbr>), pp. 807–812.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JaffariA10a.html">DATE-2010-JaffariA10a</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Correlation controlled sampling for efficient variability analysis of analog circuits (<abbr title="Javid Jaffari">JJ</abbr>, <abbr title="Mohab Anis">MA</abbr>), pp. 1305–1308.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JamaaMM.html">DATE-2010-JamaaMM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power consumption of logic circuits in ambipolar carbon nanotube technology (<abbr title="M. Haykel Ben Jamaa">MHBJ</abbr>, <abbr title="Kartik Mohanram">KM</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 303–306.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JeeraditKH.html">DATE-2010-JeeraditKH</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Intent-leveraged optimization of analog circuits via homotopy (<abbr title="Metha Jeeradit">MJ</abbr>, <abbr title="Jaeha Kim">JK</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 1614–1619.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-KrishnanDBK.html">DATE-2010-KrishnanDBK</a></dt><dd>Block-level bayesian diagnosis of analogue electronic circuits (<abbr title="Shaji Krishnan">SK</abbr>, <abbr title="Klaas D. Doornbos">KDD</abbr>, <abbr title="Rudi Brand">RB</abbr>, <abbr title="Hans G. Kerkhoff">HGK</abbr>), pp. 1767–1772.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LazzariFMC.html">DATE-2010-LazzariFMC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A new quaternary FPGA based on a voltage-mode multi-valued circuit (<abbr title="Cristiano Lazzari">CL</abbr>, <abbr title="Paulo F. Flores">PFF</abbr>, <abbr title="José Monteiro">JM</abbr>, <abbr title="Luigi Carro">LC</abbr>), pp. 1797–1802.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LeeYCC.html">DATE-2010-LeeYCC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>An embedded wide-range and high-resolution CLOCK jitter measurement circuit (<abbr title="Yu Lee">YL</abbr>, <abbr title="Ching-Yuan Yang">CYY</abbr>, <abbr title="Nai-Chen Daniel Cheng">NCDC</abbr>, <abbr title="Ji-Jan Chen">JJC</abbr>), pp. 1637–1640.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LiuFG.html">DATE-2010-LiuFG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An accurate and efficient yield optimization method for analog circuits based on computing budget allocation and memetic search technique (<abbr title="Bo Liu">BL</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1106–1111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LongM10a.html">DATE-2010-LongM10a</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Inversed Temperature Dependence aware clock skew scheduling for sequential circuits (<abbr title="Jieyi Long">JL</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>), pp. 1657–1660.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LotzeGM.html">DATE-2010-LotzeGM</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Timing modeling for digital sub-threshold circuits (<abbr title="Niklas Lotze">NL</abbr>, <abbr title="Jacob Göppert">JG</abbr>, <abbr title="Yiannos Manoli">YM</abbr>), pp. 299–302.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MehdipourHKIKMAF.html">DATE-2010-MehdipourHKIKMAF</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Mapping scientific applications on a large-scale data-path accelerator implemented by single-flux quantum (SFQ) circuits (<abbr title="Farhad Mehdipour">FM</abbr>, <abbr title="Hiroaki Honda">HH</abbr>, <abbr title="Hiroshi Kataoka">HK</abbr>, <abbr title="Koji Inoue">KI</abbr>, <abbr title="Irina Kataeva">IK</abbr>, <abbr title="Kazuaki Murakami">KM</abbr>, <abbr title="Hiroyuki Akaike">HA</abbr>, <abbr title="Akira Fujimaki">AF</abbr>), pp. 993–996.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MintarnoSZVCBDM.html">DATE-2010-MintarnoSZVCBDM</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Optimized self-tuning for circuit aging (<abbr title="Evelyn Mintarno">EM</abbr>, <abbr title="Joëlle Skaf">JS</abbr>, <abbr title="Rui Zheng">RZ</abbr>, <abbr title="Jyothi Velamala">JV</abbr>, <abbr title="Yu Cao">YC</abbr>, <abbr title="Stephen P. Boyd">SPB</abbr>, <abbr title="Robert W. Dutton">RWD</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 586–591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MishraJ.html">DATE-2010-MishraJ</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low-power FinFET circuit synthesis using surface orientation optimization (<abbr title="Prateek Mishra">PM</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 311–314.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-Mueller-GritschnederG.html">DATE-2010-Mueller-GritschnederG</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Computation of yield-optimized Pareto fronts for analog integrated circuit specifications (<abbr title="Daniel Müller-Gritschneder">DMG</abbr>, <abbr title="Helmut Gräb">HG</abbr>), pp. 1088–1093.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-NarayananAZTP.html">DATE-2010-NarayananAZTP</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of analog circuits in the presence of noise and process variation (<abbr title="Rajeev Narayanan">RN</abbr>, <abbr title="Behzad Akbarpour">BA</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>, <abbr title="Lawrence C. Paulson">LCP</abbr>), pp. 1309–1312.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-PanYZS.html">DATE-2010-PanYZS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits (<abbr title="Xiaoda Pan">XP</abbr>, <abbr title="Fan Yang">FY</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Yangfeng Su">YS</abbr>), pp. 1673–1676.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-TajalliL.html">DATE-2010-TajalliL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Ultra-low power mixed-signal design platform using subthreshold source-coupled circuits (<abbr title="Armin Tajalli">AT</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 711–716.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WatanabeA.html">DATE-2010-WatanabeA</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Equivalent circuit modeling of multilayered power/ground planes for fast transient simulation (<abbr title="Takayuki Watanabe">TW</abbr>, <abbr title="Hideki Asai">HA</abbr>), pp. 1153–1158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WeerasekeraGPT.html">DATE-2010-WeerasekeraGPT</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On signalling over Through-Silicon Via (TSV) interconnects in 3-D Integrated Circuits (<abbr title="Roshan Weerasekera">RW</abbr>, <abbr title="Matt Grange">MG</abbr>, <abbr title="Dinesh Pamunuwa">DP</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), pp. 1325–1328.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WuM.html">DATE-2010-WuM</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Clock skew scheduling for soft-error-tolerant sequential circuits (<abbr title="Kai-Chiang Wu">KCW</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 717–722.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ZhangPLWM.html">DATE-2010-ZhangPLWM</a></dt><dd>Carbon nanotube circuits: Living with imperfections and variations (<abbr title="Jie Zhang">JZ</abbr>, <abbr title="Nishant Patil">NP</abbr>, <abbr title="Albert Lin">AL</abbr>, <abbr title="H.-S. Philip Wong">HSPW</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 1159–1164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iticse.png" alt="ITiCSE"/><a href="../ITiCSE-2010-ShoufanLR.html">ITiCSE-2010-ShoufanLR</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>A platform for visualizing digital circuit synthesis with VHDL (<abbr title="Abdulhadi Shoufan">AS</abbr>, <abbr title="Zheng Lu">ZL</abbr>, <abbr title="Guido Rößling">GR</abbr>), pp. 294–298.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/wrla.png" alt="WRLA"/><a href="../WRLA-2010-KatelmanKM.html">WRLA-2010-KatelmanKM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Concurrent Rewriting Semantics and Analysis of Asynchronous Digital Circuits (<abbr title="Michael Katelman">MK</abbr>, <abbr title="Sean Keller">SK</abbr>, <abbr title="José Meseguer">JM</abbr>), pp. 140–156.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2010-HrubesWY.html">STOC-2010-HrubesWY</a> <span class="tag"><a href="../tag/commutative.html" title="commutative">#commutative</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Non-commutative circuits and the sum-of-squares problem (<abbr title="Pavel Hrubes">PH</abbr>, <abbr title="Avi Wigderson">AW</abbr>, <abbr title="Amir Yehudayoff">AY</abbr>), pp. 667–676.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2010-KarninMSV.html">STOC-2010-KarninMSV</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Deterministic identity testing of depth-4 multilinear circuits with bounded top fan-in (<abbr title="Zohar Shay Karnin">ZSK</abbr>, <abbr title="Partha Mukhopadhyay">PM</abbr>, <abbr title="Amir Shpilka">AS</abbr>, <abbr title="Ilya Volkovich">IV</abbr>), pp. 649–658.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2010-PaturiP.html">STOC-2010-PaturiP</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>On the complexity of circuit satisfiability (<abbr title="Ramamohan Paturi">RP</abbr>, <abbr title="Pavel Pudlák">PP</abbr>), pp. 241–250.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2010-Milius.html">LICS-2010-Milius</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span></dt><dd>A Sound and Complete Calculus for Finite Stream Circuits (<abbr title="Stefan Milius">SM</abbr>), pp. 421–430.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2010-BelovS.html">SAT-2010-BelovS</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Improved Local Search for Circuit Satisfiability (<abbr title="Anton Belov">AB</abbr>, <abbr title="Zbigniew Stachniak">ZS</abbr>), pp. 293–299.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2010-GoultiaevaB.html">SAT-2010-GoultiaevaB</a></dt><dd>Exploiting Circuit Representations in QBF Solving (<abbr title="Alexandra Goultiaeva">AG</abbr>, <abbr title="Fahiem Bacchus">FB</abbr>), pp. 333–339.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/tap.png" alt="TAP"/><a href="../TAP-2010-GoldbergM.html">TAP-2010-GoldbergM</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Generating High-Quality Tests for Boolean Circuits by Treating Tests as Proof Encoding (<abbr title="Eugene Goldberg">EG</abbr>, <abbr title="Panagiotis Manolios">PM</abbr>), pp. 101–116.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-BawiecN.html">DAC-2009-BawiecN</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Boolean logic function synthesis for generalised threshold gate circuits (<abbr title="Marek A. Bawiec">MAB</abbr>, <abbr title="Maciej Nikodem">MN</abbr>), pp. 83–86.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-BowmanTWLKDB.html">DAC-2009-BowmanTWLKDB</a></dt><dd>Circuit techniques for dynamic variation tolerance (<abbr title="Keith A. Bowman">KAB</abbr>, <abbr title="James Tschanz">JT</abbr>, <abbr title="Chris Wilkerson">CW</abbr>, <abbr title="Shih-Lien Lu">SLL</abbr>, <abbr title="Tanay Karnik">TK</abbr>, <abbr title="Vivek De">VD</abbr>, <abbr title="Shekhar Y. Borkar">SYB</abbr>), pp. 4–7.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-BurnhamYH.html">DAC-2009-BurnhamYH</a> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>A stochastic jitter model for analyzing digital timing-recovery circuits (<abbr title="James R. Burnham">JRB</abbr>, <abbr title="Chih-Kong Ken Yang">CKKY</abbr>, <abbr title="Haitham A. Hindi">HAH</abbr>), pp. 116–121.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ChoudhuryM.html">DAC-2009-ChoudhuryM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/lookahead.html" title="lookahead">#lookahead</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Timing-driven optimization using lookahead logic circuits (<abbr title="Mihir R. Choudhury">MRC</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 390–395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-DasBBFA.html">DAC-2009-DasBBFA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Addressing design margins through error-tolerant circuits (<abbr title="Shidhartha Das">SD</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="David M. Bull">DMB</abbr>, <abbr title="Krisztián Flautner">KF</abbr>, <abbr title="Rob Aitken">RA</abbr>), pp. 11–12.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-DongL.html">DAC-2009-DongL</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallelizable stable explicit numerical integration for efficient circuit simulation (<abbr title="Wei Dong">WD</abbr>, <abbr title="Peng Li">PL</abbr>), pp. 382–385.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-LiS.html">DAC-2009-LiS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Yield-driven iterative robust circuit optimization algorithm (<abbr title="Yan Li">YL</abbr>, <abbr title="Vladimir Stojanovic">VS</abbr>), pp. 599–604.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-LiuH.html">DAC-2009-LiuH</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>GPU-based parallelization for fast circuit optimization (<abbr title="Yifang Liu">YL</abbr>, <abbr title="Jiang Hu">JH</abbr>), pp. 943–946.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ReddiGSWBC.html">DAC-2009-ReddiGSWBC</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span></dt><dd>Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack (<abbr title="Vijay Janapa Reddi">VJR</abbr>, <abbr title="Simone Campanoni">SC</abbr>, <abbr title="Meeta Sharma Gupta">MSG</abbr>, <abbr title="Michael D. Smith">MDS</abbr>, <abbr title="Gu-Yeon Wei">GYW</abbr>, <abbr title="David M. Brooks">DMB</abbr>), pp. 788–793.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-RoyKG.html">DAC-2009-RoyKG</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Device/circuit interactions at 22nm technology node (<abbr title="Kaushik Roy">KR</abbr>, <abbr title="Jaydeep P. Kulkarni">JPK</abbr>, <abbr title="Sumeet Kumar Gupta">SKG</abbr>), pp. 97–102.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ShengXM.html">DAC-2009-ShengXM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm (<abbr title="Weiguang Sheng">WS</abbr>, <abbr title="Liyi Xiao">LX</abbr>, <abbr title="Zhigang Mao">ZM</abbr>), pp. 502–507.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-SunNWS.html">DAC-2009-SunNWS</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/contract.html" title="contract">#contract</a></span></dt><dd>Contract-based system-level composition of analog circuits (<abbr title="Xuening Sun">XS</abbr>, <abbr title="Pierluigi Nuzzo">PN</abbr>, <abbr title="Chang-Ching Wu">CCW</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 605–610.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-TamPB.html">DAC-2009-TamPB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Automated failure population creation for validating integrated circuit diagnosis methods (<abbr title="Wing Chiu Tam">WCT</abbr>, <abbr title="Osei Poku">OP</abbr>, <abbr title="R. D. (Shawn) Blanton">RD(B</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-YilmazO.html">DAC-2009-YilmazO</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>Adaptive test elimination for analog/RF circuits (<abbr title="Ender Yilmaz">EY</abbr>, <abbr title="Sule Ozev">SO</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ZhangCTL.html">DAC-2009-ZhangCTL</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Efficient design-specific worst-case corner extraction for integrated circuits (<abbr title="Hong Zhang">HZ</abbr>, <abbr title="Tsung-Hao Chen">THC</abbr>, <abbr title="Ming Yuan Ting">MYT</abbr>, <abbr title="Xin Li">XL</abbr>), pp. 386–389.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ZhangPHM.html">DAC-2009-ZhangPHM</a></dt><dd>Carbon nanotube circuits in the presence of carbon nanotube density variations (<abbr title="Jie Zhang">JZ</abbr>, <abbr title="Nishant Patil">NP</abbr>, <abbr title="Arash Hazeghi">AH</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 71–76.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-AliKWW.html">DATE-2009-AliKWW</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits (<abbr title="Sawal Ali">SA</abbr>, <abbr title="Li Ke">LK</abbr>, <abbr title="Reuben Wilcock">RW</abbr>, <abbr title="Peter R. Wilson">PRW</abbr>), pp. 712–717.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-BarkeGGHHPSW.html">DATE-2009-BarkeGGHHPSW</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal approaches to analog circuit verification (<abbr title="Erich Barke">EB</abbr>, <abbr title="Darius Grabowski">DG</abbr>, <abbr title="Helmut Gräb">HG</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Stefan Heinen">SH</abbr>, <abbr title="Ralf Popp">RP</abbr>, <abbr title="Sebastian Steinhorst">SS</abbr>, <abbr title="Yifan Wang">YW</abbr>), pp. 724–729.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChiangOY.html">DATE-2009-ChiangOY</a></dt><dd>Register placement for high-performance circuits (<abbr title="Mei-Fang Chiang">MFC</abbr>, <abbr title="Takumi Okamoto">TO</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 1470–1475.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChoudhuryM.html">DATE-2009-ChoudhuryM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Masking timing errors on speed-paths in logic circuits (<abbr title="Mihir R. Choudhury">MRC</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 87–92.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-DasV.html">DATE-2009-DasV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/grammarware.html" title="grammarware">#grammarware</a></span> <span class="tag"><a href="../tag/graph%20grammar.html" title="graph grammar">#graph grammar</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A graph grammar based approach to automated multi-objective analog circuit design (<abbr title="Angan Das">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 700–705.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-DongCC.html">DATE-2009-DongCC</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Reconfigurable circuit design with nanomaterials (<abbr title="Chen Dong">CD</abbr>, <abbr title="Scott Chilstedt">SC</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 442–447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-GoyalSC.html">DATE-2009-GoyalSC</a> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A novel self-healing methodology for RF Amplifier circuits based on oscillation principles (<abbr title="Abhilash Goyal">AG</abbr>, <abbr title="Madhavan Swaminathan">MS</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 1656–1661.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-HolcombLS.html">DATE-2009-HolcombLS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Design as you see FIT: System-level soft error analysis of sequential circuits (<abbr title="Daniel E. Holcomb">DEH</abbr>, <abbr title="Wenchao Li">WL</abbr>, <abbr title="Sanjit A. Seshia">SAS</abbr>), pp. 785–790.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MatsunagaHIMEOH.html">DATE-2009-MatsunagaHIMEOH</a> <span class="tag"><a href="../tag/in%20memory.html" title="in memory">#in memory</a></span></dt><dd>MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues (<abbr title="Shoun Matsunaga">SM</abbr>, <abbr title="Jun Hayakawa">JH</abbr>, <abbr title="Shoji Ikeda">SI</abbr>, <abbr title="Katsuya Miura">KM</abbr>, <abbr title="Tetsuo Endoh">TE</abbr>, <abbr title="Hideo Ohno">HO</abbr>, <abbr title="Takahiro Hanyu">TH</abbr>), pp. 433–435.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MishraAZ.html">DATE-2009-MishraAZ</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>Variation resilient adaptive controller for subthreshold circuits (<abbr title="Biswajit Mishra">BM</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Mark Zwolinski">MZ</abbr>), pp. 142–147.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MitraZPW.html">DATE-2009-MitraZPW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Imperfection-immune VLSI logic circuits using Carbon Nanotube Field Effect Transistors (<abbr title="Subhasish Mitra">SM</abbr>, <abbr title="Jie Zhang">JZ</abbr>, <abbr title="Nishant Patil">NP</abbr>, <abbr title="Hai Wei">HW</abbr>), pp. 436–441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ModarressiSA.html">DATE-2009-ModarressiSA</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A hybrid packet-circuit switched on-chip network based on SDM (<abbr title="Mehdi Modarressi">MM</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>, <abbr title="Mohammad Arjomand">MA</abbr>), pp. 566–569.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PaikSS.html">DATE-2009-PaikSS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>HLS-l: High-level synthesis of high performance latch-based circuits (<abbr title="Seungwhun Paik">SP</abbr>, <abbr title="Insup Shin">IS</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 1112–1117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PalmersMSG.html">DATE-2009-PalmersMSG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Massively multi-topology sizing of analog integrated circuits (<abbr title="Pieter Palmers">PP</abbr>, <abbr title="Trent McConaghy">TM</abbr>, <abbr title="Michiel Steyaert">MS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 706–711.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PengC.html">DATE-2009-PengC</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel transistor level full-chip circuit simulation (<abbr title="He Peng">HP</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 304–307.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SafizadehTATB.html">DATE-2009-SafizadehTATB</a> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using randomization to cope with circuit uncertainty (<abbr title="Hamid Safizadeh">HS</abbr>, <abbr title="Mohammad Tahghighi">MT</abbr>, <abbr title="Ehsan K. Ardestani">EKA</abbr>, <abbr title="Gholamhossein Tavasoli">GT</abbr>, <abbr title="Kia Bazargan">KB</abbr>), pp. 815–820.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-WangM.html">DATE-2009-WangM</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An accurate interconnect thermal model using equivalent transmission line circuit (<abbr title="Baohua Wang">BW</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 280–283.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-WilsonW.html">DATE-2009-WilsonW</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Optimal sizing of configurable devices to reduce variability in integrated circuits (<abbr title="Peter R. Wilson">PRW</abbr>, <abbr title="Reuben Wilcock">RW</abbr>), pp. 1385–1390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2009-Amano.html">ICALP-v1-2009-Amano</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounds on the Size of Small Depth Circuits for Approximating Majority (<abbr title="Kazuyuki Amano">KA</abbr>), pp. 59–70.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HIMI-II-2009-Matsak.html">HIMI-II-2009-Matsak</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Representing Logical Inference Steps with Digital Circuits (<abbr title="Erika Matsak">EM</abbr>), pp. 178–184.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-YehiaGBT.html">HPCA-2009-YehiaGBT</a> <span class="tag"><a href="../tag/flexibility.html" title="flexibility">#flexibility</a></span></dt><dd>Reconciling specialization and flexibility through compound circuits (<abbr title="Sami Yehia">SY</abbr>, <abbr title="Sylvain Girbal">SG</abbr>, <abbr title="Hugues Berry">HB</abbr>, <abbr title="Olivier Temam">OT</abbr>), pp. 277–288.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2009-BuningZB.html">SAT-2009-BuningZB</a> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="../tag/subclass.html" title="subclass">#subclass</a></span></dt><dd>Resolution and Expressiveness of Subclasses of Quantified Boolean Formulas and Circuits (<abbr title="Hans Kleine Büning">HKB</abbr>, <abbr title="Xishun Zhao">XZ</abbr>, <abbr title="Uwe Bubeck">UB</abbr>), pp. 391–397.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2009-GoultiaevaIB.html">SAT-2009-GoultiaevaIB</a></dt><dd>Beyond CNF: A Circuit-Based QBF Solver (<abbr title="Alexandra Goultiaeva">AG</abbr>, <abbr title="Vicki Iverson">VI</abbr>, <abbr title="Fahiem Bacchus">FB</abbr>), pp. 412–426.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2009-KojevnikovKY.html">SAT-2009-KojevnikovKY</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Finding Efficient Circuits Using SAT-Solvers (<abbr title="Arist Kojevnikov">AK</abbr>, <abbr title="Alexander S. Kulikov">ASK</abbr>, <abbr title="Grigory Yaroslavtsev">GY</abbr>), pp. 32–44.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2008-FerrariniBV.html">CASE-2008-FerrariniBV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A pragmatic approach to fault diagnosis in hydraulic circuits for automated machining: A case study (<abbr title="Luca Ferrarini">LF</abbr>, <abbr title="Roberto Brusa">RB</abbr>, <abbr title="Carlo Veber">CV</abbr>), pp. 29–34.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-CzajkowskiB.html">DAC-2008-CzajkowskiB</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Functionally linear decomposition and synthesis of logic circuits for FPGAs (<abbr title="Tomasz S. Czajkowski">TSC</abbr>, <abbr title="Stephen Dean Brown">SDB</abbr>), pp. 18–23.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-DasV.html">DAC-2008-DasV</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Topology synthesis of analog circuits based on adaptively generated building blocks (<abbr title="Angan Das">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 44–49.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-DongLY.html">DAC-2008-DongLY</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines (<abbr title="Wei Dong">WD</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Xiaoji Ye">XY</abbr>), pp. 238–243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-DongWSXLC.html">DAC-2008-DongWSXLC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement (<abbr title="Xiangyu Dong">XD</abbr>, <abbr title="Xiaoxia Wu">XW</abbr>, <abbr title="Guangyu Sun">GS</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Hai Helen Li">HHL</abbr>, <abbr title="Yiran Chen">YC</abbr>), pp. 554–559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-FranzonDSLOTMLDBSO.html">DAC-2008-FranzonDSLOTMLDBSO</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design and CAD for 3D integrated circuits (<abbr title="Paul D. Franzon">PDF</abbr>, <abbr title="W. Rhett Davis">WRD</abbr>, <abbr title="Michael B. Steer">MBS</abbr>, <abbr title="Steve Lipa">SL</abbr>, <abbr title="Eun Chu Oh">ECO</abbr>, <abbr title="Thorlindur Thorolfsson">TT</abbr>, <abbr title="Samson Melamed">SM</abbr>, <abbr title="Sonali Luniya">SL</abbr>, <abbr title="Tad Doxsee">TD</abbr>, <abbr title="Stephen Berkeley">SB</abbr>, <abbr title="Ben Shani">BS</abbr>, <abbr title="Kurt Obermiller">KO</abbr>), pp. 668–673.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-GuptaK.html">DAC-2008-GuptaK</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounded-lifetime integrated circuits (<abbr title="Puneet Gupta">PG</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>), pp. 347–348.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-JamaaALM.html">DAC-2008-JamaaALM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Programmable logic circuits based on ambipolar CNFET (<abbr title="M. Haykel Ben Jamaa">MHBJ</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 339–340.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-JiangS.html">DAC-2008-JiangS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Circuit-wise buffer insertion and gate sizing algorithm with scalability (<abbr title="Zhanyuan Jiang">ZJ</abbr>, <abbr title="Weiping Shi">WS</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-KrishnaswamyMH.html">DAC-2008-KrishnaswamyMH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>On the role of timing masking in reliable logic circuit design (<abbr title="Smita Krishnaswamy">SK</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 924–929.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-PaikS.html">DAC-2008-PaikS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements (<abbr title="Seungwhun Paik">SP</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 600–605.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-PangR.html">DAC-2008-PangR</a> <span class="tag"><a href="../tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform (<abbr title="Yu Pang">YP</abbr>, <abbr title="Katarzyna Radecka">KR</abbr>), pp. 397–402.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ReddyPL.html">DAC-2008-ReddyPL</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On tests to detect via opens in digital CMOS circuits (<abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Chen Liu">CL</abbr>), pp. 840–845.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-AliWWB.html">DATE-2008-AliWWB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A New Approach for Combining Yield and Performance in Behavioural Models for Analogue Integrated Circuits (<abbr title="Sawal Ali">SA</abbr>, <abbr title="Reuben Wilcock">RW</abbr>, <abbr title="Peter R. Wilson">PRW</abbr>, <abbr title="Andrew D. Brown">ADB</abbr>), pp. 152–157.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BadelGIMVGL.html">DATE-2008-BadelGIMVGL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>A Generic Standard Cell Design Methodology for Differential Circuit Styles (<abbr title="Stéphane Badel">SB</abbr>, <abbr title="Erdem Guleyupoglu">EG</abbr>, <abbr title="Ozgur Inac">OI</abbr>, <abbr title="Anna Pena Martinez">APM</abbr>, <abbr title="Paolo Vietti">PV</abbr>, <abbr title="Frank K. Gürkaynak">FKG</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 843–848.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ChoudhuryM.html">DATE-2008-ChoudhuryM</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Approximate logic circuits for low overhead, non-intrusive concurrent error detection (<abbr title="Mihir R. Choudhury">MRC</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 903–908.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-EngelkePSB.html">DATE-2008-EngelkePSB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Resistive Bridging Fault Simulation of Industrial Circuits (<abbr title="Piet Engelke">PE</abbr>, <abbr title="Ilia Polian">IP</abbr>, <abbr title="Jürgen Schlöffel">JS</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-FeinsteinTM.html">DATE-2008-FeinsteinTM</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Partially Redundant Logic Detection Using Symbolic Equivalence Checking in Reversible and Irreversible Logic Circuits (<abbr title="David Y. Feinstein">DYF</abbr>, <abbr title="Mitchell A. Thornton">MAT</abbr>, <abbr title="D. Michael Miller">DMM</abbr>), pp. 1378–1381.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-GuiducciSGL.html">DATE-2008-GuiducciSGL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>Novel Front-End Circuit Architectures for Integrated Bio-Electronic Interfaces (<abbr title="Carlotta Guiducci">CG</abbr>, <abbr title="Alexandre Schmid">AS</abbr>, <abbr title="Frank K. Gürkaynak">FKG</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 1328–1333.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-KazmierskiZA.html">DATE-2008-KazmierskiZA</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient circuit-level modelling of ballistic CNT using piecewise non-linear approximation of mobile charge density (<abbr title="Tom J. Kazmierski">TJK</abbr>, <abbr title="Dafeng Zhou">DZ</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), pp. 146–151.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-LeppeltB.html">DATE-2008-LeppeltB</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>Determining the Technical Complexity of Integrated Circuits (<abbr title="Peter Leppelt">PL</abbr>, <abbr title="Erich Barke">EB</abbr>), p. 935.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MassierGS.html">DATE-2008-MassierGS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Sizing Rules for Bipolar Analog Circuit Design (<abbr title="Tobias Massier">TM</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 140–145.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-NessL.html">DATE-2008-NessL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Guiding Circuit Level Fault-Tolerance Design with Statistical Methods (<abbr title="Drew C. Ness">DCN</abbr>, <abbr title="David J. Lilja">DJL</abbr>), pp. 348–353.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-PradhanV.html">DATE-2008-PradhanV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Analog Circuit Synthesis Using Sensitivity Based Near Neighbor Searches (<abbr title="Almitra Pradhan">AP</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 523–526.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-RoyKM.html">DATE-2008-RoyKM</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>EPIC: Ending Piracy of Integrated Circuits (<abbr title="Jarrod A. Roy">JAR</abbr>, <abbr title="Farinaz Koushanfar">FK</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 1069–1074.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SreedharSK.html">DATE-2008-SreedharSK</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On Modeling and Testing of Lithography Related Open Faults in Nano-CMOS Circuits (<abbr title="Aswin Sreedhar">AS</abbr>, <abbr title="Alodeep Sanyal">AS</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 616–621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SterponeATG.html">DATE-2008-SterponeATG</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/safety.html" title="safety">#safety</a></span></dt><dd>On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications (<abbr title="Luca Sterpone">LS</abbr>, <abbr title="M. A. Aguirre">MAA</abbr>, <abbr title="Jonathan Noel Tombs">JNT</abbr>, <abbr title="Hipólito Guzmán-Miranda">HGM</abbr>), pp. 336–341.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-VermaBI.html">DATE-2008-VermaBI</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span></dt><dd>Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design (<abbr title="Ajay K. Verma">AKV</abbr>, <abbr title="Philip Brisk">PB</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 1250–1255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-WeinbergerBB.html">DATE-2008-WeinbergerBB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/petri%20net.html" title="petri net">#petri net</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span> <span class="tag"><a href="../tag/workflow.html" title="workflow">#workflow</a></span></dt><dd>Application of Workflow Petri Nets to Modeling of Formal Verification Processes in Design Flow of Digital Integrated Circuits (<abbr title="Katharina Weinberger">KW</abbr>, <abbr title="Slava Bulach">SB</abbr>, <abbr title="Robert Bosch">RB</abbr>), pp. 937–938.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-YoshidaF.html">DATE-2008-YoshidaF</a></dt><dd>Performance-Constrained Different Cell Count Minimization for Continuously-Sized Circuits (<abbr title="Hiroaki Yoshida">HY</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 1099–1102.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZhangPM.html">DATE-2008-ZhangPM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/guidelines.html" title="guidelines">#guidelines</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Design Guidelines for Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits (<abbr title="Jie Zhang">JZ</abbr>, <abbr title="Nishant Patil">NP</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 1009–1014.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iticse.png" alt="ITiCSE"/><a href="../ITiCSE-2008-Kurmas.html">ITiCSE-2008-Kurmas</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/student.html" title="student">#student</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Improving student performance using automated testing of simulated digital logic circuits (<abbr title="Zachary Kurmas">ZK</abbr>), pp. 265–270.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2008-DvirSY.html">STOC-2008-DvirSY</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Hardness-randomness tradeoffs for bounded depth arithmetic circuits (<abbr title="Zeev Dvir">ZD</abbr>, <abbr title="Amir Shpilka">AS</abbr>, <abbr title="Amir Yehudayoff">AY</abbr>), pp. 741–748.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2008-Raz.html">STOC-2008-Raz</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Elusive functions and lower bounds for arithmetic circuits (<abbr title="Ran Raz">RR</abbr>), pp. 711–720.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/afl.png" alt="AFL"/><a href="../AFL-2008-Bartha.html">AFL-2008-Bartha</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation equivalence of automata and circuits (<abbr title="Miklós Bartha">MB</abbr>), pp. 86–99.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-A-2008-HallgrenH.html">ICALP-A-2008-HallgrenH</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Superpolynomial Speedups Based on Almost Any Quantum Circuit (<abbr title="Sean Hallgren">SH</abbr>, <abbr title="Aram Wettroth Harrow">AWH</abbr>), pp. 782–795.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-A-2008-Saxena.html">ICALP-A-2008-Saxena</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Diagonal Circuit Identity Testing and Lower Bounds (<abbr title="Nitin Saxena">NS</abbr>), pp. 60–71.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-C-2008-KolesnikovS.html">ICALP-C-2008-KolesnikovS</a></dt><dd>Improved Garbled Circuit: Free XOR Gates and Applications (<abbr title="Vladimir Kolesnikov">VK</abbr>, <abbr title="Thomas Schneider">TS</abbr>), pp. 486–498.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-TarauL.html">SAC-2008-TarauL</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Revisiting exact combinational circuit synthesis (<abbr title="Paul Tarau">PT</abbr>, <abbr title="Brenda Luderman">BL</abbr>), pp. 1758–1759.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-2008-McKenzieTV.html">CSL-2008-McKenzieTV</a></dt><dd>Extensional Uniformity for Boolean Circuits (<abbr title="Pierre McKenzie">PM</abbr>, <abbr title="Michael Thomas">MT</abbr>, <abbr title="Heribert Vollmer">HV</abbr>), pp. 64–78.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../ASE-2007-ZaraketAK.html">ASE-2007-ZaraketAK</a> <span class="tag"><a href="../tag/program%20analysis.html" title="program analysis">#program analysis</a></span></dt><dd>Sequential circuits for program analysis (<abbr title="Fadi A. Zaraket">FAZ</abbr>, <abbr title="Adnan Aziz">AA</abbr>, <abbr title="Sarfraz Khurshid">SK</abbr>), pp. 114–123.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-AndrikosLPS.html">DAC-2007-AndrikosLPS</a></dt><dd>A Fully-Automated Desynchronization Flow for Synchronous Circuits (<abbr title="Nikolaos Andrikos">NA</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Davide Pandini">DP</abbr>, <abbr title="Christos P. Sotiriou">CPS</abbr>), pp. 982–985.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-BriskVIP.html">DAC-2007-BriskVIP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Enhancing FPGA Performance for Arithmetic Circuits (<abbr title="Philip Brisk">PB</abbr>, <abbr title="Ajay K. Verma">AKV</abbr>, <abbr title="Paolo Ienne">PI</abbr>, <abbr title="Hadi Parandeh-Afshar">HPA</abbr>), pp. 334–337.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-CortadellaK.html">DAC-2007-CortadellaK</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Synchronous Elastic Circuits with Early Evaluation and Token Counterflow (<abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>), pp. 416–419.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-CzajkowskiB.html">DAC-2007-CzajkowskiB</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits (<abbr title="Tomasz S. Czajkowski">TSC</abbr>, <abbr title="Stephen Dean Brown">SDB</abbr>), pp. 324–329.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-DadgourB.html">DAC-2007-DadgourB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications (<abbr title="Hamed F. Dadgour">HFD</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 306–311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-HansonSSB.html">DAC-2007-HansonSSB</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Nanometer Device Scaling in Subthreshold Circuits (<abbr title="Scott Hanson">SH</abbr>, <abbr title="Mingoo Seok">MS</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 700–705.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-KangKIAR.html">DAC-2007-KangKIAR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement (<abbr title="Kunhyuk Kang">KK</abbr>, <abbr title="Keejong Kim">KK</abbr>, <abbr title="Ahmad E. Islam">AEI</abbr>, <abbr title="Muhammad Ashraful Alam">MAA</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 358–363.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-KangKR.html">DAC-2007-KangKR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop (<abbr title="Kunhyuk Kang">KK</abbr>, <abbr title="Keejong Kim">KK</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 934–939.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-KumarKS.html">DAC-2007-KumarKS</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>NBTI-Aware Synthesis of Digital Circuits (<abbr title="Sanjay V. Kumar">SVK</abbr>, <abbr title="Chris H. Kim">CHK</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 370–375.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-LiP.html">DAC-2007-LiP</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Parametric Yield Extraction for Multiple Correlated Non-Normal Performance Distributions of Analog/RF Circuits (<abbr title="Xin Li">XL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 928–933.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-MaslovFM.html">DAC-2007-MaslovFM</a> <span class="tag"><a href="../tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Quantum Circuit Placement: Optimizing Qubit-to-qubit Interactions through Mapping Quantum Circuits into a Physical Experiment (<abbr title="Dmitri Maslov">DM</abbr>, <abbr title="Sean M. Falconer">SMF</abbr>, <abbr title="Michele Mosca">MM</abbr>), pp. 962–965.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-McConaghyPGS.html">DAC-2007-McConaghyPGS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies (<abbr title="Trent McConaghy">TM</abbr>, <abbr title="Pieter Palmers">PP</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Michiel Steyaert">MS</abbr>), pp. 944–947.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-Ozdal.html">DAC-2007-Ozdal</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Escape Routing For Dense Pin Clusters In Integrated Circuits (<abbr title="Muhammet Mustafa Ozdal">MMO</abbr>), pp. 49–54.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-PatilDWM.html">DAC-2007-PatilDWM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits (<abbr title="Nishant Patil">NP</abbr>, <abbr title="Jie Deng">JD</abbr>, <abbr title="H.-S. Philip Wong">HSPW</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 958–961.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-RastogiCK.html">DAC-2007-RastogiCK</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method (<abbr title="Ashesh Rastogi">AR</abbr>, <abbr title="Wei Chen">WC</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 712–715.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-SeokHSB.html">DAC-2007-SeokHSB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design (<abbr title="Mingoo Seok">MS</abbr>, <abbr title="Scott Hanson">SH</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 694–699.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-SeomunKS.html">DAC-2007-SeomunKS</a></dt><dd>Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits (<abbr title="Jun Seomun">JS</abbr>, <abbr title="Jaehyun Kim">JK</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 103–106.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-SinghalBSLNC.html">DAC-2007-SinghalBSLNC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation (<abbr title="Ritu Singhal">RS</abbr>, <abbr title="Asha Balijepalli">AB</abbr>, <abbr title="Anupama R. Subramaniam">ARS</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 823–828.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-VermaBI.html">DAC-2007-VermaBI</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>Progressive Decomposition: A Heuristic to Structure Arithmetic Circuits (<abbr title="Ajay K. Verma">AKV</abbr>, <abbr title="Philip Brisk">PB</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 404–409.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-WangYBVVLC.html">DAC-2007-WangYBVVLC</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>The Impact of NBTI on the Performance of Combinational and Sequential Circuits (<abbr title="Wenping Wang">WW</abbr>, <abbr title="Shengqi Yang">SY</abbr>, <abbr title="Sarvesh Bhardwaj">SB</abbr>, <abbr title="Rakesh Vattikonda">RV</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 364–369.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-YanTLM.html">DAC-2007-YanTLM</a> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits (<abbr title="Boyuan Yan">BY</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Pu Liu">PL</abbr>, <abbr title="Bruce McGaughy">BM</abbr>), pp. 158–161.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-You.html">DAC-2007-You</a></dt><dd>Engineering synthetic killer circuits in bacteria (<abbr title="Lingchong You">LY</abbr>), pp. 636–637.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-YuL.html">DAC-2007-YuL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design of Rotary Clock Based Circuits (<abbr title="Zhengtao Yu">ZY</abbr>, <abbr title="Xun Liu">XL</abbr>), pp. 43–48.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BorremansLWR.html">DATE-2007-BorremansLWR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Nonlinearity analysis of Analog/RF circuits using combined multisine and volterra analysis (<abbr title="Jonathan Borremans">JB</abbr>, <abbr title="Ludwig De Locht">LDL</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Yves Rolain">YR</abbr>), pp. 261–266.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ChenZLC.html">DATE-2007-ChenZLC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Fast statistical circuit analysis with finite-point based transistor model (<abbr title="Min Chen">MC</abbr>, <abbr title="Wei Zhao">WZ</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 1391–1396.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ChoudhuryM.html">DATE-2007-ChoudhuryM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Accurate and scalable reliability analysis of logic circuits (<abbr title="Mihir R. Choudhury">MRC</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 1454–1459.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-FanMTCH.html">DATE-2007-FanMTCH</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical model order reduction for interconnect circuits considering spatial correlations (<abbr title="Jeffrey Fan">JF</abbr>, <abbr title="Ning Mi">NM</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Yici Cai">YC</abbr>, <abbr title="Xianlong Hong">XH</abbr>), pp. 1508–1513.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-GaneshpureK.html">DATE-2007-GaneshpureK</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interactive presentation: Automatic test pattern generation for maximal circuit noise in multiple aggressor crosstalk faults (<abbr title="Kunal P. Ganeshpure">KPG</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-GhoshBR.html">DATE-2007-GhoshBR</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling (<abbr title="Swaroop Ghosh">SG</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1532–1537.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-HashempourL.html">DATE-2007-HashempourL</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Circuit-level modeling and detection of metallic carbon nanotube defects in carbon nanotube FETs (<abbr title="Hamidreza Hashempour">HH</abbr>, <abbr title="Fabrizio Lombardi">FL</abbr>), pp. 841–846.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-JayakumarK.html">DATE-2007-JayakumarK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An algorithm to minimize leakage through simultaneous input vector control and circuit modification (<abbr title="Nikhil Jayakumar">NJ</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 618–623.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-LiuDSY.html">DATE-2007-LiuDSY</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Accurate temperature-dependent integrated circuit leakage power estimation is easy (<abbr title="Yongpan Liu">YL</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 1526–1531.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MangassarianVSNA.html">DATE-2007-MangassarianVSNA</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Maximum circuit activity estimation using pseudo-boolean satisfiability (<abbr title="Hratch Mangassarian">HM</abbr>, <abbr title="Andreas G. Veneris">AGV</abbr>, <abbr title="Sean Safarpour">SS</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>), pp. 1538–1543.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-Miskov-ZivanovM.html">DATE-2007-Miskov-ZivanovM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Soft error rate analysis for sequential circuits (<abbr title="Natasa Miskov-Zivanov">NMZ</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 1436–1441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MondalRKRLVM.html">DATE-2007-MondalRKRLVM</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Thermally robust clocking schemes for 3D integrated circuits (<abbr title="Mosin Mondal">MM</abbr>, <abbr title="Andrew J. Ricketts">AJR</abbr>, <abbr title="Sami Kirolos">SK</abbr>, <abbr title="Tamer Ragheb">TR</abbr>, <abbr title="Greg M. Link">GML</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Yehia Massoud">YM</abbr>), pp. 1206–1211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MoonBP.html">DATE-2007-MoonBP</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>A compositional approach to the combination of combinational and sequential equivalence checking of circuits without known reset states (<abbr title="In-Ho Moon">IHM</abbr>, <abbr title="Per Bjesse">PB</abbr>, <abbr title="Carl Pixley">CP</abbr>), pp. 1170–1175.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MuellerGS.html">DATE-2007-MuellerGS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Trade-off design of analog circuits using goal attainment and “Wave Front” sequential quadratic programming (<abbr title="Daniel Mueller">DM</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 75–80.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-NepalBMPZ.html">DATE-2007-NepalBMPZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interactive presentation: Techniques for designing noise-tolerant multi-level combinational circuits (<abbr title="Kundan Nepal">KN</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Joseph L. Mundy">JLM</abbr>, <abbr title="William R. Patterson">WRP</abbr>, <abbr title="Alexander Zaslavsky">AZ</abbr>), pp. 576–581.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SchneiderSKW.html">DATE-2007-SchneiderSKW</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Interactive presentation: Statistical simulation of high-frequency bipolar circuits (<abbr title="Wolfgang Schneider">WS</abbr>, <abbr title="Michael Schröter">MS</abbr>, <abbr title="W. Kraus">WK</abbr>, <abbr title="Holger Wittkopf">HW</abbr>), pp. 1397–1402.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SingheeR.html">DATE-2007-SingheeR</a> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical blockade: a novel method for very fast Monte Carlo simulation of rare circuit events, and its application (<abbr title="Amith Singhee">AS</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 1379–1384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-TannirK.html">DATE-2007-TannirK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient nonlinear distortion analysis of RF circuits (<abbr title="Dani Tannir">DT</abbr>, <abbr title="Roni Khazaka">RK</abbr>), pp. 255–260.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-WuLLH.html">DATE-2007-WuLLH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>QuteSAT: a robust circuit-based SAT solver for complex circuit structure (<abbr title="Chi-An Wu">CAW</abbr>, <abbr title="Ting-Hao Lin">THL</abbr>, <abbr title="Chih-Chun Lee">CCL</abbr>, <abbr title="Chung-Yang Huang">CYH</abbr>), pp. 1313–1318.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ZilicRK.html">DATE-2007-ZilicRK</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Reversible circuit technology mapping from non-reversible specifications (<abbr title="Zeljko Zilic">ZZ</abbr>, <abbr title="Katarzyna Radecka">KR</abbr>, <abbr title="Ali Kazamiphur">AK</abbr>), pp. 558–563.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ZjajoAG.html">DATE-2007-ZjajoAG</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Interactive presentation: BIST method for die-level process parameter variation monitoring in analog/mixed-signal integrated circuits (<abbr title="Amir Zjajo">AZ</abbr>, <abbr title="Manuel J. Barragan Asian">MJBA</abbr>, <abbr title="José Pineda de Gyvez">JPdG</abbr>), pp. 1301–1306.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2007-Santhanam.html">STOC-2007-Santhanam</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Circuit lower bounds for Merlin-Arthur classes (<abbr title="Rahul Santhanam">RS</abbr>), pp. 275–283.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2007-Sherstov.html">STOC-2007-Sherstov</a></dt><dd>Separating AC0 from depth-2 majority circuits (<abbr title="Alexander A. Sherstov">AAS</abbr>), pp. 294–301.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2007-Shpilka.html">STOC-2007-Shpilka</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interpolation of depth-3 arithmetic circuits with two multiplication gates (<abbr title="Amir Shpilka">AS</abbr>), pp. 284–293.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-2007-ZaraketAK.html">ICSE-2007-ZaraketAK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>Sequential Circuits for Relational Analysis (<abbr title="Fadi A. Zaraket">FAZ</abbr>, <abbr title="Adnan Aziz">AA</abbr>, <abbr title="Sarfraz Khurshid">SK</abbr>), pp. 13–22.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-2007-AehligB.html">CSL-2007-AehligB</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Propositional Logic for Circuit Classes (<abbr title="Klaus Aehlig">KA</abbr>, <abbr title="Arnold Beckmann">AB</abbr>), pp. 512–526.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-2007-TarauL.html">ICLP-2007-TarauL</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Logic Programming Framework for Combinational Circuit Synthesis (<abbr title="Paul Tarau">PT</abbr>, <abbr title="Brenda Luderman">BL</abbr>), pp. 180–194.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2007-AudemardS.html">SAT-2007-AudemardS</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span></dt><dd>Circuit Based Encoding of CNF Formula (<abbr title="Gilles Audemard">GA</abbr>, <abbr title="Lakhdar Saïs">LS</abbr>), pp. 16–21.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2007-ManoliosV.html">SAT-2007-ManoliosV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Circuit to CNF Conversion (<abbr title="Panagiotis Manolios">PM</abbr>, <abbr title="Daron Vroon">DV</abbr>), pp. 4–9.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2006-ChenYY.html">CASE-2006-ChenYY</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Backward-traversing Waveform Relaxation Algorithm for Circuit Simulation and Simulation on Demand (<abbr title="Chun-Jung Chen">CJC</abbr>, <abbr title="Jung-Lang Yu">JLY</abbr>, <abbr title="Tai-Ning Yang">TNY</abbr>), pp. 134–139.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-AmirtharajahWCSZ.html">DAC-2006-AmirtharajahWCSZ</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Circuits for energy harvesting sensor signal processing (<abbr title="Rajeevan Amirtharajah">RA</abbr>, <abbr title="Justin Wenck">JW</abbr>, <abbr title="Jamie Collier">JC</abbr>, <abbr title="Jeff Siebert">JS</abbr>, <abbr title="Bicky Zhou">BZ</abbr>), pp. 639–644.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-BhardwajVGC.html">DAC-2006-BhardwajVGC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits (<abbr title="Sarvesh Bhardwaj">SB</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Praveen Ghanta">PG</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 791–796.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ChangSC.html">DAC-2006-ChangSC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs (<abbr title="Kuei-Chung Chang">KCC</abbr>, <abbr title="Jih-Sheng Shen">JSS</abbr>, <abbr title="Tien-Fu Chen">TFC</abbr>), pp. 143–148.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-HuaMSSMJD.html">DAC-2006-HuaMSSMJD</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Exploring compromises among timing, power and temperature in three-dimensional integrated circuits (<abbr title="Hao Hua">HH</abbr>, <abbr title="Christopher Mineo">CM</abbr>, <abbr title="Kory Schoenfliess">KS</abbr>, <abbr title="Ambarish M. Sule">AMS</abbr>, <abbr title="Samson Melamed">SM</abbr>, <abbr title="Ravi Jenkal">RJ</abbr>, <abbr title="W. Rhett Davis">WRD</abbr>), pp. 997–1002.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-JayakumarGGK.html">DAC-2006-JayakumarGGK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A PLA based asynchronous micropipelining approach for subthreshold circuit design (<abbr title="Nikhil Jayakumar">NJ</abbr>, <abbr title="Rajesh Garg">RG</abbr>, <abbr title="Bruce Gamache">BG</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 419–424.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-KimSKE.html">DAC-2006-KimSKE</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Physical design methodology of power gating circuits for standard-cell-based design (<abbr title="Hyung-Ock Kim">HOK</abbr>, <abbr title="Youngsoo Shin">YS</abbr>, <abbr title="Hyuk Kim">HK</abbr>, <abbr title="Iksoo Eo">IE</abbr>), pp. 109–112.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-MeiR.html">DAC-2006-MeiR</a> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>A robust envelope following method applicable to both non-autonomous and oscillatory circuits (<abbr title="Ting Mei">TM</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 1029–1034.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-Miskov-ZivanovM.html">DAC-2006-Miskov-ZivanovM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>MARS-C: modeling and reduction of soft errors in combinational circuits (<abbr title="Natasa Miskov-Zivanov">NMZ</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 767–772.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-PakbazniaFP.html">DAC-2006-PakbazniaFP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span></dt><dd>Charge recycling in MTCMOS circuits: concept and analysis (<abbr title="Ehsan Pakbaznia">EP</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 97–102.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-PaulFOL.html">DAC-2006-PaulFOL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Modeling and analysis of circuit performance of ballistic CNFET (<abbr title="Bipul C. Paul">BCP</abbr>, <abbr title="Shinobu Fujita">SF</abbr>, <abbr title="Masaki Okajima">MO</abbr>, <abbr title="Thomas Lee">TL</abbr>), pp. 717–722.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ShiMYH.html">DAC-2006-ShiMYH</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Circuit simulation based obstacle-aware Steiner routing (<abbr title="Yiyu Shi">YS</abbr>, <abbr title="Paul Mesa">PM</abbr>, <abbr title="Hao Yu">HY</abbr>, <abbr title="Lei He">LH</abbr>), pp. 385–388.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-TiwaryTR.html">DAC-2006-TiwaryTR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration (<abbr title="Saurabh K. Tiwary">SKT</abbr>, <abbr title="Pragati K. Tiwary">PKT</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-VermaI.html">DAC-2006-VermaI</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards the automatic exploration of arithmetic-circuit architectures (<abbr title="Ajay K. Verma">AKV</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 445–450.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-WaghmodeLS.html">DAC-2006-WaghmodeLS</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Buffer insertion in large circuits with constructive solution search techniques (<abbr title="Mandar Waghmode">MW</abbr>, <abbr title="Zhuo Li">ZL</abbr>, <abbr title="Weiping Shi">WS</abbr>), pp. 296–301.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-WeiD.html">DAC-2006-WeiD</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Systematic development of nonlinear analog circuit macromodels through successive operator composition and nonlinear model decoupling (<abbr title="Ying Wei">YW</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 1023–1028.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ZhangMBC.html">DAC-2006-ZhangMBC</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability (<abbr title="Jin S. Zhang">JSZ</abbr>, <abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Malgorzata Chrzanowska-Jeske">MCJ</abbr>), pp. 510–515.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-AbdollahiP.html">DATE-2006-AbdollahiP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Analysis and synthesis of quantum circuits by using quantum decision diagrams (<abbr title="Afshin Abdollahi">AA</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 317–322.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Albrecht.html">DATE-2006-Albrecht</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Efficient incremental clock latency scheduling for large circuits (<abbr title="Christoph Albrecht">CA</abbr>), pp. 1091–1096.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-BanerjeeRMB.html">DATE-2006-BanerjeeRMB</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low power synthesis of dynamic logic circuits using fine-grained clock gating (<abbr title="Nilanjan Banerjee">NB</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Hamid Mahmoodi-Meimand">HMM</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), pp. 862–867.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-BuhlerKBHSSPR.html">DATE-2006-BuhlerKBHSSPR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>DFM/DFY design for manufacturability and yield — influence of process variations in digital, analog and mixed-signal circuit design (<abbr title="Markus Bühler">MB</abbr>, <abbr title="Jürgen Koehl">JK</abbr>, <abbr title="Jeanne Bickford">JB</abbr>, <abbr title="Jason Hibbeler">JH</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>, <abbr title="Ralf Sommer">RS</abbr>, <abbr title="Michael Pronath">MP</abbr>, <abbr title="Andreas Ripp">AR</abbr>), pp. 387–392.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ChenMBR.html">DATE-2006-ChenMBR</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Circuit-aware device design methodology for nanometer technologies: a case study for low power SRAM design (<abbr title="Qikai Chen">QC</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Aditya Bansal">AB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 983–988.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-DuttA.html">DATE-2006-DuttA</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient timing-driven incremental routing for VLSI circuits using DFS and localized slack-satisfaction computations (<abbr title="Shantanu Dutt">SD</abbr>, <abbr title="Hasan Arslan">HA</abbr>), pp. 768–773.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-FrehseKR.html">DATE-2006-FrehseKR</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying analog oscillator circuits using forward/backward abstraction refinement (<abbr title="Goran Frehse">GF</abbr>, <abbr title="Bruce H. Krogh">BHK</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 257–262.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-GandhiM.html">DATE-2006-GandhiM</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Exploiting data-dependent slack using dynamic multi-VDD to minimize energy consumption in datapath circuits (<abbr title="Kaushal R. Gandhi">KRG</abbr>, <abbr title="Nihar R. Mahapatra">NRM</abbr>), pp. 1001–1006.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-GillPW.html">DATE-2006-GillPW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Soft delay error analysis in logic circuits (<abbr title="Balkaran S. Gill">BSG</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>), pp. 47–52.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-GuptaJL.html">DATE-2006-GuptaJL</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation for combinational quantum cellular automata (QCA) circuits (<abbr title="Pallav Gupta">PG</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>, <abbr title="Loganathan Lingappan">LL</abbr>), pp. 311–316.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-HosangadiFK.html">DATE-2006-HosangadiFK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimizing high speed arithmetic circuits using three-term extraction (<abbr title="Anup Hosangadi">AH</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 1294–1299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-McConaghyG.html">DATE-2006-McConaghyG</a> <span class="tag"><a href="../tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Double-strength CAFFEINE: fast template-free symbolic modeling of analog circuits via implicit canonical form functions and explicit introns (<abbr title="Trent McConaghy">TM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 269–274.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-MohantyVK.html">DATE-2006-MohantyVK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits (<abbr title="Saraju P. Mohanty">SPM</abbr>, <abbr title="Ramakrishna Velagapudi">RV</abbr>, <abbr title="Elias Kougianos">EK</abbr>), pp. 1191–1196.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-NepalBMPZ.html">DATE-2006-NepalBMPZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Designing MRF based error correcting circuits for memory elements (<abbr title="Kundan Nepal">KN</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Joseph L. Mundy">JLM</abbr>, <abbr title="William R. Patterson">WRP</abbr>, <abbr title="Alexander Zaslavsky">AZ</abbr>), pp. 792–793.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-PaulKKAR.html">DATE-2006-PaulKKAR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits (<abbr title="Bipul Chandra Paul">BCP</abbr>, <abbr title="Kunhyuk Kang">KK</abbr>, <abbr title="Haldun Kufluoglu">HK</abbr>, <abbr title="Muhammad Ashraful Alam">MAA</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 780–785.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-RaoCBS.html">DATE-2006-RaoCBS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient static algorithm for computing the soft error rates of combinational circuits (<abbr title="Rajeev R. Rao">RRR</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 164–169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Ruiz-SautuaMMH.html">DATE-2006-Ruiz-SautuaMMH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Pre-synthesis optimization of multiplications to improve circuit performance (<abbr title="Rafael Ruiz-Sautua">RRS</abbr>, <abbr title="María C. Molina">MCM</abbr>, <abbr title="José M. Mendías">JMM</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 1306–1311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SoffkeZMG.html">DATE-2006-SoffkeZMG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A signal theory based approach to the statistical analysis of combinatorial nanoelectronic circuits (<abbr title="Oliver Soffke">OS</abbr>, <abbr title="Peter Zipf">PZ</abbr>, <abbr title="Tudor Murgan">TM</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 632–637.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-TanjiWKA.html">DATE-2006-TanjiWKA</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Large scale RLC circuit analysis using RLCG-MNA formulation (<abbr title="Yuichi Tanji">YT</abbr>, <abbr title="Takayuki Watanabe">TW</abbr>, <abbr title="Hidemasa Kubota">HK</abbr>, <abbr title="Hideki Asai">HA</abbr>), pp. 45–46.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-VandersteenBDR.html">DATE-2006-VandersteenBDR</a></dt><dd>Systematic stability-analysis method for analog circuits (<abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Stephane Bronckers">SB</abbr>, <abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Yves Rolain">YR</abbr>), pp. 150–155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-YangV.html">DATE-2006-YangV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Efficient temperature-dependent symbolic sensitivity analysis and symbolic performance evaluation in analog circuit synthesis (<abbr title="Huiying Yang">HY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 283–284.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ZhangZD.html">DATE-2006-ZhangZD</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>ALAMO: an improved alpha-space based methodology for modeling process parameter variations in analog circuits (<abbr title="Hui Zhang">HZ</abbr>, <abbr title="Yang Zhao">YZ</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-BonfiniCMP.html">DATE-DF-2006-BonfiniCMP</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A mixed-signal verification kit for verification of analogue-digital circuits (<abbr title="Giuseppe Bonfini">GB</abbr>, <abbr title="Monica Chiavacci">MC</abbr>, <abbr title="Riccardo Mariani">RM</abbr>, <abbr title="Egidio Pescari">EP</abbr>), pp. 88–93.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-LinHJC.html">DATE-DF-2006-LinHJC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/pattern%20matching.html" title="pattern matching">#pattern matching</a></span> <span class="tag"><a href="../tag/regular%20expression.html" title="regular expression">#regular expression</a></span></dt><dd>Optimization of regular expression pattern matching circuits on FPGA (<abbr title="Cheng-Hung Lin">CHL</abbr>, <abbr title="Chih-Tsun Huang">CTH</abbr>, <abbr title="Chang-Ping Jiang">CPJ</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>), pp. 12–17.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../PEPM-2006-ThompsonM.html">PEPM-2006-ThompsonM</a> <span class="tag"><a href="../tag/partial%20evaluation.html" title="partial evaluation">#partial evaluation</a></span></dt><dd>Bit-level partial evaluation of synchronous circuits (<abbr title="Sarah Thompson">ST</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 29–37.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2006-AngluinACW.html">STOC-2006-AngluinACW</a> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Learning a circuit by injecting values (<abbr title="Dana Angluin">DA</abbr>, <abbr title="James Aspnes">JA</abbr>, <abbr title="Jiang Chen">JC</abbr>, <abbr title="Yinghua Wu">YW</abbr>), pp. 584–593.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2006-MagniezMMO.html">ICALP-v1-2006-MagniezMMO</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-testing of Quantum Circuits (<abbr title="Frédéric Magniez">FM</abbr>, <abbr title="Dominic Mayers">DM</abbr>, <abbr title="Michele Mosca">MM</abbr>, <abbr title="Harold Ollivier">HO</abbr>), pp. 72–83.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2006-UchizawaDM.html">ICALP-v1-2006-UchizawaDM</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy Complexity and Entropy of Threshold Circuits (<abbr title="Kei Uchizawa">KU</abbr>, <abbr title="Rodney J. Douglas">RJD</abbr>, <abbr title="Wolfgang Maass">WM</abbr>), pp. 631–642.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2006-LehmanW.html">SEKE-2006-LehmanW</a> <span class="tag"><a href="../tag/convergence.html" title="convergence">#convergence</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Rule-Based Expert System for the Diagnosis of Convergence Problems in Circuit Simulation (<abbr title="Christopher W. Lehman">CWL</abbr>, <abbr title="Mary Jane Willshire">MJW</abbr>), pp. 57–60.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2006-TangM.html">SAT-2006-TangM</a> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span></dt><dd>Solving Quantified Boolean Formulas with Circuit Observability Don’t Cares (<abbr title="Daijue Tang">DT</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 368–381.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-AbdollahiFP.html">DAC-2005-AbdollahiFP</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>An effective power mode transition technique in MTCMOS circuits (<abbr title="Afshin Abdollahi">AA</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-AgarwalCBZ.html">DAC-2005-AgarwalCBZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Circuit optimization using statistical static timing analysis (<abbr title="Aseem Agarwal">AA</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>), pp. 321–324.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-AminID.html">DAC-2005-AminID</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Piece-wise approximations of RLCK circuit responses using moment matching (<abbr title="Chirayu S. Amin">CSA</abbr>, <abbr title="Yehea I. Ismail">YII</abbr>, <abbr title="Florentin Dartu">FD</abbr>), pp. 927–932.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-BeattieZDK.html">DAC-2005-BeattieZDK</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Spatially distributed 3D circuit models (<abbr title="Michael W. Beattie">MWB</abbr>, <abbr title="Hui Zheng">HZ</abbr>, <abbr title="Anirudh Devgan">AD</abbr>, <abbr title="Byron Krauter">BK</abbr>), pp. 153–158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-BhardwajV.html">DAC-2005-BhardwajV</a> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Leakage minimization of nano-scale circuits in the presence of systematic and random variations (<abbr title="Sarvesh Bhardwaj">SB</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 541–546.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-BhattacharyaJS.html">DAC-2005-BhattacharyaJS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Template-driven parasitic-aware optimization of analog integrated circuit layouts (<abbr title="Sambuddha Bhattacharya">SB</abbr>, <abbr title="Nuttorn Jangkrajarng">NJ</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 644–647.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-CaoC.html">DAC-2005-CaoC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Mapping statistical process variations toward circuit performance variability: an analytical modeling approach (<abbr title="Yu Cao">YC</abbr>, <abbr title="Lawrence T. Clark">LTC</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-DingV.html">DAC-2005-DingV</a> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A combined feasibility and performance macromodel for analog circuits (<abbr title="Mengmeng Ding">MD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 63–68.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-GaoH.html">DAC-2005-GaoH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages (<abbr title="Feng Gao">FG</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-GielenME.html">DAC-2005-GielenME</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Performance space modeling for hierarchical synthesis of analog integrated circuits (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Trent McConaghy">TM</abbr>, <abbr title="Tom Eeckelaert">TE</abbr>), pp. 881–886.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-Heidergott.html">DAC-2005-Heidergott</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>SEU tolerant device, circuit and processor design (<abbr title="William Heidergott">WH</abbr>), pp. 5–10.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-JinS.html">DAC-2005-JinS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Prime clauses for fast enumeration of satisfying assignments to boolean circuits (<abbr title="HoonSang Jin">HJ</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 750–753.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-MonnetRL.html">DAC-2005-MonnetRL</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Asynchronous circuits transient faults sensitivity evaluation (<abbr title="Yannick Monnet">YM</abbr>, <abbr title="Marc Renaudin">MR</abbr>, <abbr title="Régis Leveugle">RL</abbr>), pp. 863–868.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-NepalBMPZ.html">DAC-2005-NepalBMPZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Designing logic circuits for probabilistic computation in the presence of noise (<abbr title="Kundan Nepal">KN</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Joseph L. Mundy">JLM</abbr>, <abbr title="William R. Patterson">WRP</abbr>, <abbr title="Alexander Zaslavsky">AZ</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-TschanzBD.html">DAC-2005-TschanzBD</a></dt><dd>Variation-tolerant circuits: circuit solutions and techniques (<abbr title="James Tschanz">JT</abbr>, <abbr title="Keith A. Bowman">KAB</abbr>, <abbr title="Vivek De">VD</abbr>), pp. 762–763.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-Vasudevan.html">DAC-2005-Vasudevan</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits (<abbr title="V. Vasudevan">VV</abbr>), pp. 397–402.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-WeiD.html">DAC-2005-WeiD</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Systematic development of analog circuit structural macromodels through behavioral model decoupling (<abbr title="Ying Wei">YW</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 57–62.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-ZhaoZD.html">DAC-2005-ZhaoZD</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits (<abbr title="Chong Zhao">CZ</abbr>, <abbr title="Yi Zhao">YZ</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 190–195.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BadaouiV.html">DATE-2005-BadaouiV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multi-Placement Structures for Fast and Optimized Placement in Analog Circuit Synthesis (<abbr title="Raoul F. Badaoui">RFB</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 138–143.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BiswasLBP.html">DATE-2005-BiswasLBP</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Specification Test Compaction for Analog Circuits and MEMS (<abbr title="Sounil Biswas">SB</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="R. D. (Shawn) Blanton">RD(B</abbr>, <abbr title="Larry T. Pileggi">LTP</abbr>), pp. 164–169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BouesseRDG.html">DATE-2005-BouesseRDG</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement (<abbr title="G. Fraidy Bouesse">GFB</abbr>, <abbr title="Marc Renaudin">MR</abbr>, <abbr title="Sophie Dumont">SD</abbr>, <abbr title="Fabien Germain">FG</abbr>), pp. 424–429.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-CabodiCNQ.html">DATE-2005-CabodiCNQ</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Circuit Based Quantification: Back to State Set Manipulation within Unbounded Model Checking (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Marco Crivellari">MC</abbr>, <abbr title="Sergio Nocco">SN</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 688–689.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-CarterOS.html">DATE-2005-CarterOS</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Circuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown (<abbr title="Jonathan R. Carter">JRC</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Daniel J. Sorin">DJS</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-DhillonDC.html">DATE-2005-DhillonDC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits (<abbr title="Yuvraj Singh Dhillon">YSD</abbr>, <abbr title="Abdulkadir Utku Diril">AUD</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 288–293.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-DingV.html">DATE-2005-DingV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Two-Level Modeling Approach to Analog Circuit Performance Macromodeling (<abbr title="Mengmeng Ding">MD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 1088–1089.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-EeckelaertMG.html">DATE-2005-EeckelaertMG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-Optimal Performance Hypersurfaces (<abbr title="Tom Eeckelaert">TE</abbr>, <abbr title="Trent McConaghy">TM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1070–1075.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-FuYM.html">DATE-2005-FuYM</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Considering Circuit Observability Don’t Cares in CNF Satisfiability (<abbr title="Zhaohui Fu">ZF</abbr>, <abbr title="Yinlei Yu">YY</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 1108–1113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-GielenDCDJMV.html">DATE-2005-GielenDCDJMV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Analog and Digital Circuit Design in 65 nm CMOS: End of the Road? (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Phillip Christie">PC</abbr>, <abbr title="Dieter Draxelmayr">DD</abbr>, <abbr title="Edmond Janssens">EJ</abbr>, <abbr title="Karen Maex">KM</abbr>, <abbr title="Ted Vucurevich">TV</abbr>), pp. 36–42.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-IyerPC.html">DATE-2005-IyerPC</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/theorem%20proving.html" title="theorem proving">#theorem proving</a></span></dt><dd>Efficient Conflict-Based Learning in an RTL Circuit Constraint Solver (<abbr title="Madhu K. Iyer">MKI</abbr>, <abbr title="Ganapathy Parthasarathy">GP</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 666–671.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KumarTCJ.html">DATE-2005-KumarTCJ</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Implicit and Exact Path Delay Fault Grading in Sequential Circuits (<abbr title="Mahilchi Milir Vaseekar Kumar">MMVK</abbr>, <abbr title="Spyros Tragoudas">ST</abbr>, <abbr title="Sreejit Chakravarty">SC</abbr>, <abbr title="Rathish Jayabharathi">RJ</abbr>), pp. 990–995.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LiS.html">DATE-2005-LiS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation (<abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LiuFYO.html">DATE-2005-LiuFYO</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Hierarchical Variance Analysis for Analog Circuits Based on Graph Modelling and Correlation Loop Tracing (<abbr title="Fang Liu">FL</abbr>, <abbr title="Jacob J. Flomenberg">JJF</abbr>, <abbr title="Devaka V. Yasaratne">DVY</abbr>, <abbr title="Sule Ozev">SO</abbr>), pp. 126–131.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MartinelliD.html">DATE-2005-MartinelliD</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Bound Set Selection and Circuit Re-Synthesis for Area/Delay Driven Decomposition (<abbr title="Andrés Martinelli">AM</abbr>, <abbr title="Elena Dubrova">ED</abbr>), pp. 430–431.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MaslovYMD.html">DATE-2005-MaslovYMD</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Quantum Circuit Simplification Using Templates (<abbr title="Dmitri Maslov">DM</abbr>, <abbr title="Christina Young">CY</abbr>, <abbr title="D. Michael Miller">DMM</abbr>, <abbr title="Gerhard W. Dueck">GWD</abbr>), pp. 1208–1213.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-McConaghyEG.html">DATE-2005-McConaghyEG</a> <span class="tag"><a href="../tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>CAFFEINE: Template-Free Symbolic Model Generation of Analog Circuits via Canonical Form Functions and Genetic Programming (<abbr title="Trent McConaghy">TM</abbr>, <abbr title="Tom Eeckelaert">TE</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1082–1087.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MukhopadhyayBR.html">DATE-2005-MukhopadhyayBR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits (<abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 224–229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MullerTAL.html">DATE-2005-MullerTAL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit (<abbr title="Paul Muller">PM</abbr>, <abbr title="Armin Tajalli">AT</abbr>, <abbr title="Seyed Mojtaba Atarodi">SMA</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 258–263.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-NeiroukhS.html">DATE-2005-NeiroukhS</a> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Improving the Process-Variation Tolerance of Digital Circuits Using Gate Sizing and Statistical Techniques (<abbr title="Osama Neiroukh">ON</abbr>, <abbr title="Xiaoyu Song">XS</abbr>), pp. 294–299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-NoguchiN.html">DATE-2005-NoguchiN</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>On-Chip Multi-Channel Waveform Monitoring for Diagnostics of Mixed-Signal VLSI Circuits (<abbr title="Koichiro Noguchi">KN</abbr>, <abbr title="Makoto Nagata">MN</abbr>), pp. 146–151.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-PomeranzR05a.html">DATE-2005-PomeranzR05a</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>The Accidental Detection Index as a Fault Ordering Heuristic for Full-Scan Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 1008–1013.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-Ruiz-SautuaMMH.html">DATE-2005-Ruiz-SautuaMMH</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Behavioural Transformation to Improve Circuit Performance in High-Level Synthesis (<abbr title="Rafael Ruiz-Sautua">RRS</abbr>, <abbr title="María C. Molina">MCM</abbr>, <abbr title="José M. Mendías">JMM</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 1252–1257.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SandireddyA.html">DATE-2005-SandireddyA</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Diagnostic and Detection Fault Collapsing for Multiple Output Circuits (<abbr title="Raja K. K. R. Sandireddy">RKKRS</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 1014–1019.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SavioliCCF.html">DATE-2005-SavioliCCF</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Fault-Trajectory Approach for Fault Diagnosis on Analog Circuits (<abbr title="Carlos Eduardo Savioli">CES</abbr>, <abbr title="Claudio C. Czendrodi">CCC</abbr>, <abbr title="José Vicente Calvano">JVC</abbr>, <abbr title="Antonio Carneiro de Mesquita Filho">ACdMF</abbr>), pp. 174–175.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SoensPWD.html">DATE-2005-SoensPWD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation Methodology for Analysis of Substrate Noise Impact on Analog / RF Circuits Including Interconnect Resistance (<abbr title="Charlotte Soens">CS</abbr>, <abbr title="Geert Van der Plas">GVdP</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Stéphane Donnay">SD</abbr>), pp. 270–275.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SomaniCP.html">DATE-2005-SomaniCP</a> <span class="tag"><a href="../tag/contest.html" title="contest">#contest</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Mixing Global and Local Competition in Genetic Optimization based Design Space Exploration of Analog Circuits (<abbr title="Abhishek Somani">AS</abbr>, <abbr title="Partha Pratim Chakrabarti">PPC</abbr>, <abbr title="Amit Patra">AP</abbr>), pp. 1064–1069.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SukhwaniPW.html">DATE-2005-SukhwaniPW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Nano-Sim: A Step Wise Equivalent Conductance based Statistical Simulator for Nanotechnology Circuit Design (<abbr title="Bharat B. Sukhwani">BBS</abbr>, <abbr title="Uday Padmanabhan">UP</abbr>, <abbr title="Janet Meiling Wang">JMW</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-TeslenkoD.html">DATE-2005-TeslenkoD</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Algorithm for Finding Double-Vertex Dominators in Circuit Graphs (<abbr title="Maxim Teslenko">MT</abbr>, <abbr title="Elena Dubrova">ED</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-TiriV.html">DATE-2005-TiriV</a> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Design Method for Constant Power Consumption of Differential Logic Circuits (<abbr title="Kris Tiri">KT</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-VerleMAMA.html">DATE-2005-VerleMAMA</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Low Power Oriented CMOS Circuit Optimization Protocol (<abbr title="Alexandre Verle">AV</abbr>, <abbr title="Xavier Michel">XM</abbr>, <abbr title="Nadine Azémard">NA</abbr>, <abbr title="Philippe Maurine">PM</abbr>, <abbr title="Daniel Auvergne">DA</abbr>), pp. 640–645.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-YangHSP.html">DATE-2005-YangHSP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Exact Synthesis of 3-Qubit Quantum Circuits from Non-Binary Quantum Gates Using Multiple-Valued Logic and Group Theory (<abbr title="Guowu Yang">GY</abbr>, <abbr title="William N. N. Hung">WNNH</abbr>, <abbr title="Xiaoyu Song">XS</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 434–435.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2005-JinHS.html">TACAS-2005-JinHS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Conflict Analysis for Finding All Satisfying Assignments of a Boolean Circuit (<abbr title="HoonSang Jin">HJ</abbr>, <abbr title="HyoJung Han">HH</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 287–300.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2005-DvirS.html">STOC-2005-DvirS</a> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Locally decodable codes with 2 queries and polynomial identity testing for depth 3 circuits (<abbr title="Zeev Dvir">ZD</abbr>, <abbr title="Amir Shpilka">AS</abbr>), pp. 592–601.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2005-KouckyPT.html">STOC-2005-KouckyPT</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounded-depth circuits: separating wires from gates (<abbr title="Michal Koucký">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Denis Thérien">DT</abbr>), pp. 257–265.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2005-Kresz.html">CIAA-2005-Kresz</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation of Soliton Circuits (<abbr title="Miklós Krész">MK</abbr>), pp. 347–348.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2005-ChattopadhyayH.html">ICALP-2005-ChattopadhyayH</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Lower Bounds for Circuits with Few Modular and Symmetric Gates (<abbr title="Arkadev Chattopadhyay">AC</abbr>, <abbr title="Kristoffer Arnsfelt Hansen">KAH</abbr>), pp. 994–1005.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2005-TessonT.html">ICALP-2005-TessonT</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>Restricted Two-Variable Sentences, Circuits and Communication Complexity (<abbr title="Pascal Tesson">PT</abbr>, <abbr title="Denis Thérien">DT</abbr>), pp. 526–538.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2005-Valiant.html">ICALP-2005-Valiant</a> <span class="tag"><a href="../tag/artificial%20reality.html" title="artificial reality">#artificial reality</a></span></dt><dd>Holographic Circuits (<abbr title="Leslie G. Valiant">LGV</abbr>), pp. 1–15.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-DalkilicS05a.html">SAC-2005-DalkilicS05a</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Circle: design and implementation of a classifier based on circuit minimization (<abbr title="Mehmet M. Dalkilic">MMD</abbr>, <abbr title="Arijit Sengupta">AS</abbr>), pp. 547–548.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-J-2004-JacksonS05.html">SAT-J-2004-JacksonS05</a></dt><dd>Clause Form Conversions for Boolean Circuits (<abbr title="Paul Jackson">PJ</abbr>, <abbr title="Daniel Sheridan">DS</abbr>), pp. 183–198.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-J-2004-TangYRM05.html">SAT-J-2004-TangYRM05</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Analysis of Search Based Algorithms for Satisfiability of Propositional and Quantified Boolean Formulas Arising from Circuit State Space Diameter Problems (<abbr title="Daijue Tang">DT</abbr>, <abbr title="Yinlei Yu">YY</abbr>, <abbr title="Darsh Ranjan">DR</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 292–305.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2005-Goldberg.html">SAT-2005-Goldberg</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Equivalence Checking of Circuits with Parameterized Specifications (<abbr title="Eugene Goldberg">EG</abbr>), pp. 107–121.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-AntonelliCDHKKMN.html">DAC-2004-AntonelliCDHKKMN</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions (<abbr title="Dominic A. Antonelli">DAA</abbr>, <abbr title="Danny Z. Chen">DZC</abbr>, <abbr title="Timothy J. Dysart">TJD</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Peter M. Kogge">PMK</abbr>, <abbr title="Richard C. Murphy">RCM</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>), pp. 363–368.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-BasuLWMB.html">DAC-2004-BasuLWMB</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era (<abbr title="Anirban Basu">AB</abbr>, <abbr title="Sheng-Chih Lin">SCL</abbr>, <abbr title="Vineet Wason">VW</abbr>, <abbr title="Amit Mehrotra">AM</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 884–887.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-CaoK.html">DAC-2004-CaoK</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Post-layout logic optimization of domino circuits (<abbr title="Aiqun Cao">AC</abbr>, <abbr title="Cheng-Kok Koh">CKK</abbr>), pp. 820–825.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-DeleganesBGKSW.html">DAC-2004-DeleganesBGKSW</a> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Low voltage swing logic circuits for a Pentium 4 processor integer core (<abbr title="Daniel J. Deleganes">DJD</abbr>, <abbr title="Micah Barany">MB</abbr>, <abbr title="George Geannopoulos">GG</abbr>, <abbr title="Kurt Kreitzer">KK</abbr>, <abbr title="Anant P. Singh">APS</abbr>, <abbr title="Sapumal Wijeratne">SW</abbr>), pp. 678–680.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-DingM.html">DAC-2004-DingM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>A novel technique to improve noise immunity of CMOS dynamic logic circuits (<abbr title="Li Ding">LD</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 900–903.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-JeongN.html">DAC-2004-JeongN</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast hazard detection in combinational circuits (<abbr title="Cheoljoo Jeong">CJ</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>), pp. 592–595.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-KouroussisAN.html">DAC-2004-KouroussisAN</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case circuit delay taking into account power supply variations (<abbr title="Dionysios Kouroussis">DK</abbr>, <abbr title="Rubil Ahmadi">RA</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-KravetsK.html">DAC-2004-KravetsK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Implicit enumeration of structural changes in circuit optimization (<abbr title="Victor N. Kravets">VNK</abbr>, <abbr title="Prabhakar Kudva">PK</abbr>), pp. 438–441.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-LeeDBABM.html">DAC-2004-LeeDBABM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Circuit-aware architectural simulation (<abbr title="Seokwoo Lee">SL</abbr>, <abbr title="Shidhartha Das">SD</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Todd M. Austin">TMA</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 305–310.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-NookalaS.html">DAC-2004-NookalaS</a></dt><dd>A method for correcting the functionality of a wire-pipelined circuit (<abbr title="Vidyasagar Nookala">VN</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 570–575.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ParthasarathyICW.html">DAC-2004-ParthasarathyICW</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/theorem%20proving.html" title="theorem proving">#theorem proving</a></span></dt><dd>An efficient finite-domain constraint solver for circuits (<abbr title="Ganapathy Parthasarathy">GP</abbr>, <abbr title="Madhu K. Iyer">MKI</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Li-C. Wang">LCW</abbr>), pp. 212–217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-SultaniaSS.html">DAC-2004-SultaniaSS</a> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Tradeoffs between date oxide leakage and delay for dual Tox circuits (<abbr title="Anup Kumar Sultania">AKS</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 761–766.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-TanGQ.html">DAC-2004-TanGQ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Hierarchical approach to exact symbolic analysis of large analog circuits (<abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Weikun Guo">WG</abbr>, <abbr title="Zhenyu Qi">ZQ</abbr>), pp. 860–863.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-XuPB.html">DAC-2004-XuPB</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>ORACLE: optimization with recourse of analog circuits including layout extraction (<abbr title="Yang Xu">YX</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="Stephen P. Boyd">SPB</abbr>), pp. 151–154.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ZhangDRRC.html">DAC-2004-ZhangDRRC</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits (<abbr title="Gang Zhang">GZ</abbr>, <abbr title="E. Aykut Dengi">EAD</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 155–158.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ZhangHC.html">DAC-2004-ZhangHC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining (<abbr title="Lizheng Zhang">LZ</abbr>, <abbr title="Yuhen Hu">YH</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 904–907.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ZhaoBD.html">DAC-2004-ZhaoBD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits (<abbr title="Chong Zhao">CZ</abbr>, <abbr title="Xiaoliang Bai">XB</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 894–899.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-DiazS.html">DATE-DF-2004-DiazS</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>Clock Management in a Gigabit Ethernet Physical Layer Transceiver Circuit (<abbr title="Juan C. Diaz">JCD</abbr>, <abbr title="Marta Saburit">MS</abbr>), pp. 134–139.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BoseN.html">DATE-v1-2004-BoseN</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Extraction of Schematic Array Models for Memory Circuits (<abbr title="Soumitra Bose">SB</abbr>, <abbr title="Amit Nandi">AN</abbr>), pp. 570–577.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-EfthymiouSE.html">DATE-v1-2004-EfthymiouSE</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Automatic Scan Insertion and Pattern Generation for Asynchronous Circuits (<abbr title="Aristides Efthymiou">AE</abbr>, <abbr title="Christos P. Sotiriou">CPS</abbr>, <abbr title="Douglas A. Edwards">DAE</abbr>), pp. 672–673.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-GarciaMSN.html">DATE-v1-2004-GarciaMSN</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Direct Bootstrapped CMOS Large Capacitive-Load Driver Circuit (<abbr title="José C. García">JCG</abbr>, <abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="Javier Sosa">JS</abbr>, <abbr title="Héctor Navarro">HN</abbr>), pp. 680–681.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-HuangM.html">DATE-v1-2004-HuangM</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Identification and Modeling of Nonlinear Dynamic Behavior in Analog Circuits (<abbr title="Xiaoling Huang">XH</abbr>, <abbr title="H. Alan Mantooth">HAM</abbr>), pp. 460–467.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-KielyG.html">DATE-v1-2004-KielyG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Performance Modeling of Analog Integrated Circuits Using Least-Squares Support Vector Machines (<abbr title="Tholom Kiely">TK</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 448–453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-LeveugleA.html">DATE-v1-2004-LeveugleA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span></dt><dd>Early SEU Fault Injection in Digital, Analog and Mixed Signal Circuits: A Global Flow (<abbr title="Régis Leveugle">RL</abbr>, <abbr title="Abdelaziz Ammari">AA</abbr>), pp. 590–595.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-NathkeBHB.html">DATE-v1-2004-NathkeBHB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Hierarchical Automatic Behavioral Model Generation of Nonlinear Analog Circuits Based on Nonlinear Symbolic Techniques (<abbr title="Lutz Näthke">LN</abbr>, <abbr title="Volodymyr Burkhay">VB</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 442–447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-PomeranzVRS.html">DATE-v1-2004-PomeranzVRS</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Z-Sets and Z-Detections: Circuit Characteristics that Simplify Fault Diagnosis (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Srikanth Venkataraman">SV</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Bharath Seshadri">BS</abbr>), pp. 68–75.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-RanjanVASVG.html">DATE-v1-2004-RanjanVASVG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled Parasitic-Aware Symbolic Performance Models (<abbr title="Mukesh Ranjan">MR</abbr>, <abbr title="Wim Verhaegen">WV</abbr>, <abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 604–609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-RaudvereSSJ.html">DATE-v1-2004-RaudvereSSJ</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Polynomial Abstraction for Verification of Sequentially Implemented Combinational Circuits (<abbr title="Tarvo Raudvere">TR</abbr>, <abbr title="Ashish Kumar Singh">AKS</abbr>, <abbr title="Ingo Sander">IS</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 690–691.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-TanQL.html">DATE-v1-2004-TanQL</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hierarchical Modeling and Simulation of Large Analog Circuits (<abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Zhenyu Qi">ZQ</abbr>, <abbr title="Hang Li">HL</abbr>), pp. 740–741.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-AbasRK.html">DATE-v2-2004-AbasRK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Design of Sub-10-Picoseconds On-Chip Time Measurement Circuit (<abbr title="M. Amir Abas">MAA</abbr>, <abbr title="Gordon Russell">GR</abbr>, <abbr title="D. J. Kinniment">DJK</abbr>), pp. 804–809.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-AgarwalSYV.html">DATE-v2-2004-AgarwalSYV</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Accurate Estimation of Parasitic Capacitances in Analog Circuits (<abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Veena Yelamanchili">VY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 1364–1365.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-BranoverKG.html">DATE-v2-2004-BranoverKG</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Asynchronous Design By Conversion: Converting Synchronous Circuits into Asynchronous Ones (<abbr title="Alex Branover">AB</abbr>, <abbr title="Rakefet Kol">RK</abbr>, <abbr title="Ran Ginosar">RG</abbr>), pp. 870–877.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-ChandraXSP.html">DATE-v2-2004-ChandraXSP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Interconnect Channel Design Methodology for High Performance Integrated Circuits (<abbr title="Vikas Chandra">VC</abbr>, <abbr title="Anthony Xu">AX</abbr>, <abbr title="Herman Schmit">HS</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 1138–1143.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-GlebovGZOPB.html">DATE-v2-2004-GlebovGZOPB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>False-Noise Analysis for Domino Circuits (<abbr title="Alexey Glebov">AG</abbr>, <abbr title="Sergey Gavrilov">SG</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Murat R. Becer">MRB</abbr>), pp. 784–789.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-GuptaJ.html">DATE-v2-2004-GuptaJ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>An Algorithm for Nano-Pipelining of Circuits and Architectures for a Nanotechnology (<abbr title="Pallav Gupta">PG</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 974–979.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-KarandikarS.html">DATE-v2-2004-KarandikarS</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Comparisons of Circuit Implementations (<abbr title="Shrirang K. Karandikar">SKK</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 910–915.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-MineKKWA.html">DATE-v2-2004-MineKKWA</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hybrid Reduction Technique for Efficient Simulation of Linear/Nonlinear Mixed Circuits (<abbr title="Takashi Mine">TM</abbr>, <abbr title="Hidemasa Kubota">HK</abbr>, <abbr title="Atsushi Kamo">AK</abbr>, <abbr title="Takayuki Watanabe">TW</abbr>, <abbr title="Hideki Asai">HA</abbr>), pp. 1327–1333.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-ShendeMB.html">DATE-v2-2004-ShendeMB</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Smaller Two-Qubit Circuits for Quantum Communication and Computation (<abbr title="Vivek V. Shende">VVS</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Stephen S. Bullock">SSB</abbr>), pp. 980–987.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-TirumurtiKSC.html">DATE-v2-2004-TirumurtiKSC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Modeling Approach for Addressing Power Supply Switching Noise Related Failures of Integrated Circuit (<abbr title="Chandra Tirumurti">CT</abbr>, <abbr title="Sandip Kundu">SK</abbr>, <abbr title="Susmita Sur-Kolay">SSK</abbr>, <abbr title="Yi-Shing Chang">YSC</abbr>), pp. 1078–1083.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-ViamontesMH.html">DATE-v2-2004-ViamontesMH</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>High-Performance QuIDD-Based Simulation of Quantum Circuits (<abbr title="George F. Viamontes">GFV</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 1354–1355.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-WanS.html">DATE-v2-2004-WanS</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hierarchical Multi-Dimensional Table Lookup for Model Compiler Based Circuit Simulation (<abbr title="Bo Wan">BW</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 1310–1315.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-ZhouZLLZC.html">DATE-v2-2004-ZhouZLLZC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Steady-State Analysis of Nonlinear Circuits Using Discrete Singular Convolution Method (<abbr title="Xin Zhou">XZ</abbr>, <abbr title="Dian Zhou">DZ</abbr>, <abbr title="Jin Liu">JL</abbr>, <abbr title="Ruiming Li">RL</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Charles Chiang">CC</abbr>), pp. 1322–1326.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-2004-ThompsonM.html">SAS-2004-ThompsonM</a> <span class="tag"><a href="../tag/abstract%20interpretation.html" title="abstract interpretation">#abstract interpretation</a></span></dt><dd>Abstract Interpretation of Combinational Asynchronous Circuits (<abbr title="Sarah Thompson">ST</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 181–196.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2004-Terui.html">LICS-2004-Terui</a> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>Proof Nets and Boolean Circuits (<abbr title="Kazushige Terui">KT</abbr>), pp. 182–191.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sat.png" alt="SAT"/><a href="../SAT-2004-TangYRM.html">SAT-2004-TangYRM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Analysis of Search Based Algorithms for Satisfiability of Quantified Boolean Formulas Arising from Circuit State Space Diameter Problems (<abbr title="Daijue Tang">DT</abbr>, <abbr title="Yinlei Yu">YY</abbr>, <abbr title="Darsh Ranjan">DR</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 214–223.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-AgarwalBZV.html">DAC-2003-AgarwalBZV</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Computation and Refinement of Statistical Bounds on Circuit Delay (<abbr title="Aseem Agarwal">AA</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 348–353.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-AgarwalSB03a.html">DAC-2003-AgarwalSB03a</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Simple metrics for slew rate of RC circuits based on two circuit moments (<abbr title="Kanak Agarwal">KA</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 950–953.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-AminCI.html">DAC-2003-AminCI</a></dt><dd>Realizable RLCK circuit crunching (<abbr title="Chirayu S. Amin">CSA</abbr>, <abbr title="Masud H. Chowdhury">MHC</abbr>, <abbr title="Yehea I. Ismail">YII</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-BernardinisJS.html">DAC-2003-BernardinisJS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Support vector machines for analog circuit performance representation (<abbr title="Fernando De Bernardinis">FDB</abbr>, <abbr title="Michael I. Jordan">MIJ</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 964–969.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-BorkarKNTKD.html">DAC-2003-BorkarKNTKD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>Parameter variations and impact on circuits and microarchitecture (<abbr title="Shekhar Borkar">SB</abbr>, <abbr title="Tanay Karnik">TK</abbr>, <abbr title="Siva Narendra">SN</abbr>, <abbr title="James Tschanz">JT</abbr>, <abbr title="Ali Keshavarzi">AK</abbr>, <abbr title="Vivek De">VD</abbr>), pp. 338–342.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-Edwards.html">DAC-2003-Edwards</a></dt><dd>Making cyclic circuits acyclic (<abbr title="Stephen A. Edwards">SAE</abbr>), pp. 159–162.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-Hayes.html">DAC-2003-Hayes</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Tutorial: basic concepts in quantum circuits (<abbr title="John P. Hayes">JPH</abbr>), p. 893.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-Hershenson.html">DAC-2003-Hershenson</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient description of the design space of analog circuits (<abbr title="Maria del Mar Hershenson">MdMH</abbr>), pp. 970–973.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-JessKNOV.html">DAC-2003-JessKNOV</a> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical timing for parametric yield prediction of digital integrated circuits (<abbr title="Jochen A. G. Jess">JAGJ</abbr>, <abbr title="K. Kalafala">KK</abbr>, <abbr title="Srinath R. Naidu">SRN</abbr>, <abbr title="Ralph H. J. M. Otten">RHJMO</abbr>, <abbr title="Chandramouli Visweswariah">CV</abbr>), pp. 932–937.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-LiLXP.html">DAC-2003-LiLXP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Analog and RF circuit macromodels for system-level analysis (<abbr title="Xin Li">XL</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Yang Xu">YX</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 478–483.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-MantheLS.html">DAC-2003-MantheLS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Symbolic analysis of analog circuits with hard nonlinearity (<abbr title="Alicia Manthe">AM</abbr>, <abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 542–545.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-MukhopadhyayRR.html">DAC-2003-MukhopadhyayRR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling (<abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Arijit Raychowdhury">AR</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 169–174.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-RiedelB.html">DAC-2003-RiedelB</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>The synthesis of cyclic combinational circuits (<abbr title="Marc D. Riedel">MDR</abbr>, <abbr title="Jehoshua Bruck">JB</abbr>), pp. 163–168.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-SaifhashemiP.html">DAC-2003-SaifhashemiP</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction (<abbr title="Arash Saifhashemi">AS</abbr>, <abbr title="Hossein Pedram">HP</abbr>), pp. 330–333.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-StehrGA.html">DAC-2003-StehrGA</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Performance trade-off analysis of analog circuits by normal-boundary intersection (<abbr title="Guido Stehr">GS</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 958–963.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-Travaglione.html">DAC-2003-Travaglione</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Designing and implementing small quantum circuits and algorithms (<abbr title="Ben Travaglione">BT</abbr>), pp. 894–899.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-VasilyevRW.html">DAC-2003-VasilyevRW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A TBR-based trajectory piecewise-linear algorithm for generating accurate low-order models for nonlinear analog circuits and MEMS (<abbr title="Dmitry Vasilyev">DV</abbr>, <abbr title="Michal Rewienski">MR</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 490–495.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-VasudevanR.html">DAC-2003-VasudevanR</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Computation of noise spectral density in switched capacitor circuits using the mixed-frequency-time technique (<abbr title="Vinita Vasudevan">VV</abbr>, <abbr title="M. Ramakrishna">MR</abbr>), pp. 538–541.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-YehM.html">DAC-2003-YehM</a></dt><dd>Delay budgeting in sequential circuit with application on FPGA placement (<abbr title="Chao-Yang Yeh">CYY</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-YuH.html">DAC-2003-YuH</a></dt><dd>Vector potential equivalent circuit based on PEEC inversion (<abbr title="Hao Yu">HY</abbr>, <abbr title="Lei He">LH</abbr>), pp. 718–723.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-ChoiR.html">DATE-2003-ChoiR</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A New Crosstalk Noise Model for DOMINO Logic Circuits (<abbr title="Seung Hoon Choi">SHC</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 11112–11113.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-CorsiMM.html">DATE-2003-CorsiMM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="../tag/random%20testing.html" title="random testing">#random testing</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An Approach to the Classification of Mixed-Signal Circuits in a Pseudorandom Testing Scheme (<abbr title="Francesco Corsi">FC</abbr>, <abbr title="Cristoforo Marzocca">CM</abbr>, <abbr title="Gianvito Matarrese">GM</abbr>), pp. 11178–11179.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-DoboliGD.html">DATE-2003-DoboliGD</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Extraction of Piecewise-Linear Analog Circuit Models from Trained Neural Networks Using Hidden Neuron Clustering (<abbr title="Simona Doboli">SD</abbr>, <abbr title="Gaurav Gothoskar">GG</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 11098–11099.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-DobrovolnyVWD.html">DATE-2003-DobrovolnyVWD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Analysis and White-Box Modeling of Weakly Nonlinear Time-Varying Circuits (<abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Stéphane Donnay">SD</abbr>), pp. 10624–10629.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-FreitasO.html">DATE-2003-FreitasO</a> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Implicit Resolution of the Chapman-Kolmogorov Equations for Sequential Circuits: An Application in Power Estimation (<abbr title="Ana T. Freitas">ATF</abbr>, <abbr title="Arlindo L. Oliveira">ALO</abbr>), pp. 10764–10769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-GouraryRUZGM.html">DATE-2003-GouraryRUZGM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span></dt><dd>Approximation Approach for Timing Jitter Characterization in Circuit Simulators (<abbr title="Mark M. Gourary">MMG</abbr>, <abbr title="Sergey G. Rusakov">SGR</abbr>, <abbr title="Sergey L. Ulyanov">SLU</abbr>, <abbr title="Michael M. Zharov">MMZ</abbr>, <abbr title="Kiran K. Gullapalli">KKG</abbr>, <abbr title="Brian J. Mulvaney">BJM</abbr>), pp. 10156–10161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-GrundmannGK.html">DATE-2003-GrundmannGK</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Circuit and Platform Design Challenges in Technologies beyond 90nm (<abbr title="Bill Grundmann">BG</abbr>, <abbr title="Rajesh Galivanche">RG</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 10044–10049.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-IchiharaI.html">DATE-2003-IchiharaI</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test Generation for Acyclic Sequential Circuits with Single Stuck-at Fault Combinational ATPG (<abbr title="Hideyuki Ichihara">HI</abbr>, <abbr title="Tomoo Inoue">TI</abbr>), pp. 11180–11181.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LuWCH.html">DATE-2003-LuWCH</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>A Circuit SAT Solver With Signal Correlation Guided Learning (<abbr title="Feng Lu">FL</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Ric C.-Y. Huang">RCYH</abbr>), pp. 10892–10897.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MadalinskiBKY.html">DATE-2003-MadalinskiBKY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>Visualization and Resolution of Coding Conflicts in Asynchronous Circuit Design (<abbr title="Agnes Madalinski">AM</abbr>, <abbr title="Alexandre V. Bystrov">AVB</abbr>, <abbr title="Victor Khomenko">VK</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 10926–10931.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MantheLSM.html">DATE-2003-MantheLSM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Symbolic Analysis of Nonlinear Analog Circuits (<abbr title="Alicia Manthe">AM</abbr>, <abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>, <abbr title="Kartikeya Mayaram">KM</abbr>), pp. 11108–11109.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-NummerS.html">DATE-2003-NummerS</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>DFT for Testing igh-Performance Pipelined Circuits with Slow-Speed Testers (<abbr title="Muhammad Nummer">MN</abbr>, <abbr title="Manoj Sachdev">MS</abbr>), pp. 10212–10217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-PomeranzR.html">DATE-2003-PomeranzR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A New Approach to Test Generation and Test Compaction for Scan Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 11000–11005.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SmedtG.html">DATE-2003-SmedtG</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HOLMES: Capturing the Yield-Optimized Design Space Boundaries of Analog and RF Integrated Circuits (<abbr title="Bart De Smedt">BDS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 10256–10263.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SokolovBY.html">DATE-2003-SokolovBY</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>STG Optimisation in the Direct Mapping of Asynchronous Circuits  (<abbr title="Danil Sokolov">DS</abbr>, <abbr title="Alexandre V. Bystrov">AVB</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 10932–10939.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-XuLLP.html">DATE-2003-XuLLP</a> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Noise Macromodel for Radio Frequency Integrated Circuits (<abbr title="Yang Xu">YX</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 10150–10155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-Zhou.html">DATE-2003-Zhou</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Timing Verification with Crosstalk for Transparently Latched Circuits (<abbr title="Hai Zhou">HZ</abbr>), pp. 10056–10061.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2003-KabanetsI.html">STOC-2003-KabanetsI</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Derandomizing polynomial identity tests means proving circuit lower bounds (<abbr title="Valentine Kabanets">VK</abbr>, <abbr title="Russell Impagliazzo">RI</abbr>), pp. 355–364.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2003-Schnoebelen.html">ICALP-2003-Schnoebelen</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Oracle Circuits for Branching-Time Model Checking (<abbr title="Philippe Schnoebelen">PS</abbr>), pp. 790–801.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2003-GassendCDD.html">SAC-2003-GassendCDD</a> <span class="tag"><a href="../tag/authentication.html" title="authentication">#authentication</a></span></dt><dd>Delay-Based Circuit Authentication and Applications (<abbr title="Blaise Gassend">BG</abbr>, <abbr title="Dwaine E. Clarke">DEC</abbr>, <abbr title="Marten van Dijk">MvD</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 294–301.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2003-BroeringL.html">SAT-2003-BroeringL</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Width-Based Algorithms for SAT and CIRCUIT-SAT: (Extended Abstract) (<abbr title="Elizabeth Broering">EB</abbr>, <abbr title="Satyanarayana V. Lokam">SVL</abbr>), pp. 162–171.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-AnisMEA.html">DAC-2002-AnisMEA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique (<abbr title="Mohab Anis">MA</abbr>, <abbr title="Mohamed Mahmoud">MM</abbr>, <abbr title="Mohamed I. Elmasry">MIE</abbr>, <abbr title="Shawki Areibi">SA</abbr>), pp. 480–485.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-BadarogluTDWMVG.html">DAC-2002-BadarogluTDWMVG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients (<abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Kris Tiri">KT</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Hugo De Man">HDM</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 399–404.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-BaiVS.html">DAC-2002-BaiVS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Uncertainty-aware circuit optimization (<abbr title="Xiaoliang Bai">XB</abbr>, <abbr title="Chandramouli Visweswariah">CV</abbr>, <abbr title="Philip N. Strenski">PNS</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-ChangC.html">DAC-2002-ChangC</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Self-referential verification of gate-level implementations of arithmetic circuits (<abbr title="Ying-Tsai Chang">YTC</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 311–316.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-DaemsGS.html">DAC-2002-DaemsGS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient optimization--based technique to generate posynomial performance models for analog integrated circuits (<abbr title="Walter Daems">WD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 431–436.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-FoltinFT.html">DAC-2002-FoltinFT</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient stimulus independent timing abstraction model based on a new concept of circuit block transparency (<abbr title="Martin Foltin">MF</abbr>, <abbr title="Brian Foutz">BF</abbr>, <abbr title="Sean Tyler">ST</abbr>), pp. 158–163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-GanaiAGZM.html">DAC-2002-GanaiAGZM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver (<abbr title="Malay K. Ganai">MKG</abbr>, <abbr title="Pranav Ashar">PA</abbr>, <abbr title="Aarti Gupta">AG</abbr>, <abbr title="Lintao Zhang">LZ</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 747–750.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-Higuchi.html">DAC-2002-Higuchi</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>An implication-based method to detect multi-cycle paths in large sequential circuits (<abbr title="Hiroyuki Higuchi">HH</abbr>), pp. 164–169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-IonescuDMBG.html">DAC-2002-IonescuDMBG</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Few electron devices: towards hybrid CMOS-SET integrated circuits (<abbr title="Adrian M. Ionescu">AMI</abbr>, <abbr title="Michel J. Declercq">MJD</abbr>, <abbr title="Santanu Mahapatra">SM</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>, <abbr title="Jacques Gautier">JG</abbr>), pp. 88–93.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-IwamaKY.html">DAC-2002-IwamaKY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Transformation rules for designing CNOT-based quantum circuits (<abbr title="Kazuo Iwama">KI</abbr>, <abbr title="Yahiko Kambayashi">YK</abbr>, <abbr title="Shigeru Yamashita">SY</abbr>), pp. 419–424.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-JollyPM.html">DAC-2002-JollyPM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>Automated equivalence checking of switch level circuits  (<abbr title="Simon Jolly">SJ</abbr>, <abbr title="Atanas N. Parashkevov">ANP</abbr>, <abbr title="Tim McDougall">TM</abbr>), pp. 299–304.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-KondratyevL.html">DAC-2002-KondratyevL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Design of asynchronous circuits by synchronous CAD tools (<abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Kelvin Lwin">KL</abbr>), pp. 411–414.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-LiuSRC.html">DAC-2002-LiuSRC</a> <span class="tag"><a href="../tag/data%20mining.html" title="data mining">#data mining</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Remembrance of circuits past: macromodeling by data mining in large analog design spaces (<abbr title="Hongzhou Liu">HL</abbr>, <abbr title="Amith Singhee">AS</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 437–442.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-MartelDAWA.html">DAC-2002-MartelDAWA</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Carbon nanotube field-effect transistors and logic circuits (<abbr title="R. Martel">RM</abbr>, <abbr title="V. Derycke">VD</abbr>, <abbr title="Jörg Appenzeller">JA</abbr>, <abbr title="Shalom J. Wind">SJW</abbr>, <abbr title="Phaedon Avouris">PA</abbr>), pp. 94–98.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-MoB.html">DAC-2002-MoB</a></dt><dd>River PLAs: a regular circuit structure (<abbr title="Fan Mo">FM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 201–206.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-Perrott.html">DAC-2002-Perrott</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits (<abbr title="Michael H. Perrott">MHP</abbr>), pp. 498–503.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-Sotiriou.html">DAC-2002-Sotiriou</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Implementing asynchronous circuits using a conventional EDA tool-flow (<abbr title="Christos P. Sotiriou">CPS</abbr>), pp. 415–418.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-UmK.html">DAC-2002-UmK</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout-aware synthesis of arithmetic circuits (<abbr title="Junhyung Um">JU</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 207–212.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-AbabeiB.html">DATE-2002-AbabeiB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Timing Driven Partitioning for VLSI Circuits (<abbr title="Cristinel Ababei">CA</abbr>, <abbr title="Kia Bazargan">KB</abbr>), p. 1109.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BerkelaarE.html">DATE-2002-BerkelaarE</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient and Effective Redundancy Removal for Million-Gate Circuits (<abbr title="Michel R. C. M. Berkelaar">MRCMB</abbr>, <abbr title="Koen van Eijk">KvE</abbr>), p. 1088.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-Bose.html">DATE-2002-Bose</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automated Modeling of Custom Digital Circuits for Test (<abbr title="Soumitra Bose">SB</abbr>), pp. 954–961.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-CathelinSBLC.html">DATE-2002-CathelinSBLC</a></dt><dd>Substrate Parasitic Extraction for RF Integrated Circuits (<abbr title="Andreia Cathelin">AC</abbr>, <abbr title="D. Saias">DS</abbr>, <abbr title="Didier Belot">DB</abbr>, <abbr title="Y. Leclercq">YL</abbr>, <abbr title="F. Clément">FC</abbr>), p. 1107.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-DaemsGS.html">DATE-2002-DaemsGS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fitting Approach to Generate Symbolic Expressions for Linear and Nonlinear Analog Circuit Performance Characteristics (<abbr title="Walter Daems">WD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 268–273.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-DingM.html">DATE-2002-DingM</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Optimal Transistor Tapering for High-Speed CMOS Circuits (<abbr title="Li Ding">LD</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-Hoffmann.html">DATE-2002-Hoffmann</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A New Design Flow and Testability Measure for the Generation of a Structural Test and BIST for Analogue and Mixed-Signal Circuits (<abbr title="Christoph Hoffmann">CH</abbr>), pp. 197–204.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-JerkeL.html">DATE-2002-JerkeL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Hierarchical Current Density Verification for Electromigration Analysis in Arbitrary Shaped Metallization Patterns of Analog Circuits (<abbr title="Göran Jerke">GJ</abbr>, <abbr title="Jens Lienig">JL</abbr>), pp. 464–469.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LevantR.html">DATE-2002-LevantR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>An EMC-Compliant Design Method of High-Density Integrated Circuits (<abbr title="Jean-Luc Levant">JLL</abbr>, <abbr title="Mohammed Ramdani">MR</abbr>), p. 1115.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LinLC.html">DATE-2002-LinLC</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Test and Diagnosis Scheme for the Feedback Type of Analog Circuits with Minimal Added Circuits (<abbr title="Jun-Weir Lin">JWL</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>, <abbr title="Jwu E. Chen">JEC</abbr>), p. 1119.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-MolinaMH.html">DATE-2002-MolinaMH</a> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multiple-Precision Circuits Allocation Independent of Data-Objects Length (<abbr title="María C. Molina">MCM</abbr>, <abbr title="José M. Mendías">JMM</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 909–913.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-MukherjeeWCM.html">DATE-2002-MukherjeeWCM</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span></dt><dd>Sizing Power/Ground Meshes for Clocking and Computing Circuit Components (<abbr title="Arindam Mukherjee">AM</abbr>, <abbr title="Kai Wang">KW</abbr>, <abbr title="Lauren Hui Chen">LHC</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 176–183.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PenaCSP.html">DATE-2002-PenaCSP</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Case Study for the Verification of Complex Timed Circuits: IPCMOS (<abbr title="Marco A. Peña">MAP</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Alexander B. Smirnov">ABS</abbr>, <abbr title="Enric Pastor">EP</abbr>), pp. 44–51.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PenzesM.html">DATE-2002-PenzesM</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>An Energy Estimation Method for Asynchronous Circuits with Application to an Asynchronous Microprocessor (<abbr title="Paul I. Pénzes">PIP</abbr>, <abbr title="Alain J. Martin">AJM</abbr>), pp. 640–647.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PoppOHB.html">DATE-2002-PoppOHB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>Parameter Controlled Automatic Symbolic Analysis of Nonlinear Analog Circuits (<abbr title="Ralf Popp">RP</abbr>, <abbr title="Joerg Oehmen">JO</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 274–278.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PronathGA.html">DATE-2002-PronathGA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span></dt><dd>A Test Design Method for Floating Gate Defects (FGD) in Analog Integrated Circuits (<abbr title="Michael Pronath">MP</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 78–83.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-SchwenckerSPG.html">DATE-2002-SchwenckerSPG</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Analog Circuit Sizing Using Adaptive Worst-Case Parameter Sets (<abbr title="Robert Schwencker">RS</abbr>, <abbr title="Frank Schenkel">FS</abbr>, <abbr title="Michael Pronath">MP</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>), pp. 581–585.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-StanP.html">DATE-2002-StanP</a></dt><dd>The Selective Pull-Up (SP) Noise Immunity Scheme for Dynamic Circuits (<abbr title="Mircea R. Stan">MRS</abbr>, <abbr title="Avishek Panigrahi">AP</abbr>), p. 1106.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-ThielenV.html">DATE-2002-ThielenV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast Method to Include Parasitic Coupling in Circuit Simulations (<abbr title="B. L. A. Van Thielen">BLAVT</abbr>, <abbr title="G. A. E. Vandenbosch">GAEV</abbr>), pp. 1033–1037.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-ThorntonFRT.html">DATE-2002-ThorntonFRT</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Generalized Early Evaluation in Self-Timed Circuits (<abbr title="Mitchell A. Thornton">MAT</abbr>, <abbr title="Kenneth Fazel">KF</abbr>, <abbr title="Robert B. Reese">RBR</abbr>, <abbr title="Cherrice Traver">CT</abbr>), pp. 255–259.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-TugsinavisutB.html">DATE-2002-TugsinavisutB</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Control Circuit Templates for Asynchronous Bundled-Data Pipelines (<abbr title="Sunan Tugsinavisut">ST</abbr>, <abbr title="Peter A. Beerel">PAB</abbr>), p. 1098.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-VoorakaranamCC.html">DATE-2002-VoorakaranamCC</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Signature Test Framework for Rapid Production Testing of RF Circuits (<abbr title="Ramakrishna Voorakaranam">RV</abbr>, <abbr title="Sasikumar Cherubal">SC</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 186–191.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-ZhengPBK.html">DATE-2002-ZhengPBK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses (<abbr title="Hui Zheng">HZ</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="Michael W. Beattie">MWB</abbr>, <abbr title="Byron Krauter">BK</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2002-BrzozowskiG.html">CIAA-2002-BrzozowskiG</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation of Gate Circuits in the Algebra of Transients (<abbr title="Janusz A. Brzozowski">JAB</abbr>, <abbr title="Mihaela Gheorghiu">MG</abbr>), pp. 57–66.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2002-GheorghiuB.html">CIAA-2002-GheorghiuB</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span></dt><dd>Feedback-Free Circuits in the Algebra of Transients (<abbr title="Mihaela Gheorghiu">MG</abbr>, <abbr title="Janusz A. Brzozowski">JAB</abbr>), pp. 106–116.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2002-CornoRS.html">SAC-2002-CornoRS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An evolutionary algorithm for reducing integrated-circuit test application time (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 608–612.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-BaiBH.html">DAC-2001-BaiBH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Static Timing Analysis Including Power Supply Noise Effect on Propagation Delay in VLSI Circuits (<abbr title="Geng Bai">GB</abbr>, <abbr title="Sudhakar Bobba">SB</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 295–300.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-KimCL.html">DAC-2001-KimCL</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A Static Estimation Technique of Power Sensitivity in Logic Circuits (<abbr title="Taewhan Kim">TK</abbr>, <abbr title="Ki-Seok Chung">KSC</abbr>, <abbr title="Chien-Liang Liu">CLL</abbr>), pp. 215–219.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-KuehlmannGP.html">DAC-2001-KuehlmannGP</a> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Circuit-based Boolean Reasoning (<abbr title="Andreas Kuehlmann">AK</abbr>, <abbr title="Malay K. Ganai">MKG</abbr>, <abbr title="Viresh Paruthi">VP</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-McDonaldB.html">DAC-2001-McDonaldB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis (<abbr title="Clayton B. McDonald">CBM</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 283–288.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-Pomeranz.html">DAC-2001-Pomeranz</a> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Random Limited-Scan to Improve Random Pattern Testing of Scan Circuits (<abbr title="Irith Pomeranz">IP</abbr>), pp. 145–150.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-PomeranzR.html">DAC-2001-PomeranzR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An Approach to Test Compaction for Scan Circuits that Enhances At-Speed Testing (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-RaahemifarA.html">DAC-2001-RaahemifarA</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Fault Characterizations and Design-for-Testability Technique for Detecting IDDQ Faults in CMOS/BiCMOS Circuits (<abbr title="Kaamran Raahemifar">KR</abbr>, <abbr title="Majid Ahmadi">MA</abbr>), pp. 313–316.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-SavojR.html">DAC-2001-SavojR</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems (<abbr title="Jafar Savoj">JS</abbr>, <abbr title="Behzad Razavi">BR</abbr>), pp. 121–126.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-SinghMM.html">DAC-2001-SinghMM</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Latency and Latch Count Minimization in Wave Steered Circuits (<abbr title="Amit Singh">AS</abbr>, <abbr title="Arindam Mukherjee">AM</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 383–388.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-TanS.html">DAC-2001-TanS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling (<abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 550–554.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-VerhaegenG.html">DAC-2001-VerhaegenG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Efficient DDD-based Symbolic Analysis of Large Linear Analog Circuits (<abbr title="Wim Verhaegen">WV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 139–144.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-YuYW.html">DAC-2001-YuYW</a> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Signal Representation Guided Synthesis Using Carry-Save Adders For Synchronous Data-path Circuits (<abbr title="Zhan Yu">ZY</abbr>, <abbr title="Meng-Lin Yu">MLY</abbr>, <abbr title="Alan N. Willson Jr.">ANWJ</abbr>), pp. 456–461.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-BadarogluHGDMGEB.html">DATE-2001-BadarogluHGDMGEB</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>High-level simulation of substrate noise generation from large digital circuits with multiple supplies (<abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Marc van Heijningen">MvH</abbr>, <abbr title="Vincent Gravot">VG</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Hugo De Man">HDM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 326–330.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Burdiek.html">DATE-2001-Burdiek</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Generation of optimum test stimuli for nonlinear analog circuits using nonlinear — programming and time-domain sensitivities (<abbr title="Bernhard Burdiek">BB</abbr>), pp. 603–609.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-CherubalC.html">DATE-2001-CherubalC</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation based diagnosis of device parameters for analog circuits (<abbr title="Sasikumar Cherubal">SC</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 596–602.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-CheungWC.html">DATE-2001-CheungWC</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Further improve circuit partitioning using GBAW logic perturbation techniques (<abbr title="Chak-Chung Cheung">CCC</abbr>, <abbr title="Yu-Liang Wu">YLW</abbr>, <abbr title="David Ihsin Cheng">DIC</abbr>), pp. 233–239.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-GarnicaLH.html">DATE-2001-GarnicaLH</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>A pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits (<abbr title="Oscar Garnica">OG</abbr>, <abbr title="Juan Lanchares">JL</abbr>, <abbr title="Román Hermida">RH</abbr>), p. 810.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-IrionKVW.html">DATE-2001-IrionKVW</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Circuit partitioning for efficient logic BIST synthesis (<abbr title="A. Irion">AI</abbr>, <abbr title="Gundolf Kiefer">GK</abbr>, <abbr title="Harald P. E. Vranken">HPEV</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 86–91.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-KralicekJG.html">DATE-2001-KralicekJG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling electromagnetic emission of integrated circuits for system analysis (<abbr title="P. Kralicek">PK</abbr>, <abbr title="Werner John">WJ</abbr>, <abbr title="Heyno Garbe">HG</abbr>), pp. 336–340.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-LienigJA.html">DATE-2001-LienigJA</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>AnalogRouter: a new approach of current-driven routing for analog circuits (<abbr title="Jens Lienig">JL</abbr>, <abbr title="Göran Jerke">GJ</abbr>, <abbr title="Thorsten Adler">TA</abbr>), p. 819.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-NaiduJ.html">DATE-2001-NaiduJ</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Minimizing stand-by leakage power in static CMOS circuits (<abbr title="Srinath R. Naidu">SRN</abbr>, <abbr title="E. T. A. F. Jacobs">ETAFJ</abbr>), pp. 370–376.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-OlbrichRB.html">DATE-2001-OlbrichRB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span></dt><dd>An improved hierarchical classification algorithm for structural analysis of integrated circuits (<abbr title="Markus Olbrich">MO</abbr>, <abbr title="Achim Rein">AR</abbr>, <abbr title="Erich Barke">EB</abbr>), p. 807.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-UbarJP.html">DATE-2001-UbarJP</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Timing simulation of digital circuits with binary decision diagrams (<abbr title="Raimund Ubar">RU</abbr>, <abbr title="Artur Jutman">AJ</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 460–466.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-WambacqVPREYLD.html">DATE-2001-WambacqVPREYLD</a></dt><dd>CAD for RF circuits (<abbr title="Piet Wambacq">PW</abbr>, <abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>, <abbr title="Wolfgang Eberle">WE</abbr>, <abbr title="Baolin Yang">BY</abbr>, <abbr title="David E. Long">DEL</abbr>, <abbr title="Alper Demir">AD</abbr>), pp. 520–529.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-WernerGWR.html">DATE-2001-WernerGWR</a></dt><dd>Crosstalk noise in future digital CMOS circuits (<abbr title="Chr. Werner">CW</abbr>, <abbr title="R. Göttsche">RG</abbr>, <abbr title="A. Wörner">AW</abbr>, <abbr title="Ulrich Ramacher">UR</abbr>), pp. 331–335.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2001-LachishR.html">STOC-2001-LachishR</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Explicit lower bound of 4.5n — o(n) for boolena circuits (<abbr title="Oded Lachish">OL</abbr>, <abbr title="Ran Raz">RR</abbr>), pp. 399–408.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2001-RazS.html">STOC-2001-RazS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/matrix.html" title="matrix">#matrix</a></span></dt><dd>Lower bounds for matrix product, in bounded depth circuits with arbitrary gates (<abbr title="Ran Raz">RR</abbr>, <abbr title="Amir Shpilka">AS</abbr>), pp. 409–418.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2001-Trakhtenbrot.html">STOC-2001-Trakhtenbrot</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Automata, circuits and hybrids: facets of continuous time (<abbr title="Boris A. Trakhtenbrot">BAT</abbr>), pp. 754–755.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2001-Trakhtenbrot.html">ICALP-2001-Trakhtenbrot</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Automata, Circuits, and Hybrids: Facets of Continuous Time (<abbr title="Boris A. Trakhtenbrot">BAT</abbr>), pp. 4–23.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2001-CornoRS.html">SAC-2001-CornoRS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span></dt><dd>Evolving effective CA/CSTP: BIST architectures for sequential circuits (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 345–350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-YangPFRV.html">HPCA-2001-YangPFRV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches (<abbr title="Se-Hyun Yang">SHY</abbr>, <abbr title="Michael D. Powell">MDP</abbr>, <abbr title="Babak Falsafi">BF</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="T. N. Vijaykumar">TNV</abbr>), pp. 147–157.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2001-ZhengMM.html">CAV-2001-ZhengMM</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Abstraction for Verification of Timed Circuits and Systems (<abbr title="Hao Zheng">HZ</abbr>, <abbr title="Eric Mercer">EM</abbr>, <abbr title="Chris J. Myers">CJM</abbr>), pp. 182–193.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-FotyB.html">DAC-2000-FotyB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>MOSFET modeling and circuit design: re-establishing a lost connection (tutorial) (<abbr title="Daniel Foty">DF</abbr>, <abbr title="David Binkley">DB</abbr>), p. 560.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-GaurdianiSMSC.html">DAC-2000-GaurdianiSMSC</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects (<abbr title="Carlo Guardiani">CG</abbr>, <abbr title="Sharad Saxena">SS</abbr>, <abbr title="Patrick McNamara">PM</abbr>, <abbr title="Phillip Schumaker">PS</abbr>, <abbr title="Dale Coder">DC</abbr>), pp. 15–18.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-GhoshF.html">DAC-2000-GhoshF</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automatic test pattern generation for functional RTL circuits using assignment decision diagrams (<abbr title="Indradeep Ghosh">IG</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 43–48.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-MehrotraSBCVN.html">DAC-2000-MehrotraSBCVN</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance (<abbr title="Vikas Mehrotra">VM</abbr>, <abbr title="Shiou Lin Sam">SLS</abbr>, <abbr title="Duane S. Boning">DSB</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>, <abbr title="Rakesh Vallishayee">RV</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>), pp. 172–175.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-NemaniT.html">DAC-2000-NemaniT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Macro-driven circuit design methodology for high-performance datapaths (<abbr title="Mahadevamurty Nemani">MN</abbr>, <abbr title="Vivek Tiwari">VT</abbr>), pp. 661–666.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-PiS.html">DAC-2000-PiS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits (<abbr title="Tao Pi">TP</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 19–22.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-Sheehan.html">DAC-2000-Sheehan</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting coupled noise in RC circuits by matching 1, 2, and 3 moments (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 532–535.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-ShepardK.html">DAC-2000-ShepardK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology (<abbr title="Kenneth L. Shepard">KLS</abbr>, <abbr title="Dae-Jin Kim">DJK</abbr>), pp. 239–242.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-SomasekharCRYD.html">DAC-2000-SomasekharCRYD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Dynamic noise analysis in precharge-evaluate circuits (<abbr title="Dinesh Somasekhar">DS</abbr>, <abbr title="Seung Hoon Choi">SHC</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Yibin Ye">YY</abbr>, <abbr title="Vivek De">VD</abbr>), p. 243.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-WangN.html">DAC-2000-WangN</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span></dt><dd>Extended Krylov subspace method for reduced order analysis of linear circuits with multiple sources (<abbr title="Janet Meiling Wang">JMW</abbr>, <abbr title="Tuyen V. Nguyen">TVN</abbr>), pp. 247–252.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-YangP.html">DAC-2000-YangP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A multi-interval Chebyshev collocation method for efficient high-accuracy RF circuit simulation (<abbr title="Baolin Yang">BY</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>), pp. 178–183.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-YouVMX.html">DAC-2000-YouVMX</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits (<abbr title="Eileen You">EY</abbr>, <abbr title="Lakshminarasimh Varadadesikan">LV</abbr>, <abbr title="John MacDonald">JM</abbr>, <abbr title="Wieze Xie">WX</abbr>), pp. 69–74.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-CarroSNJF.html">DATE-2000-CarroSNJF</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span></dt><dd>Non-Linear Components for Mixed Circuits Analog Front-End (<abbr title="Luigi Carro">LC</abbr>, <abbr title="Adão Antônio de Souza Jr.">AAdSJ</abbr>, <abbr title="Marcelo Negreiros">MN</abbr>, <abbr title="Gabriel Parmegiani Jahn">GPJ</abbr>, <abbr title="Denis Teixeira Franco">DTF</abbr>), pp. 544–549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-DemirF.html">DATE-2000-DemirF</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic Modeling and Performance Evaluation for Digital Clock and Data Recovery Circuits (<abbr title="Alper Demir">AD</abbr>, <abbr title="Peter Feldmann">PF</abbr>), pp. 340–344.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-DessoukyLP.html">DATE-2000-DessoukyLP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout-Oriented Synthesis of High Performance Analog Circuits (<abbr title="Mohamed Dessouky">MD</abbr>, <abbr title="Marie-Minerve Louërat">MML</abbr>, <abbr title="Jacky Porte">JP</abbr>), pp. 53–57.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-FrohlichGF.html">DATE-2000-FrohlichGF</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Partitioning Method for Parallel Simulation of VLSI Circuits on Transistor Level (<abbr title="Norbert Fröhlich">NF</abbr>, <abbr title="Volker Glöckel">VG</abbr>, <abbr title="Josef Fleischmann">JF</abbr>), pp. 679–684.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-GuerraRFR.html">DATE-2000-GuerraRFR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Hierarchical Approach for the Symbolic Analysis of Large Analog Integrated Circuits (<abbr title="Oscar Guerra">OG</abbr>, <abbr title="Elisenda Roca">ER</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 48–52.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-HoffmannK.html">DATE-2000-HoffmannK</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Exploiting Hierarchy for Multiple Error Correction in Combinational Circuits (<abbr title="Dirk W. Hoffmann">DWH</abbr>, <abbr title="Thomas Kropf">TK</abbr>), p. 758.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-NicoliciA.html">DATE-2000-NicoliciA</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Scan Latch Partitioning into Multiple Scan Chains for Power Minimization in Full Scan Sequential Circuits (<abbr title="Nicola Nicolici">NN</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), pp. 715–722.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-NooshabadiMNSS.html">DATE-2000-NooshabadiMNSS</a></dt><dd>A Single Phase Latch for High Speed GaAs Domino Circuits (<abbr title="Saeid Nooshabadi">SN</abbr>, <abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="Antonio Núñez">AN</abbr>, <abbr title="Roberto Sarmiento">RS</abbr>, <abbr title="Javier Sosa">JS</abbr>), p. 760.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-PaulusKT.html">DATE-2000-PaulusKT</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Area Optimization of Analog Circuits Considering Matching Constraints (<abbr title="Christian Paulus">CP</abbr>, <abbr title="Ulrich Kleine">UK</abbr>, <abbr title="Roland Thewes">RT</abbr>), p. 738.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-PomeranzR.html">DATE-2000-PomeranzR</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Built-In Generation of Weighted Test Sequences for Synchronous Sequential Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 298–304.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-PomeranzR00a.html">DATE-2000-PomeranzR00a</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional Test Generation for Full Scan Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 396–401.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SchollB.html">DATE-2000-SchollB</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Generation of Multiplexer Circuits for Pass Transistor Logic (<abbr title="Christoph Scholl">CS</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 372–378.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SchonherrS.html">DATE-2000-SchonherrS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>Automatic Equivalence Check of Circuit Descriptions at Clocked Algorithmic and Register Transfer Level (<abbr title="Jens Schönherr">JS</abbr>, <abbr title="Bernd Straube">BS</abbr>), p. 759.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SchwenckerSGA.html">DATE-2000-SchwenckerSGA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The Generalized Boundary Curve-A Common Method for Automatic Nominal Design and Design Centering of Analog Circuits (<abbr title="Robert Schwencker">RS</abbr>, <abbr title="Frank Schenkel">FS</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 42–47.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-Sheehan.html">DATE-2000-Sheehan</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting Coupled Noise in RC Circuits (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 517–521.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-VardanianM.html">DATE-2000-VardanianM</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Improving the Error Detection Ability of Concurrent Checkers by Observation Point Insertion in the Circuit Under Check (<abbr title="Valery A. Vardanian">VAV</abbr>, <abbr title="Liana B. Mirzoyan">LBM</abbr>), p. 762.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-WambacqDDEB.html">DATE-2000-WambacqDDEB</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Compact Modeling of Nonlinear Distortion in Analog Communication Circuits (<abbr title="Piet Wambacq">PW</abbr>, <abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 350–354.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2000-KabanetsC.html">STOC-2000-KabanetsC</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Circuit minimization problem (<abbr title="Valentine Kabanets">VK</abbr>, <abbr title="Jin-yi Cai">JyC</abbr>), pp. 73–79.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2000-HeymanGGS.html">CAV-2000-HeymanGGS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Achieving Scalability in Parallel Reachability Analysis of Very Large Circuits (<abbr title="Tamir Heyman">TH</abbr>, <abbr title="Daniel Geist">DG</abbr>, <abbr title="Orna Grumberg">OG</abbr>, <abbr title="Assaf Schuster">AS</abbr>), pp. 20–35.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2000-KukulaS.html">CAV-2000-KukulaS</a></dt><dd>Building Circuits from Relations (<abbr title="James H. Kukula">JHK</abbr>, <abbr title="Thomas R. Shiple">TRS</abbr>), pp. 113–123.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2000-Yoneda.html">CAV-2000-Yoneda</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>VINAS-P: A Tool for Trace Theoretic Verification of Timed Asynchronous Circuits (<abbr title="Tomohiro Yoneda">TY</abbr>), pp. 572–575.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../CL-2000-AzevedoB.html">CL-2000-AzevedoB</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Modelling Digital Circuits Problems with Set Constraints (<abbr title="Francisco Azevedo">FA</abbr>, <abbr title="Pedro Barahona">PB</abbr>), pp. 414–428.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../CL-2000-JunttilaN.html">CL-2000-JunttilaN</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards an Efficient Tableau Method for Boolean Circuit Satisfiability Checking (<abbr title="Tommi A. Junttila">TAJ</abbr>, <abbr title="Ilkka Niemelä">IN</abbr>), pp. 553–567.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-BertaccoDQ.html">DAC-1999-BertaccoDQ</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Cycle-Based Symbolic Simulation of Gate-Level Synchronous Circuits (<abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Maurizio Damiani">MD</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 391–396.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-ChinosiZG.html">DAC-1999-ChinosiZG</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel Mixed-Level Power Simulation Based on Spatio-Temporal Circuit Partitioning (<abbr title="Mauro Chinosi">MC</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>, <abbr title="Carlo Guardiani">CG</abbr>), pp. 562–567.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-CongLW.html">DAC-1999-CongLW</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization (<abbr title="Jason Cong">JC</abbr>, <abbr title="Honching Li">HL</abbr>, <abbr title="Chang Wu">CW</abbr>), pp. 460–465.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-ConnEMOSVW.html">DAC-1999-ConnEMOSVW</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation (<abbr title="Andrew R. Conn">ARC</abbr>, <abbr title="Ibrahim M. Elfadel">IME</abbr>, <abbr title="W. W. Molzen">WWM</abbr>, <abbr title="P. R. O'Brien">PRO</abbr>, <abbr title="Philip N. Strenski">PNS</abbr>, <abbr title="Chandramouli Visweswariah">CV</abbr>, <abbr title="C. B. Whan">CBW</abbr>), pp. 452–459.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-DaemsGS.html">DAC-1999-DaemsGS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Circuit Complexity Reduction for Symbolic Analysis of Analog Integrated Circuits (<abbr title="Walter Daems">WD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 958–963.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-FengPNKW.html">DAC-1999-FengPNKW</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Computation of Quasi-Periodic Circuit Operating Conditions via a Mixed Frequency/Time Approach (<abbr title="Dan Feng">DF</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>, <abbr title="Keith Nabors">KN</abbr>, <abbr title="Kenneth S. Kundert">KSK</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 635–640.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-GunupudiN.html">DAC-1999-GunupudiN</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Model-Reduction of Nonlinear Circuits Using Krylov-Space Techniques (<abbr title="Pavan K. Gunupudi">PKG</abbr>, <abbr title="Michel S. Nakhla">MSN</abbr>), pp. 13–16.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-GuoRP.html">DAC-1999-GuoRP</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Proptest: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction (<abbr title="Ruifeng Guo">RG</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Irith Pomeranz">IP</abbr>), pp. 653–659.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-HershensonMBL.html">DAC-1999-HershensonMBL</a> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Optimization of Inductor Circuits via Geometric Programming (<abbr title="Maria del Mar Hershenson">MdMH</abbr>, <abbr title="Sunderarajan S. Mohan">SSM</abbr>, <abbr title="Stephen P. Boyd">SPB</abbr>, <abbr title="Thomas H. Lee">THL</abbr>), pp. 994–998.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-HuangL.html">DAC-1999-HuangL</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ICEBERG: An Embedded In-Circuit Emulator Synthesizer for Microcontrollers (<abbr title="Ing-Jer Huang">IJH</abbr>, <abbr title="Tai-An Lu">TAL</abbr>), pp. 580–585.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-IsmailF.html">DAC-1999-IsmailF</a></dt><dd>Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits (<abbr title="Yehea I. Ismail">YII</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 721–724.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-KamonMMSW.html">DAC-1999-KamonMMSW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Interconnect Analysis: From 3-D Structures to Circuit Models (<abbr title="Mattan Kamon">MK</abbr>, <abbr title="Nuno Alexandre Marques">NAM</abbr>, <abbr title="Yehia Massoud">YM</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 910–914.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-LiTRK.html">DAC-1999-LiTRK</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation (<abbr title="Tong Li">TL</abbr>, <abbr title="Ching-Han Tsai">CHT</abbr>, <abbr title="Elyse Rosenbaum">ER</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 549–554.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-Oliveira.html">DAC-1999-Oliveira</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust Techniques for Watermarking Sequential Circuit Designs (<abbr title="Arlindo L. Oliveira">ALO</abbr>), pp. 837–842.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-PatraN.html">DAC-1999-PatraN</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automated Phase Assignment for the Synthesis of Low Power Domino Circuits (<abbr title="Priyadarshan Patra">PP</abbr>, <abbr title="Unni Narayanan">UN</abbr>), pp. 379–384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-PomeranzR.html">DAC-1999-PomeranzR</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Test Subsequences (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 754–759.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-Sheehan.html">DAC-1999-Sheehan</a> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>ENOR: Model Order Reduction of RLC Circuits Using Nodal Equations for Efficient Factorization (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 17–21.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-SirichotiyakulEOZDPB.html">DAC-1999-SirichotiyakulEOZDPB</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing (<abbr title="Supamas Sirichotiyakul">SS</abbr>, <abbr title="Tim Edwards">TE</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Jingyan Zuo">JZ</abbr>, <abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 436–441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-StevensRBCGKR.html">DAC-1999-StevensRBCGKR</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>CAD Directions for High Performance Asynchronous Circuits (<abbr title="Ken S. Stevens">KSS</abbr>, <abbr title="Shai Rotem">SR</abbr>, <abbr title="Steven M. Burns">SMB</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Ran Ginosar">RG</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Marly Roncken">MR</abbr>), pp. 116–121.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-SundararajanP.html">DAC-1999-SundararajanP</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages (<abbr title="Vijay Sundararajan">VS</abbr>, <abbr title="Keshab K. Parhi">KKP</abbr>), pp. 72–75.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-WeiCRYD.html">DAC-1999-WeiCRYD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications (<abbr title="Liqiong Wei">LW</abbr>, <abbr title="Zhanping Chen">ZC</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Yibin Ye">YY</abbr>, <abbr title="Vivek De">VD</abbr>), pp. 430–435.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-AntakiSXA.html">DATE-1999-AntakiSXA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Design For Testability Method for CML Digital Circuits (<abbr title="Bernard Antaki">BA</abbr>, <abbr title="Yvon Savaria">YS</abbr>, <abbr title="Nanhan Xiong">NX</abbr>, <abbr title="Saman Adham">SA</abbr>), pp. 360–367.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-CornoRS.html">DATE-1999-CornoRS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Approximate Equivalence Verification of Sequential Circuits via Genetic Algorithms (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 754–755.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-CotaCL.html">DATE-1999-CotaCL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Method to Diagnose Faults in Linear Analog Circuits using an Adaptive Tester (<abbr title="Érika F. Cota">ÉFC</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Marcelo Lubaszewski">ML</abbr>), pp. 184–188.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Dewilde.html">DATE-1999-Dewilde</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Large European Programs in Microelectronic System and Circuit Design (<abbr title="Patrick Dewilde">PD</abbr>), p. 734–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-EcklL.html">DATE-1999-EcklL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Retiming Sequential Circuits with Multiple Register Classes (<abbr title="Klaus Eckl">KE</abbr>, <abbr title="Christian Legl">CL</abbr>), p. 650–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-FavalliM.html">DATE-1999-FavalliM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>On the Design of Self-Checking Functional Units Based on Shannon Circuits (<abbr title="Michele Favalli">MF</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 368–375.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-GomesC.html">DATE-1999-GomesC</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Minimal Length Diagnostic Tests for Analog Circuits using Test History (<abbr title="Alfred V. Gomes">AVG</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Hsiao.html">DATE-1999-Hsiao</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Peak Power Estimation Using Genetic Spot Optimization for Large VLSI Circuits (<abbr title="Michael S. Hsiao">MSH</abbr>), p. 175–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-HuhnSKL.html">DATE-1999-HuhnSKL</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying Imprecisely Working Arithmetic Circuits (<abbr title="Michaela Huhn">MH</abbr>, <abbr title="Klaus Schneider">KS</abbr>, <abbr title="Thomas Kropf">TK</abbr>, <abbr title="George Logothetis">GL</abbr>), p. 65–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-KonijnenburgLG.html">DATE-1999-KonijnenburgLG</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Illegal State Space Identification for Sequential Circuit Test Generation (<abbr title="M. H. Konijnenburg">MHK</abbr>, <abbr title="J. Th. van der Linden">JTvdL</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 741–746.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-LechnerFRH.html">DATE-1999-LechnerFRH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A Digital Partial Built-In Self-Test for a High Performance Automatic Gain Control Circuit  (<abbr title="A. Lechner">AL</abbr>, <abbr title="J. Ferguson">JF</abbr>, <abbr title="Andrew Richardson">AR</abbr>, <abbr title="B. Hermes">BH</abbr>), pp. 232–238.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-LiuPF.html">DATE-1999-LiuPF</a></dt><dd>Minimizing Sensitivity to Delay Variations in High-Performance Synchronous Circuits (<abbr title="Xun Liu">XL</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 643–649.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-MaamarR.html">DATE-1999-MaamarR</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>ADOLT — An ADaptable On — Line Testing Scheme for VLSI Circuits (<abbr title="A. Maamar">AM</abbr>, <abbr title="G. Russell">GR</abbr>), pp. 770–771.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Nunez-AldanaV.html">DATE-1999-Nunez-AldanaV</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Analog Performance Estimator for Improving the Effectiveness of CMOS Analog Systems Circuit Synthesis (<abbr title="Adrián Núñez-Aldana">ANA</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-PapachristouA.html">DATE-1999-PapachristouA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>A Method of Distributed Controller Design for RTL Circuits (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Yusuf Alzazeri">YA</abbr>), pp. 774–775.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-RaikU.html">DATE-1999-RaikU</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Sequential Circuit Test Generation Using Decision Diagram Models (<abbr title="Jaan Raik">JR</abbr>, <abbr title="Raimund Ubar">RU</abbr>), pp. 736–740.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-RanjanSSB.html">DATE-1999-RanjanSSB</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Using Combinational Verification for Sequential Circuits (<abbr title="Rajeev K. Ranjan">RKR</abbr>, <abbr title="Vigyan Singhal">VS</abbr>, <abbr title="Fabio Somenzi">FS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 138–144.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-RayaneVN.html">DATE-1999-RayaneVN</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>A One-Bit-Signature BIST for Embedded Operational Amplifiers in Mixed-Signal Circuits Based on the Slew-Rate Detection (<abbr title="Iyad Rayane">IR</abbr>, <abbr title="Jaime Velasco-Medina">JVM</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>), p. 792–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-ReutterR.html">DATE-1999-ReutterR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>An Efficient Reuse System for Digital Circuit Design (<abbr title="Annette Reutter">AR</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 38–43.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-RibasC.html">DATE-1999-RibasC</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Digital MOS Circuit Partitioning with Symbolic Modeling (<abbr title="Lluis Ribas">LR</abbr>, <abbr title="Jordi Carrabina">JC</abbr>), pp. 503–508.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-SchwenckerEGA.html">DATE-1999-SchwenckerEGA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Automating the Sizing of Analog CMOS Circuits by Consideration of Structural Constraints (<abbr title="Robert Schwencker">RS</abbr>, <abbr title="Josef Eckmueller">JE</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 323–327.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-SilvaSM.html">DATE-1999-SilvaSM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Algorithms for Solving Boolean Satisfiability in Combinational Circuits (<abbr title="Luís Guerra e Silva">LGeS</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>, <abbr title="João P. Marques Silva">JPMS</abbr>), pp. 526–530.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-TanS.html">DATE-1999-TanS</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Interpretable Symbolic Small-Signal Characterization of Large Analog Circuits using Determinant Decision Diagrams (<abbr title="Xiang-Dong Tan">XDT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 448–453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-YangZ.html">DATE-1999-YangZ</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast, Robust DC and Transient Fault Simulation for Nonlinear Analog Circuits (<abbr title="Zheng Rong Yang">ZRY</abbr>, <abbr title="Mark Zwolinski">MZ</abbr>), pp. 244–248.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1999-AllenderABDL.html">ICALP-1999-AllenderABDL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounded Depth Arithmetic Circuits: Counting and Closure (<abbr title="Eric Allender">EA</abbr>, <abbr title="Andris Ambainis">AA</abbr>, <abbr title="David A. Mix Barrington">DAMB</abbr>, <abbr title="Samir Datta">SD</abbr>, <abbr title="Huong LeThanh">HL</abbr>), pp. 149–158.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../WIA-1999-SeuringG.html">WIA-1999-SeuringG</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>A Structural Method for Output Compaction of Sequential Automata Implemented as Circuits (<abbr title="Markus Seuring">MS</abbr>, <abbr title="Michael Gössel">MG</abbr>), pp. 158–163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-CuletuAM.html">DAC-1998-CuletuAM</a></dt><dd>A Practical Repeater Insertion Method in High Speed VLSI Circuits (<abbr title="Julian Culetu">JC</abbr>, <abbr title="Chaim Amir">CA</abbr>, <abbr title="John MacDonald">JM</abbr>), pp. 392–395.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-El-MalehKR.html">DAC-1998-El-MalehKR</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance (<abbr title="Aiman H. El-Maleh">AHEM</abbr>, <abbr title="Mark Kassab">MK</abbr>, <abbr title="Janusz Rajski">JR</abbr>), pp. 625–631.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-HuangCCL.html">DAC-1998-HuangCCL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Fault-Simulation Based Design Error Diagnosis for Sequential Circuits (<abbr title="Shi-Yu Huang">SYH</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Kuang-Chien Chen">KCC</abbr>, <abbr title="Juin-Yeu Joseph Lu">JYJL</abbr>), pp. 632–637.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-KwakP.html">DAC-1998-KwakP</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>An Optimization-Based Error Calculation for Statistical Power Estimation of CMOS Logic Circuits (<abbr title="Byunggyu Kwak">BK</abbr>, <abbr title="Eun Sei Park">ESP</abbr>), pp. 690–693.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-LakshminarayanaJ98a.html">DAC-1998-LakshminarayanaJ98a</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Power-Optimized and Area-Optimized Circuits from Hierarchical Behavioral Descriptions (<abbr title="Ganesh Lakshminarayana">GL</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 439–444.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-LiK.html">DAC-1998-LiK</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Layout Extraction and Verification Methodology CMOS I/O Circuits (<abbr title="Tong Li">TL</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 291–296.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-LiuC.html">DAC-1998-LiuC</a></dt><dd>Extending Moment Computation to 2-Port Circuit Representations (<abbr title="Fang-Jou Liu">FJL</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 473–476.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-LokanathanB.html">DAC-1998-LokanathanB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Process Multi-Circuit Optimization (<abbr title="Arun N. Lokanathan">ANL</abbr>, <abbr title="Jay B. Brockman">JBB</abbr>), pp. 382–387.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-NemaniN.html">DAC-1998-NemaniN</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Delay Estimation VLSI Circuits from a High-Level View (<abbr title="Mahadevamurty Nemani">MN</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 591–594.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-OrshanskyCH.html">DAC-1998-OrshanskyCH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Statistical Performance Simulation Methodology for VLSI Circuits (<abbr title="Michael Orshansky">MO</abbr>, <abbr title="James C. Chen">JCC</abbr>, <abbr title="Chenming Hu">CH</abbr>), pp. 402–407.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-Shepard.html">DAC-1998-Shepard</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design Methodologies for Noise in Digital Integrated Circuits (<abbr title="Kenneth L. Shepard">KLS</abbr>), pp. 94–99.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-WeiCJRD.html">DAC-1998-WeiCJRD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits (<abbr title="Liqiong Wei">LW</abbr>, <abbr title="Zhanping Chen">ZC</abbr>, <abbr title="Mark Johnson">MJ</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Vivek De">VD</abbr>), pp. 489–494.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-Yuan.html">DAC-1998-Yuan</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards (<abbr title="Frank Y. Yuan">FYY</abbr>), pp. 421–426.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Catthoor.html">DATE-1998-Catthoor</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Energy-Delay Efficient Data Storage and Transfer Architectures: Circuit Technology versus Design Methodology Solutions (<abbr title="Francky Catthoor">FC</abbr>), pp. 709–714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Cheng.html">DATE-1998-Cheng</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Removing Multiple Redundancies in Combinational Circuits (<abbr title="David Ihsin Cheng">DIC</abbr>), pp. 738–742.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-DroegeTH.html">DATE-1998-DroegeTH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>EASY — a System for Computer-Aided Examination of Analog Circuits (<abbr title="G. Droege">GD</abbr>, <abbr title="M. Thole">MT</abbr>, <abbr title="Ernst-Helmut Horneber">EHH</abbr>), pp. 644–648.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-EckmuellerGG.html">DATE-1998-EckmuellerGG</a></dt><dd>Hierarchical Characterization of Analog Integrated CMOS Circuits (<abbr title="Josef Eckmueller">JE</abbr>, <abbr title="Martin Groepl">MG</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>), pp. 636–643.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-FreundF.html">DATE-1998-FreundF</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reduced-Order Modeling of Large Linear Passive Multi-Terminal Circuits Using Matrix-Pade Approximation (<abbr title="Roland W. Freund">RWF</abbr>, <abbr title="Peter Feldmann">PF</abbr>), pp. 530–537.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-GhoshKBH.html">DATE-1998-GhoshKBH</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/invariant.html" title="invariant">#invariant</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Wiring Signature-Invariant Equivalence Class Circuit Mutants and Applications to Benchmarking (<abbr title="Debabrata Ghosh">DG</abbr>, <abbr title="Nevin Kapur">NK</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Justin E. Harlow III">JEHI</abbr>), pp. 656–663.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-GuoPR.html">DATE-1998-GuoPR</a> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Procedures for Static Compaction of Test Sequences for Synchronous Sequential Circuits Based on Vector Restoration (<abbr title="Ruifeng Guo">RG</abbr>, <abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 583–587.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-HedrichB.html">DATE-1998-HedrichB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Formal Approach to Verification of Linear Analog Circuits with Parameter Tolerances (<abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 649–654.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-HsiaoC.html">DATE-1998-HsiaoC</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>State Relaxation Based Subsequence Removal for Fast Static Compaction in Sequential Circuits (<abbr title="Michael S. Hsiao">MSH</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>), pp. 577–582.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-JiangC.html">DATE-1998-JiangC</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Exact and Approximate Estimation for Maximum Instantaneous Current of CMOS Circuits (<abbr title="Yi-Min Jiang">YMJ</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 698–702.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-KhouriLJ.html">DATE-1998-KhouriLJ</a> <span class="tag"><a href="../tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>IMPACT: A High-Level Synthesis System for Low Power Control-Flow Intensive Circuits (<abbr title="Kamal S. Khouri">KSK</abbr>, <abbr title="Ganesh Lakshminarayana">GL</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 848–854.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-KimuraI.html">DATE-1998-KimuraI</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Unified Technique for PCB/MCM Design by Combining Electromagnetic Field Analysis with Circuit Simulator (<abbr title="Hideaki Kimura">HK</abbr>, <abbr title="Norihito Iyenaga">NI</abbr>), pp. 951–952.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-KoegstGCW.html">DATE-1998-KoegstGCW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>A Systematic Analysis of Reuse Strategies for Design of Electronic Circuits (<abbr title="Manfred Koegst">MK</abbr>, <abbr title="Dieter Garte">DG</abbr>, <abbr title="Peter Conradi">PC</abbr>, <abbr title="Michael G. Wahl">MGW</abbr>), pp. 292–296.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-MaheshwariS.html">DATE-1998-MaheshwariS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Efficient Minarea Retiming of Large Level-Clocked Circuits (<abbr title="Naresh Maheshwari">NM</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 840–845.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-PomeranzR98a.html">DATE-1998-PomeranzR98a</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design-for-Testability for Synchronous Sequential Circuits using Locally Available Lines (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 983–984.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-PrietoRGPHR.html">DATE-1998-PrietoRGPHR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An Approach to Realistic Fault Prediction and Layout Design for Testability in Analog Circuits (<abbr title="Juan A. Prieto">JAP</abbr>, <abbr title="Adoración Rueda">AR</abbr>, <abbr title="Ian A. Grout">IAG</abbr>, <abbr title="Eduardo J. Peralías">EJP</abbr>, <abbr title="José L. Huertas">JLH</abbr>, <abbr title="Andrew M. D. Richardson">AMDR</abbr>), pp. 905–909.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-PullelaPDV.html">DATE-1998-PullelaPDV</a></dt><dd>CMOS Combinational Circuit Sizing by Stage-wise Tapering (<abbr title="Satyamurthy Pullela">SP</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Gopal Vija">GV</abbr>), pp. 985–986.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RenovellAB.html">DATE-1998-RenovellAB</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Optimized Implementations of the Multi-Configuration DFT Technique for Analog Circuits (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Florence Azaïs">FA</abbr>, <abbr title="Yves Bertrand">YB</abbr>), pp. 815–821.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RibasC.html">DATE-1998-RibasC</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>On the Reuse of Symbolic Simulation Results for Incremental Equivalence Verification of Switch-Level Circuits (<abbr title="Lluis Ribas">LR</abbr>, <abbr title="Jordi Carrabina">JC</abbr>), pp. 624–629.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RudnickVECPR.html">DATE-1998-RudnickVECPR</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Sequential Circuit Test Generation Using High-Level and Gate-Level Techniques (<abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Roberto Vietti">RV</abbr>, <abbr title="Akilah Ellis">AE</abbr>, <abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 570–576.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-TianS.html">DATE-1998-TianS</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient DC Fault Simulation of Nonlinear Analog Circuits (<abbr title="Michael W. Tian">MWT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 899–904.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Velasco-MedinaCN.html">DATE-1998-Velasco-MedinaCN</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fault Detection for Linear Analog Circuits Using Current Injection (<abbr title="Jaime Velasco-Medina">JVM</abbr>, <abbr title="Th. Calin">TC</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>), pp. 987–988.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-WangV.html">DATE-1998-WangV</a> <span class="tag"><a href="../tag/data-driven.html" title="data-driven">#data-driven</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Data Driven Power Optimization of Sequential Circuits (<abbr title="Qi Wang">QW</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 686–691.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1998-AharonovKN.html">STOC-1998-AharonovKN</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Quantum Circuits with Mixed States (<abbr title="Dorit Aharonov">DA</abbr>, <abbr title="Alexei Kitaev">AK</abbr>, <abbr title="Noam Nisan">NN</abbr>), pp. 20–30.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1998-ColeMHMRSSV.html">STOC-1998-ColeMHMRSSV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Randomized Protocols for Low Congestion Circuit Routing in Multistage Interconnection Networks (<abbr title="Richard Cole">RC</abbr>, <abbr title="Bruce M. Maggs">BMM</abbr>, <abbr title="Friedhelm Meyer auf der Heide">FMadH</abbr>, <abbr title="Michael Mitzenmacher">MM</abbr>, <abbr title="Andréa W. Richa">AWR</abbr>, <abbr title="Klaus Schröder">KS</abbr>, <abbr title="Ramesh K. Sitaraman">RKS</abbr>, <abbr title="Berthold Vöcking">BV</abbr>), pp. 378–388.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1998-GrigorievK.html">STOC-1998-GrigorievK</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span></dt><dd>An Exponential Lower Bound for Depth 3 Arithmetic Circuits (<abbr title="Dima Grigoriev">DG</abbr>, <abbr title="Marek Karpinski">MK</abbr>), pp. 577–582.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1998-Grolmusz.html">ICALP-1998-Grolmusz</a></dt><dd>A Degree-Decreasing Lemma for (MOD q — MOD p) Circuits (<abbr title="Vince Grolmusz">VG</abbr>), pp. 215–222.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1998-LagunovskyAK.html">ICPR-1998-LagunovskyAK</a> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/reverse%20engineering.html" title="reverse engineering">#reverse engineering</a></span></dt><dd>Recognition of integrated circuit images in reverse engineering (<abbr title="Dmitry Lagunovsky">DL</abbr>, <abbr title="Sergey Ablameyko">SA</abbr>, <abbr title="M. Kutas">MK</abbr>), pp. 1640–1642.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1998-JohannsenP.html">LICS-1998-JohannsenP</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>On Proofs about Threshold Circuits and Counting Hierarchies (<abbr title="Jan Johannsen">JJ</abbr>, <abbr title="Chris Pollett">CP</abbr>), pp. 444–452.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-AlpertHK.html">DAC-1997-AlpertHK</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multilevel Circuit Partitioning (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Jen-Hsin Huang">JHH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>), pp. 530–533.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-CabodiCLQ.html">DAC-1997-CabodiCLQ</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/traversal.html" title="traversal">#traversal</a></span></dt><dd>Disjunctive Partitioning and Partial Iterative Squaring: An Effective Approach for Symbolic Traversal of Large Circuits (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Paolo Camurati">PC</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 728–733.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-CongW.html">DAC-1997-CongW</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits (<abbr title="Jason Cong">JC</abbr>, <abbr title="Chang Wu">CW</abbr>), pp. 644–649.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-KrsticC.html">DAC-1997-KrsticC</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Vector Generation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits (<abbr title="Angela Krstic">AK</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 383–388.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-PantDC.html">DAC-1997-PantDC</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Device-Circuit Optimization for Minimal Energy and Power Consumption in CMOS Random Logic Networks (<abbr title="Pankaj Pant">PP</abbr>, <abbr title="Vivek De">VD</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 403–408.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-RainaBNMB.html">DAC-1997-RainaBNMB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Efficient Testing of Clock Regenerator Circuits in Scan Designs (<abbr title="Rajesh Raina">RR</abbr>, <abbr title="Robert Bailey">RB</abbr>, <abbr title="Charles Njinda">CN</abbr>, <abbr title="Robert F. Molyneaux">RFM</abbr>, <abbr title="Charlie Beh">CB</abbr>), pp. 95–100.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-RoigCPP.html">DAC-1997-RoigCPP</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits (<abbr title="Oriol Roig">OR</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Marco A. Peña">MAP</abbr>, <abbr title="Enric Pastor">EP</abbr>), pp. 620–625.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-Roychowdhury.html">DAC-1997-Roychowdhury</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient Methods for Simulating Highly Nonlinear Multi-Rate Circuits (<abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 269–274.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-SemenovYPPC.html">DAC-1997-SemenovYPPC</a> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Speed-Independent Circuits from STG-Unfolding Segment (<abbr title="Alexei L. Semenov">ALS</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>, <abbr title="Enric Pastor">EP</abbr>, <abbr title="Marco A. Peña">MAP</abbr>, <abbr title="Jordi Cortadella">JC</abbr>), pp. 16–21.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-WangVG.html">DAC-1997-WangVG</a> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>An Investigation of Power Delay Trade-Offs on PowerPC Circuits (<abbr title="Qi Wang">QW</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Shantanu Ganguly">SG</abbr>), pp. 425–428.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-YuanTK.html">DAC-1997-YuanTK</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Estimation of Average Power Dissipation in Sequential Circuits (<abbr title="Li-Pen Yuan">LPY</abbr>, <abbr title="Chin-Chi Teng">CCT</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 377–382.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-ChoiH.html">EDTC-1997-ChoiH</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Improving the accuracy of support-set finding method for power estimation of combinational circuits (<abbr title="Hoon Choi">HC</abbr>, <abbr title="Seung Ho Hwang">SHH</abbr>), pp. 526–530.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-CornoPRR.html">EDTC-1997-CornoPRR</a> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>New static compaction techniques of test sequences for sequential circuits (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 37–43.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-CortadellaKKLY.html">EDTC-1997-CortadellaKKLY</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span></dt><dd>Technology mapping of speed-independent circuits based on combinational decomposition and resynthesis (<abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 98–105.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-DargelasGB.html">EDTC-1997-DargelasGB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MOSAIC: a multiple-strategy oriented sequential ATPG for integrated circuits (<abbr title="A. Dargelas">AD</abbr>, <abbr title="C. Gauthron">CG</abbr>, <abbr title="Yves Bertrand">YB</abbr>), pp. 29–36.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-DrechslerHSHB.html">EDTC-1997-DrechslerHSHB</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testability of 2-level AND/EXOR circuits (<abbr title="Rolf Drechsler">RD</abbr>, <abbr title="Harry Hengster">HH</abbr>, <abbr title="Horst Schäfer">HS</abbr>, <abbr title="Joachim Hartmann">JH</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-Garcia-VargasGFR.html">EDTC-1997-Garcia-VargasGFR</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>An algorithm for numerical reference generation in symbolic analysis of large analog circuits (<abbr title="Ignacio Garcia-Vargas">IGV</abbr>, <abbr title="Mariano Galan">MG</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 395–399.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-GavrilovGRBJV.html">EDTC-1997-GavrilovGRBJV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast power loss calculation for digital static CMOS circuits (<abbr title="Sergey Gavrilov">SG</abbr>, <abbr title="Alexey Glebov">AG</abbr>, <abbr title="S. Rusakov">SR</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Larry G. Jones">LGJ</abbr>, <abbr title="Gopalakrishnan Vijayan">GV</abbr>), pp. 411–415.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-HsiaoRP.html">EDTC-1997-HsiaoRP</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/traversal.html" title="traversal">#traversal</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Sequential circuit test generation using dynamic state traversal (<abbr title="Michael S. Hsiao">MSH</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 22–28.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-IhsD.html">EDTC-1997-IhsD</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Test synthesis for DC test of switched-capacitors circuits (<abbr title="Hassan Ihs">HI</abbr>, <abbr title="Christian Dufaza">CD</abbr>), p. 616.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-IwamaHKS.html">EDTC-1997-IwamaHKS</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Random benchmark circuits with controlled attributes (<abbr title="Kazuo Iwama">KI</abbr>, <abbr title="Kensuke Hino">KH</abbr>, <abbr title="Hiroyuki Kurokawa">HK</abbr>, <abbr title="Sunao Sawada">SS</abbr>), pp. 90–97.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-ManichF.html">EDTC-1997-ManichF</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Maximizing the weighted switching activity in combinational CMOS circuits under the variable delay model (<abbr title="Salvador Manich">SM</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 597–602.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-SaxenaNH.html">EDTC-1997-SaxenaNH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span></dt><dd>Monte-Carlo approach for power estimation in sequential circuits (<abbr title="Vikram Saxena">VS</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 416–420.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-SchaumontVREB.html">EDTC-1997-SchaumontVREB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications (<abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Serge Vernalde">SV</abbr>, <abbr title="Luc Rijnders">LR</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 542–546.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-StopjakovaM.html">EDTC-1997-StopjakovaM</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>CCII+ current conveyor based BIC monitor for IDDQ testing of complex CMOS circuits (<abbr title="Viera Stopjaková">VS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>), pp. 266–270.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-TsengS.html">EDTC-1997-TsengS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A gridless multi-layer router for standard cell circuits using CTM cells (<abbr title="Hsiao-Ping Tseng">HPT</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 319–326.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-WahbaB.html">EDTC-1997-WahbaB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Connection error location and correction in combinational circuits (<abbr title="Ayman M. Wahba">AMW</abbr>, <abbr title="Dominique Borrione">DB</abbr>), pp. 235–241.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-WalkerG97a.html">EDTC-1997-WalkerG97a</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Exploiting temporal independence in distributed preemptive circuit simulation (<abbr title="Peter Walker">PW</abbr>, <abbr title="Sumit Ghosh">SG</abbr>), pp. 378–382.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1997-ImpagliazzoW.html">STOC-1997-ImpagliazzoW</a> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span></dt><dd>P = BPP if E Requires Exponential Circuits: Derandomizing the XOR Lemma (<abbr title="Russell Impagliazzo">RI</abbr>, <abbr title="Avi Wigderson">AW</abbr>), pp. 220–229.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1997-McCuaigRST.html">STOC-1997-McCuaigRST</a></dt><dd>Permanents, Pfaffian Orientations, and Even Directed Circuits (Extended Abstract) (<abbr title="William McCuaig">WM</abbr>, <abbr title="Neil Robertson">NR</abbr>, <abbr title="Paul D. Seymour">PDS</abbr>, <abbr title="Robin Thomas">RT</abbr>), pp. 402–405.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1997-PaturiSZ.html">STOC-1997-PaturiSZ</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span></dt><dd>Exponential Lower Bounds for Depth 3 Boolean Circuits (<abbr title="Ramamohan Paturi">RP</abbr>, <abbr title="Michael E. Saks">MES</abbr>, <abbr title="Francis Zane">FZ</abbr>), pp. 86–91.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-CornoPRR.html">SAC-1997-CornoPRR</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SAARA: a simulated annealing algorithm for test pattern generation for digital circuits (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 228–232.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-MoonLK.html">SAC-1997-MoonLK</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Genetic VLSI circuit partitioning with two-dimensional geographic crossover and zigzag mapping (<abbr title="Byung Ro Moon">BRM</abbr>, <abbr title="Yoon-Sik Lee">YSL</abbr>, <abbr title="Chun-Kyung Kim">CKK</abbr>), pp. 274–278.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1997-PandeyB.html">CAV-1997-PandeyB</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Exploiting Symmetry When Verifying Transitor-Level Circuits by Symbolic Trajectory Evaluation (<abbr title="Manish Pandey">MP</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 244–255.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-BoglioloBR.html">DAC-1996-BoglioloBR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Power Estimation of Cell-Based CMOS Circuits (<abbr title="Alessandro Bogliolo">AB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Bruno Riccò">BR</abbr>), pp. 433–438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-BorchersHB.html">DAC-1996-BorchersHB</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Equation-Based Behavioral Model Generation for Nonlinear Analog Circuits (<abbr title="Carsten Borchers">CB</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 236–239.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-Bryant.html">DAC-1996-Bryant</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Bit-Level Analysis of an SRT Divider Circuit (<abbr title="Randal E. Bryant">REB</abbr>), pp. 661–665.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ChenPL.html">DAC-1996-ChenPL</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Desensitization for Power Reduction in Sequential Circuits (<abbr title="Xiangfeng Chen">XC</abbr>, <abbr title="Peichen Pan">PP</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 795–800.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-CortadellaKKLY.html">DAC-1996-CortadellaKKLY</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Methodology and Tools for State Encoding in Asynchronous Circuit Synthesis (<abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 63–66.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-DesaiY.html">DAC-1996-DesaiY</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Systematic Technique for Verifying Critical Path Delays in a 300MHz Alpha CPU Design Using Circuit Simulation (<abbr title="Madhav P. Desai">MPD</abbr>, <abbr title="Yao-Tsung Yen">YTY</abbr>), pp. 125–130.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-DuttD.html">DAC-1996-DuttD</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>A Probability-Based Approach to VLSI Circuit Partitioning (<abbr title="Shantanu Dutt">SD</abbr>, <abbr title="Wenyong Deng">WD</abbr>), pp. 100–105.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-EliasM.html">DAC-1996-EliasM</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Extracting Circuit Models for Large RC Interconnections that are Accurate up to a Predefined Signal Frequency (<abbr title="P. J. H. Elias">PJHE</abbr>, <abbr title="N. P. van der Meijs">NPvdM</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-HuttonGRC.html">DAC-1996-HuttonGRC</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Characterization and Parameterized Random Generation of Digital Circuits (<abbr title="Michael D. Hutton">MDH</abbr>, <abbr title="Jerry P. Grossman">JPG</abbr>, <abbr title="Jonathan Rose">JR</abbr>, <abbr title="Derek G. Corneil">DGC</abbr>), pp. 94–99.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-Johannes.html">DAC-1996-Johannes</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Partitioning of VLSI Circuits and Systems (<abbr title="Frank M. Johannes">FMJ</abbr>), pp. 83–87.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-KudvaGJ.html">DAC-1996-KudvaGJ</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>A Technique for Synthesizing Distributed Burst-mode Circuits (<abbr title="Prabhakar Kudva">PK</abbr>, <abbr title="Ganesh Gopalakrishnan">GG</abbr>, <abbr title="Hans M. Jacobson">HMJ</abbr>), pp. 67–70.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-LimSPS.html">DAC-1996-LimSPS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits (<abbr title="Yong Je Lim">YJL</abbr>, <abbr title="Kyung-Im Son">KIS</abbr>, <abbr title="Heung-Joon Park">HJP</abbr>, <abbr title="Mani Soma">MS</abbr>), pp. 445–450.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-Matsunaga.html">DAC-1996-Matsunaga</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Equivalence Checker for Combinational Circuits (<abbr title="Yusuke Matsunaga">YM</abbr>), pp. 629–634.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-PanL.html">DAC-1996-PanL</a></dt><dd>Optimal Clock Period FPGA Technology Mapping for Sequential Circuits (<abbr title="Peichen Pan">PP</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-PomeranzR.html">DAC-1996-PomeranzR</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On Static Compaction of Test Sequences for Synchronous Sequential Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 215–220.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-RoychowdhuryM.html">DAC-1996-RoychowdhuryM</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Homotopy Techniques for Obtaining a DC Solution of Large-Scale MOS Circuits (<abbr title="Jaijeet S. Roychowdhury">JSR</abbr>, <abbr title="Robert C. Melville">RCM</abbr>), pp. 286–291.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-SemenovY.html">DAC-1996-SemenovY</a> <span class="tag"><a href="../tag/petri%20net.html" title="petri net">#petri net</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of asynchronous circuits using Time Petri Net unfolding (<abbr title="Alexei L. Semenov">ALS</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 59–62.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-Sheehan.html">DAC-1996-Sheehan</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An AWE Technique for Fast Printed Circuit Board Delays (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 539–543.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-TelicheveskyKW.html">DAC-1996-TelicheveskyKW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient AC and Noise Analysis of Two-Tone RF Circuits (<abbr title="Ricardo Telichevesky">RT</abbr>, <abbr title="Kenneth S. Kundert">KSK</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 292–297.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-TutuianuDP.html">DAC-1996-TutuianuDP</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span></dt><dd>An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response (<abbr title="Bogdan Tutuianu">BT</abbr>, <abbr title="Florentin Dartu">FD</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 611–616.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-XiangVFP.html">DAC-1996-XiangVFP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Partial Scan Design Based on Circuit State Information (<abbr title="Dong Xiang">DX</abbr>, <abbr title="Srikanth Venkataraman">SV</abbr>, <abbr title="W. Kent Fuchs">WKF</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 807–812.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-1996-Margaria.html">TACAS-1996-Margaria</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Fully Automatic Verifcation and Error Detection for Parameterized Iterative Sequential Circuits (<abbr title="Tiziana Margaria-Steffen">TMS</abbr>), pp. 258–277.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1996-BartalFL.html">STOC-1996-BartalFL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Lower Bounds for On-line Graph Problems with Application to On-line Circuit and Optical Routing (<abbr title="Yair Bartal">YB</abbr>, <abbr title="Amos Fiat">AF</abbr>, <abbr title="Stefano Leonardi">SL</abbr>), pp. 531–540.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1996-ChaudhuriR.html">STOC-1996-ChaudhuriR</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>Deterministic Restrictions in Circuit Complexity (<abbr title="Shiva Chaudhuri">SC</abbr>, <abbr title="Jaikumar Radhakrishnan">JR</abbr>), pp. 30–36.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1996-KushilevitzOR.html">STOC-1996-KushilevitzOR</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/privacy.html" title="privacy">#privacy</a></span></dt><dd>Characterizing Linear Size Circuits in Terms of Privacy (<abbr title="Eyal Kushilevitz">EK</abbr>, <abbr title="Rafail Ostrovsky">RO</abbr>, <abbr title="Adi Rosén">AR</abbr>), pp. 541–550.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1996-Fujita.html">CAV-1996-Fujita</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Arithmetic Circuits by Comparing Two Similar Circuits (<abbr title="Masahiro Fujita">MF</abbr>), pp. 159–168.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1996-KapurS.html">CAV-1996-KapurS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Mechanically Verifying a Family of Multiplier Circuits (<abbr title="Deepak Kapur">DK</abbr>, <abbr title="Mahadevan Subramaniam">MS</abbr>), pp. 135–146.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-1996-Otto.html">CSL-1996-Otto</a> <span class="tag"><a href="../tag/invariant.html" title="invariant">#invariant</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>The Logic of Explicitly Presentation-Invariant Circuits (<abbr title="Martin Otto">MO</abbr>), pp. 369–384.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-BryantC.html">DAC-1995-BryantC</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Arithmetic Circuits with Binary Moment Diagrams (<abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Yirng-An Chen">YAC</abbr>), pp. 535–541.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-ChouKW.html">DAC-1995-ChouKW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Transient Simulations of Three-Dimensional Integrated Circuit Interconnect Using a Mixed Surface-Volume Approach (<abbr title="Mike Chou">MC</abbr>, <abbr title="Tom Korsmeyer">TK</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-DevadasM.html">DAC-1995-DevadasM</a> <span class="tag"><a href="../tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Survey of Optimization Techniques Targeting Low Power VLSI Circuits (<abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 242–247.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-El-MalehMRM.html">DAC-1995-El-MalehMRM</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On Test Set Preservation of Retimed Circuits (<abbr title="Aiman H. El-Maleh">AHEM</abbr>, <abbr title="Thomas E. Marchok">TEM</abbr>, <abbr title="Janusz Rajski">JR</abbr>, <abbr title="Wojciech Maly">WM</abbr>), pp. 176–182.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-JainBJ.html">DAC-1995-JainBJ</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic Clock Abstraction from Sequential Circuits (<abbr title="Samir Jain">SJ</abbr>, <abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Alok Jain">AJ</abbr>), pp. 707–711.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-Kimura.html">DAC-1995-Kimura</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Residue BDD and Its Application to the Verification of Arithmetic Circuits (<abbr title="Shinji Kimura">SK</abbr>), pp. 542–545.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-KriegerBK.html">DAC-1995-KriegerBK</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Symbolic Fault Simulation for Sequential Circuits and the Multiple Observation Time Test Strategy (<abbr title="Rolf Krieger">RK</abbr>, <abbr title="Bernd Becker">BB</abbr>, <abbr title="Martin Keim">MK</abbr>), pp. 339–344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-LampaertGS.html">DAC-1995-LampaertGS</a></dt><dd>Direct Performance-Driven Placement of Mismatch-Sensitive Analog Circuits (<abbr title="Koen Lampaert">KL</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 445–449.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-LavagnoMSS.html">DAC-1995-LavagnoMSS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool (<abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Patrick C. McGeer">PCM</abbr>, <abbr title="Alexander Saldanha">AS</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 254–260.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-LinJK.html">DAC-1995-LinJK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Hierarchical Optimization of Asynchronous Circuits (<abbr title="Bill Lin">BL</abbr>, <abbr title="Gjalt G. de Jong">GGdJ</abbr>, <abbr title="Tilman Kolks">TK</abbr>), pp. 712–717.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-MannePBHSMP.html">DAC-1995-MannePBHSMP</a></dt><dd>Computing the Maximum Power Cycles of a Sequential Circuit (<abbr title="Srilatha Manne">SM</abbr>, <abbr title="Abelardo Pardo">AP</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Gary D. Hachtel">GDH</abbr>, <abbr title="Fabio Somenzi">FS</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 23–28.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-MehtaBOI.html">DAC-1995-MehtaBOI</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Accurate Estimation of Combinational Circuit Activity (<abbr title="Huzefa Mehta">HM</abbr>, <abbr title="Manjit Borah">MB</abbr>, <abbr title="Robert Michael Owens">RMO</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 618–622.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-MenezesPP.html">DAC-1995-MenezesPP</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization (<abbr title="Noel Menezes">NM</abbr>, <abbr title="Satyamurthy Pullela">SP</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 690–695.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-Najm.html">DAC-1995-Najm</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span></dt><dd>Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits (<abbr title="Farid N. Najm">FNN</abbr>), pp. 612–617.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-NajmGH.html">DAC-1995-NajmGH</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Power Estimation in Sequential Circuits (<abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Shashank Goel">SG</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 635–640.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-NajmZ.html">DAC-1995-NajmZ</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuits (<abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Michael Y. Zhang">MYZ</abbr>), pp. 623–627.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-NakamuraY.html">DAC-1995-NakamuraY</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/matrix.html" title="matrix">#matrix</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Partitioning-Based Logic Optimization Method for Large Scale Circuits with Boolean Matrix (<abbr title="Yuichi Nakamura">YN</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 653–657.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-PomeranzR.html">DAC-1995-PomeranzR</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Synthesis-for-Testability of Combinational Logic Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 126–132.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-RudnickP.html">DAC-1995-RudnickP</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Combining Deterministic and Genetic Approaches for Sequential Circuit Test Generation (<abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 183–188.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-SawasakiYL.html">DAC-1995-SawasakiYL</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Externally Hazard-Free Implementations of Asynchronous Circuits (<abbr title="Milton H. Sawasaki">MHS</abbr>, <abbr title="Chantal Ykman-Couvreur">CYC</abbr>, <abbr title="Bill Lin">BL</abbr>), pp. 718–724.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-SinghalPRB.html">DAC-1995-SinghalPRB</a></dt><dd>The Validity of Retiming Sequential Circuits (<abbr title="Vigyan Singhal">VS</abbr>, <abbr title="Carl Pixley">CP</abbr>, <abbr title="Richard L. Rudell">RLR</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 316–321.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-SwartzS.html">DAC-1995-SwartzS</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Timing Driven Placement for Large Standard Cell Circuits (<abbr title="William Swartz">WS</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 211–215.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-VanbekbergenWK.html">DAC-1995-VanbekbergenWK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>A Design and Validation System for Asynchronous Circuits (<abbr title="Peter Vanbekbergen">PV</abbr>, <abbr title="Albert R. Wang">ARW</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 725–730.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-VenkataramanHFRCP.html">DAC-1995-VenkataramanHFRCP</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits Using Compact Lists (<abbr title="Srikanth Venkataraman">SV</abbr>, <abbr title="Ismed Hartanto">IH</abbr>, <abbr title="W. Kent Fuchs">WKF</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Sreejit Chakravarty">SC</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 133–138.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-VinnakotaHS.html">DAC-1995-VinnakotaHS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span></dt><dd>System-Level Design for Test of Fully Differential Analog Circuits (<abbr title="Bapiraju Vinnakota">BV</abbr>, <abbr title="Ramesh Harjani">RH</abbr>, <abbr title="Nicholas J. Stessman">NJS</abbr>), pp. 450–454.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/tfpie.png" alt="TFPIE"/><a href="../FPLE-1995-ODonnell.html">FPLE-1995-ODonnell</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/education.html" title="education">#education</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>From Transistors to Computer Architecture: Teaching Functional Circuit Specification in Hydra (<abbr title="John J. O'Donnell">JJO</abbr>), pp. 195–214.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1995-BealsNT.html">STOC-1995-BealsNT</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>More on the complexity of negation-limited circuits (<abbr title="Robert Beals">RB</abbr>, <abbr title="Tetsuro Nishino">TN</abbr>, <abbr title="Keisuke Tanaka">KT</abbr>), pp. 585–595.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1995-GoldmannH.html">STOC-1995-GoldmannH</a></dt><dd>Monotone circuits for connectivity have depth (log n)2-o(1) (Extended Abstract) (<abbr title="Mikael Goldmann">MG</abbr>, <abbr title="Johan Håstad">JH</abbr>), pp. 569–574.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1995-KoblerW.html">ICALP-1995-KoblerW</a></dt><dd>New Collapse Consequences of NP Having Small Circuits (<abbr title="Johannes Köbler">JK</abbr>, <abbr title="Osamu Watanabe">OW</abbr>), pp. 196–207.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-1995-Lang95a.html">ICML-1995-Lang95a</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Hill Climbing Beats Genetic Search on a Boolean Circuit Synthesis Problem of Koza’s (<abbr title="Kevin J. Lang">KJL</abbr>), pp. 340–343.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-CappelloG.html">HPCA-1995-CappelloG</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Toward High Communication Performance through Compiled Communications on a Circuit Switched Interconnection Network (<abbr title="Franck Cappello">FC</abbr>, <abbr title="Cécile Germain">CG</abbr>), pp. 44–53.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1995-Bryant.html">CAV-1995-Bryant</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Multipliers and Dividers: Insights on Arithmetic Circuits Verification (Extended Abstract) (<abbr title="Randal E. Bryant">REB</abbr>), pp. 1–3.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1995-McMillan.html">CAV-1995-McMillan</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Trace Theoretic Verification of Asynchronous Circuits Using Unfoldings (<abbr title="Kenneth L. McMillan">KLM</abbr>), pp. 180–195.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-ChenF.html">DAC-1994-ChenF</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Transient Sensitivity Computation of MOSFET Circuits Using Iterated Timing Analysis and Selective-Tracing Waveform Eelaxation (<abbr title="Chung-Jung Chen">CJC</abbr>, <abbr title="Wu-Shiung Feng">WSF</abbr>), pp. 581–585.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-ChouLCDL.html">DAC-1994-ChouLCDL</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Circuit Partitioning for Huge Logic Emulation Systems (<abbr title="Nan-Chi Chou">NCC</abbr>, <abbr title="Lung-Tien Liu">LTL</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Wei-Jin Dai">WJD</abbr>, <abbr title="Rodney Lindelof">RL</abbr>), pp. 244–249.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-DartuMQP.html">DAC-1994-DartuMQP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Gate-Delay Model for high-Speed CMOS Circuits (<abbr title="Florentin Dartu">FD</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Jessica Qian">JQ</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>), pp. 576–580.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-Kapoor.html">DAC-1994-Kapoor</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Improving the Accuracy of Circuit Activity Measurement (<abbr title="Bhanu Kapoor">BK</abbr>), pp. 734–739.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-KondratyevKLVY.html">DAC-1994-KondratyevKLVY</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span></dt><dd>Basic Gate Implementation of Speed-Independent Circuits (<abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Bill Lin">BL</abbr>, <abbr title="Peter Vanbekbergen">PV</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 56–62.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-MehrotraFL.html">DAC-1994-MehrotraFL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits (<abbr title="Sharad Mehrotra">SM</abbr>, <abbr title="Paul D. Franzon">PDF</abbr>, <abbr title="Wentai Liu">WL</abbr>), pp. 36–40.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-MonteiroDL.html">DAC-1994-MonteiroDL</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits (<abbr title="José C. Monteiro">JCM</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Bill Lin">BL</abbr>), pp. 12–17.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-OchottaRC.html">DAC-1994-OchottaRC</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>ASTRX/OBLX: Tools for Rapid Synthesis of High-Performance Analog Circuits (<abbr title="Emil S. Ochotta">ESO</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 24–30.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-ParulkarBN.html">DAC-1994-ParulkarBN</a> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Extraction of a High-level structural Representation from Circuit Descriptions with Applications to DFT/BIST (<abbr title="Ishwar Parulkar">IP</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>, <abbr title="Charles Njinda">CN</abbr>), pp. 345–356.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-PomeranzR.html">DAC-1994-PomeranzR</a> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design-for-Testability for Path Delay Faults in Large Combinatorial Circuits Using Test-Points (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 358–364.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-PomeranzR94a.html">DAC-1994-PomeranzR94a</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Improving Fault Diagnosis for Synchronous Sequential Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 504–509.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-PuriG.html">DAC-1994-PuriG</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Modular Partitioning Approach for Asynchronous Circuit Synthesis (<abbr title="Ruchir Puri">RP</abbr>, <abbr title="Jun Gu">JG</abbr>), pp. 63–69.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-RiessDJ.html">DAC-1994-RiessDJ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Partitioning Very Large Circuits Using Analytical Placement Techniques (<abbr title="Bernhard M. Riess">BMR</abbr>, <abbr title="Konrad Doll">KD</abbr>, <abbr title="Frank M. Johannes">FMJ</abbr>), pp. 646–651.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-RudnickPGN.html">DAC-1994-RudnickPGN</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Sequential Circuit Test Generation in a Genetic Algorithm Framework (<abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Janak H. Patel">JHP</abbr>, <abbr title="Gary S. Greenstein">GSG</abbr>, <abbr title="Thomas M. Niermann">TMN</abbr>), pp. 698–704.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-ShyurCP.html">DAC-1994-ShyurCP</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On Testing Wave Pipelined Circuits (<abbr title="Jui-Ching Shyur">JCS</abbr>, <abbr title="Hung-Pin Chen">HPC</abbr>, <abbr title="Tai-Ming Parng">TMP</abbr>), pp. 370–374.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-TomitaYSH.html">DAC-1994-TomitaYSH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Rectification of Multiple Logic Design Errors in Multiple Output Circuits (<abbr title="Masahiro Tomita">MT</abbr>, <abbr title="Tamotsu Yamamoto">TY</abbr>, <abbr title="Fuminori Sumikawa">FS</abbr>, <abbr title="Kotaro Hirano">KH</abbr>), pp. 212–217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-XakellisN.html">DAC-1994-XakellisN</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Estimation of the Switching Activity in Digital Circuits (<abbr title="Michael G. Xakellis">MGX</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 728–733.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-AbderrahmanKS.html">EDAC-1994-AbderrahmanKS</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Estimation of Simultaneous Switching Power and Ground Noise of Static CMOS Combinational Circuits (<abbr title="Abdessatar Abderrahman">AA</abbr>, <abbr title="Bozena Kaminska">BK</abbr>, <abbr title="Yvon Savaria">YS</abbr>), p. 658.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-BaharCHMS.html">EDAC-1994-BaharCHMS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Timing Analysis of Combinational Circuits using ADD’s (<abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Hyunwoo Cho">HC</abbr>, <abbr title="Gary D. Hachtel">GDH</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 625–629.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-BeckerD.html">EDAC-1994-BeckerD</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testability of Circuits Derived from Functional Decision Diagrams (<abbr title="Bernd Becker">BB</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), p. 667.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-BrashearMOPM.html">EDAC-1994-BrashearMOPM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Predicting Circuit Performance Using Circuit-level Statistical Timing Analysis (<abbr title="Ronn B. Brashear">RBB</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 332–337.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-BurgunDGPS.html">EDAC-1994-BurgunDGPS</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multilevel Logic Synthesis of Very High Complexity Circuits (<abbr title="Luc Burgun">LB</abbr>, <abbr title="N. Dictus">ND</abbr>, <abbr title="Alain Greiner">AG</abbr>, <abbr title="E. Pradho">EP</abbr>, <abbr title="C. Sarwary">CS</abbr>), p. 669.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-DongenR.html">EDAC-1994-DongenR</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Advanced Analog Circuit Design on a Digital Sea-of-Gates Array (<abbr title="R. van Dongen">RvD</abbr>, <abbr title="V. Rikkink">VR</abbr>), pp. 70–74.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-FrosslK.html">EDAC-1994-FrosslK</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Model to Uniformly Represent the Function and Timing of MOS Circuits and its Application to VHDL Simulation (<abbr title="Jürgen Frößl">JF</abbr>, <abbr title="Thomas Kropf">TK</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-FummiSS.html">EDAC-1994-FummiSS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Functional Approach to Delay Faults Test Generation for Sequential Circuits (<abbr title="Franco Fummi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Micaela Serra">MS</abbr>), pp. 51–57.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-GaiMR.html">EDAC-1994-GaiMR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>TORSIM: An Efficient Fault Simulator for Synchronous Sequential Circuits (<abbr title="Silvano Gai">SG</abbr>, <abbr title="Pier Luca Montessoro">PLM</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 46–50.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-GhatrajuAM.html">EDAC-1994-GhatrajuAM</a> <span class="tag"><a href="../tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-Level Synthesis of Digital Circuits by Finding Fixpoints (<abbr title="Lakshmikanth Ghatraju">LG</abbr>, <abbr title="Mostafa H. Abd-El-Barr">MHAEB</abbr>, <abbr title="Carl McCrosky">CM</abbr>), pp. 94–98.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-IsernF.html">EDAC-1994-IsernF</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Test of Bridging Faults in Scan-based Sequential Circuits (<abbr title="Eugeni Isern">EI</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 366–370.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-KeM.html">EDAC-1994-KeM</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Delay-Verifiable Two-Level Circuits (<abbr title="Wuudiann Ke">WK</abbr>, <abbr title="Premachandran R. Menon">PRM</abbr>), pp. 297–301.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-LinKL.html">EDAC-1994-LinKL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Direct Synthesis of Hazard-Free Asynchronous Circuits from STGs Based on Lock Relation and BG-Decomposition Approach (<abbr title="Kuan-Jen Lin">KJL</abbr>, <abbr title="Jih-Wen Kuo">JWK</abbr>, <abbr title="Chen-Shang Lin">CSL</abbr>), pp. 178–183.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-MichaelsS.html">EDAC-1994-MichaelsS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Variable Accuracy Device Modeling for Event-Driven Circuit Simulation (<abbr title="Kimon W. Michaels">KWM</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 557–561.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-Rodriguez-MontanesF.html">EDAC-1994-Rodriguez-MontanesF</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Analysis of Bridging Defects in Sequential CMOS Circuits and their Current Testability (<abbr title="Rosa Rodríguez-Montañés">RRM</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 356–360.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-RudnickHSP.html">EDAC-1994-RudnickHSP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Application of Simple Genetic Algorithms to Sequential Circuit Test Generation (<abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="John G. Holm">JGH</abbr>, <abbr title="Daniel G. Saab">DGS</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 40–45.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-SchneiderKK.html">EDAC-1994-SchneiderKK</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Control Path Oriented Verification of Sequential Generic Circuits with Control and Data Path (<abbr title="Klaus Schneider">KS</abbr>, <abbr title="Thomas Kropf">TK</abbr>, <abbr title="Ramayya Kumar">RK</abbr>), pp. 648–652.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-Stroele.html">EDAC-1994-Stroele</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Signature Analysis for Sequential Circuits with Reset (<abbr title="Albrecht P. Stroele">APS</abbr>), pp. 113–118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-WangD.html">EDAC-1994-WangD</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An Efficient Yield Optimization Method Using A Two Step Linear Approximation of Circuit Performance (<abbr title="Zhihua Wang">ZW</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 567–571.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-WangFF.html">EDAC-1994-WangFF</a></dt><dd>An Accurate Time-Domain Current Waveform Simulator for VLSI Circuits (<abbr title="Jyh-Herng Wang">JHW</abbr>, <abbr title="Jen-Teng Fan">JTF</abbr>, <abbr title="Wu-Shiung Feng">WSF</abbr>), pp. 562–566.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-WuLCL.html">EDAC-1994-WuLCL</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Distributed Fault Simulation for Sequential Circuits by Pattern Partitioning (<abbr title="Wen Ching Wu">WCW</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>, <abbr title="Jwu E. Chen">JEC</abbr>, <abbr title="Won Yih Lin">WYL</abbr>), p. 661.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-Grolmusz.html">STOC-1994-Grolmusz</a> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>A weight-size trade-off for circuits with MOD m gates (<abbr title="Vince Grolmusz">VG</abbr>), pp. 68–74.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-JakobyRS.html">STOC-1994-JakobyRS</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>Circuit complexity: from the worst case to the average case (<abbr title="Andreas Jakoby">AJ</abbr>, <abbr title="Rüdiger Reischuk">RR</abbr>, <abbr title="Christian Schindelhauer">CS</abbr>), pp. 58–67.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-KrauseP.html">STOC-1994-KrauseP</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/power%20of.html" title="power of">#power of</a></span></dt><dd>On the computational power of depth 2 circuits with threshold and modulo gates (<abbr title="Matthias Krause">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>), pp. 48–57.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1994-RokickiM.html">CAV-1994-RokickiM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Verification of Timed Circuits (<abbr title="Tomas Rokicki">TR</abbr>, <abbr title="Chris J. Myers">CJM</abbr>), pp. 468–480.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1994-BrownH.html">LICS-1994-BrownH</a> <span class="tag"><a href="../tag/category%20theory.html" title="category theory">#category theory</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Categories, Allegories and Circuit Design (<abbr title="Carolyn Brown">CB</abbr>, <abbr title="Graham Hutton">GH</abbr>), pp. 372–381.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-AgrawalAV.html">DAC-1993-AgrawalAV</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Sequential Circuit Test Generation on a Distributed System (<abbr title="Prathima Agrawal">PA</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Joan Villoldo">JV</abbr>), pp. 107–111.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-CarlsonC.html">DAC-1993-CarlsonC</a> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Enhancement of CMOS VLSI Circuits by Transistor Reordering (<abbr title="Bradley S. Carlson">BSC</abbr>, <abbr title="C. Y. Roger Chen">CYRC</abbr>), pp. 361–366.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-ChakrabortyAB.html">DAC-1993-ChakrabortyAB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Design for Testability for Path Delay faults in Sequential Circuits (<abbr title="Tapan J. Chakraborty">TJC</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>), pp. 453–457.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-ChakradharDPR.html">DAC-1993-ChakradharDPR</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Sequential Circuit Delay optimization Using Global Path Delays (<abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Steven G. Rothweiler">SGR</abbr>), pp. 483–489.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-ChakravartyG.html">DAC-1993-ChakravartyG</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>An Algorithm for Diagnosing Two-Line Bridging Faults in Combinational Circuits (<abbr title="Sreejit Chakravarty">SC</abbr>, <abbr title="Yiming Gong">YG</abbr>), pp. 520–524.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-ChessL.html">DAC-1993-ChessL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Bridge Fault simulation strategies for CMOS integrated Circuits (<abbr title="Brian Chess">BC</abbr>, <abbr title="Tracy Larrabee">TL</abbr>), pp. 458–462.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-ChickermaneRBP.html">DAC-1993-ChickermaneRBP</a></dt><dd>Non-Scan Design-for-Testability Techniques for Sequential Circuits (<abbr title="Vivek Chickermane">VC</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 236–241.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-ChungWH.html">DAC-1993-ChungWH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Diagnosis and Correction of Logic Design Errors in Digital Circuits (<abbr title="Pi-Yu Chung">PYC</abbr>, <abbr title="Yi-Min Wang">YMW</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 503–508.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-CongS.html">DAC-1993-CongS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/bottom-up.html" title="bottom-up">#bottom-up</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Parallel Bottom-Up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design (<abbr title="Jason Cong">JC</abbr>, <abbr title="M'Lissa Smith">MS</abbr>), pp. 755–760.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-DamianiYM.html">DAC-1993-DamianiYM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of Combinational Logic Circuits Based on Compatible Gates (<abbr title="Maurizio Damiani">MD</abbr>, <abbr title="Jerry Chih-Yuan Yang">JCYY</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 631–636.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-DharchoudhuryK.html">DAC-1993-DharchoudhuryK</a> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Performance-Constrained Worst-Case Variability Minimization of VLSI Circuits (<abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 154–158.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-Duvall.html">DAC-1993-Duvall</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Practical Statistical Design of Complex Integrated Circuit Products (<abbr title="Steven G. Duvall">SGD</abbr>), pp. 561–565.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-HaqueC.html">DAC-1993-HaqueC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Analysis and Reliable Design of ECL Circuits with Distributed RLC Interconnections (<abbr title="Monjurul Haque">MH</abbr>, <abbr title="Salim Chowdhury">SC</abbr>), pp. 697–701.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-HeebPR.html">DAC-1993-HeebPR</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Frequency Domain Microwave Modeling Using Retarded Partial Element Equivalent Circuits (<abbr title="Hansruedi Heeb">HH</abbr>, <abbr title="Saila Ponnapalli">SP</abbr>, <abbr title="Albert E. Ruehli">AER</abbr>), pp. 702–706.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-HuangJHHW.html">DAC-1993-HuangJHHW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A Tree-Based Scheduling Algorithm for Control-Dominated Circuits (<abbr title="S. H. Huang">SHH</abbr>, <abbr title="Y. L. Jeang">YLJ</abbr>, <abbr title="C. T. Hwang">CTH</abbr>, <abbr title="Y. C. Hsu">YCH</abbr>, <abbr title="J. F. Wang">JFW</abbr>), pp. 578–582.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-KajiharaPKR.html">DAC-1993-KajiharaPKR</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits (<abbr title="Seiji Kajihara">SK</abbr>, <abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Kozo Kinoshita">KK</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 102–106.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-KriplaniNYH.html">DAC-1993-KriplaniNYH</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span></dt><dd>Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits (<abbr title="Harish Kriplani">HK</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Ping Yang">PY</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 384–388.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-LamBS.html">DAC-1993-LamBS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions (<abbr title="William K. C. Lam">WKCL</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 128–134.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-MeyerC.html">DAC-1993-MeyerC</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast Hierarchical Multi-Level Fault Simulation of Sequential Circuits with Switch-Level Accuracy (<abbr title="Wolfgang Meyer">WM</abbr>, <abbr title="Raul Camposano">RC</abbr>), pp. 515–519.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-Nagaraj.html">DAC-1993-Nagaraj</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A New Optimizer for Performance Optimization of Analog Integrated Circuits (<abbr title="N. S. Nagaraj">NSN</abbr>), pp. 148–153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-NagiCA.html">DAC-1993-NagiCA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DRAFTS: Discretized Analog Circuit Fault Simulator (<abbr title="Naveena Nagi">NN</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 509–514.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-OhlrichEGS.html">DAC-1993-OhlrichEGS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm (<abbr title="Miles Ohlrich">MO</abbr>, <abbr title="Carl Ebeling">CE</abbr>, <abbr title="Eka Ginting">EG</abbr>, <abbr title="Lisa Sather">LS</abbr>), pp. 31–37.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-PomeranzRU.html">DAC-1993-PomeranzRU</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>NEST: A Non-Enumerative Test Generation Method for Path Delay Faults in Combinational Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Prasanti Uppaluri">PU</abbr>), pp. 439–445.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-VisweswariahW.html">DAC-1993-VisweswariahW</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Incremental Event-Driven Simulation of Digital FET Circuits (<abbr title="Chandramouli Visweswariah">CV</abbr>, <abbr title="Jalal A. Wehbeh">JAW</abbr>), pp. 737–741.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-WooK.html">DAC-1993-WooK</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Method of Partitioning Circuits for Multiple-FPGA Implementation. (<abbr title="Nam Sung Woo">NSW</abbr>, <abbr title="Jaeseok Kim">JK</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-YangLYD.html">DAC-1993-YangLYD</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Efficient Non-Quasi-Static Diode Model for Circuit Simulation (<abbr title="Andrew T. Yang">ATY</abbr>, <abbr title="Yu Liu">YL</abbr>, <abbr title="Jack T. Yao">JTY</abbr>, <abbr title="R. R. Daniels">RRD</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icdar.png" alt="ICDAR"/><a href="../ICDAR-1993-ItoTFHU.html">ICDAR-1993-ItoTFHU</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Pattern analysis and evaluation of printed circuit boards (<abbr title="Masayasu Ito">MI</abbr>, <abbr title="Yoshinori Takeuchi">YT</abbr>, <abbr title="Isao Fujita">IF</abbr>, <abbr title="Michinori Hoshinao">MH</abbr>, <abbr title="Tooru Uchida">TU</abbr>), pp. 798–801.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-AllenderJ.html">STOC-1993-AllenderJ</a> <span class="tag"><a href="../tag/commutative.html" title="commutative">#commutative</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Depth reduction for noncommutative arithmetic circuits (<abbr title="Eric Allender">EA</abbr>, <abbr title="Jia Jiao">JJ</abbr>), pp. 515–522.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-AspnesAFPW.html">STOC-1993-AspnesAFPW</a> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>On-line load balancing with applications to machine scheduling and virtual circuit routing (<abbr title="James Aspnes">JA</abbr>, <abbr title="Yossi Azar">YA</abbr>, <abbr title="Amos Fiat">AF</abbr>, <abbr title="Serge A. Plotkin">SAP</abbr>, <abbr title="Orli Waarts">OW</abbr>), pp. 623–631.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-GoldmannK.html">STOC-1993-GoldmannK</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulating threshold circuits by majority circuits (<abbr title="Mikael Goldmann">MG</abbr>, <abbr title="Marek Karpinski">MK</abbr>), pp. 551–560.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-ImpagliazzoPS.html">STOC-1993-ImpagliazzoPS</a> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Size-depth trade-offs for threshold circuits (<abbr title="Russell Impagliazzo">RI</abbr>, <abbr title="Ramamohan Paturi">RP</abbr>, <abbr title="Michael E. Saks">MES</abbr>), pp. 541–550.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-KarchmerW.html">STOC-1993-KarchmerW</a> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Characterizing non-deterministic circuit size (<abbr title="Mauricio Karchmer">MK</abbr>, <abbr title="Avi Wigderson">AW</abbr>), pp. 532–540.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-PudlakR.html">STOC-1993-PudlakR</a></dt><dd>Modified ranks of tensors and the size of circuits (<abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Vojtech Rödl">VR</abbr>), pp. 523–531.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SHI-1993-TakeguchiTO.html">HCI-SHI-1993-TakeguchiTO</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Knowledge Representation for Large Scale Integrated Circuit Failure Analysis (<abbr title="Yuko Takeguchi">YT</abbr>, <abbr title="Takashi Torii">TT</abbr>, <abbr title="Shinichi Okabe">SO</abbr>), pp. 92–97.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1993-BombanaBCFSZ.html">SEKE-1993-BombanaBCFSZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An Expert Solution to Functional Testability Analysis of VLSI Circuits (<abbr title="Massimo Bombana">MB</abbr>, <abbr title="Giacomo Buonanno">GB</abbr>, <abbr title="Patrizia Cavalloro">PC</abbr>, <abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Giuseppe Zaza">GZ</abbr>), pp. 263–265.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1993-AgrawalAV.html">HPDC-1993-AgrawalAV</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Test Pattern Generation for Sequential Circuits on a Network of Workstations (<abbr title="Prathima Agrawal">PA</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Joan Villoldo">JV</abbr>), pp. 114–120.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1993-GuptaF.html">CAV-1993-GuptaF</a> <span class="tag"><a href="../tag/induction.html" title="induction">#induction</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Parametric Circuit Representation Using Inductive Boolean Functions (<abbr title="Aarti Gupta">AG</abbr>, <abbr title="Allan L. Fisher">ALF</abbr>), pp. 15–28.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-AbramoviciRM.html">DAC-1992-AbramoviciRM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/exclamation.html" title="exclamation">#exclamation</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Freeze!: A New Approach for Testing Sequential Circuits (<abbr title="Miron Abramovici">MA</abbr>, <abbr title="Krishna B. Rajan">KBR</abbr>, <abbr title="David T. Miller">DTM</abbr>), pp. 22–25.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-BhattacharyaAA.html">DAC-1992-BhattacharyaAA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Delay Fault Test Generation for Scan/Hold Circuits Using Boolean Expressions (<abbr title="Debashis Bhattacharya">DB</abbr>, <abbr title="Prathima Agrawal">PA</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 159–164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-ChakrabortyAB.html">DAC-1992-ChakrabortyAB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Delay Fault Models and Test Generation for Random Logic Sequential Circuits (<abbr title="Tapan J. Chakraborty">TJC</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>), pp. 165–172.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-ChenDC.html">DAC-1992-ChenDC</a></dt><dd>Circuit Enhancement by Eliminating Long False Paths (<abbr title="Hsi-Chuan Chen">HCC</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>, <abbr title="Siu-Wing Cheng">SWC</abbr>), pp. 249–252.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-ChengCDL.html">DAC-1992-ChengCDL</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>The Role of Long and Short Paths in Circuit Performance Optimization (<abbr title="Siu-Wing Cheng">SWC</abbr>, <abbr title="Hsi-Chuan Chen">HCC</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>, <abbr title="Andrew Lim">AL</abbr>), pp. 543–548.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-DamianiM.html">DAC-1992-DamianiM</a> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Recurrence Equations and the Optimization of Synchronous Logic Circuits (<abbr title="Maurizio Damiani">MD</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 556–561.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-DevadasKMW.html">DAC-1992-DevadasKMW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Certified Timing Verification and the Transition Delay of a Logic Circuit (<abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Sharad Malik">SM</abbr>, <abbr title="Albert R. Wang">ARW</abbr>), pp. 549–555.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-DharchoudhuryK.html">DAC-1992-DharchoudhuryK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>An Integrated Approach to Realistic Worst-Case Design Optimization of MOS Analog Circuits (<abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 704–709.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-GhoshDKW.html">DAC-1992-GhoshDKW</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Estimation of Average Switching Activity in Combinational and Sequential Circuits (<abbr title="Abhijit Ghosh">AG</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 253–259.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-JohnsonR.html">DAC-1992-JohnsonR</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel Waveform Relaxation of Circuits with Global Feedback Loops (<abbr title="T. A. Johnson">TAJ</abbr>, <abbr title="Albert E. Ruehli">AER</abbr>), pp. 12–15.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-JuS.html">DAC-1992-JuS</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Incremental Circuit Simulation Using Waveform Relaxation (<abbr title="Yun-Cheng Ju">YCJ</abbr>, <abbr title="Resve A. Saleh">RAS</abbr>), pp. 8–11.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-KriplaniNH.html">DAC-1992-KriplaniNH</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Maximum Current Estimation in CMOS Circuits (<abbr title="Harish Kriplani">HK</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 2–7.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-LeeH.html">DAC-1992-LeeH</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>HOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits (<abbr title="Hyung Ki Lee">HKL</abbr>, <abbr title="Dong Sam Ha">DSH</abbr>), pp. 336–340.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-LeeNB.html">DAC-1992-LeeNB</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits (<abbr title="Kuen-Jong Lee">KJL</abbr>, <abbr title="Charles Njinda">CN</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 26–29.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-LeeR.html">DAC-1992-LeeR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>AWEsymbolic: Compiled Analysis of Linear(ized) Circuits using Asymptotic Waveform Evaluation (<abbr title="John Y. Lee">JYL</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>), pp. 213–218.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-LeeR92a.html">DAC-1992-LeeR92a</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>On Efficient Concurrent Fault Simulation for Synchronous Sequential Circuits (<abbr title="Dong-Ho Lee">DHL</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 327–331.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-LiLAS.html">DAC-1992-LiLAS</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>On the Circuit Implementation Problem (<abbr title="Wing Ning Li">WNL</abbr>, <abbr title="Andrew Lim">AL</abbr>, <abbr title="Prathima Agrawal">PA</abbr>, <abbr title="Sartaj Sahni">SS</abbr>), pp. 478–483.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-LingKW.html">DAC-1992-LingKW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Boundary-Element Approach to Transient simulation of Three-Dimensional Integrated Circuit Interconnect (<abbr title="David D. Ling">DDL</abbr>, <abbr title="S. Kim">SK</abbr>, <abbr title="J. White">JW</abbr>), pp. 93–98.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-LinLE.html">DAC-1992-LinLE</a></dt><dd>Analyzing Cycle Stealing on Synchronous Circuits with Level-Sensitive Latches (<abbr title="Ichiang Lin">IL</abbr>, <abbr title="John A. Ludwig">JAL</abbr>, <abbr title="Kwok Eng">KE</abbr>), pp. 393–398.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-MajumdarS.html">DAC-1992-MajumdarS</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/random%20testing.html" title="random testing">#random testing</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On the Distribution of Fault Coverage and Test length in Random Testing of Combinational Circuits (<abbr title="Amitava Majumdar">AM</abbr>, <abbr title="Sarma Sastry">SS</abbr>), pp. 341–346.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-MaulikCR.html">DAC-1992-MaulikCR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Mixed-Integer Nonlinear Programming Approach to Analog Circuit Synthesis (<abbr title="Prabir C. Maulik">PCM</abbr>, <abbr title="L. Richard Carley">LRC</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-NatarajanSHS.html">DAC-1992-NatarajanSHS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Over-the-Cell Channel Routing for High Performance Circuits (<abbr title="Sivakumar Natarajan">SN</abbr>, <abbr title="Naveed A. Sherwani">NAS</abbr>, <abbr title="Nancy D. Holmes">NDH</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 600–603.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-PomeranzR.html">DAC-1992-PomeranzR</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>At-Speed Delay Testing of Synchronous Sequential Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 177–181.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-SaldanhaBS92a.html">DAC-1992-SaldanhaBS92a</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/revisited.html" title="revisited">#revisited</a></span></dt><dd>Circuit Structure Relations to Redundancy and Delay: The KMS Algorithm Revisited (<abbr title="Alexander Saldanha">AS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 245–248.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-ShenoySBS.html">DAC-1992-ShenoySBS</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Temporal Equivalence of Sequential Circuits (<abbr title="Narendra V. Shenoy">NVS</abbr>, <abbr title="Kanwar Jit Singh">KJS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 405–409.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1992-PatersonZ.html">STOC-1992-PatersonZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Shallow Multiplication Circuits and Wise Financial Investments (<abbr title="Mike Paterson">MP</abbr>, <abbr title="Uri Zwick">UZ</abbr>), pp. 429–437.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1992-Straubing.html">ICALP-1992-Straubing</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/first-order.html" title="first-order">#first-order</a></span> <span class="tag"><a href="../tag/power%20of.html" title="power of">#power of</a></span></dt><dd>Circuit Complexity and the Expressive Power of Generalized First-Order Formulas (<abbr title="Howard Straubing">HS</abbr>), pp. 16–27.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1992-JainKG.html">CAV-1992-JainKG</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Towards a Verification Technique for Large Synchronous Circuits (<abbr title="Prabhat Jain">PJ</abbr>, <abbr title="Prabhakar Kudva">PK</abbr>, <abbr title="Ganesh Gopalakrishnan">GG</abbr>), pp. 109–122.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1992-McMillan.html">CAV-1992-McMillan</a> <span class="tag"><a href="../tag/explosion.html" title="explosion">#explosion</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Using Unfoldings to Avoid the State Explosion Problem in the Verification of Asynchronous Circuits (<abbr title="Kenneth L. McMillan">KLM</abbr>), pp. 164–177.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-BarkatullahC.html">DAC-1991-BarkatullahC</a></dt><dd>A Transmission Line Simulator for GaAs Integrated Circuits (<abbr title="J. S. Barkatullah">JSB</abbr>, <abbr title="S. Chowdhury">SC</abbr>), pp. 746–751.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-BeerelM.html">DAC-1991-BeerelM</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testability of Asynchronous Timed Control Circuits with Delay Assumptions (<abbr title="Peter A. Beerel">PAB</abbr>, <abbr title="Teresa H. Y. Meng">THYM</abbr>), pp. 446–451.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-BurchCL.html">DAC-1991-BurchCL</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Representing Circuits More Efficiently in Symbolic Model Checking (<abbr title="Jerry R. Burch">JRB</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="David E. Long">DEL</abbr>), pp. 403–407.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Chen.html">DAC-1991-Chen</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Graph Partitioning for Concurrent Test Scheduling in VLSI Circuit (<abbr title="Chien-In Henry Chen">CIHC</abbr>), pp. 287–290.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Cheng.html">DAC-1991-Cheng</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Removing Redundancy in Sequential Circuits (<abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 164–169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-DeguchiIY.html">DAC-1991-DeguchiIY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Probabilistic CTSS: Analysis of Timing Error Probability in Asynchronous Logic Circuits (<abbr title="Yutaka Deguchi">YD</abbr>, <abbr title="Nagisa Ishiura">NI</abbr>, <abbr title="Shuzo Yajima">SY</abbr>), pp. 650–655.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-HussG.html">DAC-1991-HussG</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time (<abbr title="Scott D. Huss">SDH</abbr>, <abbr title="Ronald S. Gyurcsik">RSG</abbr>), pp. 494–499.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Kitamura.html">DAC-1991-Kitamura</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Sequential Circuit Fault Simulation by Fault Information Tracing Algorithm: FIT (<abbr title="Yoshihiro Kitamura">YK</abbr>), pp. 151–154.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-LavagnoKS.html">DAC-1991-LavagnoKS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Algorithms for Synthesis of Hazard-Free Asynchronous Circuits (<abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 302–308.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-LinL.html">DAC-1991-LinL</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic Synthesis of Asynchronous Circuits (<abbr title="Kuan-Jen Lin">KJL</abbr>, <abbr title="Chen-Shang Lin">CSL</abbr>), pp. 296–301.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-MattesWBD.html">DAC-1991-MattesWBD</a></dt><dd>Propagation Delay Calculation for Interconnection Nets on Printed Circuit Boards by Reflected Waves (<abbr title="Heinz Mattes">HM</abbr>, <abbr title="Wolfgang Weisenseel">WW</abbr>, <abbr title="Gerhard Bischof">GB</abbr>, <abbr title="Reimund Dachauer">RD</abbr>), pp. 567–572.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Najm.html">DAC-1991-Najm</a> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Transition Density, A Stochastic Measure of Activity in Digital Circuits (<abbr title="Farid N. Najm">FNN</abbr>), pp. 644–649.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-PaterasR.html">DAC-1991-PaterasR</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Generation of Correlated Random Patterns for the Complete Testing of Synthesized Multi-level Circuits (<abbr title="Stephen Pateras">SP</abbr>, <abbr title="Janusz Rajski">JR</abbr>), pp. 347–352.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-PatilBP.html">DAC-1991-PatilBP</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Parallel Test Generation for Sequential Circuits on General-Purpose Multiprocessors (<abbr title="Srinivas Patil">SP</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 155–159.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-RatzlaffGP.html">DAC-1991-RatzlaffGP</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RICE: Rapid Interconnect Circuit Evaluator (<abbr title="Curtis L. Ratzlaff">CLR</abbr>, <abbr title="Nanda Gopal">NG</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>), pp. 555–560.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-SastryM.html">DAC-1991-SastryM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A Branching Process Model for Observability Analysis of Combinational Circuits (<abbr title="Sarma Sastry">SS</abbr>, <abbr title="Amitava Majumdar">AM</abbr>), pp. 452–457.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-SteinNGR.html">DAC-1991-SteinNGR</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>ADAPTS: A Digital Transient Simulation Strategy for Integrated Circuits (<abbr title="Alexander D. Stein">ADS</abbr>, <abbr title="Tuyen V. Nguyen">TVN</abbr>, <abbr title="Binay J. George">BJG</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>), pp. 26–31.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-TsayK.html">DAC-1991-TsayK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Analytic Net Weighting Approach for Performance Optimization in Circuit Placement (<abbr title="Ren-Song Tsay">RST</abbr>, <abbr title="Jürgen Koehl">JK</abbr>), pp. 620–625.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-WuR.html">DAC-1991-WuR</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Delay Test Effectiveness Evaluation of LSSD-Based VLSI Vogic Circuits (<abbr title="David M. Wu">DMW</abbr>, <abbr title="Charles E. Radke">CER</abbr>), pp. 291–295.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-YangCYDH.html">DAC-1991-YangCYDH</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Modeling and Simulation of High-Frequency Integrated Circuits Based on Scattering Parameters (<abbr title="Andrew T. Yang">ATY</abbr>, <abbr title="C. H. Chan">CHC</abbr>, <abbr title="Jack T. Yao">JTY</abbr>, <abbr title="R. R. Daniels">RRD</abbr>, <abbr title="J. P. Harrang">JPH</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-YoshikawaITSNK.html">DAC-1991-YoshikawaITSNK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Timing Optimization on Mapped Circuits (<abbr title="Ko Yoshikawa">KY</abbr>, <abbr title="Hiroshi Ichiryu">HI</abbr>, <abbr title="Hisato Tanishita">HT</abbr>, <abbr title="Shigenobu Suzuki">SS</abbr>, <abbr title="Nobuyoshi Nomizu">NN</abbr>, <abbr title="Akira Kondoh">AK</abbr>), pp. 112–117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1991-Goldschlag.html">CAV-1991-Goldschlag</a> <span class="tag"><a href="../tag/liveness.html" title="liveness">#liveness</a></span> <span class="tag"><a href="../tag/safety.html" title="safety">#safety</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Mechanically Verifying Safety and Liveness Properties of Delay Insensitive Circuits (<abbr title="David M. Goldschlag">DMG</abbr>), pp. 354–364.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ISLP-1991-FilkornSTW.html">ISLP-1991-FilkornSTW</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Experiences from a Large Industrial Circuit Design Application (<abbr title="Thomas Filkorn">TF</abbr>, <abbr title="Richard Schmid">RS</abbr>, <abbr title="Erik Tidén">ET</abbr>, <abbr title="Peter Warkentin">PW</abbr>), pp. 581–595.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-AdamiakAPRW.html">DAC-1990-AdamiakAPRW</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>System Simulation of Printed Circuit Boards Including Packages and Connectors (<abbr title="K. Adamiak">KA</abbr>, <abbr title="R. Allen">RA</abbr>, <abbr title="J. Poltz">JP</abbr>, <abbr title="C. Rebizant">CR</abbr>, <abbr title="A. Wexler">AW</abbr>), pp. 413–418.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-BurchCMD.html">DAC-1990-BurchCMD</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Sequential Circuit Verification Using Symbolic Model Checking (<abbr title="Jerry R. Burch">JRB</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Kenneth L. McMillan">KLM</abbr>, <abbr title="David L. Dill">DLD</abbr>), pp. 46–51.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-CaiNSM.html">DAC-1990-CaiNSM</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Data Path Layout Assembler for High Performance DSP Circuits (<abbr title="H. Cai">HC</abbr>, <abbr title="Stefaan Note">SN</abbr>, <abbr title="Paul Six">PS</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 306–311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-Chakravarty.html">DAC-1990-Chakravarty</a> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Synthesizing and Identifying Stuck-Open Testable CMOS Combinational Circuits (extended abstract) (<abbr title="Sreejit Chakravarty">SC</abbr>), pp. 736–739.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-ChatterjeeH.html">DAC-1990-ChatterjeeH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>A New Simultaneous Circuit Partitioning and Chip Placement Approach Based on Simulated Annealing (<abbr title="Abhijit Chatterjee">AC</abbr>, <abbr title="Richard I. Hartley">RIH</abbr>), pp. 36–39.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-ChoudhuryS.html">DAC-1990-ChoudhuryS</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Constraint Generation for Routing Analog Circuits (<abbr title="Umakanta Choudhury">UC</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 561–566.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-DevadasK.html">DAC-1990-DevadasK</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits (<abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 221–227.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-DeyBK.html">DAC-1990-DeyBK</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Corolla Based Circuit Partitioning and Resynthesis (<abbr title="Sujit Dey">SD</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Gershon Kedem">GK</abbr>), pp. 607–612.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-GhoshDN.html">DAC-1990-GhoshDN</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Interacting Sequential Circuits (<abbr title="Abhijit Ghosh">AG</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 213–219.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-HungWGS.html">DAC-1990-HungWGS</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Parallel Circuit Simulation Using Hierarchical Relaxation (<abbr title="Gih-Guang Hung">GGH</abbr>, <abbr title="Yen-Cheng Wen">YCW</abbr>, <abbr title="Kyle Gallivan">KG</abbr>, <abbr title="Resve A. Saleh">RAS</abbr>), pp. 394–399.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-Ito.html">DAC-1990-Ito</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Automatic Incorporation of On-Chip Testability Circuits (<abbr title="Noriyuki Ito">NI</abbr>), pp. 529–534.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-KuoLW.html">DAC-1990-KuoLW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A Fault Analysis Method for Synchronous Sequential Circuits (<abbr title="T. Y. Kuo">TYK</abbr>, <abbr title="J. Y. Lee">JYL</abbr>, <abbr title="J. F. Wang">JFW</abbr>), pp. 732–735.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-LeeH.html">DAC-1990-LeeH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits (<abbr title="Hyung Ki Lee">HKL</abbr>, <abbr title="Dong Sam Ha">DSH</abbr>), pp. 660–666.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-NiermannCP.html">DAC-1990-NiermannCP</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator (<abbr title="Thomas M. Niermann">TMN</abbr>, <abbr title="Wu-Tung Cheng">WTC</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 535–540.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-ParkM.html">DAC-1990-ParkM</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An Efficient Delay Test Generation System for Combinational Logic Circuits (<abbr title="Eun Sei Park">ESP</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 522–528.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-SakallahMO.html">DAC-1990-SakallahMO</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Analysis and Design of Latch-Controlled Synchronous Digital Circuits (<abbr title="Karem A. Sakallah">KAS</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="Kunle Olukotun">KO</abbr>), pp. 111–117.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-Tonkin.html">DAC-1990-Tonkin</a> <span class="tag"><a href="../tag/message%20passing.html" title="message passing">#message passing</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Circuit Extraction on a Message-Based Multiprocessor (<abbr title="Bruce A. Tonkin">BAT</abbr>), pp. 260–265.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-Yang.html">DAC-1990-Yang</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>PARASPICE: A Parallel Circuit Simulator for Shared-Memory Multiprocessors (<abbr title="Gung-Chung Yang">GCY</abbr>), pp. 400–405.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1990-RazW.html">STOC-1990-RazW</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Monotone Circuits for Matching Require Linear Depth (<abbr title="Ran Raz">RR</abbr>, <abbr title="Avi Wigderson">AW</abbr>), pp. 287–292.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1990-Szegedy.html">STOC-1990-Szegedy</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Functions with Bounded Symmetric Communication Complexity and Circuits with mod m Gates (<abbr title="Mario Szegedy">MS</abbr>), pp. 278–286.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-BryantS.html">CAV-1990-BryantS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Digital Circuits Using Symbolic Ternary System Models (<abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Carl-Johan H. Seger">CJHS</abbr>), pp. 33–43.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-CamuratiGPR.html">CAV-1990-CamuratiGPR</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>The Use of Model Checking in ATPG for Sequential Circuits (<abbr title="Paolo Camurati">PC</abbr>, <abbr title="Marco Gilli">MG</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 86–95.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-JosephsU.html">CAV-1990-JosephsU</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span></dt><dd>An Algebra for Delay-Insensitive Circuits (<abbr title="Mark B. Josephs">MBJ</abbr>, <abbr title="Jan Tijmen Udding">JTU</abbr>), pp. 343–352.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-BolsensRCM.html">DAC-1989-BolsensRCM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Electrical Debugging of Synchronous MOS VLSI Circuits Exploiting Analysis of the Intended Logic Behaviour (<abbr title="Ivo Bolsens">IB</abbr>, <abbr title="W. De Rammelaere">WDR</abbr>, <abbr title="Luc J. M. Claesen">LJMC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 513–518.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-ChoB.html">DAC-1989-ChoB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Test Pattern Generation for Sequential MOS Circuits by Symbolic Fault Simulation (<abbr title="K. Cho">KC</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 418–423.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-IshiuraTY.html">DAC-1989-IshiuraTY</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Time-Symbolic Simulation for Accurate Timing Verification of Asynchronous Behavior of Logic Circuits (<abbr title="Nagisa Ishiura">NI</abbr>, <abbr title="Mizuki Takahashi">MT</abbr>, <abbr title="Shuzo Yajima">SY</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-JonePP.html">DAC-1989-JonePP</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Scheme for Overlaying Concurrent Testing of VLSI Circuits (<abbr title="Wen-Ben Jone">WBJ</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="M. Pereira">MP</abbr>), pp. 531–536.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-LeeHK.html">DAC-1989-LeeHK</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Test Generation of Stuck-open Faults Using Stuck-at Test Sets in CMOS Combinational Circuits (<abbr title="Hyung Ki Lee">HKL</abbr>, <abbr title="Dong Sam Ha">DSH</abbr>, <abbr title="K. Kim">KK</abbr>), pp. 345–350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-LueM.html">DAC-1989-LueM</a></dt><dd>Extracting Schematic-like Information from CMOS Circuit Net-lists (<abbr title="W.-J. Lue">WJL</abbr>, <abbr title="Lawrence P. McNamee">LPM</abbr>), pp. 690–693.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-NgV.html">DAC-1989-NgV</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Framework for Scheduling Multi-Rate Circuit Simulation (<abbr title="Antony P.-C. Ng">APCN</abbr>, <abbr title="V. Visvanathan">VV</abbr>), pp. 19–24.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-OdentCM.html">DAC-1989-OdentCM</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Feedback Loops and Large Subcircuits in the Multiprocessor Implementation of a Relaxation Based Circuit Simulator (<abbr title="Patrick Odent">PO</abbr>, <abbr title="Luc J. M. Claesen">LJMC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-OgiharaMYM.html">DAC-1989-OgiharaMYM</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>MULTES/IS: An Effective and Reliable Test Generation System for Partial Scan and Non-Scan Synchronous Circuits (<abbr title="Takuji Ogihara">TO</abbr>, <abbr title="K. Muroi">KM</abbr>, <abbr title="Genichi Yonemori">GY</abbr>, <abbr title="Shinichi Murai">SM</abbr>), pp. 519–524.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-SadayappanV.html">DAC-1989-SadayappanV</a> <span class="tag"><a href="../tag/matrix.html" title="matrix">#matrix</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient Sparse Matrix Factorization for Circuit Simulation on Vector Supercomputers (<abbr title="P. Sadayappan">PS</abbr>, <abbr title="V. Visvanathan">VV</abbr>), pp. 13–18.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-Tamura.html">DAC-1989-Tamura</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Locating Functional Errors in Logic Circuits (<abbr title="K. A. Tamura">KAT</abbr>), pp. 185–191.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-WangKL.html">DAC-1989-WangKL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>A New Approach to Derive Robust Sets for Stuck-open Faults in CMOS Combinational Logic Circuits (<abbr title="J. F. Wang">JFW</abbr>, <abbr title="T. Y. Kuo">TYK</abbr>, <abbr title="J. Y. Lee">JYL</abbr>), pp. 726–729.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-YangK.html">DAC-1989-YangK</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>iSMILE: A Novel Circuit Simulation Program with Emphasis on New Device Model Development (<abbr title="Andrew T. Yang">ATY</abbr>, <abbr title="S. M. Kang">SMK</abbr>), pp. 630–633.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-YihM.html">DAC-1989-YihM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A Neural Network Design for Circuit Partitioning (<abbr title="Jih-Shyr Yih">JSY</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-YuZYL.html">DAC-1989-YuZYL</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/convergence.html" title="convergence">#convergence</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>A Novel Algorithm for Improving Convergence Behavior of Circuit Simulators (<abbr title="Zhiping Yu">ZY</abbr>, <abbr title="Weijian Zhao">WZ</abbr>, <abbr title="Zhilian Yang">ZY</abbr>, <abbr title="Y. Edmund Lien">YEL</abbr>), pp. 626–629.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1989-ReifT.html">STOC-1989-ReifT</a> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span></dt><dd>Optimal Size Integer Division Circuits (<abbr title="John H. Reif">JHR</abbr>, <abbr title="Stephen R. Tate">SRT</abbr>), pp. 264–273.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1989-Yao.html">STOC-1989-Yao</a></dt><dd>Circuits and Local Computation (<abbr title="Andrew Chi-Chih Yao">ACCY</abbr>), pp. 186–196.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1989-McKenzieT.html">ICALP-1989-McKenzieT</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>Automata Theory Meets Circuit Complexity (<abbr title="Pierre McKenzie">PM</abbr>, <abbr title="Denis Thérien">DT</abbr>), pp. 589–602.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-AgrawalCA.html">DAC-1988-AgrawalCA</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/contest.html" title="contest">#contest</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Contest: A Concurrent Test Generator for Sequential Circuits (<abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Prathima Agrawal">PA</abbr>), pp. 84–89.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-BaerLMNSW.html">DAC-1988-BaerLMNSW</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A Notation for Describing Multiple Views of VLSI Circuits (<abbr title="Jean-Loup Baer">JLB</abbr>, <abbr title="Meei-Chiueh Liem">MCL</abbr>, <abbr title="Larry McMurchie">LM</abbr>, <abbr title="Rudolf Nottrott">RN</abbr>, <abbr title="Lawrence Snyder">LS</abbr>, <abbr title="Wayne Winder">WW</abbr>), pp. 102–107.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-BaltusA.html">DAC-1988-BaltusA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>SOLO: A Generator of Efficient Layouts from Optimized MOS Circuit Schematics (<abbr title="Donald G. Baltus">DGB</abbr>, <abbr title="Jonathan Allen">JA</abbr>), pp. 445–452.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-BeattyB.html">DAC-1988-BeattyB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Incremental Circuit Analysis Using Extracted Hierarchy (<abbr title="Derek L. Beatty">DLB</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 495–500.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-BurchNYH.html">DAC-1988-BurchNYH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits (<abbr title="Richard Burch">RB</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Ping Yang">PY</abbr>, <abbr title="Dale E. Hocevar">DEH</abbr>), pp. 294–299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Cai.html">DAC-1988-Cai</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-Pads, Single Layer Power Net Routing in VLSI Circuits (<abbr title="H. Cai">HC</abbr>), pp. 183–188.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-ChangCS.html">DAC-1988-ChangCS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits (<abbr title="Foong-Charn Chang">FCC</abbr>, <abbr title="Chin-Fu Chen">CFC</abbr>, <abbr title="Prasad Subramaniam">PS</abbr>), pp. 282–287.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Cheng.html">DAC-1988-Cheng</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Split Circuit Model for Test Generation (<abbr title="Wu-Tung Cheng">WTC</abbr>), pp. 96–101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Diss.html">DAC-1988-Diss</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Circuit Compilers don’t have to be Slow (<abbr title="William C. Diss">WCD</abbr>), pp. 622–627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-HenkelG.html">DAC-1988-HenkelG</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>RISCE — A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification (<abbr title="Volker Henkel">VH</abbr>, <abbr title="Ulrich Golze">UG</abbr>), pp. 465–470.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-HillAHS.html">DAC-1988-HillAHS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Two Task Algorithm for Clock Mode Fault Simulation in Sequential Circuits (<abbr title="Fredrick J. Hill">FJH</abbr>, <abbr title="Eltayeb Abuelyamen">EA</abbr>, <abbr title="Wei-Kang Huang">WKH</abbr>, <abbr title="Guo-Qiang Shen">GQS</abbr>), pp. 583–586.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-LiRS.html">DAC-1988-LiRS</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Path Selection in Combinational Logic Circuits (<abbr title="Wing Ning Li">WNL</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Sartaj Sahni">SS</abbr>), pp. 142–147.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-MadreB.html">DAC-1988-MadreB</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Proving Circuit Correctness Using Formal Comparison Between Expected and Extracted Behaviour (<abbr title="Jean Christophe Madre">JCM</abbr>, <abbr title="Jean-Paul Billon">JPB</abbr>), pp. 205–210.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Meyer.html">DAC-1988-Meyer</a> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span></dt><dd>A Data Structure for Circuit Net Lists (<abbr title="Steve Meyer">SM</abbr>), pp. 613–616.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-SaabYH.html">DAC-1988-SaabYH</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Delay Modeling and Time of Bipolar Digital Circuits (<abbr title="Daniel G. Saab">DGS</abbr>, <abbr title="Andrew T. Yang">ATY</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 288–293.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Sechen.html">DAC-1988-Sechen</a> <span class="tag"><a href="../tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Chip-Planning, Placement, and Global Routing of Macro/Custom Cell Integrated Circuits Using Simulated Annealing (<abbr title="Carl Sechen">CS</abbr>), pp. 73–80.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-TakashimaIKTSS.html">DAC-1988-TakashimaIKTSS</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="../tag/rule-based.html" title="rule-based">#rule-based</a></span></dt><dd>A Circuit Comparison System with Rule-Based Functional Isomorphism Checking (<abbr title="Makoto Takashima">MT</abbr>, <abbr title="Atsuhiko Ikeuchi">AI</abbr>, <abbr title="Shoichi Kojima">SK</abbr>, <abbr title="Toshikazu Tanaka">TT</abbr>, <abbr title="Tamaki Saitou">TS</abbr>, <abbr title="Jun-ichi Sakata">JiS</abbr>), pp. 512–516.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-WeiRJ.html">DAC-1988-WeiRJ</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>BECOME: Behavior Level Circuit Synthesis Based on Structure Mapping (<abbr title="Ruey-Sing Wei">RSW</abbr>, <abbr title="Steven G. Rothweiler">SGR</abbr>, <abbr title="Jing-Yang Jou">JYJ</abbr>), pp. 409–414.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1988-AggarwalCR.html">STOC-1988-AggarwalCR</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy Consumption in VLSI Circuits (Preliminary Version) (<abbr title="Alok Aggarwal">AA</abbr>, <abbr title="Ashok K. Chandra">AKC</abbr>, <abbr title="Prabhakar Raghavan">PR</abbr>), pp. 205–216.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1988-KarchmerW.html">STOC-1988-KarchmerW</a></dt><dd>Monotone Circuits for Connectivity Require Super-logarithmic Depth (<abbr title="Mauricio Karchmer">MK</abbr>, <abbr title="Avi Wigderson">AW</abbr>), pp. 539–550.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1988-RudichB.html">ICALP-1988-RudichB</a> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="../tag/transitive.html" title="transitive">#transitive</a></span></dt><dd>Optimal Circuits and Transitive Automorphism Groups (<abbr title="Steven Rudich">SR</abbr>, <abbr title="Leonard Berman">LB</abbr>), pp. 516–524.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPEALS-1988-Rose.html">PPEALS-1988-Rose</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>The Parallel Decomposition and Implementation of an Integrated Circuit Global Router (<abbr title="Jonathan Rose">JR</abbr>), pp. 138–145.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1988-HoareG.html">LICS-1988-HoareG</a> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Partial Correctness of C-MOS Switching Circuits: An Exercise in Applied Logic (<abbr title="Charles Antony Richard Hoare">CARH</abbr>, <abbr title="Michael J. C. Gordon">MJCG</abbr>), pp. 28–36.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-ApteK.html">DAC-1987-ApteK</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Strip Layout: A New Layout Methodology for Standard Circuit Modules (<abbr title="J. Apte">JA</abbr>, <abbr title="Gershon Kedem">GK</abbr>), pp. 363–369.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-BryantBBCS.html">DAC-1987-BryantBBCS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>COSMOS: A Compiled Simulator for MOS Circuits (<abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Derek L. Beatty">DLB</abbr>, <abbr title="Karl S. Brace">KSB</abbr>, <abbr title="K. Cho">KC</abbr>, <abbr title="Thomas J. Sheffler">TJS</abbr>), pp. 9–16.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Cirit.html">DAC-1987-Cirit</a></dt><dd>Transistor Sizing in CMOS Circuits (<abbr title="Mehmet A. Cirit">MAC</abbr>), pp. 121–124.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Dion.html">DAC-1987-Dion</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Printed Circuit Board Routing (<abbr title="Jeremy Dion">JD</abbr>), pp. 727–734.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-HarjaniRC.html">DAC-1987-HarjaniRC</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Prototype Framework for Knowledge-Based Analog Circuit Synthesis (<abbr title="Ramesh Harjani">RH</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 42–49.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-LadjadjM.html">DAC-1987-LadjadjM</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Benchmark Runs of the Subscripted D-Algorithm with Observation Path Mergers on the Brglez-Fujiwara Circuits (<abbr title="M. Ladjadj">ML</abbr>, <abbr title="J. F. McDonald">JFM</abbr>), pp. 509–515.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-LinN.html">DAC-1987-LinN</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>KAHLUA: A Hierarchical Circuit Disassembler (<abbr title="Bill Lin">BL</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 311–317.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Rosenberg87a.html">DAC-1987-Rosenberg87a</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>A New Interactive Supply/Demand Router with Rip-Up Capability for Printed Circuit Boards (<abbr title="E. Rosenberg">ER</abbr>), pp. 721–726.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Serlet.html">DAC-1987-Serlet</a> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast, Small, and Static Combinatorial CMOS Circuits (<abbr title="Bertrand Serlet">BS</abbr>), pp. 451–458.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Smith.html">DAC-1987-Smith</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Hardware Switch Level Simulator for Large MOS Circuits (<abbr title="M. T. Smith">MTS</abbr>), pp. 95–100.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-SuRT.html">DAC-1987-SuRT</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HPEX: A Hierarchical Parasitic Circuit Extractor (<abbr title="Shun-Lin Su">SLS</abbr>, <abbr title="Vasant B. Rao">VBR</abbr>, <abbr title="Timothy N. Trick">TNT</abbr>), pp. 566–569.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-TanTBVP.html">DAC-1987-TanTBVP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Fast Signature Simulation Tool for Built-In Self-Testing Circuits (<abbr title="S. B. Tan">SBT</abbr>, <abbr title="K. Totton">KT</abbr>, <abbr title="Keith Baker">KB</abbr>, <abbr title="Prab Varma">PV</abbr>, <abbr title="R. Porter">RP</abbr>), pp. 17–25.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-VladimirescuWKBKDNJL.html">DAC-1987-VladimirescuWKBKDNJL</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Vector Hardware Accelerator with Circuit Simulation Emphasis (<abbr title="Andrei Vladimirescu">AV</abbr>, <abbr title="David Weiss">DW</abbr>, <abbr title="Manolis Katevenis">MK</abbr>, <abbr title="Zvika Bronstein">ZB</abbr>, <abbr title="Alon Kifir">AK</abbr>, <abbr title="Karja Danuwidjaja">KD</abbr>, <abbr title="K. C. Ng">KCN</abbr>, <abbr title="Niraj Jain">NJ</abbr>, <abbr title="Steve Lass">SL</abbr>), pp. 89–94.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-WebberS.html">DAC-1987-WebberS</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Circuit Simulation on the Connection Machine (<abbr title="Donald M. Webber">DMW</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 108–113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Weise.html">DAC-1987-Weise</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification of MOS Circuits (<abbr title="Daniel Weise">DW</abbr>), pp. 265–270.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-WuWN.html">DAC-1987-WuWN</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Rule-Based Circuit Representation for Automated CMOS Design and Verification (<abbr title="Ching-Farn Eric Wu">CFEW</abbr>, <abbr title="Anthony S. Wojcik">ASW</abbr>, <abbr title="Lionel M. Ni">LMN</abbr>), pp. 786–792.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-YuKL.html">DAC-1987-YuKL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>VLSI Circuit Testing Using an Adaptive Optimization Model (<abbr title="Philip S. Yu">PSY</abbr>, <abbr title="C. Mani Krishna">CMK</abbr>, <abbr title="Yann-Hang Lee">YHL</abbr>), pp. 399–406.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1987-MillerT.html">STOC-1987-MillerT</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Dynamic Parallel Complexity of Computational Circuits (<abbr title="Gary L. Miller">GLM</abbr>, <abbr title="Shang-Hua Teng">SHT</abbr>), pp. 254–263.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1987-Smolensky.html">STOC-1987-Smolensky</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>Algebraic Methods in the Theory of Lower Bounds for Boolean Circuit Complexity (<abbr title="Roman Smolensky">RS</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Beckett.html">DAC-1986-Beckett</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>MOS circuit models in Network C (<abbr title="William S. Beckett">WSB</abbr>), pp. 171–178.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-ClarkeF.html">DAC-1986-ClarkeF</a> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>Escher — a geometrical layout system for recursively defined circuits (<abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Yulin Feng">YF</abbr>), pp. 650–653.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-FreemanKLN.html">DAC-1986-FreemanKLN</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/matrix.html" title="matrix">#matrix</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning (<abbr title="R. D. Freeman">RDF</abbr>, <abbr title="S. M. Kang">SMK</abbr>, <abbr title="C. G. Lin-Hendel">CGLH</abbr>, <abbr title="M. L. Newby">MLN</abbr>), pp. 418–424.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-JacobNP.html">DAC-1986-JacobNP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An empirical analysis of the performance of a multiprocessor-based circuit simulator (<abbr title="George K. Jacob">GKJ</abbr>, <abbr title="A. Richard Newton">ARN</abbr>, <abbr title="Donald O. Pederson">DOP</abbr>), pp. 588–593.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-KurdahiP.html">DAC-1986-KurdahiP</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>PLEST: a program for area estimation of VLSI integrated circuits (<abbr title="Fadi J. Kurdahi">FJK</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 467–473.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Marlett.html">DAC-1986-Marlett</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An effective test generation system for sequential circuits (<abbr title="Ralph Marlett">RM</abbr>), pp. 250–256.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-OdrynaNC.html">DAC-1986-OdrynaNC</a></dt><dd>A workstation-mixed model circuit simulator (<abbr title="Peter Odryna">PO</abbr>, <abbr title="Kevin Nazareth">KN</abbr>, <abbr title="Carl Christensen">CC</abbr>), pp. 186–192.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-SaitoSYK.html">DAC-1986-SaitoSYK</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A rule-based logic circuit synthesis system for CMOS gate arrays (<abbr title="Takao Saito">TS</abbr>, <abbr title="Hiroyuki Sugimoto">HS</abbr>, <abbr title="Masami Yamazaki">MY</abbr>, <abbr title="Nobuaki Kawato">NK</abbr>), pp. 594–600.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Sasao.html">DAC-1986-Sasao</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>MACDAS: multi-level AND-OR circuit synthesis using two-variable function generators (<abbr title="Tsutomu Sasao">TS</abbr>), pp. 86–93.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-ShihA.html">DAC-1986-ShihA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Transistor-level test generation for physical failures in CMOS circuits (<abbr title="Hsi-Ching Shih">HCS</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 243–249.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-SupowitF.html">DAC-1986-SupowitF</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A new method for verifying sequential circuits (<abbr title="Kenneth J. Supowit">KJS</abbr>, <abbr title="Steven J. Friedman">SJF</abbr>), pp. 200–207.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-WatanabeMNH.html">DAC-1986-WatanabeMNH</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Knowledge-based optimal IIL generator from conventional logic circuit descriptions (<abbr title="T. Watanabe">TW</abbr>, <abbr title="T. Masuishi">TM</abbr>, <abbr title="T. Nishiyama">TN</abbr>, <abbr title="N. Horie">NH</abbr>), pp. 608–614.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-WeiweiX.html">DAC-1986-WeiweiX</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Robust test generation algorithm for stuck-open fault in CMOS circuits (<abbr title="Weiwei Mao">WM</abbr>, <abbr title="Xieting Ling">XL</abbr>), pp. 236–242.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-WunderlichR.html">DAC-1986-WunderlichR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On fault modeling for dynamic MOS circuits (<abbr title="Hans-Joachim Wunderlich">HJW</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 540–546.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1986-Hastad.html">STOC-1986-Hastad</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Almost Optimal Lower Bounds for Small Depth Circuits (<abbr title="Johan Håstad">JH</abbr>), pp. 6–20.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1986-Siegel.html">STOC-1986-Siegel</a> <span class="tag"><a href="../tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span></dt><dd>Aspects of Information Flow in VLSI Circuits (Extended Abstract) (<abbr title="Alan Siegel">AS</abbr>), pp. 448–459.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1986-Gupta86.html">ICLP-1986-Gupta86</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>Test-pattern Generation for VLSI Circuits in a Prolog Environment (<abbr title="Rajiv Gupta">RG</abbr>), pp. 528–535.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-ChowdhuryB.html">DAC-1985-ChowdhuryB</a></dt><dd>The construction of minimal area power and ground nets for VLSI circuits (<abbr title="Salim U. Chowdhury">SUC</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 794–797.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-FinchMBS.html">DAC-1985-FinchMBS</a></dt><dd>A method for gridless routing of printed circuit boards (<abbr title="A. C. Finch">ACF</abbr>, <abbr title="K. J. Mackenzie">KJM</abbr>, <abbr title="G. J. Balsdon">GJB</abbr>, <abbr title="G. Symonds">GS</abbr>), pp. 509–515.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-HennionSC.html">DAC-1985-HennionSC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>A new algorithm for third generation circuit simulators: the one-step relaxation method (<abbr title="B. Hennion">BH</abbr>, <abbr title="P. Senn">PS</abbr>, <abbr title="D. Coquelle">DC</abbr>), pp. 137–143.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Joseph.html">DAC-1985-Joseph</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span></dt><dd>An expert systems approach to completing partially routed printed circuit boards (<abbr title="Robert Leonard Joseph">RLJ</abbr>), pp. 523–528.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-KaoFL.html">DAC-1985-KaoFL</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Algorithms for automatic transistor sizing in CMOS digital circuits (<abbr title="William H. Kao">WHK</abbr>, <abbr title="Nader Fathi">NF</abbr>, <abbr title="Chia-Hao Lee">CHL</abbr>), pp. 781–784.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-KrasniewskiA.html">DAC-1985-KrasniewskiA</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Simulation-free estimation of speed degradation in NMOS self-testing circuits for CAD applications (<abbr title="Andrzej Krasniewski">AK</abbr>, <abbr title="Alexander Albicki">AA</abbr>), pp. 808–811.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Lewis.html">DAC-1985-Lewis</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A hardware engine for analogue mode simulation of MOS digital circuits (<abbr title="David M. Lewis">DML</abbr>), pp. 345–351.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Matson.html">DAC-1985-Matson</a> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Macromodeling of digital MOS VLSI Circuits (<abbr title="Mark D. Matson">MDM</abbr>), pp. 141–151.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-NgJ.html">DAC-1985-NgJ</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Generation of layouts from MOS circuit schematics: a graph theoretic approach (<abbr title="Tak-Kwong Ng">TKN</abbr>, <abbr title="S. Lennart Johnsson">SLJ</abbr>), pp. 39–45.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-OgiharaSM.html">DAC-1985-OgiharaSM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>PATEGE: an automatic DC parametric test generation system for series gated ECL circuits (<abbr title="Takuji Ogihara">TO</abbr>, <abbr title="Shuichi Saruyama">SS</abbr>, <abbr title="Shinichi Murai">SM</abbr>), pp. 212–218.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-ReddyRA.html">DAC-1985-ReddyRA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Transistor level test generation for MOS circuits (<abbr title="Madhukar K. Reddy">MKR</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Prathima Agrawal">PA</abbr>), pp. 825–828.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-SakataK.html">DAC-1985-SakataK</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>A circuit comparison system for bipolar linear LSI (<abbr title="Takeshi Sakata">TS</abbr>, <abbr title="Aritoyo Kishimoto">AK</abbr>), pp. 429–434.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Schaefer.html">DAC-1985-Schaefer</a></dt><dd>A transistor-level logic-with-timing simulator for MOS circuits (<abbr title="Thomas J. Schaefer">TJS</abbr>), pp. 762–765.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-ScottO.html">DAC-1985-ScottO</a></dt><dd>Magic’s circuit extractor (<abbr title="Walter S. Scott">WSS</abbr>, <abbr title="John K. Ousterhout">JKO</abbr>), pp. 286–292.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Wong.html">DAC-1985-Wong</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Hierarchical circuit verification (<abbr title="Yiwan Wong">YW</abbr>), pp. 695–701.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1985-BlainDMQ.html">SIGMOD-1985-BlainDMQ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Managing the Printed Circuit Board Design Process (<abbr title="Tomas Blain">TB</abbr>, <abbr title="Michael Dohler">MD</abbr>, <abbr title="Ralph Michaelis">RM</abbr>, <abbr title="Emran Qureshi">EQ</abbr>), pp. 447–456.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1985-AnantharamanCFM.html">POPL-1985-AnantharamanCFM</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Compiling Path Expressions into VLSI Circuits (<abbr title="Thomas S. Anantharaman">TSA</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Michael J. Foster">MJF</abbr>, <abbr title="Bud Mishra">BM</abbr>), pp. 191–204.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-BellonV.html">DAC-1984-BellonV</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span></dt><dd>Taking into account asynchronous signals in functional test of complex circuits (<abbr title="Catherine Bellon">CB</abbr>, <abbr title="Raoul Velazco">RV</abbr>), pp. 490–496.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-DeutschN.html">DAC-1984-DeutschN</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A multiprocessor implementation of relaxation-based electrical circuit simulation (<abbr title="Jeffrey T. Deutsch">JTD</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 350–357.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-DoshiSS.html">DAC-1984-DoshiSS</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>THEMIS logic simulator — a mix mode, multi-level, hierarchical, interactive digital circuit simulator (<abbr title="Mahesh H. Doshi">MHD</abbr>, <abbr title="Roderick B. Sullivan">RBS</abbr>, <abbr title="Donald M. Schuler">DMS</abbr>), pp. 24–31.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-EvansBD.html">DAC-1984-EvansBD</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>ADL: An algorithmic design language for integrated circuit synthesis (<abbr title="W. H. Evans">WHE</abbr>, <abbr title="Jean-Claude Ballegeer">JCB</abbr>, <abbr title="Nguyen H. Duyet">NHD</abbr>), pp. 66–72.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-GeusRRW.html">DAC-1984-GeusRRW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>IDA: Interconnect delay analysis for integrated circuits (<abbr title="Aart J. de Geus">AJdG</abbr>, <abbr title="J. B. Reed">JBR</abbr>, <abbr title="M. Rekhson">MR</abbr>, <abbr title="G. Wikle">GW</abbr>), pp. 536–541.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-GlasserH.html">DAC-1984-GlasserH</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Delay and power optimization in VLSI circuits (<abbr title="Lance A. Glasser">LAG</abbr>, <abbr title="Lennox Hoyte">LH</abbr>), pp. 529–535.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-HollaarNCL.html">DAC-1984-HollaarNCL</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>The structure and operation of a relational database system in a cell-oriented integrated circuit design system (<abbr title="Lee A. Hollaar">LAH</abbr>, <abbr title="Brent E. Nelson">BEN</abbr>, <abbr title="Tony M. Carter">TMC</abbr>, <abbr title="Raymond A. Lorie">RAL</abbr>), pp. 117–125.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-JhonK.html">DAC-1984-JhonK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Deadlock analysis in the design of data-flow circuits (<abbr title="Chu S. Jhon">CSJ</abbr>, <abbr title="Robert M. Keller">RMK</abbr>), pp. 705–707.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-KaoMS.html">DAC-1984-KaoMS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ARIES: A workstation based, schematic driven system for circuit design (<abbr title="William H. Kao">WHK</abbr>, <abbr title="Mohammad H. Movahed-Ezazi">MHME</abbr>, <abbr title="Mark L. Sabiers">MLS</abbr>), pp. 301–307.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-KawamuraTH.html">DAC-1984-KawamuraTH</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional verification of memory circuits from mask artwork data (<abbr title="Masahiko Kawamura">MK</abbr>, <abbr title="Haruo Takagi">HT</abbr>, <abbr title="Kanji Hirabayashi">KH</abbr>), pp. 228–234.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Kelly.html">DAC-1984-Kelly</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The CRITTER system: Automated critiquing of digital circuit designs (<abbr title="Van E. Kelly">VEK</abbr>), pp. 419–425.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-KozminskiK.html">DAC-1984-KozminskiK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>An algorithm for finding a rectangular dual of a planar graph for use in area planning for VLSI integrated circuits (<abbr title="Krzysztof Kozminski">KK</abbr>, <abbr title="Edwin Kinnen">EK</abbr>), pp. 655–656.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-MarW.html">DAC-1984-MarW</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Performance verification of circuits (<abbr title="Jerry Mar">JM</abbr>, <abbr title="You-Pang Wei">YPW</abbr>), pp. 479–483.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-McCormick.html">DAC-1984-McCormick</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>EXCL: A circuit extractor for IC designs (<abbr title="Steven Paul McCormick">SPM</abbr>), pp. 616–623.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Parks.html">DAC-1984-Parks</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>IGES as an interchange format for integrated circuit design (<abbr title="Curtis H. Parks">CHP</abbr>), pp. 273–274.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-ReddyAJ.html">DAC-1984-ReddyAJ</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A gate level model for CMOS combinational logic circuits with application to fault detection (<abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Sunil K. Jain">SKJ</abbr>), pp. 504–509.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-Alt.html">STOC-1984-Alt</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span></dt><dd>Comparison of Arithmetic Functions with Respect to Boolean Circuit Depth (Extended Abstract) (<abbr title="Helmut Alt">HA</abbr>), pp. 466–470.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-AwerbuchIS.html">STOC-1984-AwerbuchIS</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Finding Euler Circuits in Logarithmic Parallel Time (<abbr title="Baruch Awerbuch">BA</abbr>, <abbr title="Amos Israeli">AI</abbr>, <abbr title="Yossi Shiloach">YS</abbr>), pp. 249–257.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-Boppana.html">STOC-1984-Boppana</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Threshold Functions and Bounded Depth Monotone Circuits (<abbr title="Ravi B. Boppana">RBB</abbr>), pp. 475–479.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1984-Jung.html">ICALP-1984-Jung</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/matrix.html" title="matrix">#matrix</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>On Probabilistic Tape Complexity and Fast Circuits for Matrix Inversion Problems (Extended Abstract) (<abbr title="Hermann Jung">HJ</abbr>), pp. 281–291.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Acken.html">DAC-1983-Acken</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing for bridging faults (shorts) in CMOS circuits (<abbr title="John M. Acken">JMA</abbr>), pp. 717–718.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Barke.html">DAC-1983-Barke</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A layout verification system for analog bipolar integrated circuits (<abbr title="Erich Barke">EB</abbr>), pp. 353–359.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-BarzilaiHSTW.html">DAC-1983-BarzilaiHSTW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Simulating pass transistor circuits using logic simulation machines (<abbr title="Zeev Barzilai">ZB</abbr>, <abbr title="Leendert M. Huisman">LMH</abbr>, <abbr title="Gabriel M. Silberman">GMS</abbr>, <abbr title="Donald T. Tang">DTT</abbr>, <abbr title="Lin S. Woo">LSW</abbr>), pp. 157–163.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-BastianEFHM.html">DAC-1983-BastianEFHM</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Symbolic Parasitic Extractor for Circuit Simulation (SPECS) (<abbr title="J. D. Bastian">JDB</abbr>, <abbr title="M. Ellement">ME</abbr>, <abbr title="Priscilla J. Fowler">PJF</abbr>, <abbr title="C. E. Huang">CEH</abbr>, <abbr title="Lawrence P. McNamee">LPM</abbr>), pp. 346–352.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-ChangA.html">DAC-1983-ChangA</a> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span></dt><dd>Consistency checking for MOS/VLSI circuits (<abbr title="Ning-Sang Chang">NSC</abbr>, <abbr title="Ravi Apte">RA</abbr>), pp. 732–733.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-CohoonS.html">DAC-1983-CohoonS</a> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Heuristics for the Circuit Realization Problem (<abbr title="James Cohoon">JC</abbr>, <abbr title="Sartaj Sahni">SS</abbr>), pp. 560–566.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-FukunagaYSK.html">DAC-1983-FukunagaYSK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Placement of circuit modules using a graph space approach (<abbr title="Kunio Fukunaga">KF</abbr>, <abbr title="Shoichiro Yamada">SY</abbr>, <abbr title="Harold S. Stone">HSS</abbr>, <abbr title="Tamotsu Kasai">TK</abbr>), pp. 465–471.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Gupta.html">DAC-1983-Gupta</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ACE: A Circuit Extractor (<abbr title="Anoop Gupta">AG</abbr>), pp. 721–725.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-JainA.html">DAC-1983-JainA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Test generation for MOS circuits using D-algorithm (<abbr title="Sunil K. Jain">SKJ</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 64–70.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-KirkCSBT.html">DAC-1983-KirkCSBT</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>Placement of irregular circuit elements on non-uniform gate arrays (<abbr title="Harold Kirk">HK</abbr>, <abbr title="P. D. Crowhurst">PDC</abbr>, <abbr title="J. A. Skingley">JAS</abbr>, <abbr title="J. Dan Bowman">JDB</abbr>, <abbr title="G. L. Taylor">GLT</abbr>), pp. 637–643.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-LaPaughL.html">DAC-1983-LaPaughL</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Total stuct-at-fault testing by circuit transformation (<abbr title="Andrea S. LaPaugh">ASL</abbr>, <abbr title="Richard J. Lipton">RJL</abbr>), pp. 713–716.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-LoNB.html">DAC-1983-LoNB</a> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span></dt><dd>A data structure for MOS circuits (<abbr title="Chi-Yuan Lo">CYL</abbr>, <abbr title="Hao N. Nham">HNN</abbr>, <abbr title="Ajoy K. Bose">AKB</abbr>), pp. 619–624.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-McGarityS.html">DAC-1983-McGarityS</a></dt><dd>Experiments with the SLIM Circuit Compactor (<abbr title="Ralph McGarity">RM</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 740–746.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-OgiharaMTKF.html">DAC-1983-OgiharaMTKF</a> <span class="tag"><a href="../tag/bidirectional.html" title="bidirectional">#bidirectional</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation for scan design circuits with tri-state modules and bidirectional terminals (<abbr title="Takuji Ogihara">TO</abbr>, <abbr title="Shinichi Murai">SM</abbr>, <abbr title="Yuzo Takamatsu">YT</abbr>, <abbr title="Kozo Kinoshita">KK</abbr>, <abbr title="Hideo Fujiwara">HF</abbr>), pp. 71–78.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-OkazakiMY.html">DAC-1983-OkazakiMY</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A multiple media delay simulator for MOS LSI circuits (<abbr title="Kaoru Okazaki">KO</abbr>, <abbr title="Tomoko Moriya">TM</abbr>, <abbr title="Toshihiko Yahara">TY</abbr>), pp. 279–285.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Ramachandran.html">DAC-1983-Ramachandran</a></dt><dd>An improved switch-level simulator for MOS circuits (<abbr title="Vijaya Ramachandran">VR</abbr>), pp. 293–299.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Smith.html">DAC-1983-Smith</a> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Technology-independent circuit layout (<abbr title="Robert J. Smith II">RJSI</abbr>), pp. 390–393.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-TarolliH.html">DAC-1983-TarolliH</a></dt><dd>Hierarchical circuit extraction with detailed parasitic capacitance (<abbr title="Gary M. Tarolli">GMT</abbr>, <abbr title="William J. Herman">WJH</abbr>), pp. 337–345.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-AhoUY.html">STOC-1983-AhoUY</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Notions of Information Transfer in VLSI Circuits (<abbr title="Alfred V. Aho">AVA</abbr>, <abbr title="Jeffrey D. Ullman">JDU</abbr>, <abbr title="Mihalis Yannakakis">MY</abbr>), pp. 133–139.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-ChandraFL83a.html">STOC-1983-ChandraFL83a</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Unbounded Fan-in Circuits and Associative Functions (<abbr title="Ashok K. Chandra">AKC</abbr>, <abbr title="Steven Fortune">SF</abbr>, <abbr title="Richard J. Lipton">RJL</abbr>), pp. 52–60.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-Fich.html">STOC-1983-Fich</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>New Bounds for Parallel Prefix Circuits (<abbr title="Faith E. Fich">FEF</abbr>), pp. 100–109.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-Sipser.html">STOC-1983-Sipser</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Borel Sets and Circuit Complexity (<abbr title="Michael Sipser">MS</abbr>), pp. 61–69.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-Valiant.html">STOC-1983-Valiant</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>Exponential Lower Bounds for Restricted Monotone Circuits (<abbr title="Leslie G. Valiant">LGV</abbr>), pp. 110–117.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1983-ChandraFL.html">ICALP-1983-ChandraFL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Lower Bounds for Constant Depth Circuits for Prefix Problems (<abbr title="Ashok K. Chandra">AKC</abbr>, <abbr title="Steven Fortune">SF</abbr>, <abbr title="Richard J. Lipton">RJL</abbr>), pp. 109–117.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Agrawal.html">DAC-1982-Agrawal</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Synchronous path analysis in MOS circuit simulator (<abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 629–635.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-BassetS.html">DAC-1982-BassetS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Top down design and testability of VLSI circuits (<abbr title="Philippe Basset">PB</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), pp. 851–857.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-BoseKLNPW.html">DAC-1982-BoseKLNPW</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A fault simulator for MOS LSI circuits (<abbr title="Ajoy K. Bose">AKB</abbr>, <abbr title="Patrick Kozak">PK</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>, <abbr title="Hao N. Nham">HNN</abbr>, <abbr title="Ernesto Pacas-Skewes">EPS</abbr>, <abbr title="Kwok W. Wu">KWW</abbr>), pp. 400–409.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-CiesielskiK.html">DAC-1982-CiesielskiK</a></dt><dd>An analytical method for compacting routing area in integrated circuits (<abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Edwin Kinnen">EK</abbr>), pp. 30–37.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Kaplan.html">DAC-1982-Kaplan</a> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A “non-restrictive” artwork verification program for printed circuit boards (<abbr title="David Kaplan">DK</abbr>), pp. 551–558.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-KellerNE.html">DAC-1982-KellerNE</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A symbolic design system for integrated circuits (<abbr title="Kenneth H. Keller">KHK</abbr>, <abbr title="A. Richard Newton">ARN</abbr>, <abbr title="S. Ellis">SE</abbr>), pp. 460–466.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-LelarasmeeS.html">DAC-1982-LelarasmeeS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Relax: A new circuit for large scale MOS integrated circuits (<abbr title="Ekachai Lelarasmee">EL</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 682–687.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-MudgeRLA.html">DAC-1982-MudgeRLA</a> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Cellular image processing techniques for VLSI circuit layout validation and routing (<abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Robert M. Lougheed">RML</abbr>, <abbr title="Daniel E. Atkins">DEA</abbr>), pp. 537–543.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-ShiraishiIKN.html">DAC-1982-ShiraishiIKN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ICAD/PCB: Integrated computer aided design system for printed circuit boards (<abbr title="Hiroshi Shiraishi">HS</abbr>, <abbr title="Mitsuo Ishii">MI</abbr>, <abbr title="Shoichi Kurita">SK</abbr>, <abbr title="Masaaki Nagamine">MN</abbr>), pp. 727–732.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-SyedGB.html">DAC-1982-SyedGB</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On routing for custom integrated circuits (<abbr title="Zahir A. Syed">ZAS</abbr>, <abbr title="Abbas El Gamal">AEG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 887–893.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-TakashimaMCY.html">DAC-1982-TakashimaMCY</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Programs for verifying circuit connectivity of mos/lsi mask artwork (<abbr title="Makoto Takashima">MT</abbr>, <abbr title="Takashi Mitsuhashi">TM</abbr>, <abbr title="Toshiaki Chiba">TC</abbr>, <abbr title="Kenji Yoshida">KY</abbr>), pp. 544–550.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-Kissin.html">STOC-1982-Kissin</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Measuring Energy Consumption in VLSI Circuits: a Foundation (<abbr title="Gloria Kissin">GK</abbr>), pp. 99–104.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ILPC-1982-Eshghi82.html">ILPC-1982-Eshghi82</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/metalanguage.html" title="metalanguage">#metalanguage</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Application of Meta-language Programming to Fault Finding in Logic Circuits (<abbr title="Kave Eshghi">KE</abbr>), pp. 240–246.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-AblasserJ.html">DAC-1981-AblasserJ</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Circuit recognition and verification based on layout information (<abbr title="I. Ablasser">IA</abbr>, <abbr title="U. Jäger">UJ</abbr>), pp. 684–689.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-AranoffA.html">DAC-1981-AranoffA</a></dt><dd>Routing of printed circuit boards (<abbr title="S. Aranoff">SA</abbr>, <abbr title="Y. Abulaffio">YA</abbr>), pp. 130–136.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-BellonSG.html">DAC-1981-BellonSG</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware description levels and test for complex circuits (<abbr title="Catherine Bellon">CB</abbr>, <abbr title="Gabriele Saucier">GS</abbr>, <abbr title="J. M. Gobbi">JMG</abbr>), pp. 213–219.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Glasser.html">DAC-1981-Glasser</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>The analog behavior of digital integrated circuits (<abbr title="Lance A. Glasser">LAG</abbr>), pp. 603–612.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-IshiiIIYK.html">DAC-1981-IshiiIIYK</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/editing.html" title="editing">#editing</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Automatic input and interactive editing systems of logic circuit diagrams (<abbr title="Mitsuo Ishii">MI</abbr>, <abbr title="Yoshikazu Ito">YI</abbr>, <abbr title="Michiko Iwasaki">MI</abbr>, <abbr title="Masanari Yamamoto">MY</abbr>, <abbr title="Sadao Kodama">SK</abbr>), pp. 639–645.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-KhokhaniPFSH.html">DAC-1981-KhokhaniPFSH</a></dt><dd>Placement of variable size circuits on LSI masterslices (<abbr title="K. H. Khokhani">KHK</abbr>, <abbr title="Arvind M. Patel">AMP</abbr>, <abbr title="W. Ferguson">WF</abbr>, <abbr title="J. Sessa">JS</abbr>, <abbr title="D. Hatton">DH</abbr>), pp. 426–434.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-NgGK.html">DAC-1981-NgGK</a> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A timing verification system based on extracted MOS/VLSI circuit parameters (<abbr title="Pauline Ng">PN</abbr>, <abbr title="Wolfram Glauert">WG</abbr>, <abbr title="Robert Kirk">RK</abbr>), pp. 288–292.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Ruehli.html">DAC-1981-Ruehli</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Survey of analysis, simulation and modeling for large scale logic circuits (<abbr title="Albert E. Ruehli">AER</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Ward.html">DAC-1981-Ward</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A total verification of printed circuit artwork (<abbr title="Manfred A. Ward">MAW</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1981-LudererCHKM.html">SOSP-1981-LudererCHKM</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>A Distributed UNIX System Based on a Virtual Circuit Switch (<abbr title="Gottfried W. R. Luderer">GWRL</abbr>, <abbr title="H. Che">HC</abbr>, <abbr title="J. P. Haggerty">JPH</abbr>, <abbr title="Peter A. Kirslis">PAK</abbr>, <abbr title="W. T. Marshall">WTM</abbr>), pp. 160–168.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-ChaoHY.html">DAC-1980-ChaoHY</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A hierarchical approach for layout versus circuit consistency check (<abbr title="Shiu-Ping Chao">SPC</abbr>, <abbr title="Yen-Son Huang">YSH</abbr>, <abbr title="Lap Man Yam">LMY</abbr>), p. 269.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-ChaoHY80a.html">DAC-1980-ChaoHY80a</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A hierarchical approach for layout versus circuit consistency check (<abbr title="Shiu-Ping Chao">SPC</abbr>, <abbr title="Yen-Son Huang">YSH</abbr>, <abbr title="Lap Man Yam">LMY</abbr>), pp. 270–276.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-CoteP.html">DAC-1980-CoteP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>The interchange algorithms for circuit placement problems (<abbr title="L. C. Cote">LCC</abbr>, <abbr title="Arvind M. Patel">AMP</abbr>), pp. 528–534.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-DyerLMS.html">DAC-1980-DyerLMS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>The use of graphics processors for circuit design simulation at GTE AE Labs (<abbr title="Joe Dyer">JD</abbr>, <abbr title="Arijit Laha">AL</abbr>, <abbr title="Ernest J. Moran">EJM</abbr>, <abbr title="William D. Smart">WDS</abbr>), pp. 446–450.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-LorenzettiS.html">DAC-1980-LorenzettiS</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An implementation of a saturated zone multi-layer printed circuit board router (<abbr title="Michael J. Lorenzetti">MJL</abbr>, <abbr title="Robert J. Smith II">RJSI</abbr>), pp. 255–262.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-NhamB.html">DAC-1980-NhamB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A multiple delay simulator for MOS LSI circuits (<abbr title="Hao N. Nham">HNN</abbr>, <abbr title="Ajoy K. Bose">AKB</abbr>), pp. 610–617.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-AkinoSKN.html">DAC-1979-AkinoSKN</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Circuit simulation and timing verification based on MOS/LSI mask information (<abbr title="Toshiro Akino">TA</abbr>, <abbr title="Masafumi Shimode">MS</abbr>, <abbr title="Yukinaga Kurashige">YK</abbr>, <abbr title="Toshio Negishi">TN</abbr>), pp. 88–94.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-BennettSC.html">DAC-1979-BennettSC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/editing.html" title="editing">#editing</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Dynamic design rule checking in an interactive printed circuit editor (<abbr title="Tom C. Bennett">TCB</abbr>, <abbr title="Kim R. Stevens">KRS</abbr>, <abbr title="William M. van Cleemput">WMvC</abbr>), pp. 330–336.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-DysartK.html">DAC-1979-DysartK</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/branch.html" title="branch">#branch</a></span></dt><dd>An application of branch and bound method to automatic printed circuit board routing (<abbr title="Lawrence Dysart">LD</abbr>, <abbr title="Mikhail Koifman">MK</abbr>), pp. 494–499.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-IshiiYIS.html">DAC-1979-IshiiYIS</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>An experimental input system of hand-drawn logic circuit diagram for LSI CAD (<abbr title="Mitsuo Ishii">MI</abbr>, <abbr title="Masanari Yamamoto">MY</abbr>, <abbr title="Michiko Iwasaki">MI</abbr>, <abbr title="Hiroshi Shiraishi">HS</abbr>), pp. 114–120.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-LallierJ.html">DAC-1979-LallierJ</a></dt><dd>A new circuit placement program for FET chips (<abbr title="K. W. Lallier">KWL</abbr>, <abbr title="R. K. Jackson">RKJ</abbr>), pp. 109–113.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-LoslebenT.html">DAC-1979-LoslebenT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Topological analysis for VLSI circuits (<abbr title="Paul Losleben">PL</abbr>, <abbr title="Kathryn Thompson">KT</abbr>), pp. 461–473.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Pimont.html">DAC-1979-Pimont</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>New algorithms for grid-less routing of high density printed circuit boards (<abbr title="S. Pimont">SP</abbr>), p. 485.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-FairbairnR.html">DAC-1978-FairbairnR</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ICARUS: An interactive integrated circuit layout program (<abbr title="Douglas G. Fairbairn">DGF</abbr>, <abbr title="James A. Rowson">JAR</abbr>), pp. 188–192.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-Fraser.html">DAC-1978-Fraser</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Circuit design aids on unix (<abbr title="Alexander G. Fraser">AGF</abbr>), p. 234.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-InfanteBMYC.html">DAC-1978-InfanteBMYC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>An Interactive Graphics System for the design of integrated circuits (<abbr title="Beatriz Infante">BI</abbr>, <abbr title="Diane Bracken">DB</abbr>, <abbr title="Bill McCalla">BM</abbr>, <abbr title="Sam Yamakoshi">SY</abbr>, <abbr title="Ellis Cohen">EC</abbr>), pp. 182–187.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-Marlett.html">DAC-1978-Marlett</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>EBT: A comprehensive test generation technique for highly sequential circuits (<abbr title="Ralph Marlett">RM</abbr>), pp. 335–339.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-Mory-Rauch.html">DAC-1978-Mory-Rauch</a></dt><dd>Pin assignment on a printed circuit board (<abbr title="Leah Mory-Rauch">LMR</abbr>), pp. 70–73.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-PreasG.html">DAC-1978-PreasG</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Methods for hierarchical automatic layout of custom LSI circuit masks (<abbr title="Bryan Preas">BP</abbr>, <abbr title="Charles W. Gwyn">CWG</abbr>), pp. 206–212.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-StevensCBH.html">DAC-1978-StevensCBH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Implementation of an interactive printed circuit design system (<abbr title="Kim R. Stevens">KRS</abbr>, <abbr title="William M. van Cleemput">WMvC</abbr>, <abbr title="Tom C. Bennett">TCB</abbr>, <abbr title="Jon A. Hupp">JAH</abbr>), pp. 74–81.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1978-Tompa.html">STOC-1978-Tompa</a> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Time-Space Tradeoffs for Computing Functions, Using Connectivity Properties of their Circuits (<abbr title="Martin Tompa">MT</abbr>), pp. 196–204.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1978-ItaiR.html">ICALP-1978-ItaiR</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Covering a Graph by Circuits (<abbr title="Alon Itai">AI</abbr>, <abbr title="Michael Rodeh">MR</abbr>), pp. 289–299.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-BobasV.html">DAC-1977-BobasV</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A design automation system for printed circuit board assemblies (<abbr title="A. Bobas">AB</abbr>, <abbr title="J. Valihora">JV</abbr>), pp. 341–350.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-JaffeY.html">DAC-1977-JaffeY</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automating analog circuit diagrams using a list processing language (<abbr title="Richard C. Jaffe">RCJ</abbr>, <abbr title="Joseph P. Young">JPY</abbr>), pp. 391–395.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-KollerL.html">DAC-1977-KollerL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>The siemens-avesta-system for computer-aided design of MOS-standard cell circuits (<abbr title="Konrad W. Koller">KWK</abbr>, <abbr title="Ulrich Lauther">UL</abbr>), pp. 153–157.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-PedroG.html">DAC-1977-PedroG</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>DOCIL: An automatic system for printed circuit board (PCB) designing. A board description language and an algorithm to connect a set of points (<abbr title="Teresa de Pedro">TdP</abbr>, <abbr title="Ricardo García">RG</abbr>), pp. 174–181.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-SchulerC.html">DAC-1977-SchulerC</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An efficient method of fault simulation for digital circuits modeled from boolean gates and memories (<abbr title="Donald M. Schuler">DMS</abbr>, <abbr title="Roger K. Cleghorn">RKC</abbr>), pp. 230–238.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-YamadaWSITF.html">DAC-1977-YamadaWSITF</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Automatic test generation for large digital circuits (<abbr title="Akihiko Yamada">AY</abbr>, <abbr title="Nobuo Wakatsuki">NW</abbr>, <abbr title="Hideo Shibano">HS</abbr>, <abbr title="Osamu Itoh">OI</abbr>, <abbr title="Kyoji Tomita">KT</abbr>, <abbr title="Shigehiro Funatsu">SF</abbr>), pp. 78–83.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-YoshidaMNCON.html">DAC-1977-YoshidaMNCON</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A layout checking system for large scale integrated circuits (<abbr title="Kenji Yoshida">KY</abbr>, <abbr title="Takashi Mitsuhashi">TM</abbr>, <abbr title="Yasuo Nakada">YN</abbr>, <abbr title="Toshiaki Chiba">TC</abbr>, <abbr title="Kiyoshi Ogita">KO</abbr>, <abbr title="Shinji Nakatsuka">SN</abbr>), pp. 322–330.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1977-AngluinV.html">STOC-1977-AngluinV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Fast Probabilistic Algorithms for Hamiltonian Circuits and Matchings (<abbr title="Dana Angluin">DA</abbr>, <abbr title="Leslie G. Valiant">LGV</abbr>), pp. 30–41.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1977-Itai.html">STOC-1977-Itai</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Finding a Minimum Circuit in a Graph (<abbr title="Alon Itai">AI</abbr>), pp. 1–10.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-Cleemput.html">DAC-1976-Cleemput</a> <span class="tag"><a href="../tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>On the topological aspects of the circuit layout problem (<abbr title="William M. van Cleemput">WMvC</abbr>), pp. 441–450.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-GibsonN.html">DAC-1976-GibsonN</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SLIC — Symbolic Layout of Integrated Circuits (<abbr title="Dave Gibson">DG</abbr>, <abbr title="Scott Nance">SN</abbr>), pp. 434–440.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-GoundanH.html">DAC-1976-GoundanH</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Partitioning logic circuits to maximize fault resolution (<abbr title="Ayee Goundan">AG</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 271–277.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-HellerF.html">DAC-1976-HellerF</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span></dt><dd>An organizational approach to routing printed circuit boards (<abbr title="Barry D. Heller">BDH</abbr>, <abbr title="Robert S. Fisher">RSF</abbr>), pp. 168–171.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-Lerman.html">DAC-1976-Lerman</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Computer aided design of printed circuit boards using remote graphics and TSO (<abbr title="Harvey N. Lerman">HNL</abbr>), pp. 104–108.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-Marks.html">DAC-1976-Marks</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>Use of an on-line, time-shared graphics system to design and document printed circuit boards (<abbr title="Leonard Marks">LM</abbr>), pp. 91–103.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-PerskyDS.html">DAC-1976-PerskyDS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>LTX — a system for the directed automatic design of LSI circuits (<abbr title="G. Persky">GP</abbr>, <abbr title="David N. Deutsch">DND</abbr>, <abbr title="Daniel G. Schweikert">DGS</abbr>), pp. 399–407.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-PiscatelliT.html">DAC-1976-PiscatelliT</a></dt><dd>A solution to closeness checking of non-orthogonal printed circuit board wiring (<abbr title="R. N. Piscatelli">RNP</abbr>, <abbr title="P. Tingleff">PT</abbr>), pp. 172–178.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-PreasBG.html">DAC-1976-PreasBG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic circuit analysis based on mask information (<abbr title="Bryan Preas">BP</abbr>, <abbr title="Wray Lindsay Buntine">WLB</abbr>, <abbr title="Charles W. Gwyn">CWG</abbr>), pp. 309–317.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-Schweikert.html">DAC-1976-Schweikert</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A 2-dimensional placement algorithm for the layout of electrical circuits (<abbr title="Daniel G. Schweikert">DGS</abbr>), pp. 408–416.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-WilcoxR.html">DAC-1976-WilcoxR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>F/LOGIC — An interactive fault and logic simulator for digital circuits (<abbr title="Philip S. Wilcox">PSW</abbr>, <abbr title="H. Rombeek">HR</abbr>), pp. 68–73.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1976-Valiant.html">STOC-1976-Valiant</a></dt><dd>Universal Circuits (Preliminary Report) (<abbr title="Leslie G. Valiant">LGV</abbr>), pp. 196–203.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1975-Fike.html">DAC-1975-Fike</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Predicting fault detectability in combinational circuits — a new design tool? (<abbr title="John L. Fike">JLF</abbr>), pp. 290–295.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1975-Losleben.html">DAC-1975-Losleben</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Computer aided LSI circuit design: A relationship between topology and performance (<abbr title="Paul Losleben">PL</abbr>), pp. 102–104.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1975-SchmidtD.html">DAC-1975-SchmidtD</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An iterative algorithm for placement and assignment of integrated circuits (<abbr title="Douglas C. Schmidt">DCS</abbr>, <abbr title="Larry E. Druffel">LED</abbr>), pp. 361–368.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1975-Valle.html">DAC-1975-Valle</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>Relational data handling techniques in integrated circuit mask layout procedures (<abbr title="Giorgio Valle">GV</abbr>), pp. 407–413.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-ArimaTAO.html">DAC-1974-ArimaTAO</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A new heuristic test generation algorithm for sequential circuits (<abbr title="Toshihiro Arima">TA</abbr>, <abbr title="Mitsukuni Tsuboya">MT</abbr>, <abbr title="Goro Amamiya">GA</abbr>, <abbr title="Jiro Okuda">JO</abbr>), pp. 169–176.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-CleemputL.html">DAC-1974-CleemputL</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>An improved graph-theoretic model for the circuit layout problem (<abbr title="William M. van Cleemput">WMvC</abbr>, <abbr title="James G. Linders">JGL</abbr>), pp. 82–90.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-Kjelkerud.html">DAC-1974-Kjelkerud</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A system of computer programs for efficient test generation for combinational switching circuits (<abbr title="Eskil Kjelkerud">EK</abbr>), pp. 166–168.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-Peterson.html">DAC-1974-Peterson</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Automated design and manufacture of printed circuit boards (<abbr title="Donald L. Peterson">DLP</abbr>), pp. 119–126.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-RosenbergB.html">DAC-1974-RosenbergB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CRITIC — an integrated circuit design rule checking program (<abbr title="Lawrence M. Rosenberg">LMR</abbr>, <abbr title="Carole Benbassat">CB</abbr>), pp. 14–18.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-Summers.html">DAC-1974-Summers</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span></dt><dd>A Computer Aided System (CAS) for the design, manufacture, test, and documentation of digital Printed Circuit Boards (<abbr title="R. J. Summers">RJS</abbr>), pp. 273–278.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-KernighanSP.html">DAC-1973-KernighanSP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An optimum channel-routing algorithm for polycell layouts of integrated circuits (<abbr title="Brian W. Kernighan">BWK</abbr>, <abbr title="Daniel G. Schweikert">DGS</abbr>, <abbr title="G. Persky">GP</abbr>), pp. 50–59.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-MuraT.html">DAC-1973-MuraT</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>An interactive system for semi-automatic artwork generation of printed circuit boards (<abbr title="Anna Mura">AM</abbr>, <abbr title="Marco Tomljanovich">MT</abbr>), p. 60.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-Rubin.html">DAC-1973-Rubin</a></dt><dd>Assigning wires to layers of a printed circuit board (<abbr title="Frank Rubin">FR</abbr>), pp. 22–32.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-Ruehli.html">DAC-1973-Ruehli</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Electrical considerations in the computer aided design of logic circuit interconnections (<abbr title="Albert E. Ruehli">AER</abbr>), pp. 262–266.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-Shenkman.html">DAC-1973-Shenkman</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Circuit diagram generation via functional logic (<abbr title="S. M. Shenkman">SMS</abbr>), pp. 267–273.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-So.html">DAC-1973-So</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Pin assignment of circuit cards and the routability of multilayer printed wiring backplanes (<abbr title="Hing-Cheung So">HCS</abbr>), pp. 33–43.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-HightowerU.html">DAC-1972-HightowerU</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A method for rapid testing of beam crossover circuits (<abbr title="David W. Hightower">DWH</abbr>, <abbr title="B. A. Unger">BAU</abbr>), pp. 144–156.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-Koren.html">DAC-1972-Koren</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Pin assignment in automated printed circuit board design (<abbr title="Norman L. Koren">NLK</abbr>), pp. 72–79.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-MahS72a.html">DAC-1972-MahS72a</a></dt><dd>Topologic class routing for printed circuit boards (<abbr title="Lee Mah">LM</abbr>, <abbr title="Leon Steinberg">LS</abbr>), pp. 80–93.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-SchweikertK.html">DAC-1972-SchweikertK</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>A proper model for the partitioning of electrical circuits (<abbr title="Daniel G. Schweikert">DGS</abbr>, <abbr title="Brian W. Kernighan">BWK</abbr>), pp. 57–62.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1971-Nagamine.html">DAC-1971-Nagamine</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>An automated method for designing logic circuit diagnostic programs (<abbr title="Masaaki Nagamine">MN</abbr>), pp. 236–241.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1971-VishnubhotlaC.html">DAC-1971-VishnubhotlaC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span></dt><dd>A path analysis approach to the diagnosis of combinational circuits (<abbr title="Sarma R. Vishnubhotla">SRV</abbr>, <abbr title="Ying Huang Chuang">YHC</abbr>), pp. 222–230.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1970-AshleyMS.html">DAC-1970-AshleyMS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>An automated micro measurement system for integrated circuit masks (<abbr title="F. R. Ashley">FRA</abbr>, <abbr title="E. B. Murphy">EBM</abbr>, <abbr title="H. J. Savard">HJS</abbr>), pp. 17–27.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1970-BottorffSV.html">DAC-1970-BottorffSV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An automatic system approach to the problem of memory circuit testing &amp; fault diagnosis (<abbr title="Peter S. Bottorff">PSB</abbr>, <abbr title="Mitchel E. Schwass">MES</abbr>, <abbr title="Francis J. Villante">FJV</abbr>), pp. 95–99.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1970-CampagnaF.html">DAC-1970-CampagnaF</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Computer aided design of high density printed circuit boards (<abbr title="R. Campagna">RC</abbr>, <abbr title="P. R. Fryer">PRF</abbr>), p. 335.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1970-Farlow.html">DAC-1970-Farlow</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Machine aids to the design of ceramic substrates containing integrated circuit chips (<abbr title="Colon W. Farlow">CWF</abbr>), pp. 274–285.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1970-Flomenhoft.html">DAC-1970-Flomenhoft</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A system of computer aids for designing logic circuit tests (<abbr title="Mark J. Flomenhoft">MJF</abbr>), pp. 128–131.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1970-Yeager.html">DAC-1970-Yeager</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Automation of test specifications for N/C printed circuit boards (<abbr title="Thomas B. Yeager">TBY</abbr>), pp. 190–202.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1969-Radke.html">DAC-1969-Radke</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>A justification of, and an improvement on, a useful rule for predicting circuit-to-pin ratios (<abbr title="Charles E. Radke">CER</abbr>), pp. 257–267.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1968-Baum.html">DAC-1968-Baum</a></dt><dd>Printed circuit artwork checker (<abbr title="Joseph D. Baum">JDB</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1968-Bernstein.html">DAC-1968-Bernstein</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>Electronic circuit analysis with on-line graphs via a time-sharing terminal (<abbr title="Sergio Bernstein">SB</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1968-GarrettV.html">DAC-1968-GarrettV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Circuit frequency response analysis program with worst-case capabilities (FRWC) (<abbr title="S. J. Garrett">SJG</abbr>, <abbr title="T. H. Vind">THV</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1968-KadisTVHG.html">DAC-1968-KadisTVHG</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Building block programs for the layout of printed circuit boards utilizing integrated circuit packs (DAPSYS V.2) (<abbr title="Robert W. Kadis">RWK</abbr>, <abbr title="Kenneth L. Thompson">KLT</abbr>, <abbr title="William J. Volkman Jr.">WJVJ</abbr>, <abbr title="W. Lawrence Hill">WLH</abbr>, <abbr title="Charlotte E. Gillette">CEG</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1968-Marin.html">DAC-1968-Marin</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>On a general synthesis algorithm of logical circuits using a restricted inventory of integrated circuits (<abbr title="Miguel A. Marin">MAM</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1968-Martin.html">DAC-1968-Martin</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Computer-aided circuit layout and design (<abbr title="Leroy C. Martin">LCM</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1968-Murray-LassoK.html">DAC-1968-Murray-LassoK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>On-line circuit analysis and optimization with commercially available time-shared computer systems (<abbr title="M. A. Murray-Lasso">MAML</abbr>, <abbr title="F. J. Kasper">FJK</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1968-Silverberg.html">DAC-1968-Silverberg</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CLIC — computer layout of integrated circuits (<abbr title="M. Silverberg">MS</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1968-Weinberg.html">DAC-1968-Weinberg</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Microelectronics and printed circuits: Problems and their solutions (<abbr title="Louis Weinberg">LW</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1967-CalvinCEM.html">DAC-1967-CalvinCEM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design and analysis of electronic circuits (<abbr title="E. L. Calvin">ELC</abbr>, <abbr title="L. C. Casady">LCC</abbr>, <abbr title="J. R. Edenhofer">JRE</abbr>, <abbr title="R. S. Miles">RSM</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1967-FiskCW.html">DAC-1967-FiskCW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Topographic simulation as an aid to printed circuit board design (<abbr title="Clifford J. Fisk">CJF</abbr>, <abbr title="David L. Caskey">DLC</abbr>, <abbr title="Leslie E. West">LEW</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1967-Malakoff.html">DAC-1967-Malakoff</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Coupling graphics and circuit analysis techniques (<abbr title="J. L. Malakoff">JLM</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1967-Pritchard.html">DAC-1967-Pritchard</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>A survey of transient circuit analysis programs (<abbr title="Gary K. Pritchard">GKP</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1967-SpitalnyG.html">DAC-1967-SpitalnyG</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>On-line operation of CADIC (Computer aided design of integrated circuits) (<abbr title="Arnold Spitalny">AS</abbr>, <abbr title="Martin J. Goldberg">MJG</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../SHARE-1965-FiskI.html">SHARE-1965-FiskI</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/quote.html" title="quote">#quote</a></span></dt><dd>“ACCEL”: automated circuit card etching layout (<abbr title="Clifford J. Fisk">CJF</abbr>, <abbr title="D. D. Isett">DDI</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../SHARE-1965-SpitalnyMH.html">SHARE-1965-SpitalnyMH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Computer aided design of integrated circuits (<abbr title="Arnold Spitalny">AS</abbr>, <abbr title="Wilbur S. Mann">WSM</abbr>, <abbr title="Gabriel Hartstein">GH</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../SHARE-1964-Lavering.html">SHARE-1964-Lavering</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>AUTO CARD automated printed circuit board design (<abbr title="F. B. Lavering">FBL</abbr>).</dd> </dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>