library IEEE;
use IEEE.Std_Logic_1164.all;
use IEEE.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity multiplexador is
port (SW: in std_logic_vector(9 downto 0);
	  LEDR: out std_logic_vector (9 downto 0)
	  );
end multiplexador;

architecture circuito of multiplexador is
begin 
z <= w when y = '0' else
x;
end circuito;