Classic Timing Analyzer report for top_de2
Thu Dec 12 22:04:49 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                              ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                          ; To                             ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 3.895 ns                         ; rst                                           ; controller:inst14|cur_piece[1] ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 13.512 ns                        ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync                      ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                      ; altera_reserved_tdo            ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 5.310 ns                         ; dbg_inputs[5]                                 ; debounce:inst19|output[5]      ; --                           ; clock_50mhz                  ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A   ; None          ; 117.41 MHz ( period = 8.517 ns ) ; cs_compare:inst11|state[0]                    ; sr_if:inst2|do1                ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 140.21 MHz ( period = 7.132 ns ) ; sld_hub:auto_hub|irf_reg[1][5]                ; sld_hub:auto_hub|tdo           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                               ;                                ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                                                                                                  ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 117.41 MHz ( period = 8.517 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.287 ns                ;
; N/A                                     ; 117.67 MHz ( period = 8.498 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.268 ns                ;
; N/A                                     ; 121.65 MHz ( period = 8.220 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 125.08 MHz ( period = 7.995 ns )                    ; check_mask:inst5|state.wait_for_ram                                                                 ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.751 ns                ;
; N/A                                     ; 126.04 MHz ( period = 7.934 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                                ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.721 ns                ;
; N/A                                     ; 126.65 MHz ( period = 7.896 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]              ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.683 ns                ;
; N/A                                     ; 126.66 MHz ( period = 7.895 ns )                    ; cs_compare:inst11|state[1]                                                                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.666 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]           ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 127.98 MHz ( period = 7.814 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]              ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; draw_score:inst13|state.writing                                                                     ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.568 ns                ;
; N/A                                     ; 128.63 MHz ( period = 7.774 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                                         ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 130.29 MHz ( period = 7.675 ns )                    ; piece_lut:inst7|cur_mask[0]                                                                         ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.432 ns                ;
; N/A                                     ; 131.30 MHz ( period = 7.616 ns )                    ; de_piece:inst6|state.writing                                                                        ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.387 ns                ;
; N/A                                     ; 131.39 MHz ( period = 7.611 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]           ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.398 ns                ;
; N/A                                     ; 131.89 MHz ( period = 7.582 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                    ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 132.75 MHz ( period = 7.533 ns )                    ; cs_compare:inst11|cs_shift:shift|state[2]                                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.301 ns                ;
; N/A                                     ; 133.26 MHz ( period = 7.504 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 133.40 MHz ( period = 7.496 ns )                    ; cs_compare:inst11|cs_7bc:counter_7_bit|state[1]                                                     ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 133.60 MHz ( period = 7.485 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.270 ns                ;
; N/A                                     ; 133.62 MHz ( period = 7.484 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                 ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 134.25 MHz ( period = 7.449 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                 ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.236 ns                ;
; N/A                                     ; 134.43 MHz ( period = 7.439 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.224 ns                ;
; N/A                                     ; 134.46 MHz ( period = 7.437 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 134.55 MHz ( period = 7.432 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.217 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 134.64 MHz ( period = 7.427 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 134.77 MHz ( period = 7.420 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.205 ns                ;
; N/A                                     ; 134.77 MHz ( period = 7.420 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.205 ns                ;
; N/A                                     ; 134.79 MHz ( period = 7.419 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.204 ns                ;
; N/A                                     ; 134.81 MHz ( period = 7.418 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.203 ns                ;
; N/A                                     ; 134.81 MHz ( period = 7.418 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.203 ns                ;
; N/A                                     ; 134.84 MHz ( period = 7.416 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.201 ns                ;
; N/A                                     ; 134.88 MHz ( period = 7.414 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.199 ns                ;
; N/A                                     ; 134.90 MHz ( period = 7.413 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.198 ns                ;
; N/A                                     ; 134.92 MHz ( period = 7.412 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.197 ns                ;
; N/A                                     ; 134.95 MHz ( period = 7.410 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.195 ns                ;
; N/A                                     ; 134.95 MHz ( period = 7.410 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.195 ns                ;
; N/A                                     ; 134.95 MHz ( period = 7.410 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.195 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.193 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.193 ns                ;
; N/A                                     ; 135.01 MHz ( period = 7.407 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.192 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 135.12 MHz ( period = 7.401 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.186 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.185 ns                ;
; N/A                                     ; 135.15 MHz ( period = 7.399 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.184 ns                ;
; N/A                                     ; 135.19 MHz ( period = 7.397 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.182 ns                ;
; N/A                                     ; 135.23 MHz ( period = 7.395 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.180 ns                ;
; N/A                                     ; 135.26 MHz ( period = 7.393 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.178 ns                ;
; N/A                                     ; 135.26 MHz ( period = 7.393 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.178 ns                ;
; N/A                                     ; 135.28 MHz ( period = 7.392 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 135.30 MHz ( period = 7.391 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.176 ns                ;
; N/A                                     ; 135.30 MHz ( period = 7.391 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.176 ns                ;
; N/A                                     ; 135.34 MHz ( period = 7.389 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.174 ns                ;
; N/A                                     ; 135.35 MHz ( period = 7.388 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 135.35 MHz ( period = 7.388 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.166 ns                ;
; N/A                                     ; 135.35 MHz ( period = 7.388 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.166 ns                ;
; N/A                                     ; 135.35 MHz ( period = 7.388 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 135.37 MHz ( period = 7.387 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.172 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 135.41 MHz ( period = 7.385 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 135.41 MHz ( period = 7.385 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.170 ns                ;
; N/A                                     ; 135.43 MHz ( period = 7.384 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.54 MHz ( period = 7.378 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.163 ns                ;
; N/A                                     ; 135.61 MHz ( period = 7.374 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.159 ns                ;
; N/A                                     ; 135.63 MHz ( period = 7.373 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.158 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.157 ns                ;
; N/A                                     ; 135.67 MHz ( period = 7.371 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.156 ns                ;
; N/A                                     ; 135.70 MHz ( period = 7.369 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 135.70 MHz ( period = 7.369 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 135.70 MHz ( period = 7.369 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 135.72 MHz ( period = 7.368 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 135.74 MHz ( period = 7.367 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 135.76 MHz ( period = 7.366 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.151 ns                ;
; N/A                                     ; 135.78 MHz ( period = 7.365 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.150 ns                ;
; N/A                                     ; 135.80 MHz ( period = 7.364 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.149 ns                ;
; N/A                                     ; 135.89 MHz ( period = 7.359 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.96 MHz ( period = 7.355 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 136.02 MHz ( period = 7.352 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.137 ns                ;
; N/A                                     ; 136.31 MHz ( period = 7.336 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.121 ns                ;
; N/A                                     ; 136.61 MHz ( period = 7.320 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_5                                          ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.112 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; piece_lut:inst7|cur_mask[1]                                                                         ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.065 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.083 ns                ;
; N/A                                     ; 137.46 MHz ( period = 7.275 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.064 ns                ;
; N/A                                     ; 137.53 MHz ( period = 7.271 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                    ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 137.72 MHz ( period = 7.261 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.058 ns                ;
; N/A                                     ; 137.78 MHz ( period = 7.258 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.055 ns                ;
; N/A                                     ; 137.82 MHz ( period = 7.256 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.053 ns                ;
; N/A                                     ; 137.82 MHz ( period = 7.256 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.041 ns                ;
; N/A                                     ; 137.84 MHz ( period = 7.255 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 137.95 MHz ( period = 7.249 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.041 ns                ;
; N/A                                     ; 137.99 MHz ( period = 7.247 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.015 ns                ;
; N/A                                     ; 138.08 MHz ( period = 7.242 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 138.14 MHz ( period = 7.239 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.036 ns                ;
; N/A                                     ; 138.18 MHz ( period = 7.237 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.034 ns                ;
; N/A                                     ; 138.20 MHz ( period = 7.236 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.033 ns                ;
; N/A                                     ; 138.29 MHz ( period = 7.231 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.010 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.022 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.006 ns                ;
; N/A                                     ; 138.66 MHz ( period = 7.212 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.991 ns                ;
; N/A                                     ; 138.73 MHz ( period = 7.208 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 138.75 MHz ( period = 7.207 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.992 ns                ;
; N/A                                     ; 139.00 MHz ( period = 7.194 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.979 ns                ;
; N/A                                     ; 139.02 MHz ( period = 7.193 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.978 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_5                                          ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.978 ns                ;
; N/A                                     ; 139.24 MHz ( period = 7.182 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.961 ns                ;
; N/A                                     ; 139.26 MHz ( period = 7.181 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.966 ns                ;
; N/A                                     ; 139.31 MHz ( period = 7.178 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 139.31 MHz ( period = 7.178 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 139.33 MHz ( period = 7.177 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.956 ns                ;
; N/A                                     ; 139.37 MHz ( period = 7.175 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 139.39 MHz ( period = 7.174 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.959 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 139.45 MHz ( period = 7.171 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.970 ns                ;
; N/A                                     ; 139.61 MHz ( period = 7.163 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 139.63 MHz ( period = 7.162 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.947 ns                ;
; N/A                                     ; 139.65 MHz ( period = 7.161 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_2                                          ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 139.68 MHz ( period = 7.159 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.938 ns                ;
; N/A                                     ; 139.68 MHz ( period = 7.159 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.938 ns                ;
; N/A                                     ; 139.70 MHz ( period = 7.158 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.937 ns                ;
; N/A                                     ; 139.80 MHz ( period = 7.153 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.952 ns                ;
; N/A                                     ; 139.82 MHz ( period = 7.152 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.951 ns                ;
; N/A                                     ; 140.02 MHz ( period = 7.142 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.927 ns                ;
; N/A                                     ; 140.06 MHz ( period = 7.140 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.925 ns                ;
; N/A                                     ; 140.13 MHz ( period = 7.136 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 140.15 MHz ( period = 7.135 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_5                                          ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.928 ns                ;
; N/A                                     ; 140.15 MHz ( period = 7.135 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.920 ns                ;
; N/A                                     ; 140.17 MHz ( period = 7.134 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_5                                          ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.927 ns                ;
; N/A                                     ; 140.17 MHz ( period = 7.134 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 140.17 MHz ( period = 7.134 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 140.21 MHz ( period = 7.132 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.917 ns                ;
; N/A                                     ; 140.21 MHz ( period = 7.132 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.917 ns                ;
; N/A                                     ; 140.25 MHz ( period = 7.130 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.915 ns                ;
; N/A                                     ; 140.39 MHz ( period = 7.123 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.908 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.907 ns                ;
; N/A                                     ; 140.43 MHz ( period = 7.121 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.906 ns                ;
; N/A                                     ; 140.47 MHz ( period = 7.119 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 140.51 MHz ( period = 7.117 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.914 ns                ;
; N/A                                     ; 140.51 MHz ( period = 7.117 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.902 ns                ;
; N/A                                     ; 140.55 MHz ( period = 7.115 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.912 ns                ;
; N/A                                     ; 140.55 MHz ( period = 7.115 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.912 ns                ;
; N/A                                     ; 140.55 MHz ( period = 7.115 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 140.59 MHz ( period = 7.113 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.898 ns                ;
; N/A                                     ; 140.63 MHz ( period = 7.111 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.896 ns                ;
; N/A                                     ; 140.65 MHz ( period = 7.110 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.895 ns                ;
; N/A                                     ; 140.75 MHz ( period = 7.105 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.890 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_3                                          ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.896 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.done_error                                      ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.888 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.893 ns                ;
; N/A                                     ; 140.94 MHz ( period = 7.095 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.892 ns                ;
; N/A                                     ; 140.94 MHz ( period = 7.095 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.880 ns                ;
; N/A                                     ; 140.94 MHz ( period = 7.095 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.892 ns                ;
; N/A                                     ; 140.94 MHz ( period = 7.095 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.892 ns                ;
; N/A                                     ; 140.96 MHz ( period = 7.094 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 141.02 MHz ( period = 7.091 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.876 ns                ;
; N/A                                     ; 141.02 MHz ( period = 7.091 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.869 ns                ;
; N/A                                     ; 141.02 MHz ( period = 7.091 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.869 ns                ;
; N/A                                     ; 141.04 MHz ( period = 7.090 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.875 ns                ;
; N/A                                     ; 141.06 MHz ( period = 7.089 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.874 ns                ;
; N/A                                     ; 141.08 MHz ( period = 7.088 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.873 ns                ;
; N/A                                     ; 141.10 MHz ( period = 7.087 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.872 ns                ;
; N/A                                     ; 141.12 MHz ( period = 7.086 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.871 ns                ;
; N/A                                     ; 141.22 MHz ( period = 7.081 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.866 ns                ;
; N/A                                     ; 141.30 MHz ( period = 7.077 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.874 ns                ;
; N/A                                     ; 141.32 MHz ( period = 7.076 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.873 ns                ;
; N/A                                     ; 141.32 MHz ( period = 7.076 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.873 ns                ;
; N/A                                     ; 141.32 MHz ( period = 7.076 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.873 ns                ;
; N/A                                     ; 141.36 MHz ( period = 7.074 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.859 ns                ;
; N/A                                     ; 141.36 MHz ( period = 7.074 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.871 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.843 ns                ;
; N/A                                     ; 141.68 MHz ( period = 7.058 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.843 ns                ;
; N/A                                     ; 141.72 MHz ( period = 7.056 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.855 ns                ;
; N/A                                     ; 141.74 MHz ( period = 7.055 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.reset                                           ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.847 ns                ;
; N/A                                     ; 141.74 MHz ( period = 7.055 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.854 ns                ;
; N/A                                     ; 141.92 MHz ( period = 7.046 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.824 ns                ;
; N/A                                     ; 142.11 MHz ( period = 7.037 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.836 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.835 ns                ;
; N/A                                     ; 142.21 MHz ( period = 7.032 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.831 ns                ;
; N/A                                     ; 142.27 MHz ( period = 7.029 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.828 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; controller:inst14|controller_move:move_pm|cur_state.move_2                                          ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.819 ns                ;
; N/A                                     ; 142.59 MHz ( period = 7.013 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.812 ns                ;
; N/A                                     ; 142.63 MHz ( period = 7.011 ns )                    ; cs_compare:inst11|cs_shift:shift|state[2]                                                           ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.794 ns                ;
; N/A                                     ; 142.65 MHz ( period = 7.010 ns )                    ; cs_compare:inst11|state[3]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.809 ns                ;
; N/A                                     ; 142.67 MHz ( period = 7.009 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.794 ns                ;
; N/A                                     ; 142.71 MHz ( period = 7.007 ns )                    ; sr_if:inst2|do1                                                                                     ; controller:inst14|cur_state.init                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.837 ns                ;
; N/A                                     ; 142.73 MHz ( period = 7.006 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.803 ns                ;
; N/A                                     ; 142.76 MHz ( period = 7.005 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 142.82 MHz ( period = 7.002 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.775 ns                ;
; N/A                                     ; 142.82 MHz ( period = 7.002 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.775 ns                ;
; N/A                                     ; 142.86 MHz ( period = 7.000 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.773 ns                ;
; N/A                                     ; 142.86 MHz ( period = 7.000 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.773 ns                ;
; N/A                                     ; 142.90 MHz ( period = 6.998 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.776 ns                ;
; N/A                                     ; 142.94 MHz ( period = 6.996 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.774 ns                ;
; N/A                                     ; 142.98 MHz ( period = 6.994 ns )                    ; cs_compare:inst11|state[2]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.786 ns                ;
; N/A                                     ; 143.02 MHz ( period = 6.992 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.770 ns                ;
; N/A                                     ; 143.02 MHz ( period = 6.992 ns )                    ; cs_compare:inst11|state[0]                                                                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.765 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                                                                                     ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                                              ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 140.21 MHz ( period = 7.132 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.352 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 141.68 MHz ( period = 7.058 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 145.65 MHz ( period = 6.866 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 147.84 MHz ( period = 6.764 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.178 ns                ;
; N/A                                     ; 151.70 MHz ( period = 6.592 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 154.75 MHz ( period = 6.462 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 156.45 MHz ( period = 6.392 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 156.69 MHz ( period = 6.382 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 160.31 MHz ( period = 6.238 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.915 ns                ;
; N/A                                     ; 161.19 MHz ( period = 6.204 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.888 ns                ;
; N/A                                     ; 163.67 MHz ( period = 6.110 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.870 ns                ;
; N/A                                     ; 171.82 MHz ( period = 5.820 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.697 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.482 ns                ;
; N/A                                     ; 186.92 MHz ( period = 5.350 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.471 ns                ;
; N/A                                     ; 187.69 MHz ( period = 5.328 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 196.46 MHz ( period = 5.090 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.564 ns                ;
; N/A                                     ; 213.08 MHz ( period = 4.693 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.468 ns                ;
; N/A                                     ; 213.36 MHz ( period = 4.687 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; 213.36 MHz ( period = 4.687 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; 213.36 MHz ( period = 4.687 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; 213.36 MHz ( period = 4.687 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; 213.36 MHz ( period = 4.687 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; 213.36 MHz ( period = 4.687 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; 213.36 MHz ( period = 4.687 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; 213.36 MHz ( period = 4.687 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; 213.36 MHz ( period = 4.687 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg0                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg1                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg2                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg3                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg6                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg7                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg0                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg1                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg2                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg3                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg6                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg7                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.328 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.924 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg2                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.919 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg2                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.899 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.669 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg1                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.655 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.634 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.633 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.639 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.636 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.632 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.624 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.628 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.625 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.615 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.615 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.615 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.604 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.583 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg0                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.596 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.585 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg6                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.570 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.575 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.436 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.434 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.413 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.412 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.405 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.394 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a18~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.390 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.390 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a72~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.378 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.374 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg6                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.315 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg1                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.313 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.311 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.311 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.306 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.298 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.294 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.276 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.253 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.124 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg7                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.106 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.092 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.091 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.089 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.088 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.088 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a45~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.085 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.077 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.080 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.060 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.078 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.053 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.052 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a63~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.050 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a0~porta_address_reg3                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.071 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.069 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a27~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.068 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.053 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.052 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.051 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a54~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.051 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.038 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg7                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.036 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg3                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.030 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a9~porta_address_reg0                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 0.976 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 0.754 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 0.753 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 0.752 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 0.749 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4304:auto_generated|altsyncram_aeq1:altsyncram1|ram_block2a36~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 0.746 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                 ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From          ; To                                                                                                  ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A                                     ; None                                                ; 3.895 ns   ; rst           ; controller:inst14|cur_piece[2]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.895 ns   ; rst           ; controller:inst14|cur_piece[0]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.895 ns   ; rst           ; controller:inst14|cur_piece[1]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.432 ns   ; rst           ; controller:inst14|cur_x[1]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.432 ns   ; rst           ; controller:inst14|cur_x[0]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.927 ns   ; rst           ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[1]        ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.757 ns   ; rst           ; controller:inst14|cur_future_piece[2]                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.757 ns   ; rst           ; controller:inst14|cur_future_piece[0]                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.757 ns   ; rst           ; controller:inst14|cur_future_piece[1]                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.742 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.742 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.742 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.742 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.742 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.742 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.742 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.742 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.742 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.742 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.730 ns   ; rst           ; controller:inst14|cur_state.clear_shift_3                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.659 ns   ; rst           ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.616 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[2]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.616 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.616 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.616 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.616 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.560 ns   ; rst           ; controller:inst14|cur_state.collision_5                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.448 ns   ; rst           ; timer:inst4|cur_count[2]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.448 ns   ; rst           ; timer:inst4|cur_count[3]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.448 ns   ; rst           ; timer:inst4|cur_count[4]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.448 ns   ; rst           ; timer:inst4|cur_count[0]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.448 ns   ; rst           ; timer:inst4|cur_count[6]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.448 ns   ; rst           ; timer:inst4|cur_count[7]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.448 ns   ; rst           ; timer:inst4|cur_count[1]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.448 ns   ; rst           ; timer:inst4|cur_count[5]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.444 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.436 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[1]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.436 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[0]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.436 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[2]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.436 ns   ; rst           ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[3]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.423 ns   ; rst           ; timer:inst4|state.reset                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.344 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.344 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.344 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.344 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.344 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.344 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.344 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.344 ns   ; rst           ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.330 ns   ; rst           ; timer:inst4|state.vga_low                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.327 ns   ; rst           ; timer:inst4|state.done                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.321 ns   ; rst           ; controller:inst14|cur_state.reset_timers_a_1                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.266 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|state[2]                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.200 ns   ; rst           ; controller:inst14|controller_move:move_pm|cur_state.move_6                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.200 ns   ; rst           ; controller:inst14|controller_move:move_pm|cur_state.move_5                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.187 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.187 ns   ; rst           ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.141 ns   ; rst           ; controller:inst14|cur_y[3]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.141 ns   ; rst           ; controller:inst14|cur_y[2]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.141 ns   ; rst           ; controller:inst14|cur_y[0]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.141 ns   ; rst           ; controller:inst14|cur_y[1]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.137 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.137 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.137 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.137 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.137 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.137 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.137 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.137 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.137 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.137 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.137 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 2.070 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.967 ns   ; rst           ; controller:inst14|cur_state.reset_timers_b_1                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.957 ns   ; dbg_inputs[3] ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.927 ns   ; rst           ; controller:inst14|cur_x[2]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.897 ns   ; rst           ; debounce:inst19|state.finish_count                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.892 ns   ; rst           ; debounce:inst19|state.start_count                                                                   ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.866 ns   ; rst           ; npg:inst10|npg_ff:L1|q                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.851 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.830 ns   ; rst           ; piece_lut:inst7|state.wait_for_rom                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.830 ns   ; rst           ; piece_lut:inst7|state.calc_rom_addr_1                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.829 ns   ; rst           ; piece_lut:inst7|state.cord_overflow                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.827 ns   ; rst           ; piece_lut:inst7|state.cord_calc                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.822 ns   ; rst           ; piece_lut:inst7|state.reset                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.821 ns   ; rst           ; piece_lut:inst7|state.calc_rom_addr_2                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.820 ns   ; rst           ; piece_lut:inst7|cur_rom_addr[2]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.820 ns   ; rst           ; piece_lut:inst7|cur_rom_addr[0]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.820 ns   ; rst           ; piece_lut:inst7|cur_rom_addr[5]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.820 ns   ; rst           ; piece_lut:inst7|cur_rom_addr[3]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.772 ns   ; rst           ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.772 ns   ; rst           ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.770 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.770 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.770 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.770 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.770 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.770 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.770 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.770 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.770 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.770 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.759 ns   ; rst           ; piece_lut:inst7|cur_mask[7]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.759 ns   ; rst           ; piece_lut:inst7|cur_mask[2]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.759 ns   ; rst           ; piece_lut:inst7|cur_mask[3]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.759 ns   ; rst           ; piece_lut:inst7|cur_mask[1]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.759 ns   ; rst           ; piece_lut:inst7|cur_mask[4]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.759 ns   ; rst           ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.759 ns   ; rst           ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.759 ns   ; rst           ; piece_lut:inst7|cur_mask[0]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.712 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[4]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.712 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[3]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.712 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[5]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.712 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[6]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.711 ns   ; rst           ; piece_lut:inst7|cur_rom_addr[1]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.711 ns   ; rst           ; piece_lut:inst7|cur_rom_addr[6]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.711 ns   ; rst           ; piece_lut:inst7|cur_rom_addr[4]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.701 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.701 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.701 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.701 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.697 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[2]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.696 ns   ; rst           ; controller:inst14|cur_rot[0]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.696 ns   ; rst           ; controller:inst14|cur_rot[1]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.688 ns   ; rst           ; controller:inst14|cur_timer_1_time                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.688 ns   ; rst           ; controller:inst14|cur_timer_1_reset                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.688 ns   ; rst           ; controller:inst14|cur_timer_1_start                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.623 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.623 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.623 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.623 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.623 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.623 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.623 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.623 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.622 ns   ; dbg_inputs[2] ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.611 ns   ; rst           ; timer:inst4|state.check                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.564 ns   ; rst           ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[7]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.561 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.559 ns   ; rst           ; controller:inst14|controller_move:move_pm|cur_state.done_error                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.551 ns   ; rst           ; controller:inst14|controller_move:move_pm|cur_state.reset                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.545 ns   ; rst           ; controller:inst14|cur_state.move_4                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.535 ns   ; rst           ; controller:inst14|cur_state.soft_drop_1                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.534 ns   ; rst           ; controller:inst14|cur_state.reset                                                                   ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.534 ns   ; rst           ; controller:inst14|cur_state.drop_timer_reset                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.528 ns   ; rst           ; controller:inst14|cur_state.hard_drop_1                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.528 ns   ; rst           ; controller:inst14|cur_state.draw_next_piece_1                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.528 ns   ; rst           ; controller:inst14|cur_state.init                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.528 ns   ; rst           ; controller:inst14|cur_state.soft_drop_2                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.528 ns   ; rst           ; controller:inst14|cur_state.gen_piece_1                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.528 ns   ; rst           ; controller:inst14|cur_state.soft_drop_3                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.525 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.518 ns   ; rst           ; controller:inst14|cur_state.move_2                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.518 ns   ; rst           ; controller:inst14|cur_state.space_2                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.518 ns   ; rst           ; controller:inst14|cur_state.move_3                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.518 ns   ; rst           ; controller:inst14|cur_state.space_1                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.518 ns   ; rst           ; controller:inst14|cur_state.key                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.502 ns   ; rst           ; controller:inst14|cur_state.collision_1                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.502 ns   ; rst           ; controller:inst14|cur_state.draw_next_piece_5                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.502 ns   ; rst           ; controller:inst14|cur_state.draw_next_piece_3                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.502 ns   ; rst           ; controller:inst14|cur_state.draw_next_piece_4                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.502 ns   ; rst           ; controller:inst14|cur_state.draw_next_piece_2                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.502 ns   ; rst           ; controller:inst14|cur_state.first_draw_2                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.502 ns   ; rst           ; controller:inst14|cur_state.first_draw_4                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.501 ns   ; rst           ; timer:inst4|state.vga_high                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.500 ns   ; rst           ; timer:inst4|cur_ready                                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.498 ns   ; rst           ; controller:inst14|cur_state.drop_overflow                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.498 ns   ; rst           ; controller:inst14|cur_state.first_draw_1                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.498 ns   ; rst           ; controller:inst14|cur_state.reset_timers_b_2                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.498 ns   ; rst           ; controller:inst14|cur_state.game_over                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.487 ns   ; rst           ; vga:inst3|vga_sync:sync|h_sync_state                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 1.464 ns   ; rst           ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;               ;                                                                                                     ;             ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 13.512 ns  ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 12.679 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 12.671 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 12.661 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 12.661 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 12.659 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 12.659 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 12.405 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 12.405 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 12.400 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 12.395 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 12.395 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 12.390 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 12.380 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 12.380 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 12.151 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 12.145 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 12.145 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 12.131 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 12.130 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 12.130 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 11.863 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 11.853 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 11.817 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 11.817 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 11.803 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 11.793 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 11.559 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 11.559 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 11.549 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 11.549 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.329 ns   ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 7.704 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk  ; clock_50mhz ;
; N/A   ; None         ; 7.082 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 5.310 ns  ; dbg_inputs[5]                ; debounce:inst19|output[5]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.825 ns  ; dbg_inputs[4]                ; debounce:inst19|output[4]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.054 ns  ; dbg_inputs[5]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.552 ns  ; dbg_inputs[4]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.193 ns  ; dbg_inputs[5]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.188 ns  ; dbg_inputs[5]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.691 ns  ; dbg_inputs[4]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.686 ns  ; dbg_inputs[4]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.401 ns  ; dbg_inputs[5]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.899 ns  ; dbg_inputs[4]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.603 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.586 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.531 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.518 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.508 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.494 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.429 ns  ; dbg_inputs[3]                ; debounce:inst19|output[3]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.384 ns  ; dbg_inputs[2]                ; debounce:inst19|output[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.372 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.363 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.360 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.350 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.350 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.332 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.331 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.313 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.310 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.309 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.279 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.277 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.273 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.123 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.090 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.075 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.070 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.054 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.054 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.054 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.054 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.044 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.927 ns  ; dbg_inputs[1]                ; debounce:inst19|output[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.874 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.789 ns  ; dbg_inputs[1]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.629 ns  ; dbg_inputs[0]                ; debounce:inst19|output[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.629 ns  ; dbg_inputs[0]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.344 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.344 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.279 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.261 ns  ; dbg_inputs[2]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.215 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.058 ns  ; rst                          ; check_mask:inst5|state.wait_for_ram                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.023 ns  ; rst                          ; check_mask:inst5|state.check                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.072 ns ; dbg_inputs[1]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.074 ns ; dbg_inputs[3]                ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.077 ns ; dbg_inputs[1]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.135 ns ; rst                          ; check_mask:inst5|state.rust                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.166 ns ; rst                          ; check_mask:inst5|state.output                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.166 ns ; rst                          ; check_mask:inst5|state.startup                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.219 ns ; rst                          ; check_mask:inst5|state.wait_for_lut                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.232 ns ; dbg_inputs[0]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.237 ns ; dbg_inputs[0]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.314 ns ; rst                          ; check_mask:inst5|pixel[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.314 ns ; rst                          ; check_mask:inst5|pixel[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.314 ns ; rst                          ; check_mask:inst5|empty_s                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.317 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.383 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.383 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.383 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.383 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.383 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.383 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.383 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.383 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.439 ns ; rst                          ; npg:inst10|npg_ff:L3|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.445 ns ; rst                          ; draw_score:inst13|state.reset                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.445 ns ; rst                          ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.448 ns ; rst                          ; npg:inst10|npg_ff:L2|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.469 ns ; rst                          ; draw_score:inst13|state.done                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.469 ns ; rst                          ; draw_score:inst13|state.writing                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.469 ns ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.469 ns ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.469 ns ; rst                          ; cs_compare:inst11|cs_shift:shift|state[1]                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.551 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.551 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.551 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.551 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.551 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.576 ns ; rst                          ; cs_compare:inst11|state[3]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.576 ns ; rst                          ; cs_compare:inst11|state[0]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.576 ns ; rst                          ; cs_compare:inst11|state[2]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.576 ns ; rst                          ; cs_compare:inst11|row_full                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.577 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.577 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.577 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.577 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.586 ns ; rst                          ; cs_compare:inst11|state[1]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.592 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.move_6                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.595 ns ; rst                          ; debounce:inst19|output[3]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.598 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.move_5                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.599 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.do_move_1                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.600 ns ; dbg_inputs[2]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.605 ns ; dbg_inputs[2]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.649 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.674 ns ; dbg_inputs[1]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.706 ns ; rst                          ; debounce:inst19|output[5]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.706 ns ; rst                          ; debounce:inst19|output[4]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[2]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[6]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[3]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[4]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[5]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[0]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[1]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; npg:inst10|npg_ff:L1|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; log_score:inst12|score:L1|score[2]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; log_score:inst12|score:L1|score[7]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; log_score:inst12|score:L1|score[6]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; log_score:inst12|score:L1|score[0]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; log_score:inst12|score:L1|score[1]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; log_score:inst12|score:L1|score[5]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; log_score:inst12|score:L1|score[4]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.713 ns ; rst                          ; log_score:inst12|score:L1|score[3]                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.723 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.do_move_2                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.723 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.move_3                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.726 ns ; rst                          ; draw_score:inst13|i[2]                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.726 ns ; rst                          ; draw_score:inst13|i[0]                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.733 ns ; rst                          ; controller:inst14|cur_state.collision_5                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.734 ns ; rst                          ; controller:inst14|cur_state.clear_shift_3                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.734 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.do_move_3                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.735 ns ; rst                          ; draw_score:inst13|i[1]                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.798 ns ; rst                          ; debounce:inst19|output[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.800 ns ; rst                          ; debounce:inst19|output[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.801 ns ; rst                          ; debounce:inst19|output[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.801 ns ; rst                          ; debounce:inst19|state.uit                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.814 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.done_fit                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.817 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.817 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.817 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.817 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.817 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.817 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.817 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.817 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.817 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.826 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.826 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.826 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.826 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.840 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[5]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.841 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[7]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.847 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[6]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.848 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[4]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.923 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.923 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.923 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.923 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.923 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.923 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.923 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.935 ns ; dbg_inputs[3]                ; debounce:inst19|state.start_count                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.936 ns ; rst                          ; controller:inst14|cur_state.clear_shift_1                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.936 ns ; rst                          ; controller:inst14|cur_state.reset_timers_a_2                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.936 ns ; rst                          ; controller:inst14|cur_state.draw                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.940 ns ; dbg_inputs[3]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.949 ns ; rst                          ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[0]                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.958 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.958 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.958 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.958 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.969 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.done_error                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.970 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.move_2                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.974 ns ; rst                          ; controller:inst14|controller_move:move_pm|cur_state.reset                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.988 ns ; rst                          ; vga:inst3|vga_sync:sync|v_sync_state                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.991 ns ; rst                          ; vga:inst3|vga_field_check:field_check|in_field_state                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.991 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[3]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.991 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[2]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.991 ns ; rst                          ; vga:inst3|vga_field_check:field_check|end_field_line_state                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.994 ns ; rst                          ; controller:inst14|cur_state.collision_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.994 ns ; rst                          ; controller:inst14|cur_state.clear_shift_2                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.999 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.000 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.002 ns ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.003 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.004 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.004 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.005 ns ; rst                          ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.011 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.011 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.011 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.011 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.011 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.011 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.011 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec 12 22:04:48 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "vga:inst3|vga_read:read_and_output|h_sync_out" as buffer
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 117.41 MHz between source register "cs_compare:inst11|state[0]" and destination register "sr_if:inst2|do1" (period= 8.517 ns)
    Info: + Longest register to register delay is 8.287 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y24_N17; Fanout = 10; REG Node = 'cs_compare:inst11|state[0]'
        Info: 2: + IC(0.506 ns) + CELL(0.438 ns) = 0.944 ns; Loc. = LCCOMB_X34_Y24_N24; Fanout = 5; COMB Node = 'cs_compare:inst11|cs_compare_comb:comb|Mux0~0'
        Info: 3: + IC(0.292 ns) + CELL(0.413 ns) = 1.649 ns; Loc. = LCCOMB_X34_Y24_N28; Fanout = 4; COMB Node = 'addr1~1'
        Info: 4: + IC(0.268 ns) + CELL(0.393 ns) = 2.310 ns; Loc. = LCCOMB_X34_Y24_N8; Fanout = 1; COMB Node = 'addr1~3'
        Info: 5: + IC(0.262 ns) + CELL(0.275 ns) = 2.847 ns; Loc. = LCCOMB_X34_Y24_N10; Fanout = 112; COMB Node = 'addr1~4'
        Info: 6: + IC(1.079 ns) + CELL(0.275 ns) = 4.201 ns; Loc. = LCCOMB_X31_Y25_N14; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12|Y~0'
        Info: 7: + IC(0.256 ns) + CELL(0.271 ns) = 4.728 ns; Loc. = LCCOMB_X31_Y25_N24; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12|Y~1'
        Info: 8: + IC(0.251 ns) + CELL(0.275 ns) = 5.254 ns; Loc. = LCCOMB_X31_Y25_N26; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do1~2'
        Info: 9: + IC(0.248 ns) + CELL(0.419 ns) = 5.921 ns; Loc. = LCCOMB_X31_Y25_N30; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do1~3'
        Info: 10: + IC(1.001 ns) + CELL(0.275 ns) = 7.197 ns; Loc. = LCCOMB_X34_Y22_N20; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~0'
        Info: 11: + IC(0.761 ns) + CELL(0.245 ns) = 8.203 ns; Loc. = LCCOMB_X34_Y26_N8; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~3'
        Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 8.287 ns; Loc. = LCFF_X34_Y26_N9; Fanout = 6; REG Node = 'sr_if:inst2|do1'
        Info: Total cell delay = 3.363 ns ( 40.58 % )
        Info: Total interconnect delay = 4.924 ns ( 59.42 % )
    Info: - Smallest clock skew is -0.016 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 6.887 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(3.247 ns) + CELL(0.000 ns) = 5.364 ns; Loc. = CLKCTRL_G1; Fanout = 1413; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.986 ns) + CELL(0.537 ns) = 6.887 ns; Loc. = LCFF_X34_Y26_N9; Fanout = 6; REG Node = 'sr_if:inst2|do1'
            Info: Total cell delay = 2.323 ns ( 33.73 % )
            Info: Total interconnect delay = 4.564 ns ( 66.27 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 6.903 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(3.247 ns) + CELL(0.000 ns) = 5.364 ns; Loc. = CLKCTRL_G1; Fanout = 1413; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.002 ns) + CELL(0.537 ns) = 6.903 ns; Loc. = LCFF_X35_Y24_N17; Fanout = 10; REG Node = 'cs_compare:inst11|state[0]'
            Info: Total cell delay = 2.323 ns ( 33.65 % )
            Info: Total interconnect delay = 4.580 ns ( 66.35 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 140.21 MHz between source register "sld_hub:auto_hub|irf_reg[1][5]" and destination register "sld_hub:auto_hub|tdo" (period= 7.132 ns)
    Info: + Longest register to register delay is 3.352 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y28_N27; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
        Info: 2: + IC(0.541 ns) + CELL(0.437 ns) = 0.978 ns; Loc. = LCCOMB_X29_Y28_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0'
        Info: 3: + IC(0.660 ns) + CELL(0.150 ns) = 1.788 ns; Loc. = LCCOMB_X31_Y28_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1'
        Info: 4: + IC(0.252 ns) + CELL(0.420 ns) = 2.460 ns; Loc. = LCCOMB_X31_Y28_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.249 ns) + CELL(0.150 ns) = 2.859 ns; Loc. = LCCOMB_X31_Y28_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.259 ns) + CELL(0.150 ns) = 3.268 ns; Loc. = LCCOMB_X31_Y28_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.352 ns; Loc. = LCFF_X31_Y28_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.391 ns ( 41.50 % )
        Info: Total interconnect delay = 1.961 ns ( 58.50 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.426 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 604; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 4.426 ns; Loc. = LCFF_X31_Y28_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.13 % )
            Info: Total interconnect delay = 3.889 ns ( 87.87 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.426 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 604; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 4.426 ns; Loc. = LCFF_X30_Y28_N27; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
            Info: Total cell delay = 0.537 ns ( 12.13 % )
            Info: Total interconnect delay = 3.889 ns ( 87.87 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "controller:inst14|cur_piece[2]" (data pin = "rst", clock pin = "clock_50mhz") is 3.895 ns
    Info: + Longest pin to register delay is 10.850 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 371; PIN Node = 'rst'
        Info: 2: + IC(7.380 ns) + CELL(0.420 ns) = 8.652 ns; Loc. = LCCOMB_X44_Y25_N18; Fanout = 1; COMB Node = 'controller:inst14|cur_piece[1]~1'
        Info: 3: + IC(0.967 ns) + CELL(0.150 ns) = 9.769 ns; Loc. = LCCOMB_X41_Y23_N2; Fanout = 3; COMB Node = 'controller:inst14|cur_piece[1]~2'
        Info: 4: + IC(0.421 ns) + CELL(0.660 ns) = 10.850 ns; Loc. = LCFF_X40_Y23_N17; Fanout = 2; REG Node = 'controller:inst14|cur_piece[2]'
        Info: Total cell delay = 2.082 ns ( 19.19 % )
        Info: Total interconnect delay = 8.768 ns ( 80.81 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 6.919 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(3.247 ns) + CELL(0.000 ns) = 5.364 ns; Loc. = CLKCTRL_G1; Fanout = 1413; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 6.919 ns; Loc. = LCFF_X40_Y23_N17; Fanout = 2; REG Node = 'controller:inst14|cur_piece[2]'
        Info: Total cell delay = 2.323 ns ( 33.57 % )
        Info: Total interconnect delay = 4.596 ns ( 66.43 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_vsync" through register "vga:inst3|vga_read:read_and_output|v_sync_out" is 13.512 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 6.921 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(3.247 ns) + CELL(0.000 ns) = 5.364 ns; Loc. = CLKCTRL_G1; Fanout = 1413; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 6.921 ns; Loc. = LCFF_X44_Y23_N17; Fanout = 6; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: Total cell delay = 2.323 ns ( 33.56 % )
        Info: Total interconnect delay = 4.598 ns ( 66.44 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.341 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y23_N17; Fanout = 6; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: 2: + IC(3.543 ns) + CELL(2.798 ns) = 6.341 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'vga_vsync'
        Info: Total cell delay = 2.798 ns ( 44.13 % )
        Info: Total interconnect delay = 3.543 ns ( 55.87 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "debounce:inst19|output[5]" (data pin = "dbg_inputs[5]", clock pin = "clock_50mhz") is 5.310 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 7.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(1.564 ns) + CELL(0.787 ns) = 4.468 ns; Loc. = LCFF_X30_Y21_N9; Fanout = 2; REG Node = 'vga:inst3|vga_read:read_and_output|h_sync_out'
        Info: 4: + IC(1.446 ns) + CELL(0.000 ns) = 5.914 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'vga:inst3|vga_read:read_and_output|h_sync_out~clkctrl'
        Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 7.469 ns; Loc. = LCFF_X44_Y20_N3; Fanout = 2; REG Node = 'debounce:inst19|output[5]'
        Info: Total cell delay = 3.110 ns ( 41.64 % )
        Info: Total interconnect delay = 4.359 ns ( 58.36 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.425 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'dbg_inputs[5]'
        Info: 2: + IC(1.067 ns) + CELL(0.275 ns) = 2.341 ns; Loc. = LCCOMB_X44_Y20_N2; Fanout = 1; COMB Node = 'debounce:inst19|output~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X44_Y20_N3; Fanout = 2; REG Node = 'debounce:inst19|output[5]'
        Info: Total cell delay = 1.358 ns ( 56.00 % )
        Info: Total interconnect delay = 1.067 ns ( 44.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Thu Dec 12 22:04:49 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


