

================================================================
== Vitis HLS Report for 'make_win97'
================================================================
* Date:           Tue Oct 28 00:04:32 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.676 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      149|    71294|  1.490 us|  0.713 ms|  149|  71294|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_make_win97_Pipeline_win9x9_read_pix_fu_84  |make_win97_Pipeline_win9x9_read_pix  |      147|    71292|  1.470 us|  0.713 ms|  147|  71292|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      66|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     0|    3739|    1593|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|      40|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    3779|    1724|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_make_win97_Pipeline_win9x9_read_pix_fu_84  |make_win97_Pipeline_win9x9_read_pix  |        0|   0|  3739|  1543|    0|
    |mul_9ns_9ns_17_1_1_U920                        |mul_9ns_9ns_17_1_1                   |        0|   0|     0|    50|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                     |        0|   0|  3739|  1593|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |PH_fu_131_p2         |         +|   0|  0|  16|           9|           4|
    |PW_fu_140_p2         |         +|   0|  0|  16|           9|           4|
    |add_ln670_fu_95_p2   |         +|   0|  0|  16|           9|           5|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |th_eff_fu_119_p3     |    select|   0|  0|   8|           1|           8|
    |xor_ln670_fu_113_p2  |       xor|   0|  0|   8|           8|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  66|          37|          24|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |ap_done               |   9|          2|    1|          2|
    |h0_c_blk_n            |   9|          2|    1|          2|
    |s_pix_i_read          |   9|          2|    1|          2|
    |s_win_i_write         |   9|          2|    1|          2|
    |tw_eff_loc_i_c_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  65|         14|    6|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |PH_reg_166                                                  |   9|   0|    9|          0|
    |PW_reg_172                                                  |   9|   0|    9|          0|
    |ap_CS_fsm                                                   |   3|   0|    3|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln146_reg_177                                           |  17|   0|   17|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |  40|   0|   40|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+------+------------+----------------+--------------+
|           RTL Ports           | Dir | Bits |  Protocol  |  Source Object |    C Type    |
+-------------------------------+-----+------+------------+----------------+--------------+
|ap_clk                         |   in|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_rst                         |   in|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_start                       |   in|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_done                        |  out|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_continue                    |   in|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_idle                        |  out|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_ready                       |  out|     1|  ap_ctrl_hs|      make_win97|  return value|
|s_pix_i_dout                   |   in|    32|     ap_fifo|         s_pix_i|       pointer|
|s_pix_i_num_data_valid         |   in|    10|     ap_fifo|         s_pix_i|       pointer|
|s_pix_i_fifo_cap               |   in|    10|     ap_fifo|         s_pix_i|       pointer|
|s_pix_i_empty_n                |   in|     1|     ap_fifo|         s_pix_i|       pointer|
|s_pix_i_read                   |  out|     1|     ap_fifo|         s_pix_i|       pointer|
|s_win_i_din                    |  out|  2593|     ap_fifo|         s_win_i|       pointer|
|s_win_i_num_data_valid         |   in|     7|     ap_fifo|         s_win_i|       pointer|
|s_win_i_fifo_cap               |   in|     7|     ap_fifo|         s_win_i|       pointer|
|s_win_i_full_n                 |   in|     1|     ap_fifo|         s_win_i|       pointer|
|s_win_i_write                  |  out|     1|     ap_fifo|         s_win_i|       pointer|
|h0                             |   in|     9|     ap_none|              h0|       pointer|
|p_read                         |   in|     8|     ap_none|          p_read|        scalar|
|h0_c_din                       |  out|     9|     ap_fifo|            h0_c|       pointer|
|h0_c_num_data_valid            |   in|     2|     ap_fifo|            h0_c|       pointer|
|h0_c_fifo_cap                  |   in|     2|     ap_fifo|            h0_c|       pointer|
|h0_c_full_n                    |   in|     1|     ap_fifo|            h0_c|       pointer|
|h0_c_write                     |  out|     1|     ap_fifo|            h0_c|       pointer|
|tw_eff_loc_i_c_din             |  out|     8|     ap_fifo|  tw_eff_loc_i_c|       pointer|
|tw_eff_loc_i_c_num_data_valid  |   in|     2|     ap_fifo|  tw_eff_loc_i_c|       pointer|
|tw_eff_loc_i_c_fifo_cap        |   in|     2|     ap_fifo|  tw_eff_loc_i_c|       pointer|
|tw_eff_loc_i_c_full_n          |   in|     1|     ap_fifo|  tw_eff_loc_i_c|       pointer|
|tw_eff_loc_i_c_write           |  out|     1|     ap_fifo|  tw_eff_loc_i_c|       pointer|
+-------------------------------+-----+------+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.volatile.i9P0A, i9 %h0"   --->   Operation 5 'read' 'h0_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %tw_eff_loc_i_c, i8 %p_read_1"   --->   Operation 6 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i9P0A, i9 %h0_c, i9 %h0_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.77ns)   --->   "%add_ln670 = add i9 %h0_read, i9 16" [src/srcnn.cpp:670]   --->   Operation 8 'add' 'add_ln670' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node PH)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln670, i32 8" [src/srcnn.cpp:670]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node PH)   --->   "%trunc_ln669 = trunc i9 %h0_read" [src/srcnn.cpp:669]   --->   Operation 10 'trunc' 'trunc_ln669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node PH)   --->   "%xor_ln670 = xor i8 %trunc_ln669, i8 255" [src/srcnn.cpp:670]   --->   Operation 11 'xor' 'xor_ln670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node PH)   --->   "%th_eff = select i1 %tmp, i8 %xor_ln670, i8 16" [src/srcnn.cpp:670]   --->   Operation 12 'select' 'th_eff' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node PH)   --->   "%th_eff_cast_i = zext i8 %th_eff" [src/srcnn.cpp:670]   --->   Operation 13 'zext' 'th_eff_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns) (out node of the LUT)   --->   "%PH = add i9 %th_eff_cast_i, i9 12" [src/srcnn.cpp:124->src/srcnn.cpp:314->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 14 'add' 'PH' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.50>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_cast = zext i8 %p_read_1"   --->   Operation 15 'zext' 'p_read_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.76ns)   --->   "%PW = add i9 %p_read_cast, i9 12" [src/srcnn.cpp:125->src/srcnn.cpp:314->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 16 'add' 'PW' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i9 %PH" [src/srcnn.cpp:146->src/srcnn.cpp:314->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 17 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i9 %PW" [src/srcnn.cpp:146->src/srcnn.cpp:314->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 18 'zext' 'zext_ln146_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.74ns)   --->   "%mul_ln146 = mul i17 %zext_ln146, i17 %zext_ln146_1" [src/srcnn.cpp:146->src/srcnn.cpp:314->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 19 'mul' 'mul_ln146' <Predicate = true> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln146 = call void @make_win97_Pipeline_win9x9_read_pix, i17 %mul_ln146, i9 %PW, i32 %s_pix_i, i9 %PH, i2593 %s_win_i" [src/srcnn.cpp:146->src/srcnn.cpp:314->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 21 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tw_eff_loc_i_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2593 %s_win_i, void @empty_95, i32 0, i32 0, void @empty_85, i32 0, i32 0, void @empty_85, void @empty_85, void @empty_85, i32 0, i32 0, i32 0, i32 0, void @empty_85, void @empty_85, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_pix_i, void @empty_95, i32 0, i32 0, void @empty_85, i32 0, i32 0, void @empty_85, void @empty_85, void @empty_85, i32 0, i32 0, i32 0, i32 0, void @empty_85, void @empty_85, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln146 = call void @make_win97_Pipeline_win9x9_read_pix, i17 %mul_ln146, i9 %PW, i32 %s_pix_i, i9 %PH, i2593 %s_win_i" [src/srcnn.cpp:146->src/srcnn.cpp:314->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 26 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln314 = ret" [src/srcnn.cpp:314->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 27 'ret' 'ret_ln314' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_pix_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_win_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ h0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h0_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tw_eff_loc_i_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1          (read         ) [ 0010]
h0_read           (read         ) [ 0000]
write_ln0         (write        ) [ 0000]
write_ln0         (write        ) [ 0000]
add_ln670         (add          ) [ 0000]
tmp               (bitselect    ) [ 0000]
trunc_ln669       (trunc        ) [ 0000]
xor_ln670         (xor          ) [ 0000]
th_eff            (select       ) [ 0000]
th_eff_cast_i     (zext         ) [ 0000]
PH                (add          ) [ 0011]
p_read_cast       (zext         ) [ 0000]
PW                (add          ) [ 0001]
zext_ln146        (zext         ) [ 0000]
zext_ln146_1      (zext         ) [ 0000]
mul_ln146         (mul          ) [ 0001]
empty             (wait         ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
call_ln146        (call         ) [ 0000]
ret_ln314         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_pix_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_pix_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_win_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_win_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h0_c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0_c"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tw_eff_loc_i_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tw_eff_loc_i_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="make_win97_Pipeline_win9x9_read_pix"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_95"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_85"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="h0_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="9" slack="0"/>
<pin id="65" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln0_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="9" slack="0"/>
<pin id="79" dir="0" index="2" bw="9" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_make_win97_Pipeline_win9x9_read_pix_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="17" slack="0"/>
<pin id="87" dir="0" index="2" bw="9" slack="0"/>
<pin id="88" dir="0" index="3" bw="32" slack="0"/>
<pin id="89" dir="0" index="4" bw="9" slack="1"/>
<pin id="90" dir="0" index="5" bw="2593" slack="0"/>
<pin id="91" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln146/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="add_ln670_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="9" slack="0"/>
<pin id="97" dir="0" index="1" bw="6" slack="0"/>
<pin id="98" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln670/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="9" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="trunc_ln669_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="9" slack="0"/>
<pin id="111" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln669/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="xor_ln670_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln670/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="th_eff_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="th_eff/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="th_eff_cast_i_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="th_eff_cast_i/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="PH_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="5" slack="0"/>
<pin id="134" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="PH/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_read_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="1"/>
<pin id="139" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read_cast/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="PW_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="PW/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln146_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="1"/>
<pin id="149" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln146_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mul_ln146_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="9" slack="0"/>
<pin id="157" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln146/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_read_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="PH_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="1"/>
<pin id="168" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="PH "/>
</bind>
</comp>

<comp id="172" class="1005" name="PW_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="1"/>
<pin id="174" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="PW "/>
</bind>
</comp>

<comp id="177" class="1005" name="mul_ln146_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="17" slack="1"/>
<pin id="179" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln146 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="56" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="62" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="99"><net_src comp="62" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="95" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="112"><net_src comp="62" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="101" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="113" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="140" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="153"><net_src comp="140" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="147" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="154" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="164"><net_src comp="56" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="169"><net_src comp="131" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="175"><net_src comp="140" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="180"><net_src comp="154" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_pix_i | {}
	Port: s_win_i | {2 3 }
	Port: h0_c | {1 }
	Port: tw_eff_loc_i_c | {1 }
 - Input state : 
	Port: make_win97 : s_pix_i | {2 3 }
	Port: make_win97 : h0 | {1 }
	Port: make_win97 : p_read | {1 }
  - Chain level:
	State 1
		tmp : 1
		xor_ln670 : 1
		th_eff : 1
		th_eff_cast_i : 2
		PH : 3
	State 2
		PW : 1
		zext_ln146_1 : 2
		mul_ln146 : 3
		call_ln146 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_make_win97_Pipeline_win9x9_read_pix_fu_84 |    0    |    0    |  3.416  |   3797  |   1391  |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |                mul_ln146_fu_154               |    0    |    0    |    0    |    0    |    50   |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                add_ln670_fu_95                |    0    |    0    |    0    |    0    |    16   |    0    |
|    add   |                   PH_fu_131                   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                   PW_fu_140                   |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |                xor_ln670_fu_113               |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |                 th_eff_fu_119                 |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |              p_read_1_read_fu_56              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               h0_read_read_fu_62              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |             write_ln0_write_fu_68             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             write_ln0_write_fu_76             |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|                   tmp_fu_101                  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |               trunc_ln669_fu_109              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |              th_eff_cast_i_fu_127             |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |               p_read_cast_fu_137              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln146_fu_147               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |              zext_ln146_1_fu_150              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                               |    0    |    0    |  3.416  |   3797  |   1503  |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    PH_reg_166   |    9   |
|    PW_reg_172   |    9   |
|mul_ln146_reg_177|   17   |
| p_read_1_reg_161|    8   |
+-----------------+--------+
|      Total      |   43   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
| grp_make_win97_Pipeline_win9x9_read_pix_fu_84 |  p1  |   2  |  17  |   34   ||    9    |
| grp_make_win97_Pipeline_win9x9_read_pix_fu_84 |  p2  |   2  |   9  |   18   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   52   ||  0.854  ||    18   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    0   |    3   |  3797  |  1503  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   43   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    0   |    4   |  3840  |  1521  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
