
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101860                       # Number of seconds simulated
sim_ticks                                101859878000                       # Number of ticks simulated
final_tick                               101859878000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69729                       # Simulator instruction rate (inst/s)
host_op_rate                                    72552                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17634998                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666088                       # Number of bytes of host memory used
host_seconds                                  5776.01                       # Real time elapsed on the host
sim_insts                                   402752520                       # Number of instructions simulated
sim_ops                                     419059513                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           70464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           33664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        97536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             201664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        70464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         70464                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3151                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             691774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             330493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        957551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1979818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        691774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           691774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            691774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            330493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       957551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1979818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 201664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  201664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  101859813500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.647059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.422333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.782481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          238     42.42%     42.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           89     15.86%     58.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           43      7.66%     65.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      4.63%     70.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      4.81%     75.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      2.32%     77.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.89%     78.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.43%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          112     19.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          561                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    137195120                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               196276370                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15755000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43540.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62290.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2584                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   32326186.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1920660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1009470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11859540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         146898960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41787840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9550560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       287116410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       225445920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      24166704120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            24892375140                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            244.378607                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         101743173533                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     19837000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      62578000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 100526448000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    587100743                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      34256717                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    629657540                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2127720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1119525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10638600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         212050800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             52097430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14079840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       417486810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       322239840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      24048663420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            25080503985                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            246.225545                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         101708356796                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     29376500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      90348000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  99954253750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    839167000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      31193454                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    915539296                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                50818850                       # Number of BP lookups
system.cpu.branchPred.condPredicted          44398173                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            351059                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             38973358                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                38425943                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.595412                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2833917                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              77420                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          213048                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             212407                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              641                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          609                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        203719757                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             418337                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      416905775                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    50818850                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           41472267                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     202752580                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  765724                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  761                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           428                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1506                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 122850096                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1693                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          203556474                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.135686                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.020332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6948329      3.41%      3.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 73177914     35.95%     39.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8735862      4.29%     43.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                114694369     56.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            203556474                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.249455                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.046467                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  8854123                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16304279                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 167139503                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              10938695                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 319874                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             38173799                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 63166                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              427635430                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               1568960                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 319874                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 15754791                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1454552                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2411771                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 171014425                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              12601061                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              426620065                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                456410                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               3760808                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                4106245                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    733                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  41241                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           588528345                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2141025156                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        718180681                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576947938                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 11580406                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             155338                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          31572                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  22136432                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37684160                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            37946416                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            526151                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           477353                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  425947336                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               32154                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 422197481                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            572566                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         6919976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     23599638                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     203556474                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.074105                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.733473                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6529187      3.21%      3.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            26622332     13.08%     16.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           117201370     57.58%     73.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            51641941     25.37%     99.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1561634      0.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  10      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       203556474                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                74362968     86.61%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5610861      6.53%     93.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5887788      6.86%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                22      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             344086293     81.50%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1603816      0.38%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.04%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38517984      9.12%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            37834669      8.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              422197481                       # Type of FU issued
system.cpu.iq.rate                           2.072442                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    85861652                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.203368                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1134385608                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         432900347                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    420766906                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              508059081                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           436475                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       495451                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          898                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       244275                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       902244                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2066                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 319874                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  663135                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   458                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           425979494                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37684160                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             37946416                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              31570                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     91                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   260                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            898                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         247688                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        48781                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               296469                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             421826745                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              38324835                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            370736                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             4                       # number of nop insts executed
system.cpu.iew.exec_refs                     76136301                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 49160776                       # Number of branches executed
system.cpu.iew.exec_stores                   37811466                       # Number of stores executed
system.cpu.iew.exec_rate                     2.070623                       # Inst execution rate
system.cpu.iew.wb_sent                      420820429                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     420766922                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 319877892                       # num instructions producing a value
system.cpu.iew.wb_consumers                 796402676                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.065420                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.401653                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         6309749                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            288077                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    202579090                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.068622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.068812                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     38388622     18.95%     18.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     59012144     29.13%     48.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     61268646     30.24%     78.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8344055      4.12%     82.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4786876      2.36%     84.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     16592975      8.19%     93.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1116625      0.55%     93.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       887393      0.44%     93.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     12181754      6.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    202579090                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752520                       # Number of instructions committed
system.cpu.commit.committedOps              419059513                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890850                       # Number of memory references committed
system.cpu.commit.loads                      37188709                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961079                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724794                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239999                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342417093     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188709      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702125      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059513                       # Class of committed instruction
system.cpu.commit.bw_lim_events              12181754                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    615735478                       # The number of ROB reads
system.cpu.rob.rob_writes                   851685074                       # The number of ROB writes
system.cpu.timesIdled                             993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          163283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752520                       # Number of Instructions Simulated
system.cpu.committedOps                     419059513                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.505819                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.505819                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.976993                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.976993                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                691060021                       # number of integer regfile reads
system.cpu.int_regfile_writes               296904748                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1379937393                       # number of cc regfile reads
system.cpu.cc_regfile_writes                281171297                       # number of cc regfile writes
system.cpu.misc_regfile_reads                75392180                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  33258                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              6072                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.104236                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57903360                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7096                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                  8160                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            166500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.104236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998149                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998149                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         115871568                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        115871568                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     36224706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36224706                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21677499                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21677499                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          572                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          572                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      57902205                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57902205                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     57902205                       # number of overall hits
system.cpu.dcache.overall_hits::total        57902205                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4992                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4992                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23869                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23869                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           15                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28861                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28861                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28861                       # number of overall misses
system.cpu.dcache.overall_misses::total         28861                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    131693500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    131693500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    216448000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    216448000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       168000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       168000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    348141500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    348141500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    348141500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    348141500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     36229698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36229698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     57931066                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57931066                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     57931066                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57931066                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000138                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001100                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.025554                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.025554                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000498                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000498                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000498                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000498                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26380.909455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26380.909455                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9068.163727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9068.163727                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        11200                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        11200                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12062.697065                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12062.697065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12062.697065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12062.697065                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21586                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2208                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.776268                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6072                       # number of writebacks
system.cpu.dcache.writebacks::total              6072                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1651                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1651                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        20114                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20114                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           15                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21765                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21765                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3341                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3755                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3755                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7096                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7096                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     94336000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     94336000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     43971500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43971500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    138307500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    138307500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    138307500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    138307500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28235.857528                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28235.857528                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11710.119840                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11710.119840                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19490.910372                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19490.910372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19490.910372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19490.910372                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              4697                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.285881                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           122844667                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4953                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24802.072885                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.285881                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.997210                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997210                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         245705127                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        245705127                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    122844667                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       122844667                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     122844667                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        122844667                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    122844667                       # number of overall hits
system.cpu.icache.overall_hits::total       122844667                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5420                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5420                       # number of overall misses
system.cpu.icache.overall_misses::total          5420                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    198381473                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    198381473                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    198381473                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    198381473                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    198381473                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    198381473                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    122850087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    122850087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    122850087                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    122850087                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    122850087                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    122850087                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 36601.747786                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36601.747786                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 36601.747786                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36601.747786                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 36601.747786                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36601.747786                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        41110                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               620                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.306452                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           35                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         4697                       # number of writebacks
system.cpu.icache.writebacks::total              4697                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          466                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          466                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          466                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          466                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          466                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          466                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4954                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4954                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4954                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4954                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4954                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4954                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    168695478                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    168695478                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    168695478                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    168695478                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    168695478                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    168695478                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34052.377473                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34052.377473                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34052.377473                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34052.377473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34052.377473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34052.377473                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18738                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18738                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2414                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   819.951149                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1515                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2724000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      800.961604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.989545                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.195547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.200183                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1496                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004639                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.365234                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    191578                       # Number of tag accesses
system.l2.tags.data_accesses                   191578                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5060                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5060                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5346                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5346                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3631                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3631                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            3852                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3852                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2903                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2903                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  3852                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6534                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10386                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3852                       # number of overall hits
system.l2.overall_hits::cpu.data                 6534                       # number of overall hits
system.l2.overall_hits::total                   10386                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 124                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1102                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             438                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1102                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 562                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1664                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1102                       # number of overall misses
system.l2.overall_misses::cpu.data                562                       # number of overall misses
system.l2.overall_misses::total                  1664                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     14271000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14271000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    138398500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    138398500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     70318500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     70318500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     138398500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      84589500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        222988000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    138398500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     84589500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       222988000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5060                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5060                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5346                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5346                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4954                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7096                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12050                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4954                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7096                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12050                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.033023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033023                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.222447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.222447                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.131098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131098                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.222447                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.079200                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.138091                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.222447                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.079200                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.138091                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 115088.709677                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115088.709677                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 125588.475499                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 125588.475499                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 160544.520548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 160544.520548                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 125588.475499                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 150515.124555                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 134007.211538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 125588.475499                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 150515.124555                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 134007.211538                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            29                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               29                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  37                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 37                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3568                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3568                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           95                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             95                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1101                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1101                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          431                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          431                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1627                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5195                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     93163431                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     93163431                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12466000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12466000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    131727500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131727500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     67300500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     67300500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    131727500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     79766500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    211494000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    131727500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     79766500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     93163431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    304657431                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.025300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.222245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.222245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.129003                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.129003                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.222245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.074126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.135021                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.222245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.074126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.431120                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 26110.827074                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 26110.827074                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 131221.052632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 131221.052632                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 119643.505904                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 119643.505904                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 156149.651972                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 156149.651972                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 119643.505904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 151647.338403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 129990.165950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 119643.505904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 151647.338403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 26110.827074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 58644.356304                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3151                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3056                       # Transaction distribution
system.membus.trans_dist::ReadExReq                95                       # Transaction distribution
system.membus.trans_dist::ReadExResp               95                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3056                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       201664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  201664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3151                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3151    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3151                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4709203                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16551018                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        22819                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        10781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          363                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2044                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2044                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 101859878000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8294                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5709                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3800                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3755                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3755                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4954                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3341                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        20264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 34868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       617600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       842752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1460352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3800                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            15850                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.152618                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.359631                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13431     84.74%     84.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2419     15.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              15850                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           22178500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7431496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10647493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
