Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 30 18:30:19 2022
| Host         : LAPTOP-23S8O1B1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_control_sets_placed.rpt
| Design       : CSSTE
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   126 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           21 |
| No           | No                    | Yes                    |             534 |          171 |
| No           | Yes                   | No                     |              29 |           12 |
| Yes          | No                    | No                     |             145 |           74 |
| Yes          | No                    | Yes                    |            1220 |          468 |
| Yes          | Yes                   | No                     |              74 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------+-------------------------------------------+------------------+----------------+
|      Clock Signal     |             Enable Signal            |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------+-------------------------------------------+------------------+----------------+
|  U8/clkdiv_BUFG[11]   |                                      |                                           |                1 |              1 |
|  U8/clkdiv_BUFG[9]    |                                      |                                           |                1 |              1 |
|  U8/clkdiv_BUFG[9]    |                                      | U9/rst                                    |                1 |              1 |
|  U8/clkdiv_BUFG[11]   |                                      | U9/rst                                    |                1 |              1 |
|  U8/clkdiv_BUFG[6]    |                                      |                                           |                1 |              1 |
|  U8/clkdiv_BUFG[6]    |                                      | U9/rst                                    |                1 |              2 |
| ~U8/Clk_CPU_BUFG      | U7/LED_P2S/shift_count[3]_i_1_n_0    | U9/rst                                    |                1 |              4 |
| ~U8/Clk_CPU_BUFG      |                                      | U9/rst                                    |                1 |              4 |
| ~U8/Clk_CPU_BUFG      |                                      |                                           |                4 |              5 |
| ~U8/Clk_CPU_BUFG      | U10/counter_Ctrl                     | U9/rst                                    |                4 |              6 |
|  clk_100mhz_IBUF_BUFG | U6/inst/M2/shift_count[5]_i_1_n_0    | U9/rst                                    |                2 |              6 |
|  U8/clkdiv_BUFG[1]    | U11/vga_controller/v_count           | U9/rst                                    |                4 |             10 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_52          |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_51          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_46          |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_27          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_40          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_36          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_10          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_11          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_35          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_30          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_39          |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_42          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_6           |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_60          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_28          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_62          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_19          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_48          |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_29          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_47          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_41          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_64          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_7           |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_44          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_18          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_20          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_61          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_65          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_8           |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_9           |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_33          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_55          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_45          |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_38          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_23          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_4           |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_17          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_21          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_22          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_37          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_15          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_14          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_26          |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_24          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_16          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_50          |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_53          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_5           |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_49          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_2           |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_25          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_13          |                                           |                4 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_3           |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_31          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_34          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_32          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_57          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_58          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_59          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_12          |                                           |                4 |             12 |
|  U8/clkdiv_BUFG[1]    |                                      | U9/rst                                    |                6 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_56          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_63          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_54          |                                           |                3 |             12 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/Blue[3]_43          |                                           |                3 |             12 |
|  U1/IF_reg_ID/E[0]    |                                      |                                           |                5 |             14 |
| ~U8/Clk_CPU_BUFG      | U7/LED_P2S/buffer[0]_i_1_n_0         |                                           |                3 |             16 |
|  clk_100mhz_IBUF_BUFG |                                      | U11/vga_debugger/display_addr[11]_i_1_n_0 |                6 |             17 |
|  clk_100mhz_IBUF_BUFG | U9/pulse_out[3]_i_2_n_0              |                                           |                8 |             17 |
|  U8/Clk_CPU_BUFG      | U4/GPIOf0000000_we                   | U9/rst                                    |                5 |             18 |
|  clk_100mhz_IBUF_BUFG |                                      |                                           |                9 |             24 |
|  U8/clkdiv_BUFG[6]    | U10/counter0[31]                     | U9/rst                                    |               11 |             32 |
|  clk_100mhz_IBUF_BUFG | U9/rst_counter[0]_i_1_n_0            | U9/counter[0]_i_1_n_0                     |                8 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[12][0][0] | U9/rst                                    |               13 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[17][0][0] | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[20][0][0] | U9/rst                                    |               10 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[10][0][0] | U9/rst                                    |               11 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[18][0][0] | U9/rst                                    |               11 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[21][0][0] | U9/rst                                    |               14 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[1][0][0]  | U9/rst                                    |               10 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[22][0][0] | U9/rst                                    |               18 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[23][0][0] | U9/rst                                    |               19 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[24][0][0] | U9/rst                                    |               10 |             32 |
|  clk_100mhz_IBUF_BUFG | U9/sel                               | U9/counter[0]_i_1_n_0                     |                8 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[26][0][0] | U9/rst                                    |                9 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[27][0][0] | U9/rst                                    |                9 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[28][0][0] | U9/rst                                    |               12 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[29][0][0] | U9/rst                                    |               12 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[2][0][0]  | U9/rst                                    |               11 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[30][0][0] | U9/rst                                    |               17 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[13][0][0] | U9/rst                                    |               13 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[11][0][0] | U9/rst                                    |               12 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[14][0][0] | U9/rst                                    |               13 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[15][0][0] | U9/rst                                    |               12 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[16][0][0] | U9/rst                                    |                9 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[19][0][0] | U9/rst                                    |               12 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[3][0][0]  | U9/rst                                    |               11 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[6][0][0]  | U9/rst                                    |               16 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[25][0][0] | U9/rst                                    |                6 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[4][0][0]  | U9/rst                                    |               12 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[8][0][0]  | U9/rst                                    |               17 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[9][0][0]  | U9/rst                                    |               16 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[31][0][0] | U9/rst                                    |               18 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[5][0][0]  | U9/rst                                    |               15 |             32 |
| ~U8/Clk_CPU_BUFG      | U10/counter0_Lock                    | U9/rst                                    |               10 |             32 |
| ~U8/Clk_CPU_BUFG      | U10/counter1_Lock                    | U9/rst                                    |                8 |             32 |
| ~U8/Clk_CPU_BUFG      | U10/counter2_Lock                    | U9/rst                                    |                8 |             32 |
|  U8/Clk_CPU_BUFG      | U1/Mem_reg_WB/register_reg[7][0][0]  | U9/rst                                    |               17 |             32 |
|  U8/clkdiv_BUFG[9]    | U10/counter1[32]_i_1_n_0             | U9/rst                                    |               10 |             33 |
|  U8/clkdiv_BUFG[11]   | U10/counter2[32]_i_1_n_0             | U9/rst                                    |               10 |             33 |
|  clk_100mhz_IBUF_BUFG |                                      | U9/rst                                    |                9 |             36 |
| ~U8/Clk_CPU_BUFG      | U4/GPIOe0000000_we                   |                                           |               30 |             48 |
|  clk_100mhz_IBUF_BUFG | U6/inst/M2/buffer[0]_i_1_n_0         |                                           |               33 |             64 |
|  U8/Clk_CPU_BUFG      |                                      | U9/rst                                    |              158 |            490 |
+-----------------------+--------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     2 |
| 10     |                     1 |
| 12     |                    65 |
| 14     |                     1 |
| 16+    |                    48 |
+--------+-----------------------+


