###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID lab1-5.eng.utah.edu)
#  Generated on:      Thu Dec 17 18:50:09 2015
#  Design:            FPU_Control
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix FPU_Control_postCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.716
- Setup                         0.386
+ Phase Shift                  20.000
= Required Time                22.330
- Arrival Time                 15.428
= Slack Time                    6.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.595 |    7.496 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.595 |    7.496 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.650 |   1.245 |    8.147 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.002 |   1.247 |    8.148 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.679 |   1.926 |    8.828 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.001 |   1.927 |    8.829 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |    9.540 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |    9.546 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   10.731 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   10.733 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   11.969 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   12.008 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   13.029 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   13.053 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   14.061 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   14.063 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   15.218 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   15.218 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   16.291 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   16.293 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   17.501 | 
     | u_adder_cntrl/U212/IN1                  |   v   | u_adder_cntrl/n745  | NANDX2  | 0.011 |  10.611 |   17.512 | 
     | u_adder_cntrl/U212/OUT                  |   ^   | u_adder_cntrl/n1019 | NANDX2  | 0.899 |  11.509 |   18.411 | 
     | u_adder_cntrl/U1094/IN2                 |   ^   | u_adder_cntrl/n1019 | NOR2X1  | 0.001 |  11.510 |   18.412 | 
     | u_adder_cntrl/U1094/OUT                 |   v   | u_adder_cntrl/n1000 | NOR2X1  | 0.700 |  12.210 |   19.112 | 
     | u_adder_cntrl/U1129/IN3                 |   v   | u_adder_cntrl/n1000 | AOI22   | 0.000 |  12.210 |   19.112 | 
     | u_adder_cntrl/U1129/OUT                 |   ^   | u_adder_cntrl/n1005 | AOI22   | 0.625 |  12.835 |   19.736 | 
     | u_adder_cntrl/U1131/IN2                 |   ^   | u_adder_cntrl/n1005 | NAND3X1 | 0.001 |  12.836 |   19.737 | 
     | u_adder_cntrl/U1131/OUT                 |   v   | u_adder_cntrl/n1017 | NAND3X1 | 0.544 |  13.380 |   20.281 | 
     | u_adder_cntrl/U1140/IN                  |   v   | u_adder_cntrl/n1017 | INVX4   | 0.000 |  13.380 |   20.281 | 
     | u_adder_cntrl/U1140/OUT                 |   ^   | u_adder_cntrl/n1024 | INVX4   | 0.320 |  13.700 |   20.602 | 
     | u_adder_cntrl/U1143/IN2                 |   ^   | u_adder_cntrl/n1024 | AOI22   | 0.000 |  13.700 |   20.602 | 
     | u_adder_cntrl/U1143/OUT                 |   v   | u_adder_cntrl/n1025 | AOI22   | 0.495 |  14.195 |   21.097 | 
     | u_adder_cntrl/U1144/IN3                 |   v   | u_adder_cntrl/n1025 | AOI21   | 0.000 |  14.196 |   21.097 | 
     | u_adder_cntrl/U1144/OUT                 |   ^   | u_adder_cntrl/n1027 | AOI21   | 0.589 |  14.784 |   21.686 | 
     | u_adder_cntrl/U1145/IN3                 |   ^   | u_adder_cntrl/n1027 | OAI21   | 0.001 |  14.785 |   21.687 | 
     | u_adder_cntrl/U1145/OUT                 |   v   | u_adder_cntrl/n1139 | OAI21   | 0.643 |  15.428 |   22.330 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D |   v   | u_adder_cntrl/n1139 | DFFRX1  | 0.000 |  15.428 |   22.330 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -6.694 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -6.694 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -6.222 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -6.219 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -5.763 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -5.758 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -5.273 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -5.272 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.478 |   2.107 |   -4.794 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.004 |   2.111 |   -4.790 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.601 |   2.713 |   -4.189 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.003 |   2.716 |   -4.185 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.717
- Setup                         0.359
+ Phase Shift                  20.000
= Required Time                22.358
- Arrival Time                 15.004
= Slack Time                    7.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.595 |    7.948 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.595 |    7.948 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.650 |   1.245 |    8.599 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.002 |   1.247 |    8.600 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.679 |   1.926 |    9.280 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.001 |   1.927 |    9.281 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |    9.992 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |    9.998 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   11.183 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   11.185 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   12.421 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   12.460 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   13.481 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   13.505 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   14.513 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   14.514 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   15.670 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   15.670 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   16.743 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   16.744 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   17.953 | 
     | u_adder_cntrl/U212/IN1                  |   v   | u_adder_cntrl/n745  | NANDX2  | 0.011 |  10.610 |   17.964 | 
     | u_adder_cntrl/U212/OUT                  |   ^   | u_adder_cntrl/n1019 | NANDX2  | 0.899 |  11.509 |   18.862 | 
     | u_adder_cntrl/U1093/IN2                 |   ^   | u_adder_cntrl/n1019 | NOR2X1  | 0.001 |  11.510 |   18.864 | 
     | u_adder_cntrl/U1093/OUT                 |   v   | u_adder_cntrl/n967  | NOR2X1  | 1.066 |  12.577 |   19.930 | 
     | u_adder_cntrl/U1095/IN1                 |   v   | u_adder_cntrl/n967  | AOI22   | 0.000 |  12.577 |   19.931 | 
     | u_adder_cntrl/U1095/OUT                 |   ^   | u_adder_cntrl/n948  | AOI22   | 0.784 |  13.361 |   20.715 | 
     | u_adder_cntrl/U1096/IN3                 |   ^   | u_adder_cntrl/n948  | OAI21   | 0.000 |  13.362 |   20.715 | 
     | u_adder_cntrl/U1096/OUT                 |   v   | u_adder_cntrl/n953  | OAI21   | 0.467 |  13.829 |   21.183 | 
     | u_adder_cntrl/U1100/IN2                 |   v   | u_adder_cntrl/n953  | AOI22   | 0.000 |  13.829 |   21.183 | 
     | u_adder_cntrl/U1100/OUT                 |   ^   | u_adder_cntrl/n954  | AOI22   | 0.599 |  14.428 |   21.782 | 
     | u_adder_cntrl/U1101/IN3                 |   ^   | u_adder_cntrl/n954  | NAND3X1 | 0.001 |  14.429 |   21.783 | 
     | u_adder_cntrl/U1101/OUT                 |   v   | u_adder_cntrl/n1142 | NAND3X1 | 0.575 |  15.004 |   22.358 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D |   v   | u_adder_cntrl/n1142 | DFFRX1  | 0.000 |  15.004 |   22.358 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -7.146 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -7.146 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -6.674 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -6.671 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -6.215 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -6.210 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -5.725 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -5.724 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.478 |   2.107 |   -5.246 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.004 |   2.111 |   -5.242 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.601 |   2.713 |   -4.641 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.004 |   2.717 |   -4.637 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.716
- Setup                         0.411
+ Phase Shift                  20.000
= Required Time                22.305
- Arrival Time                 14.918
= Slack Time                    7.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.595 |    7.982 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.595 |    7.982 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.650 |   1.245 |    8.632 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.002 |   1.247 |    8.634 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.679 |   1.926 |    9.313 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.001 |   1.927 |    9.314 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   10.026 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   10.031 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   11.217 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   11.219 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   12.455 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   12.494 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   13.515 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   13.539 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   14.547 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   14.548 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   15.703 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   15.704 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   16.777 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   16.778 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   17.987 | 
     | u_adder_cntrl/U212/IN1                  |   v   | u_adder_cntrl/n745  | NANDX2  | 0.011 |  10.610 |   17.998 | 
     | u_adder_cntrl/U212/OUT                  |   ^   | u_adder_cntrl/n1019 | NANDX2  | 0.899 |  11.509 |   18.896 | 
     | u_adder_cntrl/U1093/IN2                 |   ^   | u_adder_cntrl/n1019 | NOR2X1  | 0.001 |  11.510 |   18.897 | 
     | u_adder_cntrl/U1093/OUT                 |   v   | u_adder_cntrl/n967  | NOR2X1  | 1.066 |  12.577 |   19.964 | 
     | u_adder_cntrl/U1109/IN3                 |   v   | u_adder_cntrl/n967  | AOI22   | 0.000 |  12.577 |   19.964 | 
     | u_adder_cntrl/U1109/OUT                 |   ^   | u_adder_cntrl/n968  | AOI22   | 0.746 |  13.323 |   20.710 | 
     | u_adder_cntrl/U433/IN2                  |   ^   | u_adder_cntrl/n968  | NANDX2  | 0.000 |  13.323 |   20.710 | 
     | u_adder_cntrl/U433/OUT                  |   v   | u_adder_cntrl/n1007 | NANDX2  | 0.501 |  13.824 |   21.211 | 
     | u_adder_cntrl/U1132/IN2                 |   v   | u_adder_cntrl/n1007 | AOI22   | 0.002 |  13.827 |   21.214 | 
     | u_adder_cntrl/U1132/OUT                 |   ^   | u_adder_cntrl/n1012 | AOI22   | 0.464 |  14.291 |   21.678 | 
     | u_adder_cntrl/U1136/IN2                 |   ^   | u_adder_cntrl/n1012 | NAND3X1 | 0.000 |  14.291 |   21.678 | 
     | u_adder_cntrl/U1136/OUT                 |   v   | u_adder_cntrl/n1140 | NAND3X1 | 0.626 |  14.917 |   22.304 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D |   v   | u_adder_cntrl/n1140 | DFFRX1  | 0.001 |  14.918 |   22.305 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -7.179 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -7.179 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -6.708 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -6.705 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -6.249 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -6.243 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -5.759 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -5.758 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.478 |   2.107 |   -5.280 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.004 |   2.111 |   -5.276 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.601 |   2.713 |   -4.674 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.003 |   2.716 |   -4.671 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.714
- Setup                         0.369
+ Phase Shift                  20.000
= Required Time                22.344
- Arrival Time                 14.876
= Slack Time                    7.468
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.595 |    8.063 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.595 |    8.063 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.650 |   1.245 |    8.713 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.002 |   1.247 |    8.715 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.679 |   1.926 |    9.394 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.001 |   1.927 |    9.395 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   10.106 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   10.112 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   11.298 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   11.299 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   12.536 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   12.575 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   13.596 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   13.620 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   14.628 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   14.629 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   15.784 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   15.784 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   16.858 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   16.859 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   18.067 | 
     | u_adder_cntrl/U212/IN1                  |   v   | u_adder_cntrl/n745  | NANDX2  | 0.011 |  10.610 |   18.078 | 
     | u_adder_cntrl/U212/OUT                  |   ^   | u_adder_cntrl/n1019 | NANDX2  | 0.899 |  11.509 |   18.977 | 
     | u_adder_cntrl/U1093/IN2                 |   ^   | u_adder_cntrl/n1019 | NOR2X1  | 0.001 |  11.510 |   18.978 | 
     | u_adder_cntrl/U1093/OUT                 |   v   | u_adder_cntrl/n967  | NOR2X1  | 1.066 |  12.577 |   20.045 | 
     | u_adder_cntrl/U1099/IN3                 |   v   | u_adder_cntrl/n967  | AOI22   | 0.000 |  12.577 |   20.045 | 
     | u_adder_cntrl/U1099/OUT                 |   ^   | u_adder_cntrl/n951  | AOI22   | 0.748 |  13.326 |   20.793 | 
     | u_adder_cntrl/U432/IN2                  |   ^   | u_adder_cntrl/n951  | NANDX2  | 0.000 |  13.326 |   20.794 | 
     | u_adder_cntrl/U432/OUT                  |   v   | u_adder_cntrl/n966  | NANDX2  | 0.458 |  13.783 |   21.251 | 
     | u_adder_cntrl/U1107/IN2                 |   v   | u_adder_cntrl/n966  | AOI22   | 0.002 |  13.785 |   21.253 | 
     | u_adder_cntrl/U1107/OUT                 |   ^   | u_adder_cntrl/n978  | AOI22   | 0.493 |  14.277 |   21.745 | 
     | u_adder_cntrl/U204/IN1                  |   ^   | u_adder_cntrl/n978  | NAND2X1 | 0.000 |  14.278 |   21.746 | 
     | u_adder_cntrl/U204/OUT                  |   v   | u_adder_cntrl/n1141 | NAND2X1 | 0.598 |  14.876 |   22.344 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D |   v   | u_adder_cntrl/n1141 | DFFRX1  | 0.001 |  14.876 |   22.344 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -7.260 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -7.260 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -6.789 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -6.786 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -6.329 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -6.324 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -5.840 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -5.839 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.478 |   2.107 |   -5.361 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.004 |   2.111 |   -5.356 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.601 |   2.713 |   -4.755 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.001 |   2.714 |   -4.754 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.713
- Setup                         0.408
+ Phase Shift                  20.000
= Required Time                22.305
- Arrival Time                 13.871
= Slack Time                    8.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.595 |    9.028 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.595 |    9.029 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.650 |   1.245 |    9.679 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.002 |   1.247 |    9.681 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.679 |   1.926 |   10.360 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.001 |   1.927 |   10.361 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   11.072 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   11.078 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   12.264 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   12.265 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   13.502 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   13.541 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   14.561 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   14.585 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   15.594 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   15.595 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   16.750 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   16.750 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   17.824 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   17.825 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   19.033 | 
     | u_adder_cntrl/U1133/IN1                 |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.007 |  10.607 |   19.041 | 
     | u_adder_cntrl/U1133/OUT                 |   ^   | u_adder_cntrl/n1008 | NAND2X1 | 0.715 |  11.321 |   19.755 | 
     | u_adder_cntrl/U1134/IN3                 |   ^   | u_adder_cntrl/n1008 | AOI21   | 0.000 |  11.321 |   19.755 | 
     | u_adder_cntrl/U1134/OUT                 |   v   | u_adder_cntrl/n1043 | AOI21   | 1.071 |  12.392 |   20.826 | 
     | u_adder_cntrl/U1150/IN3                 |   v   | u_adder_cntrl/n1043 | AOI21   | 0.000 |  12.393 |   20.826 | 
     | u_adder_cntrl/U1150/OUT                 |   ^   | u_adder_cntrl/n1048 | AOI21   | 0.725 |  13.117 |   21.551 | 
     | u_adder_cntrl/U1152/IN1                 |   ^   | u_adder_cntrl/n1048 | OAI21   | 0.000 |  13.118 |   21.551 | 
     | u_adder_cntrl/U1152/OUT                 |   v   | u_adder_cntrl/n1136 | OAI21   | 0.753 |  13.871 |   22.304 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D |   v   | u_adder_cntrl/n1136 | DFFRX1  | 0.000 |  13.871 |   22.305 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -8.226 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -8.226 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -7.754 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -7.751 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -7.295 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -7.290 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -6.806 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -6.805 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.478 |   2.107 |   -6.327 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.004 |   2.111 |   -6.322 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.601 |   2.713 |   -5.721 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.001 |   2.713 |   -5.720 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.720
- Setup                         0.344
+ Phase Shift                  20.000
= Required Time                22.376
- Arrival Time                 13.584
= Slack Time                    8.791
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.595 |    9.386 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.595 |    9.386 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   10.037 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   10.038 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.679 |   1.926 |   10.718 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.001 |   1.927 |   10.718 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   11.430 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   11.435 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   12.621 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   12.623 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   13.859 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   13.898 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   14.919 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   14.943 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   15.951 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   15.952 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   17.108 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   17.108 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   18.181 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   18.182 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   19.391 | 
     | u_adder_cntrl/U225/IN1                  |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.008 |  10.608 |   19.399 | 
     | u_adder_cntrl/U225/OUT                  |   ^   | u_adder_cntrl/n1002 | NAND2X1 | 0.955 |  11.563 |   20.354 | 
     | u_adder_cntrl/U1106/IN1                 |   ^   | u_adder_cntrl/n1002 | OAI21   | 0.000 |  11.563 |   20.355 | 
     | u_adder_cntrl/U1106/OUT                 |   v   | u_adder_cntrl/n1035 | OAI21   | 0.868 |  12.431 |   21.222 | 
     | u_adder_cntrl/U1148/IN2                 |   v   | u_adder_cntrl/n1035 | AOI22   | 0.001 |  12.432 |   21.223 | 
     | u_adder_cntrl/U1148/OUT                 |   ^   | u_adder_cntrl/n1042 | AOI22   | 0.597 |  13.029 |   21.820 | 
     | u_adder_cntrl/U208/IN1                  |   ^   | u_adder_cntrl/n1042 | NAND2X1 | 0.000 |  13.029 |   21.820 | 
     | u_adder_cntrl/U208/OUT                  |   v   | u_adder_cntrl/n1137 | NAND2X1 | 0.555 |  13.584 |   22.375 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D |   v   | u_adder_cntrl/n1137 | DFFRX1  | 0.000 |  13.584 |   22.376 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |            |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK        |        |       |   0.208 |   -8.584 | 
     | CLK__L1_I0/IN                             |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -8.583 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -8.112 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -8.109 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.138 |   -7.653 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -7.647 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -7.163 | 
     | CLK__L4_I0/IN                             |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -7.162 | 
     | CLK__L4_I0/OUT                            |   ^   | CLK__L4_N0 | BUF8X  | 0.477 |   2.106 |   -6.685 | 
     | CLK__L5_I0/IN                             |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.111 |   -6.680 | 
     | CLK__L5_I0/OUT                            |   ^   | CLK__L5_N0 | BUF8X  | 0.609 |   2.720 |   -6.072 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.000 |   2.720 |   -6.072 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.717
- Setup                         0.268
+ Phase Shift                  20.000
= Required Time                22.448
- Arrival Time                 13.402
= Slack Time                    9.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.595 |    9.641 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.595 |    9.641 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   10.291 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   10.293 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.679 |   1.926 |   10.972 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.001 |   1.927 |   10.973 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   11.685 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   11.690 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   12.876 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   12.878 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   14.114 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   14.153 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   15.174 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   15.198 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   16.206 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   16.207 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   17.362 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   17.363 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   18.436 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   18.437 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   19.646 | 
     | u_adder_cntrl/U225/IN1                  |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.008 |  10.608 |   19.654 | 
     | u_adder_cntrl/U225/OUT                  |   ^   | u_adder_cntrl/n1002 | NAND2X1 | 0.955 |  11.563 |   20.609 | 
     | u_adder_cntrl/U1083/IN2                 |   ^   | u_adder_cntrl/n1002 | OAI21   | 0.000 |  11.563 |   20.609 | 
     | u_adder_cntrl/U1083/OUT                 |   v   | u_adder_cntrl/n1032 | OAI21   | 0.785 |  12.348 |   21.395 | 
     | u_adder_cntrl/U1147/IN2                 |   v   | u_adder_cntrl/n1032 | AOI22   | 0.001 |  12.349 |   21.395 | 
     | u_adder_cntrl/U1147/OUT                 |   ^   | u_adder_cntrl/n1033 | AOI22   | 0.635 |  12.985 |   22.031 | 
     | u_adder_cntrl/U424/IN2                  |   ^   | u_adder_cntrl/n1033 | NANDX2  | 0.000 |  12.985 |   22.031 | 
     | u_adder_cntrl/U424/OUT                  |   v   | u_adder_cntrl/n1138 | NANDX2  | 0.417 |  13.402 |   22.448 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D |   v   | u_adder_cntrl/n1138 | DFFRX1  | 0.000 |  13.402 |   22.448 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -8.838 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -8.838 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -8.367 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -8.364 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -7.908 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -7.902 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -7.418 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -7.417 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.478 |   2.107 |   -6.939 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.004 |   2.111 |   -6.935 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.601 |   2.713 |   -6.333 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.004 |   2.717 |   -6.329 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_adder_cntrl/R_reg_reg/CLK 
Endpoint:   u_adder_cntrl/R_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                      (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.725
- Setup                         0.625
+ Phase Shift                  20.000
= Required Time                22.100
- Arrival Time                 12.770
= Slack Time                    9.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.291
     = Beginpoint Arrival Time            0.491
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                           |       |                     |         |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                      |   ^   | RSTn                |         |       |   0.491 |    9.820 | 
     | U1792/IN                  |   ^   | RSTn                | INVX4   | 0.000 |   0.491 |    9.820 | 
     | U1792/OUT                 |   v   | n1795               | INVX4   | 0.601 |   1.092 |   10.422 | 
     | U1801/IN                  |   v   | n1795               | INVX4   | 0.002 |   1.094 |   10.423 | 
     | U1801/OUT                 |   ^   | n1794               | INVX4   | 0.666 |   1.760 |   11.089 | 
     | FE_OFC99_n1795/IN         |   ^   | n1794               | INVX4   | 0.001 |   1.761 |   11.090 | 
     | FE_OFC99_n1795/OUT        |   v   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.476 |   11.805 | 
     | FE_OFC1096_n1795/IN       |   v   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.481 |   11.811 | 
     | FE_OFC1096_n1795/OUT      |   ^   | FE_OFN1096_n1795    | INVX1   | 0.930 |   3.412 |   12.741 | 
     | FE_OFC1097_n1795/IN       |   ^   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.413 |   12.742 | 
     | FE_OFC1097_n1795/OUT      |   v   | FE_OFN1097_n1795    | INVX8   | 1.108 |   4.521 |   13.850 | 
     | FE_OFC368_n1794/IN        |   v   | FE_OFN1097_n1795    | INVX8   | 0.039 |   4.560 |   13.889 | 
     | FE_OFC368_n1794/OUT       |   ^   | FE_OFN368_n1794     | INVX8   | 1.025 |   5.585 |   14.914 | 
     | u_adder_cntrl/U601/IN     |   ^   | FE_OFN368_n1794     | INVX4   | 0.024 |   5.609 |   14.938 | 
     | u_adder_cntrl/U601/OUT    |   v   | u_adder_cntrl/n265  | INVX4   | 0.997 |   6.607 |   15.936 | 
     | u_adder_cntrl/U773/IN1    |   v   | u_adder_cntrl/n265  | NOR2X1  | 0.004 |   6.611 |   15.940 | 
     | u_adder_cntrl/U773/OUT    |   ^   | u_adder_cntrl/n748  | NOR2X1  | 0.503 |   7.114 |   16.443 | 
     | u_adder_cntrl/U384/IN     |   ^   | u_adder_cntrl/n748  | BUF4X   | 0.000 |   7.114 |   16.443 | 
     | u_adder_cntrl/U384/OUT    |   ^   | u_adder_cntrl/n250  | BUF4X   | 0.878 |   7.992 |   17.322 | 
     | u_adder_cntrl/U774/IN     |   ^   | u_adder_cntrl/n250  | INVX4   | 0.003 |   7.996 |   17.325 | 
     | u_adder_cntrl/U774/OUT    |   v   | u_adder_cntrl/n1193 | INVX4   | 0.537 |   8.533 |   17.862 | 
     | u_adder_cntrl/U1158/IN2   |   v   | u_adder_cntrl/n1193 | NAND3X1 | 0.002 |   8.535 |   17.864 | 
     | u_adder_cntrl/U1158/OUT   |   ^   | u_adder_cntrl/n1058 | NAND3X1 | 0.815 |   9.350 |   18.679 | 
     | u_adder_cntrl/U1159/IN3   |   ^   | u_adder_cntrl/n1058 | AOI21   | 0.001 |   9.351 |   18.680 | 
     | u_adder_cntrl/U1159/OUT   |   v   | u_adder_cntrl/n1068 | AOI21   | 1.179 |  10.530 |   19.859 | 
     | u_adder_cntrl/U245/IN     |   v   | u_adder_cntrl/n1068 | INVX1   | 0.001 |  10.531 |   19.860 | 
     | u_adder_cntrl/U245/OUT    |   ^   | u_adder_cntrl/n1069 | INVX1   | 0.870 |  11.401 |   20.730 | 
     | u_adder_cntrl/U170/IN1    |   ^   | u_adder_cntrl/n1069 | AOI22   | 0.000 |  11.401 |   20.731 | 
     | u_adder_cntrl/U170/OUT    |   v   | u_adder_cntrl/n172  | AOI22   | 0.653 |  12.055 |   21.384 | 
     | u_adder_cntrl/U171/IN2    |   v   | u_adder_cntrl/n172  | NAND2X1 | 0.000 |  12.055 |   21.384 | 
     | u_adder_cntrl/U171/OUT    |   ^   | u_adder_cntrl/n1132 | NAND2X1 | 0.715 |  12.770 |   22.099 | 
     | u_adder_cntrl/R_reg_reg/D |   ^   | u_adder_cntrl/n1132 | DFFRX1  | 0.000 |  12.770 |   22.100 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                             |       |            |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK        |        |       |   0.208 |   -9.122 | 
     | CLK__L1_I0/IN               |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -9.121 | 
     | CLK__L1_I0/OUT              |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -8.650 | 
     | CLK__L2_I0/IN               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -8.647 | 
     | CLK__L2_I0/OUT              |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.138 |   -8.191 | 
     | CLK__L3_I0/IN               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -8.185 | 
     | CLK__L3_I0/OUT              |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -7.701 | 
     | CLK__L4_I0/IN               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -7.700 | 
     | CLK__L4_I0/OUT              |   ^   | CLK__L4_N0 | BUF8X  | 0.477 |   2.106 |   -7.223 | 
     | CLK__L5_I0/IN               |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.111 |   -7.218 | 
     | CLK__L5_I0/OUT              |   ^   | CLK__L5_N0 | BUF8X  | 0.609 |   2.720 |   -6.609 | 
     | u_adder_cntrl/R_reg_reg/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.005 |   2.725 |   -6.604 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_adder_cntrl/S_reg_reg/CLK 
Endpoint:   u_adder_cntrl/S_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                      (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.725
- Setup                         0.706
+ Phase Shift                  20.000
= Required Time                22.019
- Arrival Time                 12.518
= Slack Time                    9.501
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.291
     = Beginpoint Arrival Time            0.491
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                           |       |                     |         |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                      |   ^   | RSTn                |         |       |   0.491 |    9.993 | 
     | U1792/IN                  |   ^   | RSTn                | INVX4   | 0.000 |   0.491 |    9.993 | 
     | U1792/OUT                 |   v   | n1795               | INVX4   | 0.601 |   1.092 |   10.594 | 
     | U1801/IN                  |   v   | n1795               | INVX4   | 0.002 |   1.094 |   10.595 | 
     | U1801/OUT                 |   ^   | n1794               | INVX4   | 0.666 |   1.760 |   11.261 | 
     | FE_OFC99_n1795/IN         |   ^   | n1794               | INVX4   | 0.001 |   1.761 |   11.262 | 
     | FE_OFC99_n1795/OUT        |   v   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.476 |   11.977 | 
     | FE_OFC1096_n1795/IN       |   v   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.481 |   11.983 | 
     | FE_OFC1096_n1795/OUT      |   ^   | FE_OFN1096_n1795    | INVX1   | 0.930 |   3.412 |   12.913 | 
     | FE_OFC1097_n1795/IN       |   ^   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.413 |   12.915 | 
     | FE_OFC1097_n1795/OUT      |   v   | FE_OFN1097_n1795    | INVX8   | 1.108 |   4.521 |   14.023 | 
     | FE_OFC368_n1794/IN        |   v   | FE_OFN1097_n1795    | INVX8   | 0.039 |   4.560 |   14.062 | 
     | FE_OFC368_n1794/OUT       |   ^   | FE_OFN368_n1794     | INVX8   | 1.025 |   5.585 |   15.086 | 
     | u_adder_cntrl/U601/IN     |   ^   | FE_OFN368_n1794     | INVX4   | 0.024 |   5.609 |   15.111 | 
     | u_adder_cntrl/U601/OUT    |   v   | u_adder_cntrl/n265  | INVX4   | 0.997 |   6.607 |   16.108 | 
     | u_adder_cntrl/U773/IN1    |   v   | u_adder_cntrl/n265  | NOR2X1  | 0.004 |   6.611 |   16.113 | 
     | u_adder_cntrl/U773/OUT    |   ^   | u_adder_cntrl/n748  | NOR2X1  | 0.503 |   7.114 |   16.615 | 
     | u_adder_cntrl/U384/IN     |   ^   | u_adder_cntrl/n748  | BUF4X   | 0.000 |   7.114 |   16.615 | 
     | u_adder_cntrl/U384/OUT    |   ^   | u_adder_cntrl/n250  | BUF4X   | 0.878 |   7.992 |   17.494 | 
     | u_adder_cntrl/U774/IN     |   ^   | u_adder_cntrl/n250  | INVX4   | 0.003 |   7.996 |   17.497 | 
     | u_adder_cntrl/U774/OUT    |   v   | u_adder_cntrl/n1193 | INVX4   | 0.537 |   8.533 |   18.034 | 
     | u_adder_cntrl/U1158/IN2   |   v   | u_adder_cntrl/n1193 | NAND3X1 | 0.002 |   8.535 |   18.036 | 
     | u_adder_cntrl/U1158/OUT   |   ^   | u_adder_cntrl/n1058 | NAND3X1 | 0.815 |   9.350 |   18.852 | 
     | u_adder_cntrl/U1159/IN3   |   ^   | u_adder_cntrl/n1058 | AOI21   | 0.001 |   9.351 |   18.853 | 
     | u_adder_cntrl/U1159/OUT   |   v   | u_adder_cntrl/n1068 | AOI21   | 1.179 |  10.530 |   20.032 | 
     | u_adder_cntrl/U75/IN2     |   v   | u_adder_cntrl/n1068 | NAND2X1 | 0.001 |  10.531 |   20.032 | 
     | u_adder_cntrl/U75/OUT     |   ^   | u_adder_cntrl/n64   | NAND2X1 | 0.738 |  11.269 |   20.770 | 
     | u_adder_cntrl/U76/IN4     |   ^   | u_adder_cntrl/n64   | AOI22   | 0.000 |  11.269 |   20.770 | 
     | u_adder_cntrl/U76/OUT     |   v   | u_adder_cntrl/n65   | AOI22   | 0.408 |  11.677 |   21.178 | 
     | u_adder_cntrl/U92/IN1     |   v   | u_adder_cntrl/n65   | NAND2X1 | 0.000 |  11.677 |   21.178 | 
     | u_adder_cntrl/U92/OUT     |   ^   | u_adder_cntrl/n1133 | NAND2X1 | 0.840 |  12.517 |   22.018 | 
     | u_adder_cntrl/S_reg_reg/D |   ^   | u_adder_cntrl/n1133 | DFFRX1  | 0.001 |  12.518 |   22.019 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                             |       |            |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK        |        |       |   0.208 |   -9.294 | 
     | CLK__L1_I0/IN               |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -9.294 | 
     | CLK__L1_I0/OUT              |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -8.822 | 
     | CLK__L2_I0/IN               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -8.819 | 
     | CLK__L2_I0/OUT              |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.138 |   -8.363 | 
     | CLK__L3_I0/IN               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -8.358 | 
     | CLK__L3_I0/OUT              |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -7.873 | 
     | CLK__L4_I0/IN               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -7.872 | 
     | CLK__L4_I0/OUT              |   ^   | CLK__L4_N0 | BUF8X  | 0.477 |   2.106 |   -7.395 | 
     | CLK__L5_I0/IN               |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.111 |   -7.391 | 
     | CLK__L5_I0/OUT              |   ^   | CLK__L5_N0 | BUF8X  | 0.609 |   2.720 |   -6.782 | 
     | u_adder_cntrl/S_reg_reg/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.006 |   2.725 |   -6.776 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_5_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_5_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.646
- Setup                         0.656
+ Phase Shift                  20.000
= Required Time                21.990
- Arrival Time                 12.366
= Slack Time                    9.623
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.218 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.218 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   10.869 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   10.870 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.550 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.551 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.262 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.268 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.454 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.455 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.692 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.711 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.667 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.687 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.352 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.352 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.404 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.407 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   17.960 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   17.960 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.681 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.684 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.268 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.645 |   19.268 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.606 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.606 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.660 | 
     | u_mul_cntrl/U908/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.014 |  11.051 |   20.674 | 
     | u_mul_cntrl/U908/OUT               |   v   | u_mul_cntrl/n845            | AOI22  | 0.595 |  11.646 |   21.269 | 
     | u_mul_cntrl/U112/IN                |   v   | u_mul_cntrl/n845            | INVX1  | 0.000 |  11.646 |   21.269 | 
     | u_mul_cntrl/U112/OUT               |   ^   | u_mul_cntrl/n133            | INVX1  | 0.720 |  12.366 |   21.989 | 
     | u_mul_cntrl/Multi_datain1_reg_5_/D |   ^   | u_mul_cntrl/n133            | DFFRX1 | 0.001 |  12.366 |   21.990 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.208 |   -9.416 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.416 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -8.944 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -8.941 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.485 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -8.483 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.036 | 
     | CLK__L4_I11/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.034 | 
     | CLK__L4_I11/OUT                      |   ^   | CLK__L4_N11 | BUF8X  | 0.463 |   2.052 |   -7.571 | 
     | CLK__L5_I32/IN                       |   ^   | CLK__L4_N11 | BUF8X  | 0.004 |   2.056 |   -7.567 | 
     | CLK__L5_I32/OUT                      |   ^   | CLK__L5_N32 | BUF8X  | 0.588 |   2.644 |   -6.979 | 
     | u_mul_cntrl/Multi_datain1_reg_5_/CLK |   ^   | CLK__L5_N32 | DFFRX1 | 0.002 |   2.646 |   -6.977 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_5_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_5_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.697
- Setup                         0.653
+ Phase Shift                  20.000
= Required Time                22.044
- Arrival Time                 12.337
= Slack Time                    9.707
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.302 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.302 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   10.952 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   10.954 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.633 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.634 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.346 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.351 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.537 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.539 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.775 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.795 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.750 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.771 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.436 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.436 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.488 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.490 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   18.043 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   18.043 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.765 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.767 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.351 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.645 |   19.352 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.689 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.689 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.743 | 
     | u_mul_cntrl/U902/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.010 |  11.046 |   20.753 | 
     | u_mul_cntrl/U902/OUT               |   v   | u_mul_cntrl/n839            | AOI22  | 0.587 |  11.633 |   21.340 | 
     | u_mul_cntrl/U98/IN                 |   v   | u_mul_cntrl/n839            | INVX1  | 0.000 |  11.633 |   21.340 | 
     | u_mul_cntrl/U98/OUT                |   ^   | u_mul_cntrl/n139            | INVX1  | 0.703 |  12.336 |   22.043 | 
     | u_mul_cntrl/Multi_datain2_reg_5_/D |   ^   | u_mul_cntrl/n139            | DFFRX1 | 0.001 |  12.337 |   22.044 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |            |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |        |       |   0.208 |   -9.499 | 
     | CLK__L1_I0/IN                        |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -9.499 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -9.028 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -9.025 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.139 |   -8.568 | 
     | CLK__L3_I0/IN                        |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -8.563 | 
     | CLK__L3_I0/OUT                       |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -8.079 | 
     | CLK__L4_I3/IN                        |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -8.078 | 
     | CLK__L4_I3/OUT                       |   ^   | CLK__L4_N3 | BUF8X  | 0.497 |   2.126 |   -7.581 | 
     | CLK__L5_I4/IN                        |   ^   | CLK__L4_N3 | BUF8X  | 0.009 |   2.135 |   -7.572 | 
     | CLK__L5_I4/OUT                       |   ^   | CLK__L5_N4 | BUF8X  | 0.562 |   2.696 |   -7.011 | 
     | u_mul_cntrl/Multi_datain2_reg_5_/CLK |   ^   | CLK__L5_N4 | DFFRX1 | 0.000 |   2.697 |   -7.010 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_adder_cntrl/G_reg_reg/CLK 
Endpoint:   u_adder_cntrl/G_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                      (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.722
- Setup                         0.548
+ Phase Shift                  20.000
= Required Time                22.174
- Arrival Time                 12.455
= Slack Time                    9.719
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.291
     = Beginpoint Arrival Time            0.491
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                           |       |                     |         |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                      |   ^   | RSTn                |         |       |   0.491 |   10.210 | 
     | U1792/IN                  |   ^   | RSTn                | INVX4   | 0.000 |   0.491 |   10.210 | 
     | U1792/OUT                 |   v   | n1795               | INVX4   | 0.601 |   1.092 |   10.811 | 
     | U1801/IN                  |   v   | n1795               | INVX4   | 0.002 |   1.094 |   10.812 | 
     | U1801/OUT                 |   ^   | n1794               | INVX4   | 0.666 |   1.760 |   11.478 | 
     | FE_OFC99_n1795/IN         |   ^   | n1794               | INVX4   | 0.001 |   1.761 |   11.479 | 
     | FE_OFC99_n1795/OUT        |   v   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.476 |   12.194 | 
     | FE_OFC1096_n1795/IN       |   v   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.481 |   12.200 | 
     | FE_OFC1096_n1795/OUT      |   ^   | FE_OFN1096_n1795    | INVX1   | 0.930 |   3.412 |   13.130 | 
     | FE_OFC1097_n1795/IN       |   ^   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.413 |   13.132 | 
     | FE_OFC1097_n1795/OUT      |   v   | FE_OFN1097_n1795    | INVX8   | 1.108 |   4.521 |   14.240 | 
     | FE_OFC368_n1794/IN        |   v   | FE_OFN1097_n1795    | INVX8   | 0.039 |   4.560 |   14.279 | 
     | FE_OFC368_n1794/OUT       |   ^   | FE_OFN368_n1794     | INVX8   | 1.025 |   5.585 |   15.303 | 
     | u_adder_cntrl/U601/IN     |   ^   | FE_OFN368_n1794     | INVX4   | 0.024 |   5.609 |   15.328 | 
     | u_adder_cntrl/U601/OUT    |   v   | u_adder_cntrl/n265  | INVX4   | 0.997 |   6.607 |   16.325 | 
     | u_adder_cntrl/U773/IN1    |   v   | u_adder_cntrl/n265  | NOR2X1  | 0.004 |   6.611 |   16.330 | 
     | u_adder_cntrl/U773/OUT    |   ^   | u_adder_cntrl/n748  | NOR2X1  | 0.503 |   7.114 |   16.832 | 
     | u_adder_cntrl/U384/IN     |   ^   | u_adder_cntrl/n748  | BUF4X   | 0.000 |   7.114 |   16.832 | 
     | u_adder_cntrl/U384/OUT    |   ^   | u_adder_cntrl/n250  | BUF4X   | 0.878 |   7.992 |   17.711 | 
     | u_adder_cntrl/U774/IN     |   ^   | u_adder_cntrl/n250  | INVX4   | 0.003 |   7.996 |   17.714 | 
     | u_adder_cntrl/U774/OUT    |   v   | u_adder_cntrl/n1193 | INVX4   | 0.537 |   8.533 |   18.251 | 
     | u_adder_cntrl/U1158/IN2   |   v   | u_adder_cntrl/n1193 | NAND3X1 | 0.002 |   8.535 |   18.253 | 
     | u_adder_cntrl/U1158/OUT   |   ^   | u_adder_cntrl/n1058 | NAND3X1 | 0.815 |   9.350 |   19.069 | 
     | u_adder_cntrl/U1159/IN3   |   ^   | u_adder_cntrl/n1058 | AOI21   | 0.001 |   9.351 |   19.070 | 
     | u_adder_cntrl/U1159/OUT   |   v   | u_adder_cntrl/n1068 | AOI21   | 1.179 |  10.530 |   20.249 | 
     | u_adder_cntrl/U245/IN     |   v   | u_adder_cntrl/n1068 | INVX1   | 0.001 |  10.531 |   20.249 | 
     | u_adder_cntrl/U245/OUT    |   ^   | u_adder_cntrl/n1069 | INVX1   | 0.870 |  11.401 |   21.120 | 
     | u_adder_cntrl/U1160/IN4   |   ^   | u_adder_cntrl/n1069 | AOI22   | 0.000 |  11.401 |   21.120 | 
     | u_adder_cntrl/U1160/OUT   |   v   | u_adder_cntrl/n1064 | AOI22   | 0.531 |  11.932 |   21.651 | 
     | u_adder_cntrl/U425/IN1    |   v   | u_adder_cntrl/n1064 | NANDX2  | 0.000 |  11.932 |   21.651 | 
     | u_adder_cntrl/U425/OUT    |   ^   | u_adder_cntrl/n1134 | NANDX2  | 0.523 |  12.455 |   22.173 | 
     | u_adder_cntrl/G_reg_reg/D |   ^   | u_adder_cntrl/n1134 | DFFRX1  | 0.000 |  12.455 |   22.174 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                             |       |            |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK        |        |       |   0.208 |   -9.511 | 
     | CLK__L1_I0/IN               |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -9.511 | 
     | CLK__L1_I0/OUT              |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -9.039 | 
     | CLK__L2_I0/IN               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -9.036 | 
     | CLK__L2_I0/OUT              |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.139 |   -8.580 | 
     | CLK__L3_I0/IN               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -8.575 | 
     | CLK__L3_I0/OUT              |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -8.090 | 
     | CLK__L4_I0/IN               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -8.089 | 
     | CLK__L4_I0/OUT              |   ^   | CLK__L4_N0 | BUF8X  | 0.477 |   2.106 |   -7.612 | 
     | CLK__L5_I0/IN               |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.111 |   -7.608 | 
     | CLK__L5_I0/OUT              |   ^   | CLK__L5_N0 | BUF8X  | 0.609 |   2.720 |   -6.999 | 
     | u_adder_cntrl/G_reg_reg/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.002 |   2.722 |   -6.997 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_7_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.724
- Setup                         0.222
+ Phase Shift                  20.000
= Required Time                22.502
- Arrival Time                 12.745
= Slack Time                    9.758
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |           Net            |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                          |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+--------------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                     |         |       |   0.595 |   10.352 | 
     | U1792/IN                                  |   v   | RSTn                     | INVX4   | 0.000 |   0.595 |   10.352 | 
     | U1792/OUT                                 |   ^   | n1795                    | INVX4   | 0.650 |   1.245 |   11.003 | 
     | U1801/IN                                  |   ^   | n1795                    | INVX4   | 0.002 |   1.247 |   11.004 | 
     | U1801/OUT                                 |   v   | n1794                    | INVX4   | 0.679 |   1.926 |   11.684 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794                    | INVX4   | 0.001 |   1.927 |   11.685 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795           | INVX4   | 0.711 |   2.639 |   12.396 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795           | INVX1   | 0.006 |   2.644 |   12.402 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795         | INVX1   | 1.186 |   3.830 |   13.588 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795         | INVX8   | 0.001 |   3.831 |   13.589 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795         | INVX8   | 1.237 |   5.068 |   14.826 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795         | INVX8   | 0.039 |   5.107 |   14.864 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794          | INVX8   | 1.021 |   6.128 |   15.885 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794          | INVX4   | 0.024 |   6.152 |   15.909 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265       | INVX4   | 1.008 |   7.160 |   16.918 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265       | NOR2X1  | 0.001 |   7.161 |   16.919 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843       | NOR2X1  | 1.155 |   8.316 |   18.074 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843       | NANDX2  | 0.000 |   8.317 |   18.074 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071      | NANDX2  | 1.073 |   9.390 |   19.147 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071      | INVX4   | 0.001 |   9.391 |   19.149 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745       | INVX4   | 1.208 |  10.600 |   20.357 | 
     | u_adder_cntrl/U585/IN2                    |   v   | u_adder_cntrl/n745       | NAND2X1 | 0.007 |  10.606 |   20.364 | 
     | u_adder_cntrl/U585/OUT                    |   ^   | u_adder_cntrl/n556       | NAND2X1 | 0.869 |  11.475 |   21.233 | 
     | u_adder_cntrl/FE_RC_70_0/IN2              |   ^   | u_adder_cntrl/n556       | NAND2X1 | 0.000 |  11.475 |   21.233 | 
     | u_adder_cntrl/FE_RC_70_0/OUT              |   v   | u_adder_cntrl/FE_RN_58_0 | NAND2X1 | 0.430 |  11.905 |   21.662 | 
     | u_adder_cntrl/FE_RC_69_0/IN3              |   v   | u_adder_cntrl/FE_RN_58_0 | AOI21   | 0.001 |  11.905 |   21.663 | 
     | u_adder_cntrl/FE_RC_69_0/OUT              |   ^   | u_adder_cntrl/FE_RN_57_0 | AOI21   | 0.488 |  12.394 |   22.151 | 
     | u_adder_cntrl/FE_RC_71_0/IN               |   ^   | u_adder_cntrl/FE_RN_57_0 | INVX4   | 0.001 |  12.394 |   22.152 | 
     | u_adder_cntrl/FE_RC_71_0/OUT              |   v   | u_adder_cntrl/n1164      | INVX4   | 0.350 |  12.745 |   22.502 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/D |   v   | u_adder_cntrl/n1164      | DFFRX1  | 0.000 |  12.745 |   22.502 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |   -9.550 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.550 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.078 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.075 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -8.619 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -8.614 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |   -8.183 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |   -8.182 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.506 |   2.082 |   -7.676 | 
     | CLK__L5_I26/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.013 |   2.095 |   -7.662 | 
     | CLK__L5_I26/OUT                             |   ^   | CLK__L5_N26 | BUF8X  | 0.622 |   2.717 |   -7.041 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK |   ^   | CLK__L5_N26 | DFFRX1 | 0.007 |   2.724 |   -7.033 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_4_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_4_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.670
- Setup                         0.597
+ Phase Shift                  20.000
= Required Time                22.073
- Arrival Time                 12.306
= Slack Time                    9.768
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.363 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.363 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   11.013 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   11.015 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.694 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.695 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.407 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.412 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.598 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.600 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.836 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.856 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.811 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.832 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.497 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.497 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.549 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.551 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   18.104 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   18.104 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.826 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.828 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.412 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.645 |   19.413 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.750 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.750 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.804 | 
     | u_mul_cntrl/U909/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.014 |  11.050 |   20.818 | 
     | u_mul_cntrl/U909/OUT               |   v   | u_mul_cntrl/n846            | AOI22  | 0.610 |  11.661 |   21.429 | 
     | u_mul_cntrl/U111/IN                |   v   | u_mul_cntrl/n846            | INVX1  | 0.000 |  11.661 |   21.429 | 
     | u_mul_cntrl/U111/OUT               |   ^   | u_mul_cntrl/n132            | INVX1  | 0.645 |  12.305 |   22.073 | 
     | u_mul_cntrl/Multi_datain1_reg_4_/D |   ^   | u_mul_cntrl/n132            | DFFRX1 | 0.000 |  12.306 |   22.073 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.208 |   -9.560 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.560 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.089 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.086 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.629 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -8.628 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.180 | 
     | CLK__L4_I11/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.178 | 
     | CLK__L4_I11/OUT                      |   ^   | CLK__L4_N11 | BUF8X  | 0.463 |   2.052 |   -7.716 | 
     | CLK__L5_I31/IN                       |   ^   | CLK__L4_N11 | BUF8X  | 0.004 |   2.056 |   -7.712 | 
     | CLK__L5_I31/OUT                      |   ^   | CLK__L5_N31 | BUF8X  | 0.611 |   2.667 |   -7.101 | 
     | u_mul_cntrl/Multi_datain1_reg_4_/CLK |   ^   | CLK__L5_N31 | DFFRX1 | 0.004 |   2.670 |   -7.097 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_7_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_7_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.697
- Setup                         0.629
+ Phase Shift                  20.000
= Required Time                22.068
- Arrival Time                 12.293
= Slack Time                    9.775
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.370 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.370 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   11.020 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   11.022 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.701 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.702 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.414 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.419 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.605 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.606 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.843 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.863 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.818 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.839 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.503 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.504 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.556 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.558 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   18.111 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   18.111 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.833 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.835 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.419 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.645 |   19.419 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.757 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.757 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.811 | 
     | u_mul_cntrl/U900/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.011 |  11.047 |   20.822 | 
     | u_mul_cntrl/U900/OUT               |   v   | u_mul_cntrl/n837            | AOI22  | 0.585 |  11.632 |   21.406 | 
     | u_mul_cntrl/U101/IN                |   v   | u_mul_cntrl/n837            | INVX1  | 0.000 |  11.632 |   21.406 | 
     | u_mul_cntrl/U101/OUT               |   ^   | u_mul_cntrl/n141            | INVX1  | 0.662 |  12.293 |   22.068 | 
     | u_mul_cntrl/Multi_datain2_reg_7_/D |   ^   | u_mul_cntrl/n141            | DFFRX1 | 0.000 |  12.293 |   22.068 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |            |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |        |       |   0.208 |   -9.567 | 
     | CLK__L1_I0/IN                        |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -9.567 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -9.096 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -9.093 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.138 |   -8.636 | 
     | CLK__L3_I0/IN                        |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -8.631 | 
     | CLK__L3_I0/OUT                       |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -8.147 | 
     | CLK__L4_I3/IN                        |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -8.146 | 
     | CLK__L4_I3/OUT                       |   ^   | CLK__L4_N3 | BUF8X  | 0.497 |   2.126 |   -7.649 | 
     | CLK__L5_I4/IN                        |   ^   | CLK__L4_N3 | BUF8X  | 0.009 |   2.134 |   -7.640 | 
     | CLK__L5_I4/OUT                       |   ^   | CLK__L5_N4 | BUF8X  | 0.562 |   2.696 |   -7.079 | 
     | u_mul_cntrl/Multi_datain2_reg_7_/CLK |   ^   | CLK__L5_N4 | DFFRX1 | 0.001 |   2.697 |   -7.078 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_4_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_4_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.712
- Setup                         0.630
+ Phase Shift                  20.000
= Required Time                22.082
- Arrival Time                 12.302
= Slack Time                    9.779
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.374 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.374 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   11.025 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   11.026 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.706 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.707 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.418 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.424 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.610 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.611 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.848 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.867 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.823 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.843 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.508 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.508 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.560 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.563 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   18.116 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   18.116 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.838 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.840 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.424 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.645 |   19.424 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.762 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.762 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.816 | 
     | u_mul_cntrl/U903/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.009 |  11.045 |   20.824 | 
     | u_mul_cntrl/U903/OUT               |   v   | u_mul_cntrl/n840            | AOI22  | 0.584 |  11.629 |   21.409 | 
     | u_mul_cntrl/U105/IN                |   v   | u_mul_cntrl/n840            | INVX1  | 0.000 |  11.629 |   21.409 | 
     | u_mul_cntrl/U105/OUT               |   ^   | u_mul_cntrl/n138            | INVX1  | 0.673 |  12.302 |   22.082 | 
     | u_mul_cntrl/Multi_datain2_reg_4_/D |   ^   | u_mul_cntrl/n138            | DFFRX1 | 0.000 |  12.302 |   22.082 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |            |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |        |       |   0.208 |   -9.572 | 
     | CLK__L1_I0/IN                        |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -9.572 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -9.100 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -9.097 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.139 |   -8.641 | 
     | CLK__L3_I0/IN                        |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -8.636 | 
     | CLK__L3_I0/OUT                       |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -8.151 | 
     | CLK__L4_I3/IN                        |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -8.151 | 
     | CLK__L4_I3/OUT                       |   ^   | CLK__L4_N3 | BUF8X  | 0.497 |   2.126 |   -7.654 | 
     | CLK__L5_I5/IN                        |   ^   | CLK__L4_N3 | BUF8X  | 0.009 |   2.135 |   -7.645 | 
     | CLK__L5_I5/OUT                       |   ^   | CLK__L5_N5 | BUF8X  | 0.576 |   2.710 |   -7.069 | 
     | u_mul_cntrl/Multi_datain2_reg_4_/CLK |   ^   | CLK__L5_N5 | DFFRX1 | 0.001 |   2.712 |   -7.068 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_2_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_2_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.737
- Setup                         0.610
+ Phase Shift                  20.000
= Required Time                22.128
- Arrival Time                 12.344
= Slack Time                    9.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.378 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.378 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   11.029 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   11.030 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.710 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.710 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.422 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.427 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.613 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.615 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.851 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.871 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.826 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.847 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.512 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.512 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.564 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.567 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   18.120 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   18.120 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.841 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.844 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.428 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.645 |   19.428 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.766 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.766 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.819 | 
     | u_mul_cntrl/U911/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.013 |  11.049 |   20.833 | 
     | u_mul_cntrl/U911/OUT               |   v   | u_mul_cntrl/n848            | AOI22  | 0.619 |  11.669 |   21.452 | 
     | u_mul_cntrl/U107/IN                |   v   | u_mul_cntrl/n848            | INVX1  | 0.000 |  11.669 |   21.452 | 
     | u_mul_cntrl/U107/OUT               |   ^   | u_mul_cntrl/n130            | INVX1  | 0.675 |  12.344 |   22.127 | 
     | u_mul_cntrl/Multi_datain1_reg_2_/D |   ^   | u_mul_cntrl/n130            | DFFRX1 | 0.000 |  12.344 |   22.128 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.208 |   -9.576 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.575 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.104 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.101 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.645 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -8.643 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.195 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.194 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.491 |   2.080 |   -7.703 | 
     | CLK__L5_I42/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.086 |   -7.697 | 
     | CLK__L5_I42/OUT                      |   ^   | CLK__L5_N42 | BUF8X  | 0.641 |   2.727 |   -7.056 | 
     | u_mul_cntrl/Multi_datain1_reg_2_/CLK |   ^   | CLK__L5_N42 | DFFRX1 | 0.010 |   2.737 |   -7.046 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_3_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.697
- Setup                         0.628
+ Phase Shift                  20.000
= Required Time                22.069
- Arrival Time                 12.279
= Slack Time                    9.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.385 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.385 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   11.036 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   11.037 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.717 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.717 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.429 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.434 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.620 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.622 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.858 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.878 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.833 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.854 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.519 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.519 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.571 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.574 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   18.126 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   18.127 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.848 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.850 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.435 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.645 |   19.435 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.773 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.773 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.826 | 
     | u_mul_cntrl/U904/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.010 |  11.047 |   20.837 | 
     | u_mul_cntrl/U904/OUT               |   v   | u_mul_cntrl/n841            | AOI22  | 0.584 |  11.631 |   21.421 | 
     | u_mul_cntrl/U96/IN                 |   v   | u_mul_cntrl/n841            | INVX1  | 0.000 |  11.631 |   21.421 | 
     | u_mul_cntrl/U96/OUT                |   ^   | u_mul_cntrl/n137            | INVX1  | 0.648 |  12.278 |   22.069 | 
     | u_mul_cntrl/Multi_datain2_reg_3_/D |   ^   | u_mul_cntrl/n137            | DFFRX1 | 0.000 |  12.279 |   22.069 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |            |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |        |       |   0.208 |   -9.582 | 
     | CLK__L1_I0/IN                        |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -9.582 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -9.111 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -9.108 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.139 |   -8.652 | 
     | CLK__L3_I0/IN                        |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -8.646 | 
     | CLK__L3_I0/OUT                       |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -8.162 | 
     | CLK__L4_I3/IN                        |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -8.161 | 
     | CLK__L4_I3/OUT                       |   ^   | CLK__L4_N3 | BUF8X  | 0.497 |   2.126 |   -7.664 | 
     | CLK__L5_I4/IN                        |   ^   | CLK__L4_N3 | BUF8X  | 0.009 |   2.135 |   -7.656 | 
     | CLK__L5_I4/OUT                       |   ^   | CLK__L5_N4 | BUF8X  | 0.562 |   2.696 |   -7.094 | 
     | u_mul_cntrl/Multi_datain2_reg_3_/CLK |   ^   | CLK__L5_N4 | DFFRX1 | 0.001 |   2.697 |   -7.093 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.730
- Setup                         0.446
+ Phase Shift                  20.000
= Required Time                22.284
- Arrival Time                 12.489
= Slack Time                    9.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.595 |   10.390 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.595 |   10.390 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   11.041 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   11.042 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.679 |   1.926 |   11.722 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.001 |   1.927 |   11.722 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   12.434 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   12.439 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   13.625 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   13.627 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   14.863 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   14.902 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   15.923 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   15.947 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   16.955 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   16.956 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   18.111 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   18.112 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   19.185 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   19.186 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   20.395 | 
     | u_adder_cntrl/U615/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.007 |  10.606 |   20.401 | 
     | u_adder_cntrl/U615/OUT                    |   ^   | u_adder_cntrl/n547  | NAND2X1 | 1.082 |  11.688 |   21.484 | 
     | u_adder_cntrl/U787/IN2                    |   ^   | u_adder_cntrl/n547  | NAND3X1 | 0.001 |  11.690 |   21.485 | 
     | u_adder_cntrl/U787/OUT                    |   v   | u_adder_cntrl/n1161 | NAND3X1 | 0.797 |  12.487 |   22.282 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_5_/D |   v   | u_adder_cntrl/n1161 | DFFRX1  | 0.002 |  12.489 |   22.284 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |   -9.588 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.587 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.116 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.113 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -8.657 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -8.651 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |   -8.221 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |   -8.220 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.506 |   2.082 |   -7.713 | 
     | CLK__L5_I28/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.013 |   2.095 |   -7.700 | 
     | CLK__L5_I28/OUT                             |   ^   | CLK__L5_N28 | BUF8X  | 0.633 |   2.728 |   -7.067 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_5_/CLK |   ^   | CLK__L5_N28 | DFFRX1 | 0.002 |   2.730 |   -7.065 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_2_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_2_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.713
- Setup                         0.610
+ Phase Shift                  20.000
= Required Time                22.103
- Arrival Time                 12.305
= Slack Time                    9.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.393 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.393 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   11.044 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   11.045 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.725 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.726 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.437 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.443 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.628 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.630 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.866 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.886 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.842 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.862 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.527 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.527 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.579 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.582 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   18.135 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   18.135 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.856 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.859 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.443 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.645 |   19.443 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.781 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.781 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.834 | 
     | u_mul_cntrl/U905/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.011 |  11.047 |   20.846 | 
     | u_mul_cntrl/U905/OUT               |   v   | u_mul_cntrl/n842            | AOI22  | 0.598 |  11.646 |   21.444 | 
     | u_mul_cntrl/U108/IN                |   v   | u_mul_cntrl/n842            | INVX1  | 0.000 |  11.646 |   21.444 | 
     | u_mul_cntrl/U108/OUT               |   ^   | u_mul_cntrl/n136            | INVX1  | 0.659 |  12.305 |   22.103 | 
     | u_mul_cntrl/Multi_datain2_reg_2_/D |   ^   | u_mul_cntrl/n136            | DFFRX1 | 0.000 |  12.305 |   22.103 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.208 |   -9.591 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.590 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.119 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.116 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.660 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -8.658 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.211 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.209 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.491 |   2.080 |   -7.718 | 
     | CLK__L5_I45/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.086 |   -7.712 | 
     | CLK__L5_I45/OUT                      |   ^   | CLK__L5_N45 | BUF8X  | 0.617 |   2.703 |   -7.095 | 
     | u_mul_cntrl/Multi_datain2_reg_2_/CLK |   ^   | CLK__L5_N45 | DFFRX1 | 0.010 |   2.713 |   -7.085 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_1_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.734
- Setup                         0.595
+ Phase Shift                  20.000
= Required Time                22.139
- Arrival Time                 12.330
= Slack Time                    9.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.404 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.404 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   11.054 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   11.056 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.735 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.736 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.448 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.453 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.639 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.640 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.877 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.897 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.852 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.873 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.537 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.538 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.590 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.592 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   18.145 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   18.145 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.867 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.869 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.453 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.645 |   19.453 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.791 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.791 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.845 | 
     | u_mul_cntrl/U912/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.014 |  11.050 |   20.858 | 
     | u_mul_cntrl/U912/OUT               |   v   | u_mul_cntrl/n849            | AOI22  | 0.610 |  11.660 |   21.469 | 
     | u_mul_cntrl/U100/IN                |   v   | u_mul_cntrl/n849            | INVX1  | 0.000 |  11.660 |   21.469 | 
     | u_mul_cntrl/U100/OUT               |   ^   | u_mul_cntrl/n129            | INVX1  | 0.670 |  12.330 |   22.139 | 
     | u_mul_cntrl/Multi_datain1_reg_1_/D |   ^   | u_mul_cntrl/n129            | DFFRX1 | 0.000 |  12.330 |   22.139 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.208 |   -9.601 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.601 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.130 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.126 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.670 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -8.668 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.221 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.219 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.491 |   2.080 |   -7.729 | 
     | CLK__L5_I42/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.086 |   -7.723 | 
     | CLK__L5_I42/OUT                      |   ^   | CLK__L5_N42 | BUF8X  | 0.641 |   2.727 |   -7.082 | 
     | u_mul_cntrl/Multi_datain1_reg_1_/CLK |   ^   | CLK__L5_N42 | DFFRX1 | 0.007 |   2.734 |   -7.074 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_1_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.724
- Setup                         0.605
+ Phase Shift                  20.000
= Required Time                22.119
- Arrival Time                 12.306
= Slack Time                    9.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.408 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.408 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   11.059 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   11.060 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.740 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.740 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.452 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.457 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.643 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.645 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.881 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.901 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.856 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.877 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.542 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.542 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.594 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.597 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   18.149 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   18.150 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.871 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.873 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.458 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.645 |   19.458 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.796 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.796 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.849 | 
     | u_mul_cntrl/U906/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.012 |  11.048 |   20.861 | 
     | u_mul_cntrl/U906/OUT               |   v   | u_mul_cntrl/n843            | AOI22  | 0.594 |  11.642 |   21.455 | 
     | u_mul_cntrl/U99/IN                 |   v   | u_mul_cntrl/n843            | INVX1  | 0.000 |  11.642 |   21.455 | 
     | u_mul_cntrl/U99/OUT                |   ^   | u_mul_cntrl/n135            | INVX1  | 0.664 |  12.305 |   22.118 | 
     | u_mul_cntrl/Multi_datain2_reg_1_/D |   ^   | u_mul_cntrl/n135            | DFFRX1 | 0.000 |  12.306 |   22.119 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.208 |   -9.605 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.605 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.134 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.131 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.675 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -8.673 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.225 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.223 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.491 |   2.080 |   -7.733 | 
     | CLK__L5_I46/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.005 |   2.085 |   -7.728 | 
     | CLK__L5_I46/OUT                      |   ^   | CLK__L5_N46 | BUF8X  | 0.628 |   2.714 |   -7.100 | 
     | u_mul_cntrl/Multi_datain2_reg_1_/CLK |   ^   | CLK__L5_N46 | DFFRX1 | 0.010 |   2.724 |   -7.089 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_0_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.724
- Setup                         0.610
+ Phase Shift                  20.000
= Required Time                22.114
- Arrival Time                 12.294
= Slack Time                    9.820
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.415 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.415 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   11.065 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   11.067 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.746 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.747 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.459 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.464 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.650 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.652 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.888 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.908 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.863 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.884 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.549 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.549 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.601 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.603 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   18.156 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   18.156 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.878 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.880 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.464 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.645 |   19.465 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.802 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.802 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.856 | 
     | u_mul_cntrl/U907/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.012 |  11.048 |   20.868 | 
     | u_mul_cntrl/U907/OUT               |   v   | u_mul_cntrl/n844            | AOI22  | 0.585 |  11.633 |   21.453 | 
     | u_mul_cntrl/U104/IN                |   v   | u_mul_cntrl/n844            | INVX1  | 0.000 |  11.633 |   21.453 | 
     | u_mul_cntrl/U104/OUT               |   ^   | u_mul_cntrl/n134            | INVX1  | 0.661 |  12.293 |   22.113 | 
     | u_mul_cntrl/Multi_datain2_reg_0_/D |   ^   | u_mul_cntrl/n134            | DFFRX1 | 0.000 |  12.294 |   22.114 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.208 |   -9.612 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.612 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.141 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.138 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.681 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -8.680 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.232 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.230 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.491 |   2.080 |   -7.740 | 
     | CLK__L5_I46/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.005 |   2.085 |   -7.734 | 
     | CLK__L5_I46/OUT                      |   ^   | CLK__L5_N46 | BUF8X  | 0.628 |   2.714 |   -7.106 | 
     | u_mul_cntrl/Multi_datain2_reg_0_/CLK |   ^   | CLK__L5_N46 | DFFRX1 | 0.011 |   2.724 |   -7.096 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_3_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.722
- Setup                         0.594
+ Phase Shift                  20.000
= Required Time                22.128
- Arrival Time                 12.298
= Slack Time                    9.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.425 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.425 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   11.075 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   11.077 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.756 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.757 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.468 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.474 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.660 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.661 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.898 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.918 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.873 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.894 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.558 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.559 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.611 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.613 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   18.166 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   18.166 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.888 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.890 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.474 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.645 |   19.474 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.812 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.812 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.866 | 
     | u_mul_cntrl/U910/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.014 |  11.050 |   20.880 | 
     | u_mul_cntrl/U910/OUT               |   v   | u_mul_cntrl/n847            | AOI22  | 0.608 |  11.658 |   21.488 | 
     | u_mul_cntrl/U103/IN                |   v   | u_mul_cntrl/n847            | INVX1  | 0.000 |  11.658 |   21.488 | 
     | u_mul_cntrl/U103/OUT               |   ^   | u_mul_cntrl/n131            | INVX1  | 0.640 |  12.298 |   22.128 | 
     | u_mul_cntrl/Multi_datain1_reg_3_/D |   ^   | u_mul_cntrl/n131            | DFFRX1 | 0.000 |  12.298 |   22.128 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.208 |   -9.622 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.622 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.150 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.147 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.691 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -8.689 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.242 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.240 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.491 |   2.080 |   -7.750 | 
     | CLK__L5_I43/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.086 |   -7.744 | 
     | CLK__L5_I43/OUT                      |   ^   | CLK__L5_N43 | BUF8X  | 0.635 |   2.722 |   -7.108 | 
     | u_mul_cntrl/Multi_datain1_reg_3_/CLK |   ^   | CLK__L5_N43 | DFFRX1 | 0.000 |   2.722 |   -7.108 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_6_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_6_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.749
- Setup                         0.606
+ Phase Shift                  20.000
= Required Time                22.143
- Arrival Time                 12.279
= Slack Time                    9.864
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.459 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.459 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   11.109 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   11.111 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.790 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.791 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.502 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.508 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.694 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.695 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.932 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.952 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.907 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.928 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.592 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.593 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.645 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.647 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   18.200 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   18.200 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.922 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.924 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.508 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.645 |   19.508 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.846 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.846 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.900 | 
     | u_mul_cntrl/U901/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.006 |  11.042 |   20.906 | 
     | u_mul_cntrl/U901/OUT               |   v   | u_mul_cntrl/n838            | AOI22  | 0.587 |  11.629 |   21.492 | 
     | u_mul_cntrl/U102/IN                |   v   | u_mul_cntrl/n838            | INVX1  | 0.000 |  11.629 |   21.492 | 
     | u_mul_cntrl/U102/OUT               |   ^   | u_mul_cntrl/n140            | INVX1  | 0.650 |  12.279 |   22.143 | 
     | u_mul_cntrl/Multi_datain2_reg_6_/D |   ^   | u_mul_cntrl/n140            | DFFRX1 | 0.000 |  12.279 |   22.143 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |            |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |        |       |   0.208 |   -9.656 | 
     | CLK__L1_I0/IN                        |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -9.656 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -9.184 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -9.181 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.139 |   -8.725 | 
     | CLK__L3_I0/IN                        |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -8.720 | 
     | CLK__L3_I0/OUT                       |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -8.236 | 
     | CLK__L4_I3/IN                        |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -8.235 | 
     | CLK__L4_I3/OUT                       |   ^   | CLK__L4_N3 | BUF8X  | 0.497 |   2.126 |   -7.738 | 
     | CLK__L5_I3/IN                        |   ^   | CLK__L4_N3 | BUF8X  | 0.009 |   2.135 |   -7.729 | 
     | CLK__L5_I3/OUT                       |   ^   | CLK__L5_N3 | BUF8X  | 0.612 |   2.746 |   -7.118 | 
     | u_mul_cntrl/Multi_datain2_reg_6_/CLK |   ^   | CLK__L5_N3 | DFFRX1 | 0.003 |   2.749 |   -7.114 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_0_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.727
- Setup                         0.588
+ Phase Shift                  20.000
= Required Time                22.140
- Arrival Time                 12.266
= Slack Time                    9.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.595 |   10.468 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.595 |   10.469 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.650 |   1.245 |   11.119 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.002 |   1.247 |   11.121 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.679 |   1.926 |   11.800 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.001 |   1.927 |   11.801 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.711 |   2.639 |   12.512 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.006 |   2.644 |   12.518 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.186 |   3.830 |   13.704 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.832 |   13.705 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.237 |   5.068 |   14.942 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.020 |   5.088 |   14.961 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.955 |   6.043 |   15.917 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.021 |   6.064 |   15.937 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.665 |   6.729 |   16.602 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.729 |   16.603 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.052 |   7.781 |   17.654 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.003 |   7.783 |   17.657 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.553 |   8.336 |   18.210 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.336 |   18.210 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.722 |   9.058 |   18.932 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.002 |   9.060 |   18.934 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.584 |   9.644 |   19.518 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.644 |   19.518 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.338 |   9.982 |   19.856 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   9.982 |   19.856 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.054 |  11.036 |   20.910 | 
     | u_mul_cntrl/U913/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.012 |  11.048 |   20.922 | 
     | u_mul_cntrl/U913/OUT               |   v   | u_mul_cntrl/n852            | AOI22  | 0.597 |  11.645 |   21.519 | 
     | u_mul_cntrl/U106/IN                |   v   | u_mul_cntrl/n852            | INVX1  | 0.000 |  11.646 |   21.519 | 
     | u_mul_cntrl/U106/OUT               |   ^   | u_mul_cntrl/n128            | INVX1  | 0.620 |  12.266 |   22.139 | 
     | u_mul_cntrl/Multi_datain1_reg_0_/D |   ^   | u_mul_cntrl/n128            | DFFRX1 | 0.000 |  12.266 |   22.140 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.208 |   -9.666 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.666 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.194 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.191 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.735 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -8.733 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.286 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.284 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.491 |   2.080 |   -7.793 | 
     | CLK__L5_I43/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.086 |   -7.787 | 
     | CLK__L5_I43/OUT                      |   ^   | CLK__L5_N43 | BUF8X  | 0.635 |   2.722 |   -7.152 | 
     | u_mul_cntrl/Multi_datain1_reg_0_/CLK |   ^   | CLK__L5_N43 | DFFRX1 | 0.006 |   2.727 |   -7.146 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_adder_cntrl/Debug_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Debug_reg_reg_0_/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.708
- Setup                         0.457
+ Phase Shift                  20.000
= Required Time                22.251
- Arrival Time                 12.299
= Slack Time                    9.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |         |       |   0.595 |   10.547 | 
     | U1792/IN                         |   v   | RSTn                | INVX4   | 0.000 |   0.595 |   10.547 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   11.197 | 
     | U1801/IN                         |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   11.199 | 
     | U1801/OUT                        |   v   | n1794               | INVX4   | 0.679 |   1.926 |   11.878 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4   | 0.001 |   1.927 |   11.879 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   12.591 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   12.596 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   13.782 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   13.784 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   15.020 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   15.059 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   16.080 | 
     | u_adder_cntrl/U301/IN1           |   v   | FE_OFN368_n1794     | NAND2X1 | 0.023 |   6.150 |   16.103 | 
     | u_adder_cntrl/U301/OUT           |   ^   | u_adder_cntrl/n1077 | NAND2X1 | 0.930 |   7.081 |   17.033 | 
     | u_adder_cntrl/U292/IN            |   ^   | u_adder_cntrl/n1077 | INVX1   | 0.000 |   7.081 |   17.033 | 
     | u_adder_cntrl/U292/OUT           |   v   | u_adder_cntrl/n273  | INVX1   | 0.702 |   7.783 |   17.735 | 
     | u_adder_cntrl/U471/IN1           |   v   | u_adder_cntrl/n273  | NANDX2  | 0.000 |   7.784 |   17.736 | 
     | u_adder_cntrl/U471/OUT           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.888 |   8.672 |   18.624 | 
     | u_adder_cntrl/U463/IN2           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.001 |   8.673 |   18.625 | 
     | u_adder_cntrl/U463/OUT           |   v   | u_adder_cntrl/n679  | NANDX2  | 0.625 |   9.298 |   19.250 | 
     | u_adder_cntrl/U259/IN            |   v   | u_adder_cntrl/n679  | INVX1   | 0.000 |   9.298 |   19.250 | 
     | u_adder_cntrl/U259/OUT           |   ^   | u_adder_cntrl/n680  | INVX1   | 0.483 |   9.781 |   19.733 | 
     | u_adder_cntrl/U838/IN3           |   ^   | u_adder_cntrl/n680  | OAI21   | 0.000 |   9.781 |   19.733 | 
     | u_adder_cntrl/U838/OUT           |   v   | u_adder_cntrl/n1117 | OAI21   | 0.951 |  10.732 |   20.684 | 
     | u_adder_cntrl/U841/IN2           |   v   | u_adder_cntrl/n1117 | AOI22   | 0.002 |  10.733 |   20.686 | 
     | u_adder_cntrl/U841/OUT           |   ^   | u_adder_cntrl/n685  | AOI22   | 0.726 |  11.459 |   21.411 | 
     | u_adder_cntrl/U197/IN            |   ^   | u_adder_cntrl/n685  | INVX1   | 0.000 |  11.459 |   21.411 | 
     | u_adder_cntrl/U197/OUT           |   v   | u_adder_cntrl/n118  | INVX1   | 0.840 |  12.299 |   22.251 | 
     | u_adder_cntrl/Debug_reg_reg_0_/D |   v   | u_adder_cntrl/n118  | DFFRX1  | 0.000 |  12.299 |   22.251 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK         |        |       |   0.208 |   -9.744 | 
     | CLK__L1_I0/IN                      |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.744 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.273 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.270 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.814 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -8.808 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -8.324 | 
     | CLK__L4_I5/IN                      |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -8.323 | 
     | CLK__L4_I5/OUT                     |   ^   | CLK__L4_N5  | BUF8X  | 0.507 |   2.136 |   -7.817 | 
     | CLK__L5_I12/IN                     |   ^   | CLK__L4_N5  | BUF8X  | 0.009 |   2.144 |   -7.808 | 
     | CLK__L5_I12/OUT                    |   ^   | CLK__L5_N12 | BUF8X  | 0.562 |   2.707 |   -7.245 | 
     | u_adder_cntrl/Debug_reg_reg_0_/CLK |   ^   | CLK__L5_N12 | DFFRX1 | 0.001 |   2.708 |   -7.244 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.775
- Setup                         0.435
+ Phase Shift                  20.000
= Required Time                22.340
- Arrival Time                 12.354
= Slack Time                    9.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.595 |   10.581 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.595 |   10.581 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   11.232 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   11.233 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.679 |   1.926 |   11.913 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.001 |   1.927 |   11.914 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   12.625 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   12.631 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   13.816 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   13.818 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   15.054 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   15.093 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   16.114 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   16.138 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   17.146 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   17.148 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   18.303 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   18.303 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   19.376 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   19.378 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   20.586 | 
     | u_adder_cntrl/U509/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.007 |  10.606 |   20.593 | 
     | u_adder_cntrl/U509/OUT                    |   ^   | u_adder_cntrl/n626  | NAND2X1 | 0.963 |  11.569 |   21.556 | 
     | u_adder_cntrl/U826/IN2                    |   ^   | u_adder_cntrl/n626  | NAND3X1 | 0.001 |  11.570 |   21.557 | 
     | u_adder_cntrl/U826/OUT                    |   v   | u_adder_cntrl/n1159 | NAND3X1 | 0.781 |  12.351 |   22.338 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/D |   v   | u_adder_cntrl/n1159 | DFFRX1  | 0.002 |  12.354 |   22.340 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |   -9.779 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.779 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.307 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.304 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.848 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -8.842 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.575 |   -8.412 | 
     | CLK__L4_I7/IN                               |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |   -8.411 | 
     | CLK__L4_I7/OUT                              |   ^   | CLK__L4_N7  | BUF8X  | 0.512 |   2.088 |   -7.899 | 
     | CLK__L5_I16/IN                              |   ^   | CLK__L4_N7  | BUF8X  | 0.012 |   2.100 |   -7.886 | 
     | CLK__L5_I16/OUT                             |   ^   | CLK__L5_N16 | BUF8X  | 0.671 |   2.771 |   -7.216 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK |   ^   | CLK__L5_N16 | DFFRX1 | 0.004 |   2.775 |   -7.212 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_adder_cntrl/Debug_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Debug_reg_reg_3_/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.709
- Setup                         0.437
+ Phase Shift                  20.000
= Required Time                22.272
- Arrival Time                 12.284
= Slack Time                    9.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |         |       |   0.595 |   10.584 | 
     | U1792/IN                         |   v   | RSTn                | INVX4   | 0.000 |   0.595 |   10.584 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   11.234 | 
     | U1801/IN                         |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   11.236 | 
     | U1801/OUT                        |   v   | n1794               | INVX4   | 0.679 |   1.926 |   11.915 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4   | 0.001 |   1.927 |   11.916 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   12.627 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   12.633 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   13.819 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   13.820 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   15.057 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   15.096 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   16.117 | 
     | u_adder_cntrl/U301/IN1           |   v   | FE_OFN368_n1794     | NAND2X1 | 0.023 |   6.150 |   16.139 | 
     | u_adder_cntrl/U301/OUT           |   ^   | u_adder_cntrl/n1077 | NAND2X1 | 0.930 |   7.081 |   17.070 | 
     | u_adder_cntrl/U292/IN            |   ^   | u_adder_cntrl/n1077 | INVX1   | 0.000 |   7.081 |   17.070 | 
     | u_adder_cntrl/U292/OUT           |   v   | u_adder_cntrl/n273  | INVX1   | 0.702 |   7.783 |   17.772 | 
     | u_adder_cntrl/U471/IN1           |   v   | u_adder_cntrl/n273  | NANDX2  | 0.000 |   7.784 |   17.772 | 
     | u_adder_cntrl/U471/OUT           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.888 |   8.672 |   18.660 | 
     | u_adder_cntrl/U463/IN2           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.001 |   8.673 |   18.662 | 
     | u_adder_cntrl/U463/OUT           |   v   | u_adder_cntrl/n679  | NANDX2  | 0.625 |   9.298 |   19.286 | 
     | u_adder_cntrl/U259/IN            |   v   | u_adder_cntrl/n679  | INVX1   | 0.000 |   9.298 |   19.287 | 
     | u_adder_cntrl/U259/OUT           |   ^   | u_adder_cntrl/n680  | INVX1   | 0.483 |   9.781 |   19.769 | 
     | u_adder_cntrl/U838/IN3           |   ^   | u_adder_cntrl/n680  | OAI21   | 0.000 |   9.781 |   19.770 | 
     | u_adder_cntrl/U838/OUT           |   v   | u_adder_cntrl/n1117 | OAI21   | 0.951 |  10.732 |   20.721 | 
     | u_adder_cntrl/U10/IN2            |   v   | u_adder_cntrl/n1117 | AOI22   | 0.002 |  10.734 |   20.723 | 
     | u_adder_cntrl/U10/OUT            |   ^   | u_adder_cntrl/n6    | AOI22   | 0.752 |  11.485 |   21.474 | 
     | u_adder_cntrl/U11/IN             |   ^   | u_adder_cntrl/n6    | INVX1   | 0.000 |  11.485 |   21.474 | 
     | u_adder_cntrl/U11/OUT            |   v   | u_adder_cntrl/n121  | INVX1   | 0.798 |  12.283 |   22.272 | 
     | u_adder_cntrl/Debug_reg_reg_3_/D |   v   | u_adder_cntrl/n121  | DFFRX1  | 0.000 |  12.284 |   22.272 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK         |        |       |   0.208 |   -9.781 | 
     | CLK__L1_I0/IN                      |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.781 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.310 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.307 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -8.850 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -8.845 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -8.361 | 
     | CLK__L4_I5/IN                      |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -8.360 | 
     | CLK__L4_I5/OUT                     |   ^   | CLK__L4_N5  | BUF8X  | 0.507 |   2.135 |   -7.853 | 
     | CLK__L5_I12/IN                     |   ^   | CLK__L4_N5  | BUF8X  | 0.009 |   2.144 |   -7.845 | 
     | CLK__L5_I12/OUT                    |   ^   | CLK__L5_N12 | BUF8X  | 0.562 |   2.707 |   -7.282 | 
     | u_adder_cntrl/Debug_reg_reg_3_/CLK |   ^   | CLK__L5_N12 | DFFRX1 | 0.002 |   2.709 |   -7.280 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.775
- Setup                         0.411
+ Phase Shift                  20.000
= Required Time                22.364
- Arrival Time                 12.341
= Slack Time                   10.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.595 |   10.617 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.595 |   10.618 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   11.268 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   11.270 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.679 |   1.926 |   11.949 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.001 |   1.927 |   11.950 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   12.661 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   12.667 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   13.853 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   13.854 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   15.091 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   15.129 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   16.150 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   16.174 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   17.183 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   17.184 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   18.339 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   18.339 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   19.412 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   19.414 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   20.622 | 
     | u_adder_cntrl/U512/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.007 |  10.606 |   20.629 | 
     | u_adder_cntrl/U512/OUT                    |   ^   | u_adder_cntrl/n550  | NAND2X1 | 0.999 |  11.606 |   21.628 | 
     | u_adder_cntrl/U789/IN2                    |   ^   | u_adder_cntrl/n550  | NAND3X1 | 0.001 |  11.607 |   21.630 | 
     | u_adder_cntrl/U789/OUT                    |   v   | u_adder_cntrl/n1162 | NAND3X1 | 0.732 |  12.339 |   22.362 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/D |   v   | u_adder_cntrl/n1162 | DFFRX1  | 0.002 |  12.341 |   22.364 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |   -9.815 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.815 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.343 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.340 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.884 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -8.879 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.575 |   -8.448 | 
     | CLK__L4_I7/IN                               |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |   -8.447 | 
     | CLK__L4_I7/OUT                              |   ^   | CLK__L4_N7  | BUF8X  | 0.512 |   2.088 |   -7.935 | 
     | CLK__L5_I16/IN                              |   ^   | CLK__L4_N7  | BUF8X  | 0.012 |   2.100 |   -7.923 | 
     | CLK__L5_I16/OUT                             |   ^   | CLK__L5_N16 | BUF8X  | 0.671 |   2.771 |   -7.252 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK |   ^   | CLK__L5_N16 | DFFRX1 | 0.004 |   2.775 |   -7.248 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.753
- Setup                         0.403
+ Phase Shift                  20.000
= Required Time                22.350
- Arrival Time                 12.264
= Slack Time                   10.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.595 |   10.681 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.595 |   10.681 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.650 |   1.245 |   11.332 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.002 |   1.247 |   11.333 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.679 |   1.926 |   12.013 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.001 |   1.927 |   12.013 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.711 |   2.639 |   12.725 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.006 |   2.644 |   12.730 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.186 |   3.830 |   13.916 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.831 |   13.918 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.237 |   5.068 |   15.154 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.039 |   5.107 |   15.193 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 1.021 |   6.128 |   16.214 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.024 |   6.152 |   16.238 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.008 |   7.160 |   17.246 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.001 |   7.161 |   17.247 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.155 |   8.316 |   18.403 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.317 |   18.403 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.073 |   9.390 |   19.476 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.391 |   19.477 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.208 |  10.600 |   20.686 | 
     | u_adder_cntrl/U1015/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.015 |  10.615 |   20.701 | 
     | u_adder_cntrl/U1015/OUT                 |   ^   | u_adder_cntrl/n865  | AOI22  | 0.933 |  11.548 |   21.635 | 
     | u_adder_cntrl/U1016/IN3                 |   ^   | u_adder_cntrl/n865  | OAI21  | 0.001 |  11.550 |   21.636 | 
     | u_adder_cntrl/U1016/OUT                 |   v   | u_adder_cntrl/n1148 | OAI21  | 0.714 |  12.264 |   22.350 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_3_/D |   v   | u_adder_cntrl/n1148 | DFFRX1 | 0.000 |  12.264 |   22.350 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -9.879 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.878 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.407 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.404 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.948 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -8.946 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.499 | 
     | CLK__L4_I14/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.497 | 
     | CLK__L4_I14/OUT                           |   ^   | CLK__L4_N14 | BUF8X  | 0.507 |   2.097 |   -7.989 | 
     | CLK__L5_I47/IN                            |   ^   | CLK__L4_N14 | BUF8X  | 0.006 |   2.103 |   -7.983 | 
     | CLK__L5_I47/OUT                           |   ^   | CLK__L5_N47 | BUF8X  | 0.645 |   2.748 |   -7.338 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_3_/CLK |   ^   | CLK__L5_N47 | DFFRX1 | 0.005 |   2.753 |   -7.333 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_adder_cntrl/Final_Sign_reg_reg/CLK 
Endpoint:   u_adder_cntrl/Final_Sign_reg_reg/D (v) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.710
- Setup                         0.430
+ Phase Shift                  20.000
= Required Time                22.280
- Arrival Time                 12.189
= Slack Time                   10.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                     |         |       |  Time   |   Time   | 
     |------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                |         |       |   0.595 |   10.685 | 
     | U1792/IN                           |   v   | RSTn                | INVX4   | 0.000 |   0.595 |   10.686 | 
     | U1792/OUT                          |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   11.336 | 
     | U1801/IN                           |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   11.338 | 
     | U1801/OUT                          |   v   | n1794               | INVX4   | 0.679 |   1.926 |   12.017 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794               | INVX4   | 0.001 |   1.927 |   12.018 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   12.729 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   12.735 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   13.921 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   13.922 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   15.159 | 
     | FE_OFC368_n1794/IN                 |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   15.198 | 
     | FE_OFC368_n1794/OUT                |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   16.218 | 
     | u_adder_cntrl/U301/IN1             |   v   | FE_OFN368_n1794     | NAND2X1 | 0.023 |   6.150 |   16.241 | 
     | u_adder_cntrl/U301/OUT             |   ^   | u_adder_cntrl/n1077 | NAND2X1 | 0.930 |   7.081 |   17.172 | 
     | u_adder_cntrl/U292/IN              |   ^   | u_adder_cntrl/n1077 | INVX1   | 0.000 |   7.081 |   17.172 | 
     | u_adder_cntrl/U292/OUT             |   v   | u_adder_cntrl/n273  | INVX1   | 0.702 |   7.783 |   17.874 | 
     | u_adder_cntrl/U471/IN1             |   v   | u_adder_cntrl/n273  | NANDX2  | 0.000 |   7.784 |   17.874 | 
     | u_adder_cntrl/U471/OUT             |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.888 |   8.672 |   18.762 | 
     | u_adder_cntrl/U463/IN2             |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.001 |   8.673 |   18.764 | 
     | u_adder_cntrl/U463/OUT             |   v   | u_adder_cntrl/n679  | NANDX2  | 0.625 |   9.298 |   19.388 | 
     | u_adder_cntrl/U259/IN              |   v   | u_adder_cntrl/n679  | INVX1   | 0.000 |   9.298 |   19.389 | 
     | u_adder_cntrl/U259/OUT             |   ^   | u_adder_cntrl/n680  | INVX1   | 0.483 |   9.781 |   19.871 | 
     | u_adder_cntrl/U838/IN3             |   ^   | u_adder_cntrl/n680  | OAI21   | 0.000 |   9.781 |   19.871 | 
     | u_adder_cntrl/U838/OUT             |   v   | u_adder_cntrl/n1117 | OAI21   | 0.951 |  10.732 |   20.823 | 
     | u_adder_cntrl/U1169/IN3            |   v   | u_adder_cntrl/n1117 | AOI22   | 0.002 |  10.734 |   20.824 | 
     | u_adder_cntrl/U1169/OUT            |   ^   | u_adder_cntrl/n1102 | AOI22   | 0.789 |  11.523 |   21.614 | 
     | u_adder_cntrl/U1170/IN3            |   ^   | u_adder_cntrl/n1102 | OAI21   | 0.000 |  11.523 |   21.614 | 
     | u_adder_cntrl/U1170/OUT            |   v   | u_adder_cntrl/n1122 | OAI21   | 0.665 |  12.188 |   22.279 | 
     | u_adder_cntrl/Final_Sign_reg_reg/D |   v   | u_adder_cntrl/n1122 | DFFRX1  | 0.001 |  12.189 |   22.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.208 |   -9.883 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.883 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.411 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.408 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.952 | 
     | CLK__L3_I0/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -8.947 | 
     | CLK__L3_I0/OUT                       |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -8.463 | 
     | CLK__L4_I5/IN                        |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -8.462 | 
     | CLK__L4_I5/OUT                       |   ^   | CLK__L4_N5  | BUF8X  | 0.507 |   2.136 |   -7.955 | 
     | CLK__L5_I12/IN                       |   ^   | CLK__L4_N5  | BUF8X  | 0.009 |   2.144 |   -7.946 | 
     | CLK__L5_I12/OUT                      |   ^   | CLK__L5_N12 | BUF8X  | 0.562 |   2.707 |   -7.384 | 
     | u_adder_cntrl/Final_Sign_reg_reg/CLK |   ^   | CLK__L5_N12 | DFFRX1 | 0.003 |   2.710 |   -7.381 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_adder_cntrl/Debug_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Debug_reg_reg_1_/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.725
- Setup                         0.431
+ Phase Shift                  20.000
= Required Time                22.294
- Arrival Time                 12.195
= Slack Time                   10.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |         |       |   0.595 |   10.693 | 
     | U1792/IN                         |   v   | RSTn                | INVX4   | 0.000 |   0.595 |   10.694 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   11.344 | 
     | U1801/IN                         |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   11.346 | 
     | U1801/OUT                        |   v   | n1794               | INVX4   | 0.679 |   1.926 |   12.025 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4   | 0.001 |   1.927 |   12.026 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   12.737 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   12.743 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   13.929 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   13.930 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   15.167 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   15.206 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   16.226 | 
     | u_adder_cntrl/U301/IN1           |   v   | FE_OFN368_n1794     | NAND2X1 | 0.023 |   6.150 |   16.249 | 
     | u_adder_cntrl/U301/OUT           |   ^   | u_adder_cntrl/n1077 | NAND2X1 | 0.930 |   7.081 |   17.180 | 
     | u_adder_cntrl/U292/IN            |   ^   | u_adder_cntrl/n1077 | INVX1   | 0.000 |   7.081 |   17.180 | 
     | u_adder_cntrl/U292/OUT           |   v   | u_adder_cntrl/n273  | INVX1   | 0.702 |   7.783 |   17.882 | 
     | u_adder_cntrl/U471/IN1           |   v   | u_adder_cntrl/n273  | NANDX2  | 0.000 |   7.784 |   17.882 | 
     | u_adder_cntrl/U471/OUT           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.888 |   8.672 |   18.770 | 
     | u_adder_cntrl/U463/IN2           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.001 |   8.673 |   18.772 | 
     | u_adder_cntrl/U463/OUT           |   v   | u_adder_cntrl/n679  | NANDX2  | 0.625 |   9.298 |   19.396 | 
     | u_adder_cntrl/U259/IN            |   v   | u_adder_cntrl/n679  | INVX1   | 0.000 |   9.298 |   19.397 | 
     | u_adder_cntrl/U259/OUT           |   ^   | u_adder_cntrl/n680  | INVX1   | 0.483 |   9.780 |   19.879 | 
     | u_adder_cntrl/U838/IN3           |   ^   | u_adder_cntrl/n680  | OAI21   | 0.000 |   9.781 |   19.879 | 
     | u_adder_cntrl/U838/OUT           |   v   | u_adder_cntrl/n1117 | OAI21   | 0.951 |  10.732 |   20.831 | 
     | u_adder_cntrl/U1175/IN4          |   v   | u_adder_cntrl/n1117 | AOI22   | 0.001 |  10.733 |   20.832 | 
     | u_adder_cntrl/U1175/OUT          |   ^   | u_adder_cntrl/n1114 | AOI22   | 0.671 |  11.404 |   21.502 | 
     | u_adder_cntrl/U195/IN            |   ^   | u_adder_cntrl/n1114 | INVX1   | 0.000 |  11.404 |   21.503 | 
     | u_adder_cntrl/U195/OUT           |   v   | u_adder_cntrl/n119  | INVX1   | 0.791 |  12.195 |   22.294 | 
     | u_adder_cntrl/Debug_reg_reg_1_/D |   v   | u_adder_cntrl/n119  | DFFRX1  | 0.000 |  12.195 |   22.294 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK         |        |       |   0.208 |   -9.891 | 
     | CLK__L1_I0/IN                      |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.891 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.420 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.416 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -8.960 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -8.955 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -8.471 | 
     | CLK__L4_I5/IN                      |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -8.470 | 
     | CLK__L4_I5/OUT                     |   ^   | CLK__L4_N5  | BUF8X  | 0.507 |   2.135 |   -7.963 | 
     | CLK__L5_I11/IN                     |   ^   | CLK__L4_N5  | BUF8X  | 0.009 |   2.144 |   -7.954 | 
     | CLK__L5_I11/OUT                    |   ^   | CLK__L5_N11 | BUF8X  | 0.579 |   2.723 |   -7.376 | 
     | u_adder_cntrl/Debug_reg_reg_1_/CLK |   ^   | CLK__L5_N11 | DFFRX1 | 0.002 |   2.725 |   -7.374 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_adder_cntrl/Debug_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Debug_reg_reg_2_/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.724
- Setup                         0.430
+ Phase Shift                  20.000
= Required Time                22.294
- Arrival Time                 12.181
= Slack Time                   10.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |         |       |   0.595 |   10.708 | 
     | U1792/IN                         |   v   | RSTn                | INVX4   | 0.000 |   0.595 |   10.708 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   11.358 | 
     | U1801/IN                         |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   11.360 | 
     | U1801/OUT                        |   v   | n1794               | INVX4   | 0.679 |   1.926 |   12.039 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4   | 0.001 |   1.927 |   12.040 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   12.752 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   12.757 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   13.943 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   13.945 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   15.181 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   15.220 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   16.241 | 
     | u_adder_cntrl/U301/IN1           |   v   | FE_OFN368_n1794     | NAND2X1 | 0.023 |   6.150 |   16.264 | 
     | u_adder_cntrl/U301/OUT           |   ^   | u_adder_cntrl/n1077 | NAND2X1 | 0.930 |   7.081 |   17.194 | 
     | u_adder_cntrl/U292/IN            |   ^   | u_adder_cntrl/n1077 | INVX1   | 0.000 |   7.081 |   17.194 | 
     | u_adder_cntrl/U292/OUT           |   v   | u_adder_cntrl/n273  | INVX1   | 0.702 |   7.783 |   17.896 | 
     | u_adder_cntrl/U471/IN1           |   v   | u_adder_cntrl/n273  | NANDX2  | 0.000 |   7.784 |   17.897 | 
     | u_adder_cntrl/U471/OUT           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.888 |   8.672 |   18.785 | 
     | u_adder_cntrl/U463/IN2           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.001 |   8.673 |   18.786 | 
     | u_adder_cntrl/U463/OUT           |   v   | u_adder_cntrl/n679  | NANDX2  | 0.625 |   9.298 |   19.411 | 
     | u_adder_cntrl/U259/IN            |   v   | u_adder_cntrl/n679  | INVX1   | 0.000 |   9.298 |   19.411 | 
     | u_adder_cntrl/U259/OUT           |   ^   | u_adder_cntrl/n680  | INVX1   | 0.483 |   9.781 |   19.894 | 
     | u_adder_cntrl/U838/IN3           |   ^   | u_adder_cntrl/n680  | OAI21   | 0.000 |   9.781 |   19.894 | 
     | u_adder_cntrl/U838/OUT           |   v   | u_adder_cntrl/n1117 | OAI21   | 0.951 |  10.732 |   20.845 | 
     | u_adder_cntrl/U1173/IN4          |   v   | u_adder_cntrl/n1117 | AOI22   | 0.001 |  10.733 |   20.846 | 
     | u_adder_cntrl/U1173/OUT          |   ^   | u_adder_cntrl/n1110 | AOI22   | 0.682 |  11.415 |   21.528 | 
     | u_adder_cntrl/U200/IN            |   ^   | u_adder_cntrl/n1110 | INVX1   | 0.000 |  11.415 |   21.528 | 
     | u_adder_cntrl/U200/OUT           |   v   | u_adder_cntrl/n120  | INVX1   | 0.766 |  12.181 |   22.294 | 
     | u_adder_cntrl/Debug_reg_reg_2_/D |   v   | u_adder_cntrl/n120  | DFFRX1  | 0.000 |  12.181 |   22.294 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK         |        |       |   0.208 |   -9.905 | 
     | CLK__L1_I0/IN                      |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.905 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.434 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.431 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -8.975 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -8.969 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -8.485 | 
     | CLK__L4_I5/IN                      |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -8.484 | 
     | CLK__L4_I5/OUT                     |   ^   | CLK__L4_N5  | BUF8X  | 0.507 |   2.135 |   -7.978 | 
     | CLK__L5_I11/IN                     |   ^   | CLK__L4_N5  | BUF8X  | 0.009 |   2.144 |   -7.969 | 
     | CLK__L5_I11/OUT                    |   ^   | CLK__L5_N11 | BUF8X  | 0.579 |   2.723 |   -7.390 | 
     | u_adder_cntrl/Debug_reg_reg_2_/CLK |   ^   | CLK__L5_N11 | DFFRX1 | 0.001 |   2.724 |   -7.389 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.727
- Setup                         0.406
+ Phase Shift                  20.000
= Required Time                22.321
- Arrival Time                 12.183
= Slack Time                   10.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.595 |   10.733 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.595 |   10.733 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.650 |   1.245 |   11.383 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.002 |   1.247 |   11.385 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.679 |   1.926 |   12.064 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.001 |   1.927 |   12.065 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.711 |   2.639 |   12.776 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.006 |   2.644 |   12.782 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.186 |   3.830 |   13.968 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.832 |   13.969 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.237 |   5.068 |   15.206 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.039 |   5.107 |   15.245 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 1.021 |   6.128 |   16.266 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.024 |   6.152 |   16.290 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.008 |   7.160 |   17.298 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.001 |   7.161 |   17.299 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.155 |   8.316 |   18.454 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.317 |   18.454 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.073 |   9.390 |   19.528 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.391 |   19.529 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.208 |  10.600 |   20.737 | 
     | u_adder_cntrl/U1017/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.015 |  10.615 |   20.753 | 
     | u_adder_cntrl/U1017/OUT                 |   ^   | u_adder_cntrl/n866  | AOI22  | 0.909 |  11.523 |   21.661 | 
     | u_adder_cntrl/U1018/IN3                 |   ^   | u_adder_cntrl/n866  | OAI21  | 0.001 |  11.525 |   21.662 | 
     | u_adder_cntrl/U1018/OUT                 |   v   | u_adder_cntrl/n1147 | OAI21  | 0.659 |  12.183 |   22.321 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_4_/D |   v   | u_adder_cntrl/n1147 | DFFRX1 | 0.000 |  12.183 |   22.321 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -9.930 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.930 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.458 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.455 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -8.999 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -8.997 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.550 | 
     | CLK__L4_I14/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.548 | 
     | CLK__L4_I14/OUT                           |   ^   | CLK__L4_N14 | BUF8X  | 0.507 |   2.097 |   -8.041 | 
     | CLK__L5_I48/IN                            |   ^   | CLK__L4_N14 | BUF8X  | 0.007 |   2.103 |   -8.034 | 
     | CLK__L5_I48/OUT                           |   ^   | CLK__L5_N48 | BUF8X  | 0.620 |   2.723 |   -7.414 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_4_/CLK |   ^   | CLK__L5_N48 | DFFRX1 | 0.004 |   2.727 |   -7.411 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_2_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.682
- Setup                         0.437
+ Phase Shift                  20.000
= Required Time                22.244
- Arrival Time                 12.037
= Slack Time                   10.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.595 |   10.802 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.595 |   10.802 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.650 |   1.245 |   11.452 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.002 |   1.247 |   11.454 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.679 |   1.926 |   12.133 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.001 |   1.927 |   12.134 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.711 |   2.639 |   12.845 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.006 |   2.644 |   12.851 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.186 |   3.830 |   14.037 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.831 |   14.038 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.237 |   5.068 |   15.275 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.039 |   5.107 |   15.314 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 1.021 |   6.128 |   16.335 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.024 |   6.152 |   16.359 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.008 |   7.160 |   17.367 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.001 |   7.161 |   17.368 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.155 |   8.316 |   18.523 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.317 |   18.523 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.073 |   9.390 |   19.597 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.391 |   19.598 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.208 |  10.600 |   20.806 | 
     | u_adder_cntrl/U1013/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.015 |  10.615 |   20.822 | 
     | u_adder_cntrl/U1013/OUT                 |   ^   | u_adder_cntrl/n864  | AOI22  | 0.779 |  11.394 |   21.601 | 
     | u_adder_cntrl/U1014/IN3                 |   ^   | u_adder_cntrl/n864  | OAI21  | 0.000 |  11.394 |   21.601 | 
     | u_adder_cntrl/U1014/OUT                 |   v   | u_adder_cntrl/n1149 | OAI21  | 0.642 |  12.037 |   22.244 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_2_/D |   v   | u_adder_cntrl/n1149 | DFFRX1 | 0.000 |  12.037 |   22.244 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -9.999 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -9.999 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.528 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.525 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -9.068 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -9.067 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.619 | 
     | CLK__L4_I14/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.617 | 
     | CLK__L4_I14/OUT                           |   ^   | CLK__L4_N14 | BUF8X  | 0.507 |   2.097 |   -8.110 | 
     | CLK__L5_I52/IN                            |   ^   | CLK__L4_N14 | BUF8X  | 0.007 |   2.103 |   -8.104 | 
     | CLK__L5_I52/OUT                           |   ^   | CLK__L5_N52 | BUF8X  | 0.575 |   2.678 |   -7.529 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_2_/CLK |   ^   | CLK__L5_N52 | DFFRX1 | 0.003 |   2.682 |   -7.525 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_0_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.716
- Setup                         0.375
+ Phase Shift                  20.000
= Required Time                22.340
- Arrival Time                 12.117
= Slack Time                   10.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.595 |   10.818 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.595 |   10.818 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   11.469 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   11.470 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.679 |   1.926 |   12.150 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.001 |   1.927 |   12.151 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   12.862 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   12.868 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   14.054 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   14.055 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   15.292 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   15.330 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   16.351 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   16.375 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   17.384 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   17.385 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   18.540 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   18.540 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   19.613 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   19.615 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   20.823 | 
     | u_adder_cntrl/U437/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.006 |  10.606 |   20.830 | 
     | u_adder_cntrl/U437/OUT                    |   ^   | u_adder_cntrl/n553  | NAND2X1 | 0.949 |  11.555 |   21.779 | 
     | u_adder_cntrl/U791/IN2                    |   ^   | u_adder_cntrl/n553  | NAND3X1 | 0.001 |  11.556 |   21.780 | 
     | u_adder_cntrl/U791/OUT                    |   v   | u_adder_cntrl/n1156 | NAND3X1 | 0.560 |  12.116 |   22.340 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_0_/D |   v   | u_adder_cntrl/n1156 | DFFRX1  | 0.000 |  12.117 |   22.340 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |  -10.016 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |  -10.016 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.544 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.541 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -9.085 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -9.080 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -8.596 | 
     | CLK__L4_I5/IN                               |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -8.595 | 
     | CLK__L4_I5/OUT                              |   ^   | CLK__L4_N5  | BUF8X  | 0.507 |   2.135 |   -8.088 | 
     | CLK__L5_I10/IN                              |   ^   | CLK__L4_N5  | BUF8X  | 0.009 |   2.144 |   -8.079 | 
     | CLK__L5_I10/OUT                             |   ^   | CLK__L5_N10 | BUF8X  | 0.562 |   2.707 |   -7.517 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_0_/CLK |   ^   | CLK__L5_N10 | DFFRX1 | 0.009 |   2.716 |   -7.508 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.710
- Setup                         0.424
+ Phase Shift                  20.000
= Required Time                22.286
- Arrival Time                 12.052
= Slack Time                   10.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.595 |   10.829 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.595 |   10.829 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.650 |   1.245 |   11.479 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.002 |   1.247 |   11.481 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.679 |   1.926 |   12.160 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.001 |   1.927 |   12.161 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.711 |   2.639 |   12.873 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.006 |   2.644 |   12.878 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.186 |   3.830 |   14.064 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.831 |   14.066 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.237 |   5.068 |   15.302 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.039 |   5.107 |   15.341 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 1.021 |   6.128 |   16.362 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.024 |   6.152 |   16.386 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.008 |   7.160 |   17.394 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.001 |   7.161 |   17.395 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.155 |   8.316 |   18.550 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.317 |   18.551 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.073 |   9.390 |   19.624 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.391 |   19.625 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.208 |  10.600 |   20.834 | 
     | u_adder_cntrl/U1019/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.014 |  10.614 |   20.848 | 
     | u_adder_cntrl/U1019/OUT                 |   ^   | u_adder_cntrl/n867  | AOI22  | 0.797 |  11.410 |   21.645 | 
     | u_adder_cntrl/U1020/IN3                 |   ^   | u_adder_cntrl/n867  | OAI21  | 0.000 |  11.411 |   21.645 | 
     | u_adder_cntrl/U1020/OUT                 |   v   | u_adder_cntrl/n1146 | OAI21  | 0.641 |  12.052 |   22.286 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_5_/D |   v   | u_adder_cntrl/n1146 | DFFRX1 | 0.000 |  12.052 |   22.286 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |  -10.026 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |  -10.026 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.555 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.552 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -9.096 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -9.094 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.646 | 
     | CLK__L4_I14/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.644 | 
     | CLK__L4_I14/OUT                           |   ^   | CLK__L4_N14 | BUF8X  | 0.507 |   2.097 |   -8.137 | 
     | CLK__L5_I50/IN                            |   ^   | CLK__L4_N14 | BUF8X  | 0.007 |   2.103 |   -8.131 | 
     | CLK__L5_I50/OUT                           |   ^   | CLK__L5_N50 | BUF8X  | 0.602 |   2.705 |   -7.529 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_5_/CLK |   ^   | CLK__L5_N50 | DFFRX1 | 0.005 |   2.710 |   -7.524 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_1_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.727
- Setup                         0.365
+ Phase Shift                  20.000
= Required Time                22.362
- Arrival Time                 12.125
= Slack Time                   10.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.595 |   10.831 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.595 |   10.831 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   11.482 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   11.483 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.679 |   1.926 |   12.163 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.001 |   1.927 |   12.164 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   12.875 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   12.881 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   14.066 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   14.068 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   15.304 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   15.343 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   16.364 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   16.388 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   17.396 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   17.397 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   18.553 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   18.553 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   19.626 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   19.628 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   20.836 | 
     | u_adder_cntrl/U507/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.007 |  10.606 |   20.843 | 
     | u_adder_cntrl/U507/OUT                    |   ^   | u_adder_cntrl/n538  | NAND2X1 | 0.944 |  11.550 |   21.786 | 
     | u_adder_cntrl/U781/IN2                    |   ^   | u_adder_cntrl/n538  | NAND3X1 | 0.001 |  11.551 |   21.787 | 
     | u_adder_cntrl/U781/OUT                    |   v   | u_adder_cntrl/n1157 | NAND3X1 | 0.574 |  12.125 |   22.361 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_1_/D |   v   | u_adder_cntrl/n1157 | DFFRX1  | 0.000 |  12.125 |   22.362 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |  -10.029 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |  -10.029 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.557 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.554 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -9.098 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -9.092 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |   -8.662 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |   -8.661 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.506 |   2.082 |   -8.155 | 
     | CLK__L5_I26/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.013 |   2.095 |   -8.141 | 
     | CLK__L5_I26/OUT                             |   ^   | CLK__L5_N26 | BUF8X  | 0.622 |   2.717 |   -7.519 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_1_/CLK |   ^   | CLK__L5_N26 | DFFRX1 | 0.009 |   2.727 |   -7.510 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.727
- Setup                         0.348
+ Phase Shift                  20.000
= Required Time                22.379
- Arrival Time                 12.138
= Slack Time                   10.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.595 |   10.836 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.595 |   10.836 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   11.487 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   11.488 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.679 |   1.926 |   12.168 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.001 |   1.927 |   12.168 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   12.880 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   12.885 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   14.071 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   14.073 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   15.309 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   15.348 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   16.369 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   16.393 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   17.401 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   17.402 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   18.558 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   18.558 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   19.631 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   19.632 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   20.841 | 
     | u_adder_cntrl/U510/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.007 |  10.606 |   20.848 | 
     | u_adder_cntrl/U510/OUT                    |   ^   | u_adder_cntrl/n544  | NAND2X1 | 0.982 |  11.588 |   21.830 | 
     | u_adder_cntrl/U785/IN2                    |   ^   | u_adder_cntrl/n544  | NAND3X1 | 0.001 |  11.589 |   21.831 | 
     | u_adder_cntrl/U785/OUT                    |   v   | u_adder_cntrl/n1160 | NAND3X1 | 0.548 |  12.137 |   22.379 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_4_/D |   v   | u_adder_cntrl/n1160 | DFFRX1  | 0.000 |  12.138 |   22.379 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |  -10.034 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |  -10.033 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.562 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.559 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -9.103 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -9.097 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |   -8.667 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |   -8.666 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.506 |   2.082 |   -8.160 | 
     | CLK__L5_I26/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.013 |   2.095 |   -8.146 | 
     | CLK__L5_I26/OUT                             |   ^   | CLK__L5_N26 | BUF8X  | 0.622 |   2.717 |   -7.524 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_4_/CLK |   ^   | CLK__L5_N26 | DFFRX1 | 0.009 |   2.727 |   -7.515 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_adder_cntrl/Op1_Sign_reg_reg/CLK 
Endpoint:   u_adder_cntrl/Op1_Sign_reg_reg/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.689
- Setup                         0.433
+ Phase Shift                  20.000
= Required Time                22.256
- Arrival Time                 11.999
= Slack Time                   10.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                  |       |                     |        |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |        |       |   0.595 |   10.852 | 
     | U1792/IN                         |   v   | RSTn                | INVX4  | 0.000 |   0.595 |   10.853 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4  | 0.650 |   1.245 |   11.503 | 
     | U1801/IN                         |   ^   | n1795               | INVX4  | 0.002 |   1.247 |   11.505 | 
     | U1801/OUT                        |   v   | n1794               | INVX4  | 0.679 |   1.926 |   12.184 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4  | 0.001 |   1.927 |   12.185 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4  | 0.711 |   2.639 |   12.896 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1  | 0.006 |   2.644 |   12.902 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1  | 1.186 |   3.830 |   14.088 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.831 |   14.089 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8  | 1.237 |   5.068 |   15.326 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8  | 0.039 |   5.107 |   15.364 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8  | 1.021 |   6.128 |   16.385 | 
     | u_adder_cntrl/U601/IN            |   v   | FE_OFN368_n1794     | INVX4  | 0.024 |   6.152 |   16.409 | 
     | u_adder_cntrl/U601/OUT           |   ^   | u_adder_cntrl/n265  | INVX4  | 1.008 |   7.160 |   17.418 | 
     | u_adder_cntrl/U994/IN1           |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.001 |   7.161 |   17.419 | 
     | u_adder_cntrl/U994/OUT           |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.155 |   8.316 |   18.574 | 
     | u_adder_cntrl/U586/IN1           |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.317 |   18.574 | 
     | u_adder_cntrl/U586/OUT           |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.073 |   9.390 |   19.647 | 
     | u_adder_cntrl/U355/IN            |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.391 |   19.649 | 
     | u_adder_cntrl/U355/OUT           |   v   | u_adder_cntrl/n745  | INVX4  | 1.208 |  10.600 |   20.857 | 
     | u_adder_cntrl/U1030/IN1          |   v   | u_adder_cntrl/n745  | AOI22  | 0.005 |  10.605 |   20.862 | 
     | u_adder_cntrl/U1030/OUT          |   ^   | u_adder_cntrl/n876  | AOI22  | 0.755 |  11.360 |   21.617 | 
     | u_adder_cntrl/U1031/IN3          |   ^   | u_adder_cntrl/n876  | OAI21  | 0.000 |  11.360 |   21.618 | 
     | u_adder_cntrl/U1031/OUT          |   v   | u_adder_cntrl/n1143 | OAI21  | 0.638 |  11.998 |   22.256 | 
     | u_adder_cntrl/Op1_Sign_reg_reg/D |   v   | u_adder_cntrl/n1143 | DFFRX1 | 0.000 |  11.999 |   22.256 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK        |        |       |   0.208 |  -10.050 | 
     | CLK__L1_I0/IN                      |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |  -10.050 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -9.578 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -9.575 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.139 |   -9.119 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -9.114 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -8.630 | 
     | CLK__L4_I5/IN                      |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -8.629 | 
     | CLK__L4_I5/OUT                     |   ^   | CLK__L4_N5 | BUF8X  | 0.507 |   2.136 |   -8.122 | 
     | CLK__L5_I9/IN                      |   ^   | CLK__L4_N5 | BUF8X  | 0.007 |   2.142 |   -8.116 | 
     | CLK__L5_I9/OUT                     |   ^   | CLK__L5_N9 | BUF8X  | 0.547 |   2.689 |   -7.569 | 
     | u_adder_cntrl/Op1_Sign_reg_reg/CLK |   ^   | CLK__L5_N9 | DFFRX1 | 0.001 |   2.689 |   -7.568 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_1_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.726
- Setup                         0.406
+ Phase Shift                  20.000
= Required Time                22.320
- Arrival Time                 12.040
= Slack Time                   10.280
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.595 |   10.875 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.595 |   10.875 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.650 |   1.245 |   11.526 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.002 |   1.247 |   11.527 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.679 |   1.926 |   12.207 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.001 |   1.927 |   12.208 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.711 |   2.639 |   12.919 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.006 |   2.644 |   12.925 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.186 |   3.830 |   14.110 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.831 |   14.112 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.237 |   5.068 |   15.348 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.039 |   5.107 |   15.387 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 1.021 |   6.128 |   16.408 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.024 |   6.152 |   16.432 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.008 |   7.160 |   17.440 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.001 |   7.161 |   17.442 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.155 |   8.316 |   18.597 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.317 |   18.597 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.073 |   9.390 |   19.670 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.391 |   19.672 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.208 |  10.600 |   20.880 | 
     | u_adder_cntrl/U1011/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.015 |  10.615 |   20.895 | 
     | u_adder_cntrl/U1011/OUT                 |   ^   | u_adder_cntrl/n863  | AOI22  | 0.805 |  11.420 |   21.700 | 
     | u_adder_cntrl/U1012/IN3                 |   ^   | u_adder_cntrl/n863  | OAI21  | 0.000 |  11.420 |   21.701 | 
     | u_adder_cntrl/U1012/OUT                 |   v   | u_adder_cntrl/n1150 | OAI21  | 0.619 |  12.039 |   22.320 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_1_/D |   v   | u_adder_cntrl/n1150 | DFFRX1 | 0.000 |  12.040 |   22.320 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |  -10.073 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |  -10.073 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.601 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.598 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -9.142 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -9.140 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.693 | 
     | CLK__L4_I14/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.691 | 
     | CLK__L4_I14/OUT                           |   ^   | CLK__L4_N14 | BUF8X  | 0.507 |   2.097 |   -8.184 | 
     | CLK__L5_I51/IN                            |   ^   | CLK__L4_N14 | BUF8X  | 0.006 |   2.103 |   -8.178 | 
     | CLK__L5_I51/OUT                           |   ^   | CLK__L5_N51 | BUF8X  | 0.621 |   2.724 |   -7.557 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N51 | DFFRX1 | 0.002 |   2.726 |   -7.554 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_2_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.775
- Setup                         0.354
+ Phase Shift                  20.000
= Required Time                22.421
- Arrival Time                 12.137
= Slack Time                   10.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.595 |   10.879 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.595 |   10.879 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   11.530 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   11.531 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.679 |   1.926 |   12.211 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.001 |   1.927 |   12.211 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   12.923 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   12.928 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   14.114 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.831 |   14.116 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   15.352 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   15.391 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   16.412 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   16.436 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   17.444 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   17.445 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.155 |   8.316 |   18.601 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.317 |   18.601 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.073 |   9.390 |   19.674 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.391 |   19.675 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.208 |  10.600 |   20.884 | 
     | u_adder_cntrl/U508/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.006 |  10.606 |   20.890 | 
     | u_adder_cntrl/U508/OUT                    |   ^   | u_adder_cntrl/n541  | NAND2X1 | 0.941 |  11.547 |   21.831 | 
     | u_adder_cntrl/U783/IN2                    |   ^   | u_adder_cntrl/n541  | NAND3X1 | 0.001 |  11.548 |   21.832 | 
     | u_adder_cntrl/U783/OUT                    |   v   | u_adder_cntrl/n1158 | NAND3X1 | 0.588 |  12.136 |   22.420 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_2_/D |   v   | u_adder_cntrl/n1158 | DFFRX1  | 0.001 |  12.137 |   22.421 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |  -10.077 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |  -10.076 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.605 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.602 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -9.146 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -9.140 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.575 |   -8.710 | 
     | CLK__L4_I7/IN                               |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |   -8.709 | 
     | CLK__L4_I7/OUT                              |   ^   | CLK__L4_N7  | BUF8X  | 0.512 |   2.088 |   -8.197 | 
     | CLK__L5_I16/IN                              |   ^   | CLK__L4_N7  | BUF8X  | 0.012 |   2.100 |   -8.184 | 
     | CLK__L5_I16/OUT                             |   ^   | CLK__L5_N16 | BUF8X  | 0.671 |   2.771 |   -7.513 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_2_/CLK |   ^   | CLK__L5_N16 | DFFRX1 | 0.004 |   2.775 |   -7.509 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_adder_cntrl/Op2_Sign_reg_reg/CLK 
Endpoint:   u_adder_cntrl/Op2_Sign_reg_reg/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.690
- Setup                         0.434
+ Phase Shift                  20.000
= Required Time                22.256
- Arrival Time                 11.935
= Slack Time                   10.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                  |       |                     |        |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |        |       |   0.595 |   10.915 | 
     | U1792/IN                         |   v   | RSTn                | INVX4  | 0.000 |   0.595 |   10.915 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4  | 0.650 |   1.245 |   11.566 | 
     | U1801/IN                         |   ^   | n1795               | INVX4  | 0.002 |   1.247 |   11.567 | 
     | U1801/OUT                        |   v   | n1794               | INVX4  | 0.679 |   1.926 |   12.247 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4  | 0.001 |   1.927 |   12.248 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4  | 0.711 |   2.639 |   12.959 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1  | 0.006 |   2.644 |   12.965 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1  | 1.186 |   3.830 |   14.150 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.831 |   14.152 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8  | 1.237 |   5.068 |   15.388 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8  | 0.039 |   5.107 |   15.427 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8  | 1.021 |   6.128 |   16.448 | 
     | u_adder_cntrl/U601/IN            |   v   | FE_OFN368_n1794     | INVX4  | 0.024 |   6.152 |   16.472 | 
     | u_adder_cntrl/U601/OUT           |   ^   | u_adder_cntrl/n265  | INVX4  | 1.008 |   7.160 |   17.480 | 
     | u_adder_cntrl/U994/IN1           |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.001 |   7.161 |   17.482 | 
     | u_adder_cntrl/U994/OUT           |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.155 |   8.316 |   18.637 | 
     | u_adder_cntrl/U586/IN1           |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.317 |   18.637 | 
     | u_adder_cntrl/U586/OUT           |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.073 |   9.390 |   19.710 | 
     | u_adder_cntrl/U355/IN            |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.391 |   19.712 | 
     | u_adder_cntrl/U355/OUT           |   v   | u_adder_cntrl/n745  | INVX4  | 1.208 |  10.600 |   20.920 | 
     | u_adder_cntrl/U1007/IN1          |   v   | u_adder_cntrl/n745  | AOI22  | 0.005 |  10.604 |   20.925 | 
     | u_adder_cntrl/U1007/OUT          |   ^   | u_adder_cntrl/n861  | AOI22  | 0.725 |  11.329 |   21.650 | 
     | u_adder_cntrl/U1008/IN3          |   ^   | u_adder_cntrl/n861  | OAI21  | 0.000 |  11.330 |   21.650 | 
     | u_adder_cntrl/U1008/OUT          |   v   | u_adder_cntrl/n1152 | OAI21  | 0.605 |  11.935 |   22.256 | 
     | u_adder_cntrl/Op2_Sign_reg_reg/D |   v   | u_adder_cntrl/n1152 | DFFRX1 | 0.000 |  11.935 |   22.256 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK        |        |       |   0.208 |  -10.113 | 
     | CLK__L1_I0/IN                      |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |  -10.113 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -9.641 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -9.638 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.139 |   -9.182 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -9.177 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -8.693 | 
     | CLK__L4_I5/IN                      |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -8.692 | 
     | CLK__L4_I5/OUT                     |   ^   | CLK__L4_N5 | BUF8X  | 0.507 |   2.136 |   -8.185 | 
     | CLK__L5_I9/IN                      |   ^   | CLK__L4_N5 | BUF8X  | 0.007 |   2.142 |   -8.178 | 
     | CLK__L5_I9/OUT                     |   ^   | CLK__L5_N9 | BUF8X  | 0.547 |   2.689 |   -7.632 | 
     | u_adder_cntrl/Op2_Sign_reg_reg/CLK |   ^   | CLK__L5_N9 | DFFRX1 | 0.001 |   2.690 |   -7.631 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.741
- Setup                         0.412
+ Phase Shift                  20.000
= Required Time                22.329
- Arrival Time                 11.956
= Slack Time                   10.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.595 |   10.968 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.595 |   10.968 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.650 |   1.245 |   11.619 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.002 |   1.247 |   11.620 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.679 |   1.926 |   12.300 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.001 |   1.927 |   12.300 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.711 |   2.639 |   13.012 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.006 |   2.644 |   13.017 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.186 |   3.830 |   14.203 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.831 |   14.205 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.237 |   5.068 |   15.441 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.039 |   5.107 |   15.480 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 1.021 |   6.128 |   16.501 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.024 |   6.152 |   16.525 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.008 |   7.160 |   17.533 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.001 |   7.161 |   17.534 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.155 |   8.316 |   18.689 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.317 |   18.690 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.073 |   9.390 |   19.763 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.391 |   19.764 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.208 |  10.600 |   20.973 | 
     | u_adder_cntrl/U1021/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.015 |  10.615 |   20.988 | 
     | u_adder_cntrl/U1021/OUT                 |   ^   | u_adder_cntrl/n868  | AOI22  | 0.734 |  11.349 |   21.723 | 
     | u_adder_cntrl/U1022/IN3                 |   ^   | u_adder_cntrl/n868  | OAI21  | 0.000 |  11.350 |   21.723 | 
     | u_adder_cntrl/U1022/OUT                 |   v   | u_adder_cntrl/n1145 | OAI21  | 0.606 |  11.955 |   22.328 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_6_/D |   v   | u_adder_cntrl/n1145 | DFFRX1 | 0.000 |  11.956 |   22.329 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |  -10.165 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |  -10.165 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.694 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.691 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -9.235 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -9.233 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.785 | 
     | CLK__L4_I12/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.783 | 
     | CLK__L4_I12/OUT                           |   ^   | CLK__L4_N12 | BUF8X  | 0.517 |   2.107 |   -8.266 | 
     | CLK__L5_I35/IN                            |   ^   | CLK__L4_N12 | BUF8X  | 0.007 |   2.114 |   -8.260 | 
     | CLK__L5_I35/OUT                           |   ^   | CLK__L5_N35 | BUF8X  | 0.625 |   2.739 |   -7.634 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_6_/CLK |   ^   | CLK__L5_N35 | DFFRX1 | 0.002 |   2.741 |   -7.632 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_0_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.741
- Setup                         0.420
+ Phase Shift                  20.000
= Required Time                22.320
- Arrival Time                 11.938
= Slack Time                   10.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.595 |   10.977 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.595 |   10.977 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.650 |   1.245 |   11.628 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.002 |   1.247 |   11.629 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.679 |   1.926 |   12.309 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.001 |   1.927 |   12.310 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.711 |   2.639 |   13.021 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.006 |   2.644 |   13.027 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.186 |   3.830 |   14.213 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.831 |   14.214 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.237 |   5.068 |   15.451 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.039 |   5.107 |   15.489 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 1.021 |   6.128 |   16.510 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.024 |   6.152 |   16.534 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.008 |   7.160 |   17.543 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.001 |   7.161 |   17.544 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.155 |   8.316 |   18.699 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.317 |   18.699 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.073 |   9.390 |   19.772 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.391 |   19.774 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.208 |  10.600 |   20.982 | 
     | u_adder_cntrl/U1009/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.015 |  10.615 |   20.997 | 
     | u_adder_cntrl/U1009/OUT                 |   ^   | u_adder_cntrl/n862  | AOI22  | 0.689 |  11.304 |   21.687 | 
     | u_adder_cntrl/U1010/IN3                 |   ^   | u_adder_cntrl/n862  | OAI21  | 0.000 |  11.304 |   21.687 | 
     | u_adder_cntrl/U1010/OUT                 |   v   | u_adder_cntrl/n1151 | OAI21  | 0.633 |  11.937 |   22.320 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_0_/D |   v   | u_adder_cntrl/n1151 | DFFRX1 | 0.000 |  11.938 |   22.320 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |  -10.175 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |  -10.175 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.703 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.700 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -9.244 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -9.242 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -8.795 | 
     | CLK__L4_I12/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -8.793 | 
     | CLK__L4_I12/OUT                           |   ^   | CLK__L4_N12 | BUF8X  | 0.517 |   2.107 |   -8.276 | 
     | CLK__L5_I35/IN                            |   ^   | CLK__L4_N12 | BUF8X  | 0.007 |   2.113 |   -8.269 | 
     | CLK__L5_I35/OUT                           |   ^   | CLK__L5_N35 | BUF8X  | 0.625 |   2.739 |   -7.644 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_0_/CLK |   ^   | CLK__L5_N35 | DFFRX1 | 0.002 |   2.741 |   -7.642 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_7_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_7_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.723
- Setup                         0.427
+ Phase Shift                  20.000
= Required Time                22.296
- Arrival Time                 11.835
= Slack Time                   10.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                               |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                          |        |       |   0.595 |   11.057 | 
     | U1792/IN                                |   v   | RSTn                          | INVX4  | 0.000 |   0.595 |   11.057 | 
     | U1792/OUT                               |   ^   | n1795                         | INVX4  | 0.650 |   1.245 |   11.707 | 
     | U1801/IN                                |   ^   | n1795                         | INVX4  | 0.002 |   1.247 |   11.709 | 
     | U1801/OUT                               |   v   | n1794                         | INVX4  | 0.679 |   1.926 |   12.388 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794                         | INVX4  | 0.001 |   1.927 |   12.389 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795                | INVX4  | 0.711 |   2.639 |   13.101 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795                | INVX1  | 0.006 |   2.644 |   13.106 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795              | INVX1  | 1.186 |   3.830 |   14.292 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795              | INVX8  | 0.001 |   3.832 |   14.293 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795              | INVX8  | 1.237 |   5.068 |   15.530 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795              | INVX8  | 0.039 |   5.107 |   15.569 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794               | INVX8  | 1.021 |   6.128 |   16.590 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794               | INVX4  | 0.024 |   6.152 |   16.614 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265            | INVX4  | 1.008 |   7.160 |   17.622 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265            | NOR2X1 | 0.001 |   7.161 |   17.623 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843            | NOR2X1 | 1.155 |   8.316 |   18.778 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843            | NANDX2 | 0.000 |   8.317 |   18.779 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071           | NANDX2 | 1.073 |   9.390 |   19.852 | 
     | u_adder_cntrl/U1079/IN2                 |   ^   | u_adder_cntrl/n1071           | NOR2X1 | 0.002 |   9.392 |   19.854 | 
     | u_adder_cntrl/U1079/OUT                 |   v   | u_adder_cntrl/n1052           | NOR2X1 | 0.642 |  10.035 |   20.496 | 
     | u_adder_cntrl/FE_OFC615_n1052/IN        |   v   | u_adder_cntrl/n1052           | BUF4X  | 0.000 |  10.035 |   20.496 | 
     | u_adder_cntrl/FE_OFC615_n1052/OUT       |   v   | u_adder_cntrl/FE_OFN615_n1052 | BUF4X  | 0.606 |  10.640 |   21.102 | 
     | u_adder_cntrl/U1154/IN2                 |   v   | u_adder_cntrl/FE_OFN615_n1052 | AOI22  | 0.000 |  10.641 |   21.103 | 
     | u_adder_cntrl/U1154/OUT                 |   ^   | u_adder_cntrl/n1053           | AOI22  | 0.407 |  11.047 |   21.509 | 
     | u_adder_cntrl/U207/IN                   |   ^   | u_adder_cntrl/n1053           | INVX1  | 0.000 |  11.047 |   21.509 | 
     | u_adder_cntrl/U207/OUT                  |   v   | u_adder_cntrl/n1135           | INVX1  | 0.787 |  11.834 |   22.296 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_7_/D |   v   | u_adder_cntrl/n1135           | DFFRX1 | 0.000 |  11.835 |   22.296 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |            |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK        |        |       |   0.208 |  -10.254 | 
     | CLK__L1_I0/IN                             |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |  -10.254 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -9.783 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -9.779 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.139 |   -9.323 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -9.318 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -8.834 | 
     | CLK__L4_I0/IN                             |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -8.833 | 
     | CLK__L4_I0/OUT                            |   ^   | CLK__L4_N0 | BUF8X  | 0.477 |   2.106 |   -8.355 | 
     | CLK__L5_I0/IN                             |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.111 |   -8.351 | 
     | CLK__L5_I0/OUT                            |   ^   | CLK__L5_N0 | BUF8X  | 0.609 |   2.720 |   -7.742 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_7_/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.003 |   2.723 |   -7.739 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_adder_cntrl/Add_sign_reg_reg/CLK 
Endpoint:   u_adder_cntrl/Add_sign_reg_reg/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.792
- Setup                         0.428
+ Phase Shift                  20.000
= Required Time                22.364
- Arrival Time                 11.730
= Slack Time                   10.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |         |       |   0.595 |   11.228 | 
     | U1792/IN                         |   v   | RSTn                | INVX4   | 0.000 |   0.595 |   11.228 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4   | 0.650 |   1.245 |   11.879 | 
     | U1801/IN                         |   ^   | n1795               | INVX4   | 0.002 |   1.247 |   11.880 | 
     | U1801/OUT                        |   v   | n1794               | INVX4   | 0.679 |   1.926 |   12.560 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4   | 0.001 |   1.927 |   12.561 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4   | 0.711 |   2.639 |   13.272 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1   | 0.006 |   2.644 |   13.278 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1   | 1.186 |   3.830 |   14.463 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.832 |   14.465 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8   | 1.237 |   5.068 |   15.701 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8   | 0.039 |   5.107 |   15.740 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8   | 1.021 |   6.128 |   16.761 | 
     | u_adder_cntrl/U601/IN            |   v   | FE_OFN368_n1794     | INVX4   | 0.024 |   6.152 |   16.785 | 
     | u_adder_cntrl/U601/OUT           |   ^   | u_adder_cntrl/n265  | INVX4   | 1.008 |   7.160 |   17.793 | 
     | u_adder_cntrl/U970/IN1           |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   7.161 |   17.794 | 
     | u_adder_cntrl/U970/OUT           |   v   | u_adder_cntrl/n1187 | NOR2X1  | 0.766 |   7.927 |   18.560 | 
     | u_adder_cntrl/U366/IN            |   v   | u_adder_cntrl/n1187 | BUF4X   | 0.000 |   7.927 |   18.560 | 
     | u_adder_cntrl/U366/OUT           |   v   | u_adder_cntrl/n254  | BUF4X   | 1.013 |   8.940 |   19.573 | 
     | u_adder_cntrl/U647/IN            |   v   | u_adder_cntrl/n254  | INVX4   | 0.008 |   8.948 |   19.582 | 
     | u_adder_cntrl/U647/OUT           |   ^   | u_adder_cntrl/n1091 | INVX4   | 1.066 |  10.014 |   20.647 | 
     | u_adder_cntrl/U981/IN3           |   ^   | u_adder_cntrl/n1091 | NAND3X1 | 0.002 |  10.017 |   20.650 | 
     | u_adder_cntrl/U981/OUT           |   v   | u_adder_cntrl/n833  | NAND3X1 | 0.551 |  10.568 |   21.201 | 
     | u_adder_cntrl/U982/IN4           |   v   | u_adder_cntrl/n833  | AOI22   | 0.000 |  10.568 |   21.201 | 
     | u_adder_cntrl/U982/OUT           |   ^   | u_adder_cntrl/n834  | AOI22   | 0.380 |  10.948 |   21.581 | 
     | u_adder_cntrl/U235/IN            |   ^   | u_adder_cntrl/n834  | INVX1   | 0.000 |  10.948 |   21.581 | 
     | u_adder_cntrl/U235/OUT           |   v   | u_adder_cntrl/n1165 | INVX1   | 0.782 |  11.730 |   22.363 | 
     | u_adder_cntrl/Add_sign_reg_reg/D |   v   | u_adder_cntrl/n1165 | DFFRX1  | 0.000 |  11.730 |   22.364 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK        |        |       |   0.208 |  -10.426 | 
     | CLK__L1_I0/IN                      |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |  -10.425 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -9.954 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -9.951 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.139 |   -9.495 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -9.489 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -9.005 | 
     | CLK__L4_I1/IN                      |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -9.004 | 
     | CLK__L4_I1/OUT                     |   ^   | CLK__L4_N1 | BUF8X  | 0.513 |   2.142 |   -8.492 | 
     | CLK__L5_I1/IN                      |   ^   | CLK__L4_N1 | BUF8X  | 0.009 |   2.151 |   -8.483 | 
     | CLK__L5_I1/OUT                     |   ^   | CLK__L5_N1 | BUF8X  | 0.636 |   2.787 |   -7.846 | 
     | u_adder_cntrl/Add_sign_reg_reg/CLK |   ^   | CLK__L5_N1 | DFFRX1 | 0.005 |   2.792 |   -7.841 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_booth_Adder_datain2_reg_5_/CLK 
Endpoint:   u_booth_Adder_datain2_reg_5_/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                           (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.715
- Setup                         0.479
+ Phase Shift                  20.000
= Required Time                22.235
- Arrival Time                 11.557
= Slack Time                   10.678
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.395
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                |       |                  |         |       |  Time   |   Time   | 
     |--------------------------------+-------+------------------+---------+-------+---------+----------| 
     | RSTn                           |   v   | RSTn             |         |       |   0.595 |   11.273 | 
     | U1792/IN                       |   v   | RSTn             | INVX4   | 0.000 |   0.595 |   11.273 | 
     | U1792/OUT                      |   ^   | n1795            | INVX4   | 0.650 |   1.245 |   11.924 | 
     | U1801/IN                       |   ^   | n1795            | INVX4   | 0.002 |   1.247 |   11.925 | 
     | U1801/OUT                      |   v   | n1794            | INVX4   | 0.679 |   1.926 |   12.605 | 
     | FE_OFC99_n1795/IN              |   v   | n1794            | INVX4   | 0.001 |   1.927 |   12.605 | 
     | FE_OFC99_n1795/OUT             |   ^   | FE_OFN99_n1795   | INVX4   | 0.711 |   2.639 |   13.317 | 
     | FE_OFC1096_n1795/IN            |   ^   | FE_OFN99_n1795   | INVX1   | 0.006 |   2.644 |   13.322 | 
     | FE_OFC1096_n1795/OUT           |   v   | FE_OFN1096_n1795 | INVX1   | 1.186 |   3.830 |   14.508 | 
     | FE_OFC1097_n1795/IN            |   v   | FE_OFN1096_n1795 | INVX8   | 0.001 |   3.832 |   14.510 | 
     | FE_OFC1097_n1795/OUT           |   ^   | FE_OFN1097_n1795 | INVX8   | 1.237 |   5.068 |   15.746 | 
     | FE_OFC367_n1794/IN             |   ^   | FE_OFN1097_n1795 | INVX8   | 0.095 |   5.163 |   15.842 | 
     | FE_OFC367_n1794/OUT            |   v   | FE_OFN367_n1794  | INVX8   | 0.979 |   6.142 |   16.820 | 
     | U1852/IN1                      |   v   | FE_OFN367_n1794  | NAND2X1 | 0.008 |   6.150 |   16.828 | 
     | U1852/OUT                      |   ^   | n1797            | NAND2X1 | 0.694 |   6.844 |   17.523 | 
     | U1884/IN                       |   ^   | n1797            | INVX4   | 0.000 |   6.844 |   17.523 | 
     | U1884/OUT                      |   v   | n1861            | INVX4   | 0.514 |   7.358 |   18.036 | 
     | U1771/IN2                      |   v   | n1861            | NANDX2  | 0.004 |   7.362 |   18.040 | 
     | U1771/OUT                      |   ^   | n1862            | NANDX2  | 0.377 |   7.739 |   18.418 | 
     | U1851/IN                       |   ^   | n1862            | INVX4   | 0.000 |   7.740 |   18.418 | 
     | U1851/OUT                      |   v   | n2040            | INVX4   | 0.255 |   7.994 |   18.672 | 
     | U2154/IN3                      |   v   | n2040            | NAND3X1 | 0.000 |   7.994 |   18.673 | 
     | U2154/OUT                      |   ^   | n2043            | NAND3X1 | 0.887 |   8.881 |   19.559 | 
     | FE_OFC1104_n2043/IN            |   ^   | n2043            | BUF4X   | 0.003 |   8.884 |   19.562 | 
     | FE_OFC1104_n2043/OUT           |   ^   | FE_OFN1104_n2043 | BUF4X   | 0.928 |   9.811 |   20.490 | 
     | U1847/IN                       |   ^   | FE_OFN1104_n2043 | INVX4   | 0.000 |   9.812 |   20.490 | 
     | U1847/OUT                      |   v   | n2065            | INVX4   | 0.340 |  10.152 |   20.830 | 
     | U2160/IN2                      |   v   | n2065            | AOI22   | 0.000 |  10.153 |   20.831 | 
     | U2160/OUT                      |   ^   | n2052            | AOI22   | 0.458 |  10.611 |   21.289 | 
     | U1660/IN                       |   ^   | n2052            | INVX1   | 0.000 |  10.611 |   21.289 | 
     | U1660/OUT                      |   v   | n702             | INVX1   | 0.945 |  11.556 |   22.235 | 
     | u_booth_Adder_datain2_reg_5_/D |   v   | n702             | DFFRX1  | 0.001 |  11.557 |   22.235 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                  |       |             |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK         |        |       |   0.208 |  -10.471 | 
     | CLK__L1_I0/IN                    |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |  -10.470 | 
     | CLK__L1_I0/OUT                   |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -9.999 | 
     | CLK__L2_I0/IN                    |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -9.996 | 
     | CLK__L2_I0/OUT                   |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.139 |   -9.540 | 
     | CLK__L3_I2/IN                    |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -9.538 | 
     | CLK__L3_I2/OUT                   |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -9.090 | 
     | CLK__L4_I14/IN                   |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -9.089 | 
     | CLK__L4_I14/OUT                  |   ^   | CLK__L4_N14 | BUF8X  | 0.507 |   2.097 |   -8.581 | 
     | CLK__L5_I49/IN                   |   ^   | CLK__L4_N14 | BUF8X  | 0.006 |   2.103 |   -8.575 | 
     | CLK__L5_I49/OUT                  |   ^   | CLK__L5_N49 | BUF8X  | 0.606 |   2.709 |   -7.969 | 
     | u_booth_Adder_datain2_reg_5_/CLK |   ^   | CLK__L5_N49 | DFFRX1 | 0.005 |   2.715 |   -7.964 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   DOUT[15]                (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  20.000
= Required Time                19.800
- Arrival Time                  9.025
= Slack Time                   10.775
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                          |       |                |             |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK            |             |       |   0.208 |   10.982 | 
     | CLK__L1_I0/IN            |   ^   | CLK            | BUF8X       | 0.000 |   0.208 |   10.983 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0     | BUF8X       | 0.471 |   0.679 |   11.454 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0     | BUF8X       | 0.003 |   0.682 |   11.457 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0     | BUF8X       | 0.456 |   1.139 |   11.913 | 
     | CLK__L3_I1/IN            |   ^   | CLK__L2_N0     | BUF8X       | 0.005 |   1.144 |   11.919 | 
     | CLK__L3_I1/OUT           |   ^   | CLK__L3_N1     | BUF8X       | 0.431 |   1.575 |   12.349 | 
     | CLK__L4_I7/IN            |   ^   | CLK__L3_N1     | BUF8X       | 0.001 |   1.575 |   12.350 | 
     | CLK__L4_I7/OUT           |   ^   | CLK__L4_N7     | BUF8X       | 0.512 |   2.088 |   12.862 | 
     | CLK__L5_I14/IN           |   ^   | CLK__L4_N7     | BUF8X       | 0.013 |   2.101 |   12.876 | 
     | CLK__L5_I14/OUT          |   ^   | CLK__L5_N14    | BUF8X       | 0.677 |   2.779 |   13.553 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N14    | DFFRX1      | 0.016 |   2.794 |   13.569 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587           | DFFRX1      | 1.729 |   4.523 |   15.298 | 
     | U1844/IN1                |   v   | n587           | NAND2X1     | 0.000 |   4.524 |   15.298 | 
     | U1844/OUT                |   ^   | n1907          | NAND2X1     | 0.772 |   5.296 |   16.070 | 
     | U2003/IN2                |   ^   | n1907          | NOR2X1      | 0.000 |   5.296 |   16.070 | 
     | U2003/OUT                |   v   | n1941          | NOR2X1      | 0.441 |   5.737 |   16.512 | 
     | U1819/IN                 |   v   | n1941          | BUF4X       | 0.000 |   5.737 |   16.512 | 
     | U1819/OUT                |   v   | n1785          | BUF4X       | 0.973 |   6.710 |   17.485 | 
     | FE_OFC96_n1785/IN        |   v   | n1785          | BUF4X       | 0.007 |   6.717 |   17.492 | 
     | FE_OFC96_n1785/OUT       |   v   | FE_OFN96_n1785 | BUF4X       | 0.949 |   7.666 |   18.441 | 
     | U2011/IN1                |   v   | FE_OFN96_n1785 | AOI22       | 0.005 |   7.671 |   18.446 | 
     | U2011/OUT                |   ^   | n1914          | AOI22       | 0.732 |   8.403 |   19.178 | 
     | U1752/IN                 |   ^   | n1914          | INVX1       | 0.002 |   8.405 |   19.179 | 
     | U1752/OUT                |   v   | DOUT[15]       | INVX1       | 0.620 |   9.025 |   19.800 | 
     | DOUT[15]                 |   v   | DOUT[15]       | FPU_Control | 0.000 |   9.025 |   19.800 | 
     +----------------------------------------------------------------------------------------------+ 

