In	IN	O
the	DT	B
case	NN	O
of	IN	B
application	NN	O
-	HYPH	B
specific	JJ	O
integrated	VBN	O
circuits	NNS	O
,	,	B
or	CC	I
ASICs	NNP	O
,	,	B
the	DT	I
chip	NN	O
â€™s	XX	O
core	NN	O
layout	NN	O
area	NN	B
comprises	VBZ	O
anumber	NN	O
of	IN	B
fixed	VBN	O
height	NN	O
rows	NNS	O
,	,	B
with	IN	O
either	CC	O
some	DT	B
or	CC	I
no	DT	O
space	NN	O
between	IN	O
them	PRP	B
.	.	O

On	IN	O
the	DT	B
other	JJ	I
hand	NN	O
,	,	B
blocks	NNS	O
are	VBP	B
typically	RB	I
larger	JJR	O
than	IN	O
cells	NNS	O
and	CC	B
have	VBP	I
variable	JJ	O
heights	NNS	O
that	WDT	O
can	MD	B
stretch	VB	O
amultiple	JJ	O
number	NN	B
of	IN	I
rows	NNS	O
.	.	O

Alternatively	RB	O
,	,	B
some	DT	I
orall	NN	O
of	IN	B
the	DT	I
blocks	NNS	O
may	MD	B
not	RB	I
have	VB	B
preassigned	VBN	O
locations	NNS	B
.	.	O

In	IN	O
this	DT	B
case	NN	O
,	,	B
they	PRP	I
have	VBP	B
to	TO	I
be	VB	B
placed	VBN	O
with	IN	O
the	DT	B
cells	NNS	O
inwhat	VBP	O
is	VBZ	B
commonly	RB	I
referred	VBN	B
to	IN	I
as	IN	O
mixed	JJ	O
-	HYPH	B
mode	NN	O
placement	NN	O
.	.	O

