$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module debug_logging_testbench $end
  $scope module debug_system_instance $end
   $var wire 32 ' DATA_WIDTH [31:0] $end
   $var wire 32 ( ENABLE_DEBUG [31:0] $end
   $var wire 8 # processor_data [7:0] $end
   $var wire 1 $ memory_valid $end
   $var wire 1 % error_detected $end
   $var wire 1 & system_ready $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
0$
0%
0&
b00000000000000000000000000001000 '
b00000000000000000000000000000001 (
#10
b10101010 #
1$
#15
1&
#30
1%
#40
b01010101 #
0%
#140
