\hypertarget{cpukit_2score_2cpu_2riscv_2include_2rtems_2asm_8h}{}\section{cpukit/score/cpu/riscv/include/rtems/asm.h File Reference}
\label{cpukit_2score_2cpu_2riscv_2include_2rtems_2asm_8h}\index{cpukit/score/cpu/riscv/include/rtems/asm.h@{cpukit/score/cpu/riscv/include/rtems/asm.h}}
{\ttfamily \#include $<$rtems/score/cpuopts.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/riscv.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{cpukit_2score_2cpu_2riscv_2include_2rtems_2asm_8h_aa4490105d639938ba5c00b4e9e647e27}\label{cpukit_2score_2cpu_2riscv_2include_2rtems_2asm_8h_aa4490105d639938ba5c00b4e9e647e27}} 
\#define {\bfseries A\+SM}
\item 
\#define {\bfseries \+\_\+\+\_\+\+U\+S\+E\+R\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}~\+\_\+
\item 
\#define {\bfseries \+\_\+\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}
\item 
\#define {\bfseries C\+O\+N\+C\+A\+T1}(a,  b)~C\+O\+N\+C\+A\+T2(a, b)
\item 
\#define {\bfseries C\+O\+N\+C\+A\+T2}(a,  b)~a \#\# b
\item 
\#define {\bfseries S\+YM}(x)~C\+O\+N\+C\+A\+T1 (\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gaff6bf0ff0fa3b5cbd23a8ae1131c87a9}{\+\_\+\+\_\+\+U\+S\+E\+R\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}, x)
\item 
\#define {\bfseries R\+EG}(x)~C\+O\+N\+C\+A\+T1 (\mbox{\hyperlink{group__RTEMSScoreCPUV850ASM_ga08d4062230ffc8494f4be4f6447497e4}{\+\_\+\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}, x)
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+C\+O\+D\+E\+\_\+\+D\+CL}~.text
\item 
\#define {\bfseries E\+N\+D\+\_\+\+C\+O\+D\+E\+\_\+\+D\+CL}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+D\+A\+T\+A\+\_\+\+D\+CL}~.data
\item 
\#define {\bfseries E\+N\+D\+\_\+\+D\+A\+T\+A\+\_\+\+D\+CL}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+C\+O\+DE}~.text
\item 
\#define {\bfseries E\+N\+D\+\_\+\+C\+O\+DE}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+D\+A\+TA}
\item 
\#define {\bfseries E\+N\+D\+\_\+\+D\+A\+TA}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+B\+SS}
\item 
\#define {\bfseries E\+N\+D\+\_\+\+B\+SS}
\item 
\#define {\bfseries E\+ND}
\item 
\#define {\bfseries P\+U\+B\+L\+IC}(sym)~.global \mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gafe05d428a5f345f51fb591debb815325}{S\+YM}} (sym)
\item 
\#define {\bfseries E\+X\+T\+E\+RN}(sym)~.extern \mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gafe05d428a5f345f51fb591debb815325}{S\+YM}} (sym)
\item 
\#define {\bfseries T\+Y\+P\+E\+\_\+\+F\+U\+NC}(sym)~.type \mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gafe05d428a5f345f51fb591debb815325}{S\+YM}} (sym), \%function
\item 
\#define {\bfseries L\+A\+D\+DR}~la
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
macro G\+E\+T\+\_\+\+S\+E\+L\+F\+\_\+\+C\+P\+U\+\_\+\+C\+O\+N\+T\+R\+OL R\+EG L\+A\+D\+DR {\bfseries R\+EG}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This include file attempts to address the problems caused by incompatible flavors of assemblers and toolsets. It primarily addresses variations in the use of leading underscores on symbols and the requirement that register names be preceded by a \%. 