<root><simulation><result_generated_time />2023-05-13 01:17:17<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 56, 'OX': 56, 'IY': 58, 'IX': 58, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 144}<im2col_enable />False<total_MAC_operation />4064256<total_data_size_element />{'W': 1296, 'I': 484416, 'O': 451584}<total_data_reuse />{'W': 3136, 'I': 8.39001189060642, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'FY_3', 'K_4']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [3, 1, 1], 'I': [84, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 28)]], [[('C', 1), ('FY', 3), ('K', 1)], [('C', 1)]], [], []]<I />[[[('K', 1)], []], [[('C', 1), ('FY', 3)], [('C', 1), ('OY', 28)]], [], []]<O />[[[('C', 1), ('FY', 3)], [('C', 1)]], [[('K', 1)], [('OY', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('OX', 14), ('FX', 3), ('OX', 2)], [], []]<I />[[('OY', 2), ('OX', 2), ('OX', 14), ('FX', 3)], [('OX', 2)], []]<O />[[('OY', 2), ('OX', 2), ('OX', 14), ('FX', 3)], [('OX', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [28.0, 112, 1, 1], 'I': [2.8, 3.0, 1.0, 1.0], 'O': [3.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, True, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [480, 26912, 26912], 'O': [448, 25088, 25088], 'O_partial': [448, 0, 0], 'O_final': [0, 25088, 25088]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.94, 0.0, 0.0], 'O': [0.88, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.0, 0.0], 'I': [0.94, 0.0, 0.0], 'O': [0.88, 0.0, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [480, 26912, 26912], 'O': [448, 12544, 25088], 'O_partial': [448, 0, 0], 'O_final': [0, 12544, 25088]}<total_unit_count />{'W': [84, 3, 1, 1], 'I': [84, 84, 1, 1], 'O': [84, 28, 1, 1]}<unique_unit_count />{'W': [3, 3, 1, 1], 'I': [30, 30, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [28.0, 1.0, 1.0, 1.0], 'I': [2.8, 2.8, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2592, 1296], [1296, 1296], [1296, 0]]<I />[[4064112, 1356336], [484416, 484416], [484416, 0]]<O />[[(903168, 1354752), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]<O_partial />[[(903168, 1354752), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[324, 162], [20, 20], [5, 0]]<I />[[508014, 169542], [7569, 7569], [1892, 0]]<O />[[(112896, 169344), (56448, 0)], [(0, 7056), (7056, 0)], [(0, 1764), (0, 0)]]<O_partial />[([112896, 169344], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [56448, 0]), ([0, 7056], [7056, 0]), ([0, 1764], [0, 0])]</mem_access_count_word><mac_count><active />4064256<idle />45480960</mac_count></basic_info><energy><total_energy />11166641.8<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[230.4, 1497.6000000000001, 2520.0]<O />[115.2, 1396.8, 2347.2000000000003]</mem_energy_breakdown><MAC_energy><active_MAC />8884463.6<idle_MAC />2274048.0<total />11158511.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0705<utilization_without_data_loading />0.082<utilization_spatial />0.082<utilization_temporal_with_data_loading />0.8593<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />56304<latency_cycle_without_data_loading />48384<ideal_computing_cycle />48384<data_loading><load_cycle_total />7920<load_cycle_individual />{'W': [144, 144, 0], 'I': [4176, 7632, 0]}<load_cycle_combined />{'W': 288, 'I': 7632}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-48240], [-48384, -48384], [-48384, -48384]], 'I': [[-48240], [-6912, -4032], [-48384, -48384]], 'O': [[-48384], [-14112, -9216], [-41328, -46656]]}<mem_stall_cycle_shared />{'W': [[-48240], [-48384, 0], [0, 0]], 'I': [[-48240], [-6912, 0], [0, 0]], 'O': [[-48384], [-14112, -9216], [-41328, -46656]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [480, 26912, 26912], 'O': [448, 25088, 25088], 'O_partial': [448, 0, 0], 'O_final': [0, 25088, 25088]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [14400, 26912, 26912], 'O': [12544, 25088, 25088]}<loop_cycles_each_level />{'W': [336, 336, 336], 'I': [168, 336, 336], 'O': [168, 336, 336]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [3, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [0.2, 0.2], [0.2, 0.2]], 'I': [[8.0, 2.9], [85.7, 80.1], [80.1, 80.1]], 'O': [[8.0, 2.7], [74.7, 74.7], [74.7, 74.7]]}<req_inst_mem_bw />{'W': [[8.0, 0.1], [0.4, 0.2], [0.2, 0.2]], 'I': [[8.0, 8.6], [257.1, 80.1], [80.1, 80.1]], 'O': [[8.0, 8.0], [224.0, 74.7], [74.7, 74.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [0.2, 0.2], [0.2, 0]], 'I': [[8.0, 8.6], [257.1, 80.1], [80.1, 0]], 'O': [[8.0, 8.0], [224.0, 74.7], [74.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [332.0, 304.3], [80.3, 74.7]], 'I': [[8.0, 8.6], [332.0, 304.3], [80.3, 74.7]], 'O': [[8.0, 8.0], [332.0, 304.3], [80.3, 74.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 336], [336, 336, 1], [336, 336, 1]], 'I': [[1, 1, 336], [56, 168, 2], [336, 336, 1]], 'O': [[1, 1, 336], [56, 168, 2], [336, 336, 1]]}<trans_time_real />{'W': [[0, 1, 336], [[0, 336, 1], [0, 336, 1]], [[0, 336, 1], [0, 336, 1]]], 'I': [[0, 1, 336], [[8, 168, 2], [28, 168, 2]], [[53, 336, 1], [13, 336, 1]]], 'O': [[0, 1, 336], [[7, 168, 2], [24, 168, 2]], [[49, 336, 1], [12, 336, 1]]]}<single_stall_cycle />{'W': [[-1], [-336, -336], [-336, -336]], 'I': [[-1], [-48, -28], [-283, -323]], 'O': [[-1], [-49, -32], [-287, -324]]}<single_stall_count />{'W': [335, 0, 0], 'I': [335, 1, 0], 'O': [336, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [49, 0]}, 1: {'W': [0, 0], 'I': [28, 0], 'O': [48, 49]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-336, -336], [-287, -336]], 1: [[-308, -336], [-288, -287]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.3<mem_area />120.4<mem_area_percentage />99.3 %</area></results><elapsed_time_second />0</simulation></root>