#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5602a9e1d3a0 .scope module, "top" "top" 2 43;
 .timescale 0 0;
v0x5602a9e37b60_0 .var "clk", 0 0;
v0x5602a9e37c20_0 .var "enable", 0 0;
v0x5602a9e37cf0_0 .var "in", 31 0;
v0x5602a9e37df0_0 .var "in_addr", 4 0;
v0x5602a9e37ec0_0 .var "o1_addr", 4 0;
v0x5602a9e37f60_0 .var "o2_addr", 4 0;
v0x5602a9e38030_0 .var "read", 0 0;
v0x5602a9e38100_0 .var "reset", 0 0;
v0x5602a9e381d0_0 .net "w_o1", 31 0, v0x5602a9e37320_0;  1 drivers
v0x5602a9e382a0_0 .net "w_o2", 31 0, v0x5602a9e374e0_0;  1 drivers
v0x5602a9e38370_0 .var "write", 0 0;
S_0x5602a9e1d520 .scope module, "m_rf_1" "regfile" 2 50, 2 1 0, S_0x5602a9e1d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /INPUT 5 "o1_addr"
    .port_info 2 /INPUT 5 "o2_addr"
    .port_info 3 /INPUT 5 "in_addr"
    .port_info 4 /INPUT 1 "read"
    .port_info 5 /INPUT 1 "write"
    .port_info 6 /OUTPUT 32 "o1"
    .port_info 7 /OUTPUT 32 "o2"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /INPUT 1 "enable"
v0x5602a9e0a150_0 .net "clk", 0 0, v0x5602a9e37b60_0;  1 drivers
v0x5602a9e0a1f0_0 .net "enable", 0 0, v0x5602a9e37c20_0;  1 drivers
v0x5602a9e37050_0 .var/i "i", 31 0;
v0x5602a9e37110_0 .net "in", 31 0, v0x5602a9e37cf0_0;  1 drivers
v0x5602a9e371f0_0 .net "in_addr", 4 0, v0x5602a9e37df0_0;  1 drivers
v0x5602a9e37320_0 .var "o1", 31 0;
v0x5602a9e37400_0 .net "o1_addr", 4 0, v0x5602a9e37ec0_0;  1 drivers
v0x5602a9e374e0_0 .var "o2", 31 0;
v0x5602a9e375c0_0 .net "o2_addr", 4 0, v0x5602a9e37f60_0;  1 drivers
v0x5602a9e376a0_0 .net "read", 0 0, v0x5602a9e38030_0;  1 drivers
v0x5602a9e37760 .array "regFile", 0 31, 31 0;
v0x5602a9e37820_0 .net "reset", 0 0, v0x5602a9e38100_0;  1 drivers
v0x5602a9e378e0_0 .net "write", 0 0, v0x5602a9e38370_0;  1 drivers
E_0x5602a9e18e70 .event posedge, v0x5602a9e0a150_0;
    .scope S_0x5602a9e1d520;
T_0 ;
    %wait E_0x5602a9e18e70;
    %load/vec4 v0x5602a9e37820_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602a9e37050_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5602a9e37050_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5602a9e37050_0;
    %store/vec4a v0x5602a9e37760, 4, 0;
    %load/vec4 v0x5602a9e37050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5602a9e37050_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %load/vec4 v0x5602a9e0a1f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x5602a9e37820_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x5602a9e376a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x5602a9e37400_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5602a9e37760, 4;
    %store/vec4 v0x5602a9e37320_0, 0, 32;
    %load/vec4 v0x5602a9e375c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5602a9e37760, 4;
    %store/vec4 v0x5602a9e374e0_0, 0, 32;
T_0.8 ;
T_0.6 ;
    %load/vec4 v0x5602a9e378e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x5602a9e37110_0;
    %load/vec4 v0x5602a9e371f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5602a9e37760, 4, 0;
T_0.10 ;
T_0.4 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5602a9e1d3a0;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x5602a9e37b60_0;
    %nor/r;
    %store/vec4 v0x5602a9e37b60_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5602a9e1d3a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602a9e37b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602a9e38100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602a9e37c20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602a9e38100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602a9e37c20_0, 0, 1;
    %pushi/vec4 111111, 0, 32;
    %store/vec4 v0x5602a9e37cf0_0, 0, 32;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x5602a9e37df0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602a9e38030_0, 0, 1;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x5602a9e37ec0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5602a9e37f60_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602a9e38370_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602a9e38370_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5602a9e37df0_0, 0, 5;
    %pushi/vec4 9999999, 0, 32;
    %store/vec4 v0x5602a9e37cf0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602a9e38030_0, 0, 1;
    %delay 15, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5602a9e1d3a0;
T_3 ;
    %vpi_call 2 68 "$monitor", "\012ENABLE: %b\011RESET: %b\012READ: %b\012Output_Addr1: %0d\011Output_Addr2: %0d\012Output1: %0d\011\011Output2: %0d\012\012WRITE: %0d\012Input_addr: %0d\011\011Input: %0d\012\012-------------------------------", v0x5602a9e37c20_0, v0x5602a9e38100_0, v0x5602a9e38030_0, v0x5602a9e37ec0_0, v0x5602a9e37f60_0, v0x5602a9e381d0_0, v0x5602a9e382a0_0, v0x5602a9e38370_0, v0x5602a9e37df0_0, v0x5602a9e37cf0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Reg_f.v";
