INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-3/Project3-3.srcs/sources_1/new/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-3/Project3-3.srcs/sim_1/new/design_sim_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_sim_2
