{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.824694",
   "Default View_TopLeft":"4974,1552",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 8930 -y 2090 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 8930 -y 2110 -defaultsOSRD
preplace port AO_in -pg 1 -lvl 0 -x -850 -y 2860 -defaultsOSRD
preplace port BO_in -pg 1 -lvl 0 -x -850 -y 2880 -defaultsOSRD
preplace port ZO_in -pg 1 -lvl 0 -x -850 -y 2900 -defaultsOSRD
preplace port lvds_dco1_p_0 -pg 1 -lvl 0 -x -850 -y 60 -defaultsOSRD
preplace port lvds_dco1_n_0 -pg 1 -lvl 0 -x -850 -y 80 -defaultsOSRD
preplace port lvds_dco2_p_0 -pg 1 -lvl 0 -x -850 -y 100 -defaultsOSRD
preplace port lvds_dco2_n_0 -pg 1 -lvl 0 -x -850 -y 120 -defaultsOSRD
preplace port lvds_fco1_p_0 -pg 1 -lvl 0 -x -850 -y 140 -defaultsOSRD
preplace port lvds_fco1_n_0 -pg 1 -lvl 0 -x -850 -y 160 -defaultsOSRD
preplace port lvds_fco2_p_0 -pg 1 -lvl 0 -x -850 -y 180 -defaultsOSRD
preplace port lvds_fco2_n_0 -pg 1 -lvl 0 -x -850 -y 200 -defaultsOSRD
preplace port lvds_data_a1_p_0 -pg 1 -lvl 0 -x -850 -y 220 -defaultsOSRD
preplace port lvds_data_a1_n_0 -pg 1 -lvl 0 -x -850 -y 240 -defaultsOSRD
preplace port lvds_data_a2_p_0 -pg 1 -lvl 0 -x -850 -y 260 -defaultsOSRD
preplace port lvds_data_a2_n_0 -pg 1 -lvl 0 -x -850 -y 280 -defaultsOSRD
preplace port lvds_data_b1_p_0 -pg 1 -lvl 0 -x -850 -y 300 -defaultsOSRD
preplace port lvds_data_b1_n_0 -pg 1 -lvl 0 -x -850 -y 320 -defaultsOSRD
preplace port lvds_data_b2_p_0 -pg 1 -lvl 0 -x -850 -y 340 -defaultsOSRD
preplace port lvds_data_b2_n_0 -pg 1 -lvl 0 -x -850 -y 360 -defaultsOSRD
preplace port lvds_data_c1_p_0 -pg 1 -lvl 0 -x -850 -y 380 -defaultsOSRD
preplace port lvds_data_c1_n_0 -pg 1 -lvl 0 -x -850 -y 400 -defaultsOSRD
preplace port lvds_data_c2_p_0 -pg 1 -lvl 0 -x -850 -y 420 -defaultsOSRD
preplace port lvds_data_c2_n_0 -pg 1 -lvl 0 -x -850 -y 440 -defaultsOSRD
preplace port lvds_data_d1_p_0 -pg 1 -lvl 0 -x -850 -y 460 -defaultsOSRD
preplace port lvds_data_d1_n_0 -pg 1 -lvl 0 -x -850 -y 480 -defaultsOSRD
preplace port lvds_data_d2_p_0 -pg 1 -lvl 0 -x -850 -y 500 -defaultsOSRD
preplace port lvds_data_d2_n_0 -pg 1 -lvl 0 -x -850 -y 520 -defaultsOSRD
preplace port lvds_data_e1_p_0 -pg 1 -lvl 0 -x -850 -y 540 -defaultsOSRD
preplace port lvds_data_e1_n_0 -pg 1 -lvl 0 -x -850 -y 560 -defaultsOSRD
preplace port lvds_data_e2_p_0 -pg 1 -lvl 0 -x -850 -y 580 -defaultsOSRD
preplace port lvds_data_e2_n_0 -pg 1 -lvl 0 -x -850 -y 600 -defaultsOSRD
preplace port lvds_data_f1_p_0 -pg 1 -lvl 0 -x -850 -y 620 -defaultsOSRD
preplace port lvds_data_f1_n_0 -pg 1 -lvl 0 -x -850 -y 640 -defaultsOSRD
preplace port lvds_data_f2_p_0 -pg 1 -lvl 0 -x -850 -y 660 -defaultsOSRD
preplace port lvds_data_f2_n_0 -pg 1 -lvl 0 -x -850 -y 680 -defaultsOSRD
preplace port lvds_data_g1_p_0 -pg 1 -lvl 0 -x -850 -y 700 -defaultsOSRD
preplace port lvds_data_g1_n_0 -pg 1 -lvl 0 -x -850 -y 720 -defaultsOSRD
preplace port lvds_data_g2_p_0 -pg 1 -lvl 0 -x -850 -y 740 -defaultsOSRD
preplace port lvds_data_g2_n_0 -pg 1 -lvl 0 -x -850 -y 760 -defaultsOSRD
preplace port lvds_data_h1_p_0 -pg 1 -lvl 0 -x -850 -y 780 -defaultsOSRD
preplace port lvds_data_h1_n_0 -pg 1 -lvl 0 -x -850 -y 800 -defaultsOSRD
preplace port lvds_data_h2_p_0 -pg 1 -lvl 0 -x -850 -y 820 -defaultsOSRD
preplace port lvds_data_h2_n_0 -pg 1 -lvl 0 -x -850 -y 840 -defaultsOSRD
preplace port lvds_data_a1_n_1 -pg 1 -lvl 0 -x -850 -y 1160 -defaultsOSRD
preplace port lvds_data_a1_p_1 -pg 1 -lvl 0 -x -850 -y 1140 -defaultsOSRD
preplace port lvds_data_a2_n_1 -pg 1 -lvl 0 -x -850 -y 1200 -defaultsOSRD
preplace port lvds_data_a2_p_1 -pg 1 -lvl 0 -x -850 -y 1180 -defaultsOSRD
preplace port lvds_data_b1_n_1 -pg 1 -lvl 0 -x -850 -y 1240 -defaultsOSRD
preplace port lvds_data_b1_p_1 -pg 1 -lvl 0 -x -850 -y 1220 -defaultsOSRD
preplace port lvds_data_b2_n_1 -pg 1 -lvl 0 -x -850 -y 1280 -defaultsOSRD
preplace port lvds_data_b2_p_1 -pg 1 -lvl 0 -x -850 -y 1260 -defaultsOSRD
preplace port lvds_data_c1_n_1 -pg 1 -lvl 0 -x -850 -y 1320 -defaultsOSRD
preplace port lvds_data_c1_p_1 -pg 1 -lvl 0 -x -850 -y 1300 -defaultsOSRD
preplace port lvds_data_c2_n_1 -pg 1 -lvl 0 -x -850 -y 1360 -defaultsOSRD
preplace port lvds_data_c2_p_1 -pg 1 -lvl 0 -x -850 -y 1340 -defaultsOSRD
preplace port lvds_data_d1_n_1 -pg 1 -lvl 0 -x -850 -y 1400 -defaultsOSRD
preplace port lvds_data_d1_p_1 -pg 1 -lvl 0 -x -850 -y 1380 -defaultsOSRD
preplace port lvds_data_d2_n_1 -pg 1 -lvl 0 -x -850 -y 1440 -defaultsOSRD
preplace port lvds_data_d2_p_1 -pg 1 -lvl 0 -x -850 -y 1420 -defaultsOSRD
preplace port lvds_data_e1_n_1 -pg 1 -lvl 0 -x -850 -y 1480 -defaultsOSRD
preplace port lvds_data_e1_p_1 -pg 1 -lvl 0 -x -850 -y 1460 -defaultsOSRD
preplace port lvds_data_e2_n_1 -pg 1 -lvl 0 -x -850 -y 1520 -defaultsOSRD
preplace port lvds_data_e2_p_1 -pg 1 -lvl 0 -x -850 -y 1500 -defaultsOSRD
preplace port lvds_data_f1_n_1 -pg 1 -lvl 0 -x -850 -y 1560 -defaultsOSRD
preplace port lvds_data_f1_p_1 -pg 1 -lvl 0 -x -850 -y 1540 -defaultsOSRD
preplace port lvds_data_f2_n_1 -pg 1 -lvl 0 -x -850 -y 1600 -defaultsOSRD
preplace port lvds_data_f2_p_1 -pg 1 -lvl 0 -x -850 -y 1580 -defaultsOSRD
preplace port lvds_data_g1_n_1 -pg 1 -lvl 0 -x -850 -y 1640 -defaultsOSRD
preplace port lvds_data_g1_p_1 -pg 1 -lvl 0 -x -850 -y 1620 -defaultsOSRD
preplace port lvds_data_g2_n_1 -pg 1 -lvl 0 -x -850 -y 1680 -defaultsOSRD
preplace port lvds_data_g2_p_1 -pg 1 -lvl 0 -x -850 -y 1660 -defaultsOSRD
preplace port lvds_data_h1_n_1 -pg 1 -lvl 0 -x -850 -y 1720 -defaultsOSRD
preplace port lvds_data_h1_p_1 -pg 1 -lvl 0 -x -850 -y 1700 -defaultsOSRD
preplace port lvds_data_h2_n_1 -pg 1 -lvl 0 -x -850 -y 1760 -defaultsOSRD
preplace port lvds_data_h2_p_1 -pg 1 -lvl 0 -x -850 -y 1740 -defaultsOSRD
preplace port lvds_dco1_n_1 -pg 1 -lvl 0 -x -850 -y 1000 -defaultsOSRD
preplace port lvds_dco1_p_1 -pg 1 -lvl 0 -x -850 -y 980 -defaultsOSRD
preplace port lvds_dco2_n_1 -pg 1 -lvl 0 -x -850 -y 1040 -defaultsOSRD
preplace port lvds_dco2_p_1 -pg 1 -lvl 0 -x -850 -y 1020 -defaultsOSRD
preplace port lvds_fco1_n_1 -pg 1 -lvl 0 -x -850 -y 1080 -defaultsOSRD
preplace port lvds_fco1_p_1 -pg 1 -lvl 0 -x -850 -y 1060 -defaultsOSRD
preplace port lvds_fco2_n_1 -pg 1 -lvl 0 -x -850 -y 1120 -defaultsOSRD
preplace port lvds_fco2_p_1 -pg 1 -lvl 0 -x -850 -y 1100 -defaultsOSRD
preplace port lvds_data_a1_n_2 -pg 1 -lvl 0 -x -850 -y 2080 -defaultsOSRD
preplace port lvds_data_a1_p_2 -pg 1 -lvl 0 -x -850 -y 2060 -defaultsOSRD
preplace port lvds_data_a2_n_2 -pg 1 -lvl 0 -x -850 -y 2120 -defaultsOSRD
preplace port lvds_data_a2_p_2 -pg 1 -lvl 0 -x -850 -y 2100 -defaultsOSRD
preplace port lvds_data_b1_n_2 -pg 1 -lvl 0 -x -850 -y 2160 -defaultsOSRD
preplace port lvds_data_b1_p_2 -pg 1 -lvl 0 -x -850 -y 2140 -defaultsOSRD
preplace port lvds_data_b2_n_2 -pg 1 -lvl 0 -x -850 -y 2200 -defaultsOSRD
preplace port lvds_data_b2_p_2 -pg 1 -lvl 0 -x -850 -y 2180 -defaultsOSRD
preplace port lvds_data_c1_n_2 -pg 1 -lvl 0 -x -850 -y 2240 -defaultsOSRD
preplace port lvds_data_c1_p_2 -pg 1 -lvl 0 -x -850 -y 2220 -defaultsOSRD
preplace port lvds_dco1_n_2 -pg 1 -lvl 0 -x -850 -y 1920 -defaultsOSRD
preplace port lvds_dco1_p_2 -pg 1 -lvl 0 -x -850 -y 1900 -defaultsOSRD
preplace port lvds_dco2_n_2 -pg 1 -lvl 0 -x -850 -y 1960 -defaultsOSRD
preplace port lvds_dco2_p_2 -pg 1 -lvl 0 -x -850 -y 1940 -defaultsOSRD
preplace port lvds_fco1_n_2 -pg 1 -lvl 0 -x -850 -y 2000 -defaultsOSRD
preplace port lvds_fco1_p_2 -pg 1 -lvl 0 -x -850 -y 1980 -defaultsOSRD
preplace port lvds_fco2_n_2 -pg 1 -lvl 0 -x -850 -y 2040 -defaultsOSRD
preplace port lvds_fco2_p_2 -pg 1 -lvl 0 -x -850 -y 2020 -defaultsOSRD
preplace port sdio_0 -pg 1 -lvl 9 -x 8930 -y 2280 -defaultsOSRD
preplace port sclk_0 -pg 1 -lvl 9 -x 8930 -y 2300 -defaultsOSRD
preplace port master_rst_n -pg 1 -lvl 0 -x -850 -y 880 -defaultsOSRD
preplace portBus modulator_out -pg 1 -lvl 9 -x 8930 -y 1720 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 7680 -y 2160 -defaultsOSRD
preplace inst fpga_dig_top_0 -pg 1 -lvl 1 -x 5450 -y 190 -defaultsOSRD
preplace inst spi3_WICSC_top_0 -pg 1 -lvl 8 -x 8760 -y 2350 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -x 8470 -y 2210 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 7 -x 8470 -y 2390 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 7 -x 8470 -y 1930 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 6 -x 8110 -y 1900 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 5 -x 7680 -y 2440 -defaultsOSRD
preplace inst PS_Interface_TOP_0 -pg 1 -lvl 3 -x 6910 -y 1990 -defaultsOSRD
preplace inst modulater_14bit_0 -pg 1 -lvl 4 -x 7260 -y 2060 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 6910 -y 2610 -defaultsOSRD
preplace inst quadrature_decoder_0 -pg 1 -lvl 1 -x 5450 -y 2870 -defaultsOSRD
preplace inst axi_gpio_3 -pg 1 -lvl 7 -x 8470 -y 2540 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 6110 -y 2850 -defaultsOSRD
preplace inst fpga_dig_top_1 -pg 1 -lvl 1 -x 5450 -y 1110 -defaultsOSRD
preplace inst fpga_dig_top_2 -pg 1 -lvl 1 -x 5450 -y 2030 -defaultsOSRD
preplace inst MSBs_selector_0 -pg 1 -lvl 2 -x 6110 -y 1000 -defaultsOSRD
preplace inst MSBs_selector_1 -pg 1 -lvl 2 -x 6110 -y 1400 -defaultsOSRD
preplace inst MSBs_selector_2 -pg 1 -lvl 2 -x 6110 -y 2190 -defaultsOSRD
preplace inst axi_gpio_4 -pg 1 -lvl 5 -x 7680 -y 1600 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 4 -x 7260 -y 1530 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 140 2500 NJ 2500 6510 2540 7080 2280 7440 1780 7950 2140 8300 2300 N
preplace netloc axi_gpio_0_gpio_io_o 1 7 1 8630 2200n
preplace netloc axi_gpio_0_gpio2_io_o 1 7 1 8610 2240n
preplace netloc axi_gpio_1_gpio_io_o 1 7 1 N 2380
preplace netloc axi_gpio_1_gpio2_io_o 1 7 1 8630 2400n
preplace netloc spi3_WICSC_top_0_rx_data 1 7 2 N 1930 8890
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 2 7470 1990 7900
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 4 3 7470 1800 7940 2150 8310
preplace netloc PS_Interface_TOP_0_PS_IN 1 3 3 NJ 1970 NJ 1970 7890
preplace netloc processing_system7_0_GPIO_O 1 2 4 6760 1430 NJ 1430 NJ 1430 7910
preplace netloc clk_wiz_0_clk_130 1 3 1 7070J 2030n
preplace netloc PS_Interface_TOP_0_toMod1 1 3 1 7060 1990n
preplace netloc PS_Interface_TOP_0_toMod2 1 3 1 7050 2010n
preplace netloc modulater_14bit_0_carrier_zero 1 4 1 7430 2070n
preplace netloc axi_gpio_2_ip2intc_irpt 1 4 4 7460 1980 7930J 2120 NJ 2120 8630
preplace netloc fpga_dig_top_0_captured_data_a1 1 1 1 5930 50n
preplace netloc fpga_dig_top_0_captured_data_a2 1 1 1 5920 70n
preplace netloc fpga_dig_top_0_captured_data_b1 1 1 1 5910 90n
preplace netloc fpga_dig_top_0_captured_data_b2 1 1 1 5900 110n
preplace netloc fpga_dig_top_0_captured_data_c1 1 1 1 5890 130n
preplace netloc fpga_dig_top_0_captured_data_c2 1 1 1 5880 150n
preplace netloc fpga_dig_top_0_captured_data_d1 1 1 1 5870 170n
preplace netloc fpga_dig_top_0_captured_data_d2 1 1 1 5860 190n
preplace netloc fpga_dig_top_0_captured_data_e1 1 1 1 5850 210n
preplace netloc fpga_dig_top_0_captured_data_e2 1 1 1 5840 230n
preplace netloc fpga_dig_top_0_captured_data_f1 1 1 1 5830 250n
preplace netloc fpga_dig_top_0_captured_data_f2 1 1 1 5820 270n
preplace netloc fpga_dig_top_0_captured_data_g1 1 1 1 5810 290n
preplace netloc fpga_dig_top_0_captured_data_g2 1 1 1 5800 310n
preplace netloc fpga_dig_top_0_captured_data_h1 1 1 1 5790 330n
preplace netloc fpga_dig_top_0_captured_data_h2 1 1 1 5780 350n
preplace netloc MSBs_selector_0_data_out_a1 1 2 1 6750 850n
preplace netloc MSBs_selector_0_data_out_a2 1 2 1 6740 870n
preplace netloc MSBs_selector_0_data_out_b1 1 2 1 6730 890n
preplace netloc MSBs_selector_0_data_out_b2 1 2 1 6720 910n
preplace netloc MSBs_selector_0_data_out_c1 1 2 1 6710 930n
preplace netloc MSBs_selector_0_data_out_c2 1 2 1 6700 950n
preplace netloc MSBs_selector_0_data_out_d1 1 2 1 6690 970n
preplace netloc MSBs_selector_0_data_out_d2 1 2 1 6680 990n
preplace netloc MSBs_selector_0_data_out_e1 1 2 1 6670 1010n
preplace netloc MSBs_selector_0_data_out_e2 1 2 1 6660 1030n
preplace netloc MSBs_selector_0_data_out_f1 1 2 1 6650 1050n
preplace netloc MSBs_selector_0_data_out_f2 1 2 1 6640 1070n
preplace netloc MSBs_selector_0_data_out_g1 1 2 1 6630 1090n
preplace netloc MSBs_selector_0_data_out_g2 1 2 1 6620 1110n
preplace netloc MSBs_selector_0_data_out_h1 1 2 1 6610 1130n
preplace netloc MSBs_selector_0_data_out_h2 1 2 1 6600 1150n
preplace netloc quadrature_decoder_0_position 1 1 1 5780 2840n
preplace netloc quadrature_decoder_0_direction 1 1 1 N 2860
preplace netloc xlconcat_0_dout 1 2 6 N 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 8610
preplace netloc AO_in_1 1 0 1 NJ 2860
preplace netloc BO_in_1 1 0 1 NJ 2880
preplace netloc ZO_in_1 1 0 1 NJ 2900
preplace netloc lvds_dco1_p_1_1 1 0 1 -830J -220n
preplace netloc lvds_dco1_n_1_1 1 0 1 -820J -200n
preplace netloc lvds_dco2_p_0_1 1 0 1 -810J -180n
preplace netloc lvds_dco2_n_0_1 1 0 1 -800J -160n
preplace netloc lvds_fco1_p_0_1 1 0 1 -790J -140n
preplace netloc lvds_fco1_n_0_1 1 0 1 -780J -120n
preplace netloc lvds_fco2_p_0_1 1 0 1 -770J -100n
preplace netloc lvds_fco2_n_0_1 1 0 1 -760J -80n
preplace netloc lvds_data_a1_p_0_1 1 0 1 -750J -60n
preplace netloc lvds_data_a1_n_0_1 1 0 1 -740J -40n
preplace netloc lvds_data_a2_p_0_1 1 0 1 -730J -20n
preplace netloc lvds_data_a2_n_0_1 1 0 1 -720J 0n
preplace netloc lvds_data_b1_p_0_1 1 0 1 -710J 20n
preplace netloc lvds_data_b1_n_0_1 1 0 1 -700J 40n
preplace netloc lvds_data_b2_p_0_1 1 0 1 -690J 60n
preplace netloc lvds_data_b2_n_0_1 1 0 1 -680J 80n
preplace netloc lvds_data_c1_p_0_1 1 0 1 -670J 100n
preplace netloc lvds_data_c1_n_0_1 1 0 1 -660J 120n
preplace netloc lvds_data_c2_p_0_1 1 0 1 -650J 140n
preplace netloc lvds_data_c2_n_0_1 1 0 1 -640J 160n
preplace netloc lvds_data_d1_p_0_1 1 0 1 -630J 180n
preplace netloc lvds_data_d1_n_0_1 1 0 1 -620J 200n
preplace netloc lvds_data_d2_p_0_1 1 0 1 -610J 220n
preplace netloc lvds_data_d2_n_0_1 1 0 1 -600J 240n
preplace netloc lvds_data_e1_p_0_1 1 0 1 -590J 260n
preplace netloc lvds_data_e1_n_0_1 1 0 1 -580J 280n
preplace netloc lvds_data_e2_p_0_1 1 0 1 -570J 300n
preplace netloc lvds_data_e2_n_0_1 1 0 1 -560J 320n
preplace netloc lvds_data_f1_p_0_1 1 0 1 -550J 340n
preplace netloc lvds_data_f1_n_0_1 1 0 1 -540J 360n
preplace netloc lvds_data_f2_p_0_1 1 0 1 -530J 380n
preplace netloc lvds_data_f2_n_0_1 1 0 1 -520J 400n
preplace netloc lvds_data_g1_p_0_1 1 0 1 -510J 420n
preplace netloc lvds_data_g1_n_0_1 1 0 1 -500J 440n
preplace netloc lvds_data_g2_p_0_1 1 0 1 -490J 460n
preplace netloc lvds_data_g2_n_0_1 1 0 1 -480J 480n
preplace netloc lvds_data_h1_p_0_1 1 0 1 -470J 500n
preplace netloc lvds_data_h1_n_0_1 1 0 1 -460J 520n
preplace netloc lvds_data_h2_p_0_1 1 0 1 -450J 540n
preplace netloc lvds_data_h2_n_0_1 1 0 1 -440J 560n
preplace netloc lvds_dco1_p_1_2 1 0 1 -430J 700n
preplace netloc lvds_dco1_n_1_2 1 0 1 -420J 720n
preplace netloc lvds_dco2_n_1_1 1 0 1 -400J 760n
preplace netloc lvds_dco2_p_1_1 1 0 1 -410J 740n
preplace netloc lvds_fco1_n_1_1 1 0 1 -380J 800n
preplace netloc lvds_fco1_p_1_1 1 0 1 -390J 780n
preplace netloc lvds_fco2_n_1_1 1 0 1 -360J 840n
preplace netloc lvds_fco2_p_1_1 1 0 1 -370J 820n
preplace netloc lvds_data_a1_p_1_1 1 0 1 -350J 860n
preplace netloc lvds_data_a1_n_1_1 1 0 1 -330J 880n
preplace netloc lvds_data_a2_p_1_1 1 0 1 -320J 900n
preplace netloc lvds_data_a2_n_1_1 1 0 1 -310J 920n
preplace netloc lvds_data_b1_n_1_1 1 0 1 -600J 960n
preplace netloc lvds_data_b1_p_1_1 1 0 1 -300J 940n
preplace netloc lvds_data_b2_n_1_1 1 0 1 -280J 1000n
preplace netloc lvds_data_b2_p_1_1 1 0 1 -290J 980n
preplace netloc lvds_data_c1_n_1_1 1 0 1 -260J 1040n
preplace netloc lvds_data_c1_p_1_1 1 0 1 -270J 1020n
preplace netloc lvds_data_c2_n_1_1 1 0 1 -240J 1080n
preplace netloc lvds_data_c2_p_1_1 1 0 1 -250J 1060n
preplace netloc lvds_data_d1_p_1_1 1 0 1 -230J 1100n
preplace netloc lvds_data_d1_n_1_1 1 0 1 -220J 1120n
preplace netloc lvds_data_d2_n_1_1 1 0 1 -200J 1160n
preplace netloc lvds_data_d2_p_1_1 1 0 1 -210J 1140n
preplace netloc lvds_data_e1_n_1_1 1 0 1 -180J 1200n
preplace netloc lvds_data_e1_p_1_1 1 0 1 -190J 1180n
preplace netloc lvds_data_e2_n_1_1 1 0 1 -400J 1240n
preplace netloc lvds_data_e2_p_1_1 1 0 1 -170J 1220n
preplace netloc lvds_data_f1_p_1_1 1 0 1 -160J 1260n
preplace netloc lvds_data_f1_n_1_1 1 0 1 -150J 1280n
preplace netloc lvds_data_f2_p_1_1 1 0 1 -140J 1300n
preplace netloc lvds_data_f2_n_1_1 1 0 1 -130J 1320n
preplace netloc lvds_data_g1_p_1_1 1 0 1 -120J 1340n
preplace netloc lvds_data_g1_n_1_1 1 0 1 -110J 1360n
preplace netloc lvds_data_g2_p_1_1 1 0 1 -100J 1380n
preplace netloc lvds_data_g2_n_1_1 1 0 1 -90J 1400n
preplace netloc lvds_data_h1_p_1_1 1 0 1 -80J 1420n
preplace netloc lvds_data_h1_n_1_1 1 0 1 -70J 1440n
preplace netloc lvds_data_h2_p_1_1 1 0 1 -60J 1460n
preplace netloc lvds_data_h2_n_1_1 1 0 1 -50J 1480n
preplace netloc lvds_data_a1_p_2_1 1 0 1 40J 1780n
preplace netloc lvds_data_a1_n_2_1 1 0 1 50J 1800n
preplace netloc lvds_data_a2_p_2_1 1 0 1 60J 1820n
preplace netloc lvds_data_a2_n_2_1 1 0 1 70J 1840n
preplace netloc lvds_data_b1_p_2_1 1 0 1 80J 1860n
preplace netloc lvds_data_b1_n_2_1 1 0 1 90J 1880n
preplace netloc lvds_data_b2_p_2_1 1 0 1 100J 1900n
preplace netloc lvds_data_b2_n_2_1 1 0 1 110J 1920n
preplace netloc lvds_dco1_p_2_1 1 0 1 -40J 1620n
preplace netloc lvds_dco1_n_2_1 1 0 1 -30J 1640n
preplace netloc lvds_dco2_p_2_1 1 0 1 -20J 1660n
preplace netloc lvds_dco2_n_2_1 1 0 1 -10J 1680n
preplace netloc lvds_fco1_p_2_1 1 0 1 0J 1700n
preplace netloc lvds_fco1_n_2_1 1 0 1 10J 1720n
preplace netloc lvds_fco2_n_2_1 1 0 1 30J 1760n
preplace netloc lvds_fco2_p_2_1 1 0 1 20J 1740n
preplace netloc fpga_dig_top_1_captured_data_a1 1 1 1 5770 970n
preplace netloc fpga_dig_top_1_captured_data_a2 1 1 1 5760 990n
preplace netloc fpga_dig_top_1_captured_data_b1 1 1 1 5750 1010n
preplace netloc fpga_dig_top_1_captured_data_b2 1 1 1 5740 1030n
preplace netloc fpga_dig_top_1_captured_data_c1 1 1 1 5730 1050n
preplace netloc fpga_dig_top_1_captured_data_c2 1 1 1 5720 1070n
preplace netloc fpga_dig_top_1_captured_data_d1 1 1 1 5710 1090n
preplace netloc fpga_dig_top_1_captured_data_d2 1 1 1 5700 1110n
preplace netloc fpga_dig_top_1_captured_data_e1 1 1 1 5690 1130n
preplace netloc fpga_dig_top_1_captured_data_e2 1 1 1 5680 1150n
preplace netloc fpga_dig_top_1_captured_data_f1 1 1 1 5670 1170n
preplace netloc fpga_dig_top_1_captured_data_f2 1 1 1 5660 1190n
preplace netloc fpga_dig_top_1_captured_data_g1 1 1 1 5650 1210n
preplace netloc fpga_dig_top_1_captured_data_g2 1 1 1 5640 1230n
preplace netloc fpga_dig_top_1_captured_data_h1 1 1 1 5630 1250n
preplace netloc fpga_dig_top_1_captured_data_h2 1 1 1 5620 1270n
preplace netloc MSBs_selector_1_data_out_a1 1 2 1 6590 1250n
preplace netloc MSBs_selector_1_data_out_a2 1 2 1 6580 1270n
preplace netloc MSBs_selector_1_data_out_b1 1 2 1 6570 1290n
preplace netloc MSBs_selector_1_data_out_b2 1 2 1 6560 1310n
preplace netloc MSBs_selector_1_data_out_c1 1 2 1 6550 1330n
preplace netloc MSBs_selector_1_data_out_c2 1 2 1 6540 1350n
preplace netloc MSBs_selector_1_data_out_d1 1 2 1 6530 1370n
preplace netloc MSBs_selector_1_data_out_d2 1 2 1 6520 1390n
preplace netloc MSBs_selector_1_data_out_e1 1 2 1 6500 1410n
preplace netloc MSBs_selector_1_data_out_e2 1 2 1 6490 1430n
preplace netloc MSBs_selector_1_data_out_f1 1 2 1 6480 1450n
preplace netloc MSBs_selector_1_data_out_f2 1 2 1 6470 1470n
preplace netloc MSBs_selector_1_data_out_g1 1 2 1 6460 1490n
preplace netloc MSBs_selector_1_data_out_g2 1 2 1 6450 1510n
preplace netloc MSBs_selector_1_data_out_h1 1 2 1 6440 1530n
preplace netloc MSBs_selector_1_data_out_h2 1 2 1 6430 1550n
preplace netloc fpga_dig_top_2_captured_data_a1 1 1 1 5880 1890n
preplace netloc fpga_dig_top_2_captured_data_a2 1 1 1 5820 1910n
preplace netloc fpga_dig_top_2_captured_data_b1 1 1 1 5760 1930n
preplace netloc fpga_dig_top_2_captured_data_b2 1 1 1 5710 1950n
preplace netloc fpga_dig_top_2_captured_data_c1 1 1 1 5640 1970n
preplace netloc MSBs_selector_2_data_out_a1 1 2 1 6420 2040n
preplace netloc MSBs_selector_2_data_out_a2 1 2 1 6410 2060n
preplace netloc MSBs_selector_2_data_out_b1 1 2 1 6400 2080n
preplace netloc MSBs_selector_2_data_out_b2 1 2 1 6390 2100n
preplace netloc MSBs_selector_2_data_out_c1 1 2 1 6380 2120n
preplace netloc MSBs_selector_2_data_out_c2 1 2 1 6370 2140n
preplace netloc MSBs_selector_2_data_out_d1 1 2 1 6360 2160n
preplace netloc MSBs_selector_2_data_out_d2 1 2 1 6350 2180n
preplace netloc MSBs_selector_2_data_out_e1 1 2 1 6340 2200n
preplace netloc MSBs_selector_2_data_out_e2 1 2 1 6330 2220n
preplace netloc MSBs_selector_2_data_out_f1 1 2 1 6320 2240n
preplace netloc MSBs_selector_2_data_out_f2 1 2 1 6310 2260n
preplace netloc MSBs_selector_2_data_out_g1 1 2 1 6300 2280n
preplace netloc MSBs_selector_2_data_out_g2 1 2 1 6290 2300n
preplace netloc MSBs_selector_2_data_out_h1 1 2 1 6280 2320n
preplace netloc MSBs_selector_2_data_out_h2 1 2 1 6270 2340n
preplace netloc Net 1 8 1 8900J 2280n
preplace netloc spi3_WICSC_top_0_sclk 1 8 1 8910J 2300n
preplace netloc master_rst_n_1 1 0 8 -340 2680 N 2680 N 2680 N 2680 N 2680 N 2680 N 2680 8620
preplace netloc modulater_14bit_0_mod_out 1 4 5 7450 1700 NJ 1700 NJ 1700 NJ 1700 8890J
preplace netloc lvds_data_c1_p_2_1 1 0 1 120J 1940n
preplace netloc lvds_data_c1_n_2_1 1 0 1 130J 1960n
preplace netloc xlconcat_1_dout 1 4 2 7470J 1520 7890
preplace netloc fpga_dig_top_0_sysclk_ready 1 1 3 NJ 30 NJ 30 7080
preplace netloc fpga_dig_top_1_sysclk_ready 1 1 3 5770J 790 NJ 790 7060
preplace netloc fpga_dig_top_2_sysclk_ready 1 1 3 5780 1610 6510J 1440 7050J
preplace netloc ps7_0_axi_periph_M02_AXI 1 6 1 8310 1900n
preplace netloc processing_system7_0_M_AXI_GP0 1 5 1 7960 1760n
preplace netloc processing_system7_0_FIXED_IO 1 5 4 NJ 2130 8320J 2110 NJ 2110 NJ
preplace netloc ps7_0_axi_periph_M03_AXI 1 6 1 8270 1920n
preplace netloc processing_system7_0_DDR 1 5 4 NJ 2110 8280J 2090 NJ 2090 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 6 1 8290 1880n
preplace netloc ps7_0_axi_periph_M00_AXI 1 6 1 8330 1860n
preplace netloc ps7_0_axi_periph_M04_AXI 1 4 3 7460 1960 7920J 2100 8260
levelinfo -pg 1 -850 5450 6110 6910 7260 7680 8110 8470 8760 8930
pagesize -pg 1 -db -bbox -sgen -1020 -280 9110 3130
"
}
{
   "da_axi4_cnt":"5",
   "da_clkrst_cnt":"2",
   "da_ps7_cnt":"1"
}
