<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=x-ua-compatible content="IE=edge"><title>Western Digital Rolls-Out Two New SweRV RISC-V Cores For Microcontrollers | VivaVlog</title><meta name=generator content="Hugo 0.98.0"><meta name=description content="Western Digital has added two new processor cores — the SweRV Core EH2 and the SweRV Core EL2 — into its SweRV portfolio of microcontroller CPUs. And, keeping in line with past parts, and the company has made their register-transfer level (RTL) design abstraction available to the industry for free. In addition, the company has also introduced the first hardware reference design for OmniXtend cache coherent memory over Ethernet protocol, and transferred management and support of the architecture to Chips Alliance."><link rel=stylesheet href=https://assets.cdnweb.info/hugo/cayman/css/normalize.css><link href="https://fonts.googleapis.com/css?family=Open+Sans:400,700" rel=stylesheet type=text/css><link rel=stylesheet href=https://assets.cdnweb.info/hugo/cayman/css/cayman.css><link rel=apple-touch-icon sizes=180x180 href=./apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=./favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=./favicon-16x16.png><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/katex.min.css integrity=sha384-yFRtMMDnQtDRO8rLpMIKrtPCD5jdktao2TV19YiZYWMDkUR5GQZR/NOVTdquEx1j crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/katex.min.js integrity=sha384-9Nhn55MVVN0/4OFx7EE5kpFBPsEMZxKTCnA+4fqDmg12eCTqGi6+BB2LjY8brQxJ crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/contrib/auto-render.min.js integrity=sha384-kWPLUVMOks5AQFrykwIup5lo0m3iMkkHrD0uJ4H5cjeGihAutqP0yW0J6dpFiVkI crossorigin=anonymous onload=renderMathInElement(document.body)></script></head><body><section class=page-header><h1 class=project-name>VivaVlog</h1><h2 class=project-tagline></h2><nav><a href=./index.html class=btn>Blog</a>
<a href=./sitemap.xml class=btn>Sitemap</a>
<a href=./index.xml class=btn>RSS</a></nav></section><section class=main-content><h1>Western Digital Rolls-Out Two New SweRV RISC-V Cores For Microcontrollers</h1><div><strong>Publish date: </strong>2024-07-12</div><p>Western Digital has added two new processor cores — the SweRV Core EH2 and the SweRV Core EL2 — into its <a href=#>SweRV portfolio</a> of microcontroller CPUs. And, keeping in line with past parts, and the company has made their register-transfer level (RTL) design abstraction <a href=#>available</a> to the industry for free. In addition, the company has also introduced the first hardware reference design for OmniXtend cache coherent memory over Ethernet protocol, and transferred management and support of the architecture to Chips Alliance.&nbsp;</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/15231/risc-v-swerv-core-eh2.png.thumb.1280.1280_575px.png style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>The SweRV Core EH2 is a 32-bit in-order core designed for use in microcontrollers. It uses a 2-way superscalar design with a nine-stage pipeline, and a 2-way simultaneous multithreading capability. In essence, the EH2 is a performance-enhanced version of the EH1 introduced last year that supports SMT and is intended to be made using TSMC’s 16 nm FinFET fabrication technology for maximum PPA (power, performance, area) efficiency. The EH2 core should deliver 6.3 CoreMark/MHz (based on Western Digital’s simulations), up from 4.9 CoreMark/MHz in case of the EH1 and when produced using the said process, it is just 0.067 mm² large (down from 0.11 mm² in case of the EH1 at 28 nm). The SweRV Core EH2 will be used for the same applications as its predecessor (such as SSD controllers), but its enhanced performance and smaller size (at 16 nm) will enable it to address something more complex too.</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/15231/swerv-core-el2.png.thumb.1280.1280_575px.png style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>By contrast, the SweRV Core EL2 is all about minimization as it will be used to replace sequential logic and state machines in controller SoCs that have to be as small as possible. The EL2 is a 32-bit in-order core featuring a 1-way scalar design and a four-stage pipeline. Western Digital expects the core to be 0.023 mm² large and deliver performance of around 3.6 CoreMarks/MHz.</p><table align=center border=0 cellpadding=0 cellspacing=1 width=680><tbody readability=1><tr class=tgrey readability=2><td align=center colspan=8>Western Digital's SweRV Cores</td></tr><tr class=tlblue><td width=200>Core Name</td><td align=center valign=middle width=100>RISC-V<br>Type</td><td align=center valign=middle width=136>Pipeline<br>Stages</td><td align=center valign=middle width=80>Threads</td><td align=center valign=middle width=190>Size<br>@ TSMC</td><td align=center valign=middle width=100>CoreMark<br>/MHz</td></tr><tr><td class=tlgrey>SweRV Core EH1</td><td align=center colspan=1 rowspan=3 valign=middle>RV32IMC</td><td align=center colspan=1 rowspan=2 valign=middle><br>9-dual issue</td><td align=center valign=middle>1</td><td align=center valign=middle>0.11mm² @ 28nm</td><td align=center valign=middle>4.9</td></tr><tr><td class=tlgrey>SweRV Core EH2</td><td align=center valign=middle>2</td><td align=center valign=middle>0.067mm² @ 16 nm</td><td align=center valign=middle>6.3</td></tr><tr><td class=tlgrey>SweRV Core EL2</td><td align=center valign=middle>4-single issue</td><td align=center valign=middle>1</td><td align=center valign=middle>0.023mm² @ 16 nm</td><td align=center valign=middle>3.6</td></tr></tbody></table><p>Western Digital says that all of its three SweRV cores will be used in a variety of its products ‘in the near future’, but naturally does not pre-announce them. Meanwhile, contributing these cores to others will enrich the RISC-V ecosystem in general.</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/15231/memory-fabric.jpg.thumb.1280.1280_575px.png style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>Speaking of the ecosystem, Western Digital presented the first hardware reference design for its OmniXtend cache coherent memory over Ethernet-compatible fabric protocol, enabling developers of chips to implement it into their designs. Initially, the architecture could be used for attaching persistent memory to CPUs, yet it could be integrated into components like GPUs, FPGA, and machine learning accelerators as well. The reference design will be available from Chips Alliance, which will also handle further development of the OmniXtend protocol.</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/15231/omnixtend-western-digital.jpg.thumb.1280.1280_575px.png style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>Related Reading:</p><p>Source: <a href=#>Western Digital</a></p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH52fpJqZrCdo6mys7qMnaCgoaSWuW6%2BzqWjrKelqXq1w85mpZ6vXajEpr7VZqmiq5OreqS70Z6q</p><footer class=site-footer><span class=site-footer-credits>Made with <a href=https://gohugo.io/>Hugo</a>. © 2022. All rights reserved.</span></footer></section><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/banner.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>