C:\Synopsys\fpga_E201103SP2\bin\c_vhdl.exe  -osyn H:\ese382\lab08s14\sequential_system\synplify\rev_1\synwork\seq_compiler.srs  -dfltencoding sequential -encrypt  -pro  -dmgen  H:\ese382\lab08s14\sequential_system\synplify\rev_1\dm  -lite -ll 2000   -ui -fid2 -ram -sharing on -autosm -ignore_undefined_lib  -lib work H:\ese382\lab08s14\sequential_system\src\counter.vhd -lib work H:\ese382\lab08s14\sequential_system\src\flipflop.vhd -lib work H:\ese382\lab08s14\sequential_system\src\right_shift_reg.vhd -lib work H:\ese382\lab08s14\sequential_system\src\seq_sys.vhd -lib work H:\ese382\lab08s14\sequential_system\src\seq_sys_TB-2.vhd -loga  H:\ese382\lab08s14\sequential_system\synplify\rev_1\seq.srr 
rc:0 success:1
H:\ese382\lab08s14\sequential_system\synplify\rev_1\dm|o|0|0
H:\ese382\lab08s14\sequential_system\synplify\rev_1\seq.srr|o|1396980553|198
C:\Synopsys\fpga_E201103SP2\bin\c_vhdl.exe|i|1306337548|1724416
C:\Synopsys\fpga_E201103SP2\bin64\c_vhdl.exe|i|1306337616|5360128
