<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_CFA_VBUSP_FLEXCFA_DLUTS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_DLUTS_DLUT0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_DLUTS_DLUT0" offset="0x0" width="32" description="The LUT table contains the information used to expand the pixel width from 16 to 24">
		<bitfield id="LUT_ENTRY" width="24" begin="23" end="0" resetval="0x0" description="The lower LUT entry" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_DLUTS_DLUT1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_DLUTS_DLUT1" offset="0x1000" width="32" description="The LUT table contains the information used to expand the pixel width from 16 to 24">
		<bitfield id="LUT_ENTRY" width="24" begin="23" end="0" resetval="0x0" description="The lower LUT entry" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_DLUTS_DLUT2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_DLUTS_DLUT2" offset="0x2000" width="32" description="The LUT table contains the information used to expand the pixel width from 16 to 24">
		<bitfield id="LUT_ENTRY" width="24" begin="23" end="0" resetval="0x0" description="The lower LUT entry" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_DLUTS_DLUT3" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__CFA_VBUSP__FLEXCFA_DLUTS_DLUT3" offset="0x3000" width="32" description="The LUT table contains the information used to expand the pixel width from 16 to 24">
		<bitfield id="LUT_ENTRY" width="24" begin="23" end="0" resetval="0x0" description="The lower LUT entry" range="23 - 0" rwaccess="R/W"/>
	</register>
</module>