verilog xil_defaultlib --include "../../../../ADCBoard.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../ADCBoard.gen/sources_1/bd/design_1/ipshared/62b6" \
"../../../bd/design_1/ip/design_1_axis_clock_converter_0_0/sim/design_1_axis_clock_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdata_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tuser_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tstrb_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tkeep_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tid_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdest_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tlast_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/top_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/sim/design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_smplctlr_0_1/sim/design_1_smplctlr_0_1.v" \
"../../../bd/design_1/ip/design_1_regcont_0_0/sim/design_1_regcont_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0_1/sim/design_1_xlconstant_1_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_3/sim/design_1_axis_data_fifo_0_3.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_3/hdl/tdata_design_1_axis_subset_converter_0_3.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_3/hdl/tuser_design_1_axis_subset_converter_0_3.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_3/hdl/tstrb_design_1_axis_subset_converter_0_3.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_3/hdl/tkeep_design_1_axis_subset_converter_0_3.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_3/hdl/tid_design_1_axis_subset_converter_0_3.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_3/hdl/tdest_design_1_axis_subset_converter_0_3.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_3/hdl/tlast_design_1_axis_subset_converter_0_3.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_3/hdl/top_design_1_axis_subset_converter_0_3.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_3/sim/design_1_axis_subset_converter_0_3.v" \
"../../../bd/design_1/ip/design_1_fifovidmix_0_0/sim/design_1_fifovidmix_0_0.v" \
"../../../bd/design_1/ip/design_1_regcont_0_1/sim/design_1_regcont_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0_0/sim/design_1_xlconstant_1_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_selectio_wiz.v" \
"../../../bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_72b_18b_512w/sim/fifo_72b_18b_512w.v" \
"../../../bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_18b_512w/sim/fifo_18b_18b_512w.v" \
"../../../bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_36b_18b_512w/sim/fifo_36b_18b_512w.v" \
"../../../bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_72b_512w/sim/fifo_18b_72b_512w.v" \
"../../../bd/design_1/ip/design_1_OpenHBMC_0_1/hdl/ip/fifo_18b_36b_512w/sim/fifo_18b_36b_512w.v" \
"../../../bd/design_1/ipshared/306f/hdl/hbmc_arst_sync.v" \
"../../../bd/design_1/ipshared/306f/hdl/hbmc_bit_sync.v" \
"../../../bd/design_1/ipshared/306f/hdl/hbmc_bus_sync.v" \
"../../../bd/design_1/ipshared/306f/hdl/hbmc_clk_obuf.v" \
"../../../bd/design_1/ipshared/306f/hdl/hbmc_ctrl.v" \
"../../../bd/design_1/ipshared/306f/hdl/hbmc_dfifo.v" \
"../../../bd/design_1/ipshared/306f/hdl/hbmc_dru.v" \
"../../../bd/design_1/ipshared/306f/hdl/hbmc_elastic_buf.v" \
"../../../bd/design_1/ipshared/306f/hdl/hbmc_iobuf.v" \
"../../../bd/design_1/ipshared/306f/hdl/hbmc_ufifo.v" \
"../../../bd/design_1/ipshared/306f/hdl/hbmc_axi_top.v" \
"../../../bd/design_1/ip/design_1_OpenHBMC_0_1/sim/design_1_OpenHBMC_0_1.v" \
"../../../bd/design_1/ip/design_1_axivfifo_0_0/sim/design_1_axivfifo_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_i2c_to_spi_0_0/sim/design_1_i2c_to_spi_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" \
"../../../bd/design_1/ip/design_1_i2ccont_0_0/sim/design_1_i2ccont_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_3/sim/design_1_xlconstant_0_3.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
