// Seed: 2555621185
module module_0 (
    input tri1 id_0,
    input wire id_1
);
  wire id_3;
  supply0 id_4 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    input wire id_7,
    output supply1 id_8
);
  assign id_8 = id_4;
  module_0(
      id_3, id_3
  );
  wire id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_21(
      .id_0(1), .id_1(1), .id_2(1 == id_18), .id_3(id_4)
  );
  assign id_4 = 1;
  tri0 id_22;
  final $display(1);
  assign id_17 = 1;
  assign id_22 = id_4 & 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(negedge 1 or 1'd0) begin
    if (1) id_3 <= 1;
  end
  wire id_5;
  wire id_6;
  module_2(
      id_2,
      id_1,
      id_1,
      id_6,
      id_1,
      id_2,
      id_5,
      id_5,
      id_4,
      id_6,
      id_6,
      id_2,
      id_1,
      id_4,
      id_5,
      id_5,
      id_1,
      id_5,
      id_6,
      id_1
  );
endmodule
