/*******************************************************************************
* File Name: cydevice_trm.h
* 
* PSoC Creator  4.3
*
* Description:
* This file provides all of the address values for the entire PSoC device.
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#if !defined(CYDEVICE_TRM_H)
#define CYDEVICE_TRM_H
#define CYDEV_FLASH_BASE 0x00000000u
#define CYDEV_FLASH_SIZE 0x00010000u
#define CYREG_FLASH_DATA_MBASE 0x00000000u
#define CYREG_FLASH_DATA_MSIZE 0x00020000u
#define CYDEV_SFLASH_BASE 0x0ffff000u
#define CYDEV_SFLASH_SIZE 0x00000800u
#define CYREG_SFLASH_PROT_ROW0 0x0ffff000u
#define CYFLD_SFLASH_DATA8__OFFSET 0x00000000u
#define CYFLD_SFLASH_DATA8__SIZE 0x00000008u
#define CYREG_SFLASH_PROT_ROW1 0x0ffff001u
#define CYREG_SFLASH_PROT_ROW2 0x0ffff002u
#define CYREG_SFLASH_PROT_ROW3 0x0ffff003u
#define CYREG_SFLASH_PROT_ROW4 0x0ffff004u
#define CYREG_SFLASH_PROT_ROW5 0x0ffff005u
#define CYREG_SFLASH_PROT_ROW6 0x0ffff006u
#define CYREG_SFLASH_PROT_ROW7 0x0ffff007u
#define CYREG_SFLASH_PROT_ROW8 0x0ffff008u
#define CYREG_SFLASH_PROT_ROW9 0x0ffff009u
#define CYREG_SFLASH_PROT_ROW10 0x0ffff00au
#define CYREG_SFLASH_PROT_ROW11 0x0ffff00bu
#define CYREG_SFLASH_PROT_ROW12 0x0ffff00cu
#define CYREG_SFLASH_PROT_ROW13 0x0ffff00du
#define CYREG_SFLASH_PROT_ROW14 0x0ffff00eu
#define CYREG_SFLASH_PROT_ROW15 0x0ffff00fu
#define CYREG_SFLASH_PROT_ROW16 0x0ffff010u
#define CYREG_SFLASH_PROT_ROW17 0x0ffff011u
#define CYREG_SFLASH_PROT_ROW18 0x0ffff012u
#define CYREG_SFLASH_PROT_ROW19 0x0ffff013u
#define CYREG_SFLASH_PROT_ROW20 0x0ffff014u
#define CYREG_SFLASH_PROT_ROW21 0x0ffff015u
#define CYREG_SFLASH_PROT_ROW22 0x0ffff016u
#define CYREG_SFLASH_PROT_ROW23 0x0ffff017u
#define CYREG_SFLASH_PROT_ROW24 0x0ffff018u
#define CYREG_SFLASH_PROT_ROW25 0x0ffff019u
#define CYREG_SFLASH_PROT_ROW26 0x0ffff01au
#define CYREG_SFLASH_PROT_ROW27 0x0ffff01bu
#define CYREG_SFLASH_PROT_ROW28 0x0ffff01cu
#define CYREG_SFLASH_PROT_ROW29 0x0ffff01du
#define CYREG_SFLASH_PROT_ROW30 0x0ffff01eu
#define CYREG_SFLASH_PROT_ROW31 0x0ffff01fu
#define CYREG_SFLASH_PROT_ROW32 0x0ffff020u
#define CYREG_SFLASH_PROT_ROW33 0x0ffff021u
#define CYREG_SFLASH_PROT_ROW34 0x0ffff022u
#define CYREG_SFLASH_PROT_ROW35 0x0ffff023u
#define CYREG_SFLASH_PROT_ROW36 0x0ffff024u
#define CYREG_SFLASH_PROT_ROW37 0x0ffff025u
#define CYREG_SFLASH_PROT_ROW38 0x0ffff026u
#define CYREG_SFLASH_PROT_ROW39 0x0ffff027u
#define CYREG_SFLASH_PROT_ROW40 0x0ffff028u
#define CYREG_SFLASH_PROT_ROW41 0x0ffff029u
#define CYREG_SFLASH_PROT_ROW42 0x0ffff02au
#define CYREG_SFLASH_PROT_ROW43 0x0ffff02bu
#define CYREG_SFLASH_PROT_ROW44 0x0ffff02cu
#define CYREG_SFLASH_PROT_ROW45 0x0ffff02du
#define CYREG_SFLASH_PROT_ROW46 0x0ffff02eu
#define CYREG_SFLASH_PROT_ROW47 0x0ffff02fu
#define CYREG_SFLASH_PROT_ROW48 0x0ffff030u
#define CYREG_SFLASH_PROT_ROW49 0x0ffff031u
#define CYREG_SFLASH_PROT_ROW50 0x0ffff032u
#define CYREG_SFLASH_PROT_ROW51 0x0ffff033u
#define CYREG_SFLASH_PROT_ROW52 0x0ffff034u
#define CYREG_SFLASH_PROT_ROW53 0x0ffff035u
#define CYREG_SFLASH_PROT_ROW54 0x0ffff036u
#define CYREG_SFLASH_PROT_ROW55 0x0ffff037u
#define CYREG_SFLASH_PROT_ROW56 0x0ffff038u
#define CYREG_SFLASH_PROT_ROW57 0x0ffff039u
#define CYREG_SFLASH_PROT_ROW58 0x0ffff03au
#define CYREG_SFLASH_PROT_ROW59 0x0ffff03bu
#define CYREG_SFLASH_PROT_ROW60 0x0ffff03cu
#define CYREG_SFLASH_PROT_ROW61 0x0ffff03du
#define CYREG_SFLASH_PROT_ROW62 0x0ffff03eu
#define CYREG_SFLASH_PROT_ROW63 0x0ffff03fu
#define CYREG_SFLASH_PROT_PROTECTION 0x0ffff07fu
#define CYFLD_SFLASH_PROT_LEVEL__OFFSET 0x00000000u
#define CYFLD_SFLASH_PROT_LEVEL__SIZE 0x00000002u
#define CYVAL_SFLASH_PROT_LEVEL_VIRGIN 0x00000001u
#define CYVAL_SFLASH_PROT_LEVEL_OPEN 0x00000000u
#define CYVAL_SFLASH_PROT_LEVEL_PROTECTED 0x00000002u
#define CYVAL_SFLASH_PROT_LEVEL_KILL 0x00000003u
#define CYREG_SFLASH_AV_PAIRS_8B0 0x0ffff080u
#define CYREG_SFLASH_AV_PAIRS_8B1 0x0ffff081u
#define CYREG_SFLASH_AV_PAIRS_8B2 0x0ffff082u
#define CYREG_SFLASH_AV_PAIRS_8B3 0x0ffff083u
#define CYREG_SFLASH_AV_PAIRS_8B4 0x0ffff084u
#define CYREG_SFLASH_AV_PAIRS_8B5 0x0ffff085u
#define CYREG_SFLASH_AV_PAIRS_8B6 0x0ffff086u
#define CYREG_SFLASH_AV_PAIRS_8B7 0x0ffff087u
#define CYREG_SFLASH_AV_PAIRS_8B8 0x0ffff088u
#define CYREG_SFLASH_AV_PAIRS_8B9 0x0ffff089u
#define CYREG_SFLASH_AV_PAIRS_8B10 0x0ffff08au
#define CYREG_SFLASH_AV_PAIRS_8B11 0x0ffff08bu
#define CYREG_SFLASH_AV_PAIRS_8B12 0x0ffff08cu
#define CYREG_SFLASH_AV_PAIRS_8B13 0x0ffff08du
#define CYREG_SFLASH_AV_PAIRS_8B14 0x0ffff08eu
#define CYREG_SFLASH_AV_PAIRS_8B15 0x0ffff08fu
#define CYREG_SFLASH_AV_PAIRS_8B16 0x0ffff090u
#define CYREG_SFLASH_AV_PAIRS_8B17 0x0ffff091u
#define CYREG_SFLASH_AV_PAIRS_8B18 0x0ffff092u
#define CYREG_SFLASH_AV_PAIRS_8B19 0x0ffff093u
#define CYREG_SFLASH_AV_PAIRS_8B20 0x0ffff094u
#define CYREG_SFLASH_AV_PAIRS_8B21 0x0ffff095u
#define CYREG_SFLASH_AV_PAIRS_8B22 0x0ffff096u
#define CYREG_SFLASH_AV_PAIRS_8B23 0x0ffff097u
#define CYREG_SFLASH_AV_PAIRS_8B24 0x0ffff098u
#define CYREG_SFLASH_AV_PAIRS_8B25 0x0ffff099u
#define CYREG_SFLASH_AV_PAIRS_8B26 0x0ffff09au
#define CYREG_SFLASH_AV_PAIRS_8B27 0x0ffff09bu
#define CYREG_SFLASH_AV_PAIRS_8B28 0x0ffff09cu
#define CYREG_SFLASH_AV_PAIRS_8B29 0x0ffff09du
#define CYREG_SFLASH_AV_PAIRS_8B30 0x0ffff09eu
#define CYREG_SFLASH_AV_PAIRS_8B31 0x0ffff09fu
#define CYREG_SFLASH_AV_PAIRS_8B32 0x0ffff0a0u
#define CYREG_SFLASH_AV_PAIRS_8B33 0x0ffff0a1u
#define CYREG_SFLASH_AV_PAIRS_8B34 0x0ffff0a2u
#define CYREG_SFLASH_AV_PAIRS_8B35 0x0ffff0a3u
#define CYREG_SFLASH_AV_PAIRS_8B36 0x0ffff0a4u
#define CYREG_SFLASH_AV_PAIRS_8B37 0x0ffff0a5u
#define CYREG_SFLASH_AV_PAIRS_8B38 0x0ffff0a6u
#define CYREG_SFLASH_AV_PAIRS_8B39 0x0ffff0a7u
#define CYREG_SFLASH_AV_PAIRS_8B40 0x0ffff0a8u
#define CYREG_SFLASH_AV_PAIRS_8B41 0x0ffff0a9u
#define CYREG_SFLASH_AV_PAIRS_8B42 0x0ffff0aau
#define CYREG_SFLASH_AV_PAIRS_8B43 0x0ffff0abu
#define CYREG_SFLASH_AV_PAIRS_8B44 0x0ffff0acu
#define CYREG_SFLASH_AV_PAIRS_8B45 0x0ffff0adu
#define CYREG_SFLASH_AV_PAIRS_8B46 0x0ffff0aeu
#define CYREG_SFLASH_AV_PAIRS_8B47 0x0ffff0afu
#define CYREG_SFLASH_AV_PAIRS_8B48 0x0ffff0b0u
#define CYREG_SFLASH_AV_PAIRS_8B49 0x0ffff0b1u
#define CYREG_SFLASH_AV_PAIRS_8B50 0x0ffff0b2u
#define CYREG_SFLASH_AV_PAIRS_8B51 0x0ffff0b3u
#define CYREG_SFLASH_AV_PAIRS_8B52 0x0ffff0b4u
#define CYREG_SFLASH_AV_PAIRS_8B53 0x0ffff0b5u
#define CYREG_SFLASH_AV_PAIRS_8B54 0x0ffff0b6u
#define CYREG_SFLASH_AV_PAIRS_8B55 0x0ffff0b7u
#define CYREG_SFLASH_AV_PAIRS_8B56 0x0ffff0b8u
#define CYREG_SFLASH_AV_PAIRS_8B57 0x0ffff0b9u
#define CYREG_SFLASH_AV_PAIRS_8B58 0x0ffff0bau
#define CYREG_SFLASH_AV_PAIRS_8B59 0x0ffff0bbu
#define CYREG_SFLASH_AV_PAIRS_8B60 0x0ffff0bcu
#define CYREG_SFLASH_AV_PAIRS_8B61 0x0ffff0bdu
#define CYREG_SFLASH_AV_PAIRS_8B62 0x0ffff0beu
#define CYREG_SFLASH_AV_PAIRS_8B63 0x0ffff0bfu
#define CYREG_SFLASH_AV_PAIRS_8B64 0x0ffff0c0u
#define CYREG_SFLASH_AV_PAIRS_8B65 0x0ffff0c1u
#define CYREG_SFLASH_AV_PAIRS_8B66 0x0ffff0c2u
#define CYREG_SFLASH_AV_PAIRS_8B67 0x0ffff0c3u
#define CYREG_SFLASH_AV_PAIRS_8B68 0x0ffff0c4u
#define CYREG_SFLASH_AV_PAIRS_8B69 0x0ffff0c5u
#define CYREG_SFLASH_AV_PAIRS_8B70 0x0ffff0c6u
#define CYREG_SFLASH_AV_PAIRS_8B71 0x0ffff0c7u
#define CYREG_SFLASH_AV_PAIRS_8B72 0x0ffff0c8u
#define CYREG_SFLASH_AV_PAIRS_8B73 0x0ffff0c9u
#define CYREG_SFLASH_AV_PAIRS_8B74 0x0ffff0cau
#define CYREG_SFLASH_AV_PAIRS_8B75 0x0ffff0cbu
#define CYREG_SFLASH_AV_PAIRS_8B76 0x0ffff0ccu
#define CYREG_SFLASH_AV_PAIRS_8B77 0x0ffff0cdu
#define CYREG_SFLASH_AV_PAIRS_8B78 0x0ffff0ceu
#define CYREG_SFLASH_AV_PAIRS_8B79 0x0ffff0cfu
#define CYREG_SFLASH_AV_PAIRS_8B80 0x0ffff0d0u
#define CYREG_SFLASH_AV_PAIRS_8B81 0x0ffff0d1u
#define CYREG_SFLASH_AV_PAIRS_8B82 0x0ffff0d2u
#define CYREG_SFLASH_AV_PAIRS_8B83 0x0ffff0d3u
#define CYREG_SFLASH_AV_PAIRS_8B84 0x0ffff0d4u
#define CYREG_SFLASH_AV_PAIRS_8B85 0x0ffff0d5u
#define CYREG_SFLASH_AV_PAIRS_8B86 0x0ffff0d6u
#define CYREG_SFLASH_AV_PAIRS_8B87 0x0ffff0d7u
#define CYREG_SFLASH_AV_PAIRS_8B88 0x0ffff0d8u
#define CYREG_SFLASH_AV_PAIRS_8B89 0x0ffff0d9u
#define CYREG_SFLASH_AV_PAIRS_8B90 0x0ffff0dau
#define CYREG_SFLASH_AV_PAIRS_8B91 0x0ffff0dbu
#define CYREG_SFLASH_AV_PAIRS_8B92 0x0ffff0dcu
#define CYREG_SFLASH_AV_PAIRS_8B93 0x0ffff0ddu
#define CYREG_SFLASH_AV_PAIRS_8B94 0x0ffff0deu
#define CYREG_SFLASH_AV_PAIRS_8B95 0x0ffff0dfu
#define CYREG_SFLASH_AV_PAIRS_8B96 0x0ffff0e0u
#define CYREG_SFLASH_AV_PAIRS_8B97 0x0ffff0e1u
#define CYREG_SFLASH_AV_PAIRS_8B98 0x0ffff0e2u
#define CYREG_SFLASH_AV_PAIRS_8B99 0x0ffff0e3u
#define CYREG_SFLASH_AV_PAIRS_8B100 0x0ffff0e4u
#define CYREG_SFLASH_AV_PAIRS_8B101 0x0ffff0e5u
#define CYREG_SFLASH_AV_PAIRS_8B102 0x0ffff0e6u
#define CYREG_SFLASH_AV_PAIRS_8B103 0x0ffff0e7u
#define CYREG_SFLASH_AV_PAIRS_8B104 0x0ffff0e8u
#define CYREG_SFLASH_AV_PAIRS_8B105 0x0ffff0e9u
#define CYREG_SFLASH_AV_PAIRS_8B106 0x0ffff0eau
#define CYREG_SFLASH_AV_PAIRS_8B107 0x0ffff0ebu
#define CYREG_SFLASH_AV_PAIRS_8B108 0x0ffff0ecu
#define CYREG_SFLASH_AV_PAIRS_8B109 0x0ffff0edu
#define CYREG_SFLASH_AV_PAIRS_8B110 0x0ffff0eeu
#define CYREG_SFLASH_AV_PAIRS_8B111 0x0ffff0efu
#define CYREG_SFLASH_AV_PAIRS_8B112 0x0ffff0f0u
#define CYREG_SFLASH_AV_PAIRS_8B113 0x0ffff0f1u
#define CYREG_SFLASH_AV_PAIRS_8B114 0x0ffff0f2u
#define CYREG_SFLASH_AV_PAIRS_8B115 0x0ffff0f3u
#define CYREG_SFLASH_AV_PAIRS_8B116 0x0ffff0f4u
#define CYREG_SFLASH_AV_PAIRS_8B117 0x0ffff0f5u
#define CYREG_SFLASH_AV_PAIRS_8B118 0x0ffff0f6u
#define CYREG_SFLASH_AV_PAIRS_8B119 0x0ffff0f7u
#define CYREG_SFLASH_AV_PAIRS_8B120 0x0ffff0f8u
#define CYREG_SFLASH_AV_PAIRS_8B121 0x0ffff0f9u
#define CYREG_SFLASH_AV_PAIRS_8B122 0x0ffff0fau
#define CYREG_SFLASH_AV_PAIRS_8B123 0x0ffff0fbu
#define CYREG_SFLASH_AV_PAIRS_8B124 0x0ffff0fcu
#define CYREG_SFLASH_AV_PAIRS_8B125 0x0ffff0fdu
#define CYREG_SFLASH_AV_PAIRS_8B126 0x0ffff0feu
#define CYREG_SFLASH_AV_PAIRS_8B127 0x0ffff0ffu
#define CYREG_SFLASH_AV_PAIRS_32B0 0x0ffff100u
#define CYFLD_SFLASH_DATA32__OFFSET 0x00000000u
#define CYFLD_SFLASH_DATA32__SIZE 0x00000020u
#define CYREG_SFLASH_AV_PAIRS_32B1 0x0ffff104u
#define CYREG_SFLASH_AV_PAIRS_32B2 0x0ffff108u
#define CYREG_SFLASH_AV_PAIRS_32B3 0x0ffff10cu
#define CYREG_SFLASH_AV_PAIRS_32B4 0x0ffff110u
#define CYREG_SFLASH_AV_PAIRS_32B5 0x0ffff114u
#define CYREG_SFLASH_AV_PAIRS_32B6 0x0ffff118u
#define CYREG_SFLASH_AV_PAIRS_32B7 0x0ffff11cu
#define CYREG_SFLASH_AV_PAIRS_32B8 0x0ffff120u
#define CYREG_SFLASH_AV_PAIRS_32B9 0x0ffff124u
#define CYREG_SFLASH_AV_PAIRS_32B10 0x0ffff128u
#define CYREG_SFLASH_AV_PAIRS_32B11 0x0ffff12cu
#define CYREG_SFLASH_AV_PAIRS_32B12 0x0ffff130u
#define CYREG_SFLASH_AV_PAIRS_32B13 0x0ffff134u
#define CYREG_SFLASH_AV_PAIRS_32B14 0x0ffff138u
#define CYREG_SFLASH_AV_PAIRS_32B15 0x0ffff13cu
#define CYREG_SFLASH_SILICON_ID 0x0ffff144u
#define CYFLD_SFLASH_ID__OFFSET 0x00000000u
#define CYFLD_SFLASH_ID__SIZE 0x00000010u
#define CYREG_SFLASH_HIB_KEY_DELAY 0x0ffff150u
#define CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET 0x00000000u
#define CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE 0x0000000au
#define CYREG_SFLASH_DPSLP_KEY_DELAY 0x0ffff152u
#define CYREG_SFLASH_SWD_CONFIG 0x0ffff154u
#define CYFLD_SFLASH_SWD_SELECT__OFFSET 0x00000000u
#define CYFLD_SFLASH_SWD_SELECT__SIZE 0x00000001u
#define CYREG_SFLASH_SWD_LISTEN 0x0ffff158u
#define CYFLD_SFLASH_CYCLES__OFFSET 0x00000000u
#define CYFLD_SFLASH_CYCLES__SIZE 0x00000020u
#define CYREG_SFLASH_FLASH_START 0x0ffff15cu
#define CYFLD_SFLASH_ADDRESS__OFFSET 0x00000000u
#define CYFLD_SFLASH_ADDRESS__SIZE 0x00000020u
#define CYREG_SFLASH_PROT_VIRGINKEY0 0x0ffff170u
#define CYFLD_SFLASH_KEY8__OFFSET 0x00000000u
#define CYFLD_SFLASH_KEY8__SIZE 0x00000008u
#define CYREG_SFLASH_PROT_VIRGINKEY1 0x0ffff171u
#define CYREG_SFLASH_PROT_VIRGINKEY2 0x0ffff172u
#define CYREG_SFLASH_PROT_VIRGINKEY3 0x0ffff173u
#define CYREG_SFLASH_PROT_VIRGINKEY4 0x0ffff174u
#define CYREG_SFLASH_PROT_VIRGINKEY5 0x0ffff175u
#define CYREG_SFLASH_PROT_VIRGINKEY6 0x0ffff176u
#define CYREG_SFLASH_PROT_VIRGINKEY7 0x0ffff177u
#define CYREG_SFLASH_DIE_LOT0 0x0ffff178u
#define CYFLD_SFLASH_LOT__OFFSET 0x00000000u
#define CYFLD_SFLASH_LOT__SIZE 0x00000008u
#define CYREG_SFLASH_DIE_LOT1 0x0ffff179u
#define CYREG_SFLASH_DIE_LOT2 0x0ffff17au
#define CYREG_SFLASH_DIE_WAFER 0x0ffff17bu
#define CYFLD_SFLASH_WAFER__OFFSET 0x00000000u
#define CYFLD_SFLASH_WAFER__SIZE 0x00000008u
#define CYREG_SFLASH_DIE_X 0x0ffff17cu
#define CYFLD_SFLASH_X__OFFSET 0x00000000u
#define CYFLD_SFLASH_X__SIZE 0x00000008u
#define CYREG_SFLASH_DIE_Y 0x0ffff17du
#define CYFLD_SFLASH_Y__OFFSET 0x00000000u
#define CYFLD_SFLASH_Y__SIZE 0x00000008u
#define CYREG_SFLASH_DIE_SORT 0x0ffff17eu
#define CYFLD_SFLASH_S1_PASS__OFFSET 0x00000000u
#define CYFLD_SFLASH_S1_PASS__SIZE 0x00000001u
#define CYFLD_SFLASH_S2_PASS__OFFSET 0x00000001u
#define CYFLD_SFLASH_S2_PASS__SIZE 0x00000001u
#define CYFLD_SFLASH_S3_PASS__OFFSET 0x00000002u
#define CYFLD_SFLASH_S3_PASS__SIZE 0x00000001u
#define CYFLD_SFLASH_CRI_PASS__OFFSET 0x00000003u
#define CYFLD_SFLASH_CRI_PASS__SIZE 0x00000001u
#define CYFLD_SFLASH_CHI_PASS__OFFSET 0x00000004u
#define CYFLD_SFLASH_CHI_PASS__SIZE 0x00000001u
#define CYFLD_SFLASH_ENG_PASS__OFFSET 0x00000005u
#define CYFLD_SFLASH_ENG_PASS__SIZE 0x00000001u
#define CYREG_SFLASH_DIE_MINOR 0x0ffff17fu
#define CYFLD_SFLASH_MINOR__OFFSET 0x00000000u
#define CYFLD_SFLASH_MINOR__SIZE 0x00000008u
#define CYREG_SFLASH_IMO_TRIM_USBMODE_24 0x0ffff1beu
#define CYFLD_SFLASH_TRIM_24__OFFSET 0x00000000u
#define CYFLD_SFLASH_TRIM_24__SIZE 0x00000008u
#define CYREG_SFLASH_IMO_TRIM_USBMODE_48 0x0ffff1bfu
#define CYREG_SFLASH_IMO_TCTRIM_LT0 0x0ffff1ccu
#define CYFLD_SFLASH_STEPSIZE__OFFSET 0x00000000u
#define CYFLD_SFLASH_STEPSIZE__SIZE 0x00000005u
#define CYFLD_SFLASH_TCTRIM__OFFSET 0x00000005u
#define CYFLD_SFLASH_TCTRIM__SIZE 0x00000002u
#define CYREG_SFLASH_IMO_TCTRIM_LT1 0x0ffff1cdu
#define CYREG_SFLASH_IMO_TCTRIM_LT2 0x0ffff1ceu
#define CYREG_SFLASH_IMO_TCTRIM_LT3 0x0ffff1cfu
#define CYREG_SFLASH_IMO_TCTRIM_LT4 0x0ffff1d0u
#define CYREG_SFLASH_IMO_TCTRIM_LT5 0x0ffff1d1u
#define CYREG_SFLASH_IMO_TCTRIM_LT6 0x0ffff1d2u
#define CYREG_SFLASH_IMO_TCTRIM_LT7 0x0ffff1d3u
#define CYREG_SFLASH_IMO_TCTRIM_LT8 0x0ffff1d4u
#define CYREG_SFLASH_IMO_TCTRIM_LT9 0x0ffff1d5u
#define CYREG_SFLASH_IMO_TCTRIM_LT10 0x0ffff1d6u
#define CYREG_SFLASH_IMO_TCTRIM_LT11 0x0ffff1d7u
#define CYREG_SFLASH_IMO_TCTRIM_LT12 0x0ffff1d8u
#define CYREG_SFLASH_IMO_TCTRIM_LT13 0x0ffff1d9u
#define CYREG_SFLASH_IMO_TCTRIM_LT14 0x0ffff1dau
#define CYREG_SFLASH_IMO_TCTRIM_LT15 0x0ffff1dbu
#define CYREG_SFLASH_IMO_TCTRIM_LT16 0x0ffff1dcu
#define CYREG_SFLASH_IMO_TCTRIM_LT17 0x0ffff1ddu
#define CYREG_SFLASH_IMO_TCTRIM_LT18 0x0ffff1deu
#define CYREG_SFLASH_IMO_TCTRIM_LT19 0x0ffff1dfu
#define CYREG_SFLASH_IMO_TCTRIM_LT20 0x0ffff1e0u
#define CYREG_SFLASH_IMO_TCTRIM_LT21 0x0ffff1e1u
#define CYREG_SFLASH_IMO_TCTRIM_LT22 0x0ffff1e2u
#define CYREG_SFLASH_IMO_TCTRIM_LT23 0x0ffff1e3u
#define CYREG_SFLASH_IMO_TCTRIM_LT24 0x0ffff1e4u
#define CYREG_SFLASH_IMO_TRIM_LT0 0x0ffff1e5u
#define CYFLD_SFLASH_OFFSET__OFFSET 0x00000000u
#define CYFLD_SFLASH_OFFSET__SIZE 0x00000008u
#define CYREG_SFLASH_IMO_TRIM_LT1 0x0ffff1e6u
#define CYREG_SFLASH_IMO_TRIM_LT2 0x0ffff1e7u
#define CYREG_SFLASH_IMO_TRIM_LT3 0x0ffff1e8u
#define CYREG_SFLASH_IMO_TRIM_LT4 0x0ffff1e9u
#define CYREG_SFLASH_IMO_TRIM_LT5 0x0ffff1eau
#define CYREG_SFLASH_IMO_TRIM_LT6 0x0ffff1ebu
#define CYREG_SFLASH_IMO_TRIM_LT7 0x0ffff1ecu
#define CYREG_SFLASH_IMO_TRIM_LT8 0x0ffff1edu
#define CYREG_SFLASH_IMO_TRIM_LT9 0x0ffff1eeu
#define CYREG_SFLASH_IMO_TRIM_LT10 0x0ffff1efu
#define CYREG_SFLASH_IMO_TRIM_LT11 0x0ffff1f0u
#define CYREG_SFLASH_IMO_TRIM_LT12 0x0ffff1f1u
#define CYREG_SFLASH_IMO_TRIM_LT13 0x0ffff1f2u
#define CYREG_SFLASH_IMO_TRIM_LT14 0x0ffff1f3u
#define CYREG_SFLASH_IMO_TRIM_LT15 0x0ffff1f4u
#define CYREG_SFLASH_IMO_TRIM_LT16 0x0ffff1f5u
#define CYREG_SFLASH_IMO_TRIM_LT17 0x0ffff1f6u
#define CYREG_SFLASH_IMO_TRIM_LT18 0x0ffff1f7u
#define CYREG_SFLASH_IMO_TRIM_LT19 0x0ffff1f8u
#define CYREG_SFLASH_IMO_TRIM_LT20 0x0ffff1f9u
#define CYREG_SFLASH_IMO_TRIM_LT21 0x0ffff1fau
#define CYREG_SFLASH_IMO_TRIM_LT22 0x0ffff1fbu
#define CYREG_SFLASH_IMO_TRIM_LT23 0x0ffff1fcu
#define CYREG_SFLASH_IMO_TRIM_LT24 0x0ffff1fdu
#define CYDEV_ROM_BASE 0x10000000u
#define CYDEV_ROM_SIZE 0x00002000u
#define CYREG_ROM_DATA_MBASE 0x10000000u
#define CYREG_ROM_DATA_MSIZE 0x00002000u
#define CYDEV_SRAM_BASE 0x20000000u
#define CYDEV_SRAM_SIZE 0x00002000u
#define CYREG_SRAM_DATA_MBASE 0x20000000u
#define CYREG_SRAM_DATA_MSIZE 0x00002000u
#define CYDEV_PERI_BASE 0x40010000u
#define CYDEV_PERI_SIZE 0x00010000u
#define CYREG_PERI_DIV_CMD 0x40010000u
#define CYFLD_PERI_SEL_DIV__OFFSET 0x00000000u
#define CYFLD_PERI_SEL_DIV__SIZE 0x00000006u
#define CYFLD_PERI_SEL_TYPE__OFFSET 0x00000006u
#define CYFLD_PERI_SEL_TYPE__SIZE 0x00000002u
#define CYFLD_PERI_PA_SEL_DIV__OFFSET 0x00000008u
#define CYFLD_PERI_PA_SEL_DIV__SIZE 0x00000006u
#define CYFLD_PERI_PA_SEL_TYPE__OFFSET 0x0000000eu
#define CYFLD_PERI_PA_SEL_TYPE__SIZE 0x00000002u
#define CYFLD_PERI_DISABLE__OFFSET 0x0000001eu
#define CYFLD_PERI_DISABLE__SIZE 0x00000001u
#define CYFLD_PERI_ENABLE__OFFSET 0x0000001fu
#define CYFLD_PERI_ENABLE__SIZE 0x00000001u
#define CYREG_PERI_PCLK_CTL0 0x40010100u
/* Duplicate field name in PERI: SEL_DIV [1:0] (previous: [5:0]) */
#define CYREG_PERI_PCLK_CTL1 0x40010104u
#define CYREG_PERI_PCLK_CTL2 0x40010108u
#define CYREG_PERI_PCLK_CTL3 0x4001010cu
#define CYREG_PERI_PCLK_CTL4 0x40010110u
#define CYREG_PERI_PCLK_CTL5 0x40010114u
#define CYREG_PERI_PCLK_CTL6 0x40010118u
#define CYREG_PERI_PCLK_CTL7 0x4001011cu
#define CYREG_PERI_PCLK_CTL8 0x40010120u
#define CYREG_PERI_PCLK_CTL9 0x40010124u
#define CYREG_PERI_PCLK_CTL10 0x40010128u
#define CYREG_PERI_PCLK_CTL11 0x4001012cu
#define CYREG_PERI_PCLK_CTL12 0x40010130u
#define CYREG_PERI_PCLK_CTL13 0x40010134u
#define CYREG_PERI_PCLK_CTL14 0x40010138u
#define CYREG_PERI_DIV_8_CTL0 0x40010200u
#define CYFLD_PERI_EN__OFFSET 0x00000000u
#define CYFLD_PERI_EN__SIZE 0x00000001u
#define CYFLD_PERI_INT8_DIV__OFFSET 0x00000008u
#define CYFLD_PERI_INT8_DIV__SIZE 0x00000008u
#define CYREG_PERI_DIV_8_CTL1 0x40010204u
#define CYREG_PERI_DIV_8_CTL2 0x40010208u
#define CYREG_PERI_DIV_8_CTL3 0x4001020cu
#define CYREG_PERI_DIV_16_CTL0 0x40010300u
#define CYFLD_PERI_INT16_DIV__OFFSET 0x00000008u
#define CYFLD_PERI_INT16_DIV__SIZE 0x00000010u
#define CYREG_PERI_DIV_16_CTL1 0x40010304u
#define CYREG_PERI_DIV_16_CTL2 0x40010308u
#define CYREG_PERI_DIV_16_CTL3 0x4001030cu
#define CYREG_PERI_DIV_16_5_CTL0 0x40010400u
#define CYFLD_PERI_FRAC5_DIV__OFFSET 0x00000003u
#define CYFLD_PERI_FRAC5_DIV__SIZE 0x00000005u
#define CYREG_PERI_DIV_16_5_CTL1 0x40010404u
#define CYDEV_HSIOM_BASE 0x40020000u
#define CYDEV_HSIOM_SIZE 0x00004000u
#define CYREG_HSIOM_PORT_SEL0 0x40020000u
#define CYFLD_HSIOM_IO0_SEL__OFFSET 0x00000000u
#define CYFLD_HSIOM_IO0_SEL__SIZE 0x00000004u
#define CYVAL_HSIOM_IO0_SEL_GPIO 0x00000000u
#define CYVAL_HSIOM_IO0_SEL_GPIO_DSI 0x00000001u
#define CYVAL_HSIOM_IO0_SEL_DSI_DSI 0x00000002u
#define CYVAL_HSIOM_IO0_SEL_DSI_GPIO 0x00000003u
#define CYVAL_HSIOM_IO0_SEL_CSD_SENSE 0x00000004u
#define CYVAL_HSIOM_IO0_SEL_CSD_SHIELD 0x00000005u
#define CYVAL_HSIOM_IO0_SEL_AMUXA 0x00000006u
#define CYVAL_HSIOM_IO0_SEL_AMUXB 0x00000007u
#define CYVAL_HSIOM_IO0_SEL_ACT_0 0x00000008u
#define CYVAL_HSIOM_IO0_SEL_ACT_1 0x00000009u
#define CYVAL_HSIOM_IO0_SEL_ACT_2 0x0000000au
#define CYVAL_HSIOM_IO0_SEL_ACT_3 0x0000000bu
#define CYVAL_HSIOM_IO0_SEL_LCD_COM 0x0000000cu
#define CYVAL_HSIOM_IO0_SEL_LCD_SEG 0x0000000du
#define CYVAL_HSIOM_IO0_SEL_DS_0 0x0000000cu
#define CYVAL_HSIOM_IO0_SEL_DS_1 0x0000000du
#define CYVAL_HSIOM_IO0_SEL_DS_2 0x0000000eu
#define CYVAL_HSIOM_IO0_SEL_DS_3 0x0000000fu
#define CYFLD_HSIOM_IO1_SEL__OFFSET 0x00000004u
#define CYFLD_HSIOM_IO1_SEL__SIZE 0x00000004u
#define CYREG_HSIOM_PORT_SEL1 0x40020100u
#define CYFLD_HSIOM_IO2_SEL__OFFSET 0x00000008u
#define CYFLD_HSIOM_IO2_SEL__SIZE 0x00000004u
#define CYFLD_HSIOM_IO3_SEL__OFFSET 0x0000000cu
#define CYFLD_HSIOM_IO3_SEL__SIZE 0x00000004u
#define CYREG_HSIOM_PORT_SEL2 0x40020200u
#define CYREG_HSIOM_PORT_SEL3 0x40020300u
#define CYREG_PWR_CONTROL 0x40030000u
#define CYFLD__POWER_MODE__OFFSET 0x00000000u
#define CYFLD__POWER_MODE__SIZE 0x00000004u
#define CYVAL__POWER_MODE_RESET 0x00000000u
#define CYVAL__POWER_MODE_ACTIVE 0x00000001u
#define CYVAL__POWER_MODE_SLEEP 0x00000002u
#define CYVAL__POWER_MODE_DEEP_SLEEP 0x00000003u
#define CYFLD__DEBUG_SESSION__OFFSET 0x00000004u
#define CYFLD__DEBUG_SESSION__SIZE 0x00000001u
#define CYVAL__DEBUG_SESSION_NO_SESSION 0x00000000u
#define CYVAL__DEBUG_SESSION_SESSION_ACTIVE 0x00000001u
#define CYFLD__LPM_READY__OFFSET 0x00000005u
#define CYFLD__LPM_READY__SIZE 0x00000001u
#define CYFLD__OVER_TEMP_EN__OFFSET 0x00000010u
#define CYFLD__OVER_TEMP_EN__SIZE 0x00000001u
#define CYFLD__OVER_TEMP_THRESH__OFFSET 0x00000011u
#define CYFLD__OVER_TEMP_THRESH__SIZE 0x00000001u
#define CYFLD__SPARE__OFFSET 0x00000012u
#define CYFLD__SPARE__SIZE 0x00000002u
#define CYFLD__EXT_VCCD__OFFSET 0x00000017u
#define CYFLD__EXT_VCCD__SIZE 0x00000001u
#define CYREG_PWR_KEY_DELAY 0x40030004u
#define CYFLD__WAKEUP_HOLDOFF__OFFSET 0x00000000u
#define CYFLD__WAKEUP_HOLDOFF__SIZE 0x0000000au
#define CYREG_PWR_DDFT_SELECT 0x4003000cu
#define CYFLD__DDFT0_SEL__OFFSET 0x00000000u
#define CYFLD__DDFT0_SEL__SIZE 0x00000004u
#define CYVAL__DDFT0_SEL_WAKEUP 0x00000000u
#define CYVAL__DDFT0_SEL_AWAKE 0x00000001u
#define CYVAL__DDFT0_SEL_ACT_POWER_EN 0x00000002u
#define CYVAL__DDFT0_SEL_ACT_POWER_UP 0x00000003u
#define CYVAL__DDFT0_SEL_ACT_POWER_GOOD 0x00000004u
#define CYVAL__DDFT0_SEL_ACT_REF_EN 0x00000005u
#define CYVAL__DDFT0_SEL_ACT_COMP_EN 0x00000006u
#define CYVAL__DDFT0_SEL_DPSLP_REF_EN 0x00000007u
#define CYVAL__DDFT0_SEL_DPSLP_REG_EN 0x00000008u
#define CYVAL__DDFT0_SEL_DPSLP_COMP_EN 0x00000009u
#define CYVAL__DDFT0_SEL_OVER_TEMP_EN 0x0000000au
#define CYVAL__DDFT0_SEL_SLEEPHOLDREQ_N 0x0000000bu
#define CYVAL__DDFT0_SEL_ADFT_BUF_EN 0x0000000cu
#define CYVAL__DDFT0_SEL_ATPG_OBSERVE 0x0000000du
#define CYVAL__DDFT0_SEL_GND 0x0000000eu
#define CYVAL__DDFT0_SEL_PWR 0x0000000fu
#define CYFLD__DDFT1_SEL__OFFSET 0x00000004u
#define CYFLD__DDFT1_SEL__SIZE 0x00000004u
#define CYVAL__DDFT1_SEL_WAKEUP 0x00000000u
#define CYVAL__DDFT1_SEL_AWAKE 0x00000001u
#define CYVAL__DDFT1_SEL_ACT_POWER_EN 0x00000002u
#define CYVAL__DDFT1_SEL_ACT_POWER_UP 0x00000003u
#define CYVAL__DDFT1_SEL_ACT_POWER_GOOD 0x00000004u
#define CYVAL__DDFT1_SEL_ACT_REF_VALID 0x00000005u
#define CYVAL__DDFT1_SEL_ACT_REG_VALID 0x00000006u
#define CYVAL__DDFT1_SEL_ACT_COMP_OUT 0x00000007u
#define CYVAL__DDFT1_SEL_ACT_TEMP_HIGH 0x00000008u
#define CYVAL__DDFT1_SEL_DPSLP_COMP_OUT 0x00000009u
#define CYVAL__DDFT1_SEL_DPSLP_POWER_UP 0x0000000au
#define CYVAL__DDFT1_SEL_AWAKE_DELAYED 0x0000000bu
#define CYVAL__DDFT1_SEL_LPM_READY 0x0000000cu
#define CYVAL__DDFT1_SEL_SLEEPHOLDACK_N 0x0000000du
#define CYVAL__DDFT1_SEL_GND 0x0000000eu
#define CYVAL__DDFT1_SEL_PWR 0x0000000fu
#define CYREG_TST_MODE 0x40030014u
#define CYFLD__SWD_CONNECTED__OFFSET 0x00000002u
#define CYFLD__SWD_CONNECTED__SIZE 0x00000001u
#define CYFLD__BLOCK_ALT_XRES__OFFSET 0x0000001cu
#define CYFLD__BLOCK_ALT_XRES__SIZE 0x00000001u
#define CYFLD__TEST_KEY_DFT_EN__OFFSET 0x0000001eu
#define CYFLD__TEST_KEY_DFT_EN__SIZE 0x00000001u
#define CYFLD__TEST_MODE__OFFSET 0x0000001fu
#define CYFLD__TEST_MODE__SIZE 0x00000001u
#define CYREG_TST_DDFT_CTRL 0x40030018u
#define CYFLD__DFT_SEL0__OFFSET 0x00000000u
#define CYFLD__DFT_SEL0__SIZE 0x00000004u
#define CYVAL__DFT_SEL0_SRC0 0x00000000u
#define CYVAL__DFT_SEL0_SRC1 0x00000001u
#define CYVAL__DFT_SEL0_SRC2 0x00000002u
#define CYVAL__DFT_SEL0_SRC3 0x00000003u
#define CYVAL__DFT_SEL0_SRC4 0x00000004u
#define CYVAL__DFT_SEL0_SRC5 0x00000005u
#define CYVAL__DFT_SEL0_SRC6 0x00000006u
#define CYVAL__DFT_SEL0_SRC7 0x00000007u
#define CYVAL__DFT_SEL0_CLK0 0x00000008u
#define CYVAL__DFT_SEL0_CLK1 0x00000009u
#define CYVAL__DFT_SEL0_PWR0 0x0000000au
#define CYVAL__DFT_SEL0_PWR1 0x0000000bu
#define CYVAL__DFT_SEL0_RES0 0x0000000cu
#define CYVAL__DFT_SEL0_RES1 0x0000000du
#define CYVAL__DFT_SEL0_ADFT_COMP 0x0000000eu
#define CYVAL__DFT_SEL0_VSS 0x0000000fu
#define CYFLD__DFT_SEL1__OFFSET 0x00000008u
#define CYFLD__DFT_SEL1__SIZE 0x00000004u
#define CYVAL__DFT_SEL1_SRC0 0x00000000u
#define CYVAL__DFT_SEL1_SRC1 0x00000001u
#define CYVAL__DFT_SEL1_SRC2 0x00000002u
#define CYVAL__DFT_SEL1_SRC3 0x00000003u
#define CYVAL__DFT_SEL1_SRC4 0x00000004u
#define CYVAL__DFT_SEL1_SRC5 0x00000005u
#define CYVAL__DFT_SEL1_SRC6 0x00000006u
#define CYVAL__DFT_SEL1_SRC7 0x00000007u
#define CYVAL__DFT_SEL1_CLK0 0x00000008u
#define CYVAL__DFT_SEL1_CLK1 0x00000009u
#define CYVAL__DFT_SEL1_PWR0 0x0000000au
#define CYVAL__DFT_SEL1_PWR1 0x0000000bu
#define CYVAL__DFT_SEL1_RES0 0x0000000cu
#define CYVAL__DFT_SEL1_RES1 0x0000000du
#define CYVAL__DFT_SEL1_ADFT_COMP 0x0000000eu
#define CYVAL__DFT_SEL1_VSS 0x0000000fu
#define CYFLD__ENABLE__OFFSET 0x0000001fu
#define CYFLD__ENABLE__SIZE 0x00000001u
#define CYREG_TST_TRIM_CNTR1 0x4003001cu
#define CYFLD__COUNTER__OFFSET 0x00000000u
#define CYFLD__COUNTER__SIZE 0x00000010u
#define CYFLD__COUNTER_DONE__OFFSET 0x0000001fu
#define CYFLD__COUNTER_DONE__SIZE 0x00000001u
#define CYREG_TST_TRIM_CNTR2 0x40030020u
#define CYREG_TST_ADFT_CTRL 0x40030024u
#define CYFLD__BUF_AUTO_ZERO__OFFSET 0x00000000u
#define CYFLD__BUF_AUTO_ZERO__SIZE 0x00000001u
#define CYFLD__BUF_MODE__OFFSET 0x00000008u
#define CYFLD__BUF_MODE__SIZE 0x00000002u
#define CYFLD__BUF_COMP_OUT__OFFSET 0x00000010u
#define CYFLD__BUF_COMP_OUT__SIZE 0x00000001u
#define CYFLD__BUF_EN__OFFSET 0x0000001fu
#define CYFLD__BUF_EN__SIZE 0x00000001u
#define CYREG_CLK_SELECT 0x40030028u
#define CYFLD__HFCLK_SEL__OFFSET 0x00000000u
#define CYFLD__HFCLK_SEL__SIZE 0x00000002u
#define CYVAL__HFCLK_SEL_IMO 0x00000000u
#define CYVAL__HFCLK_SEL_EXTCLK 0x00000001u
#define CYVAL__HFCLK_SEL_ECO 0x00000002u
#define CYFLD__HFCLK_DIV__OFFSET 0x00000002u
#define CYFLD__HFCLK_DIV__SIZE 0x00000002u
#define CYVAL__HFCLK_DIV_NO_DIV 0x00000000u
#define CYVAL__HFCLK_DIV_DIV_BY_2 0x00000001u
#define CYVAL__HFCLK_DIV_DIV_BY_4 0x00000002u
#define CYVAL__HFCLK_DIV_DIV_BY_8 0x00000003u
#define CYFLD__PUMP_SEL__OFFSET 0x00000004u
#define CYFLD__PUMP_SEL__SIZE 0x00000002u
#define CYVAL__PUMP_SEL_GND 0x00000000u
#define CYVAL__PUMP_SEL_IMO 0x00000001u
#define CYVAL__PUMP_SEL_HFCLK 0x00000002u
#define CYFLD__SYSCLK_DIV__OFFSET 0x00000006u
#define CYFLD__SYSCLK_DIV__SIZE 0x00000002u
#define CYVAL__SYSCLK_DIV_NO_DIV 0x00000000u
#define CYVAL__SYSCLK_DIV_DIV_BY_2 0x00000001u
#define CYVAL__SYSCLK_DIV_DIV_BY_4 0x00000002u
#define CYVAL__SYSCLK_DIV_DIV_BY_8 0x00000003u
#define CYREG_CLK_ILO_CONFIG 0x4003002cu
#define CYREG_CLK_IMO_CONFIG 0x40030030u
#define CYREG_CLK_DFT_SELECT 0x40030034u
#define CYFLD__DFT_DIV0__OFFSET 0x00000004u
#define CYFLD__DFT_DIV0__SIZE 0x00000002u
#define CYVAL__DFT_DIV0_NO_DIV 0x00000000u
#define CYVAL__DFT_DIV0_DIV_BY_2 0x00000001u
#define CYVAL__DFT_DIV0_DIV_BY_4 0x00000002u
#define CYVAL__DFT_DIV0_DIV_BY_8 0x00000003u
#define CYFLD__DFT_EDGE0__OFFSET 0x00000006u
#define CYFLD__DFT_EDGE0__SIZE 0x00000001u
#define CYVAL__DFT_EDGE0_POSEDGE 0x00000000u
#define CYVAL__DFT_EDGE0_NEGEDGE 0x00000001u
#define CYFLD__DFT_DIV1__OFFSET 0x0000000cu
#define CYFLD__DFT_DIV1__SIZE 0x00000002u
#define CYVAL__DFT_DIV1_NO_DIV 0x00000000u
#define CYVAL__DFT_DIV1_DIV_BY_2 0x00000001u
#define CYVAL__DFT_DIV1_DIV_BY_4 0x00000002u
#define CYVAL__DFT_DIV1_DIV_BY_8 0x00000003u
#define CYFLD__DFT_EDGE1__OFFSET 0x0000000eu
#define CYFLD__DFT_EDGE1__SIZE 0x00000001u
#define CYVAL__DFT_EDGE1_POSEDGE 0x00000000u
#define CYVAL__DFT_EDGE1_NEGEDGE 0x00000001u
#define CYREG_WDT_DISABLE_KEY 0x40030038u
#define CYFLD__KEY__OFFSET 0x00000000u
#define CYFLD__KEY__SIZE 0x00000020u
#define CYREG_WDT_COUNTER 0x4003003cu
#define CYREG_WDT_MATCH 0x40030040u
#define CYFLD__MATCH__OFFSET 0x00000000u
#define CYFLD__MATCH__SIZE 0x00000010u
#define CYFLD__IGNORE_BITS__OFFSET 0x00000010u
#define CYFLD__IGNORE_BITS__SIZE 0x00000004u
#define CYREG_SRSS_INTR 0x40030044u
#define CYFLD__WDT_MATCH__OFFSET 0x00000000u
#define CYFLD__WDT_MATCH__SIZE 0x00000001u
#define CYFLD__TEMP_HIGH__OFFSET 0x00000001u
#define CYFLD__TEMP_HIGH__SIZE 0x00000001u
#define CYREG_SRSS_INTR_SET 0x40030048u
#define CYREG_SRSS_INTR_MASK 0x4003004cu
#define CYREG_RES_CAUSE 0x40030054u
#define CYFLD__RESET_WDT__OFFSET 0x00000000u
#define CYFLD__RESET_WDT__SIZE 0x00000001u
#define CYFLD__RESET_PROT_FAULT__OFFSET 0x00000003u
#define CYFLD__RESET_PROT_FAULT__SIZE 0x00000001u
#define CYFLD__RESET_SOFT__OFFSET 0x00000004u
#define CYFLD__RESET_SOFT__SIZE 0x00000001u
#define CYREG_PWR_BG_TRIM1 0x40030f00u
#define CYFLD__REF_VTRIM__OFFSET 0x00000000u
#define CYFLD__REF_VTRIM__SIZE 0x00000006u
#define CYREG_PWR_BG_TRIM2 0x40030f04u
#define CYFLD__REF_ITRIM__OFFSET 0x00000000u
#define CYFLD__REF_ITRIM__SIZE 0x00000006u
#define CYREG_CLK_IMO_SELECT 0x40030f08u
#define CYFLD__FREQ__OFFSET 0x00000000u
#define CYFLD__FREQ__SIZE 0x00000003u
#define CYVAL__FREQ_24_MHZ 0x00000000u
#define CYVAL__FREQ_28_MHZ 0x00000001u
#define CYVAL__FREQ_32_MHZ 0x00000002u
#define CYVAL__FREQ_36_MHZ 0x00000003u
#define CYVAL__FREQ_40_MHZ 0x00000004u
#define CYVAL__FREQ_44_MHZ 0x00000005u
#define CYVAL__FREQ_48_MHZ 0x00000006u
#define CYREG_CLK_IMO_TRIM1 0x40030f0cu
#define CYFLD__OFFSET__OFFSET 0x00000000u
#define CYFLD__OFFSET__SIZE 0x00000008u
#define CYREG_CLK_IMO_TRIM2 0x40030f10u
#define CYFLD__FSOFFSET__OFFSET 0x00000000u
#define CYFLD__FSOFFSET__SIZE 0x00000003u
#define CYREG_PWR_PWRSYS_TRIM1 0x40030f14u
#define CYFLD__DPSLP_REF_TRIM__OFFSET 0x00000000u
#define CYFLD__DPSLP_REF_TRIM__SIZE 0x00000004u
#define CYFLD__SPARE_TRIM__OFFSET 0x00000004u
#define CYFLD__SPARE_TRIM__SIZE 0x00000004u
#define CYREG_CLK_IMO_TRIM3 0x40030f18u
#define CYFLD__STEPSIZE__OFFSET 0x00000000u
#define CYFLD__STEPSIZE__SIZE 0x00000005u
#define CYFLD__TCTRIM__OFFSET 0x00000005u
#define CYFLD__TCTRIM__SIZE 0x00000002u
#define CYDEV_GPIO_BASE 0x40040000u
#define CYDEV_GPIO_SIZE 0x00004000u
#define CYDEV_GPIO_PRT0_BASE 0x40040000u
#define CYDEV_GPIO_PRT0_SIZE 0x00000100u
#define CYREG_GPIO_PRT0_DR 0x40040000u
#define CYFLD_GPIO_PRT_DATA0__OFFSET 0x00000000u
#define CYFLD_GPIO_PRT_DATA0__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_DATA1__OFFSET 0x00000001u
#define CYFLD_GPIO_PRT_DATA1__SIZE 0x00000001u
#define CYREG_GPIO_PRT0_PS 0x40040004u
#define CYFLD_GPIO_PRT_FLT_DATA__OFFSET 0x00000008u
#define CYFLD_GPIO_PRT_FLT_DATA__SIZE 0x00000001u
#define CYREG_GPIO_PRT0_PC 0x40040008u
#define CYFLD_GPIO_PRT_DM0__OFFSET 0x00000000u
#define CYFLD_GPIO_PRT_DM0__SIZE 0x00000003u
#define CYVAL_GPIO_PRT_DM0_OFF 0x00000000u
#define CYVAL_GPIO_PRT_DM0_INPUT 0x00000001u
#define CYVAL_GPIO_PRT_DM0_0_PU 0x00000002u
#define CYVAL_GPIO_PRT_DM0_PD_1 0x00000003u
#define CYVAL_GPIO_PRT_DM0_0_Z 0x00000004u
#define CYVAL_GPIO_PRT_DM0_Z_1 0x00000005u
#define CYVAL_GPIO_PRT_DM0_0_1 0x00000006u
#define CYVAL_GPIO_PRT_DM0_PD_PU 0x00000007u
#define CYFLD_GPIO_PRT_DM1__OFFSET 0x00000003u
#define CYFLD_GPIO_PRT_DM1__SIZE 0x00000003u
#define CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET 0x00000018u
#define CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PORT_SLOW__OFFSET 0x00000019u
#define CYFLD_GPIO_PRT_PORT_SLOW__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PORT_HYST_TRIM__OFFSET 0x0000001bu
#define CYFLD_GPIO_PRT_PORT_HYST_TRIM__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PORT_SLEW_CTL__OFFSET 0x0000001cu
#define CYFLD_GPIO_PRT_PORT_SLEW_CTL__SIZE 0x00000002u
#define CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_0 0x00000000u
#define CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_1 0x00000001u
#define CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_2 0x00000002u
#define CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_3 0x00000003u
#define CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET 0x0000001eu
#define CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE 0x00000002u
#define CYREG_GPIO_PRT0_INTR_CFG 0x4004000cu
#define CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET 0x00000000u
#define CYFLD_GPIO_PRT_EDGE0_SEL__SIZE 0x00000002u
#define CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE 0x00000000u
#define CYVAL_GPIO_PRT_EDGE0_SEL_RISING 0x00000001u
#define CYVAL_GPIO_PRT_EDGE0_SEL_FALLING 0x00000002u
#define CYVAL_GPIO_PRT_EDGE0_SEL_BOTH 0x00000003u
#define CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET 0x00000002u
#define CYFLD_GPIO_PRT_EDGE1_SEL__SIZE 0x00000002u
#define CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET 0x00000010u
#define CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE 0x00000002u
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE 0x00000000u
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING 0x00000001u
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING 0x00000002u
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH 0x00000003u
#define CYFLD_GPIO_PRT_FLT_SEL__OFFSET 0x00000012u
#define CYFLD_GPIO_PRT_FLT_SEL__SIZE 0x00000003u
#define CYREG_GPIO_PRT0_INTR 0x40040010u
#define CYFLD_GPIO_PRT_PS_DATA0__OFFSET 0x00000010u
#define CYFLD_GPIO_PRT_PS_DATA0__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PS_DATA1__OFFSET 0x00000011u
#define CYFLD_GPIO_PRT_PS_DATA1__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET 0x00000018u
#define CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE 0x00000001u
#define CYREG_GPIO_PRT0_PC2 0x40040018u
#define CYFLD_GPIO_PRT_INP_DIS0__OFFSET 0x00000000u
#define CYFLD_GPIO_PRT_INP_DIS0__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_INP_DIS1__OFFSET 0x00000001u
#define CYFLD_GPIO_PRT_INP_DIS1__SIZE 0x00000001u
#define CYREG_GPIO_PRT0_DR_SET 0x40040040u
#define CYFLD_GPIO_PRT_DATA__OFFSET 0x00000000u
#define CYFLD_GPIO_PRT_DATA__SIZE 0x00000008u
#define CYREG_GPIO_PRT0_DR_CLR 0x40040044u
#define CYREG_GPIO_PRT0_DR_INV 0x40040048u
#define CYDEV_GPIO_PRT1_BASE 0x40040100u
#define CYDEV_GPIO_PRT1_SIZE 0x00000100u
#define CYREG_GPIO_PRT1_DR 0x40040100u
#define CYFLD_GPIO_PRT_DATA2__OFFSET 0x00000002u
#define CYFLD_GPIO_PRT_DATA2__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_DATA3__OFFSET 0x00000003u
#define CYFLD_GPIO_PRT_DATA3__SIZE 0x00000001u
#define CYREG_GPIO_PRT1_PS 0x40040104u
#define CYREG_GPIO_PRT1_PC 0x40040108u
#define CYFLD_GPIO_PRT_DM2__OFFSET 0x00000006u
#define CYFLD_GPIO_PRT_DM2__SIZE 0x00000003u
#define CYFLD_GPIO_PRT_DM3__OFFSET 0x00000009u
#define CYFLD_GPIO_PRT_DM3__SIZE 0x00000003u
#define CYREG_GPIO_PRT1_INTR_CFG 0x4004010cu
#define CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET 0x00000004u
#define CYFLD_GPIO_PRT_EDGE2_SEL__SIZE 0x00000002u
#define CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET 0x00000006u
#define CYFLD_GPIO_PRT_EDGE3_SEL__SIZE 0x00000002u
#define CYREG_GPIO_PRT1_INTR 0x40040110u
#define CYFLD_GPIO_PRT_PS_DATA2__OFFSET 0x00000012u
#define CYFLD_GPIO_PRT_PS_DATA2__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PS_DATA3__OFFSET 0x00000013u
#define CYFLD_GPIO_PRT_PS_DATA3__SIZE 0x00000001u
#define CYREG_GPIO_PRT1_PC2 0x40040118u
#define CYFLD_GPIO_PRT_INP_DIS2__OFFSET 0x00000002u
#define CYFLD_GPIO_PRT_INP_DIS2__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_INP_DIS3__OFFSET 0x00000003u
#define CYFLD_GPIO_PRT_INP_DIS3__SIZE 0x00000001u
#define CYREG_GPIO_PRT1_DR_SET 0x40040140u
#define CYREG_GPIO_PRT1_DR_CLR 0x40040144u
#define CYREG_GPIO_PRT1_DR_INV 0x40040148u
#define CYDEV_GPIO_PRT2_BASE 0x40040200u
#define CYDEV_GPIO_PRT2_SIZE 0x00000100u
#define CYREG_GPIO_PRT2_DR 0x40040200u
#define CYREG_GPIO_PRT2_PS 0x40040204u
#define CYREG_GPIO_PRT2_PC 0x40040208u
#define CYREG_GPIO_PRT2_INTR_CFG 0x4004020cu
#define CYREG_GPIO_PRT2_INTR 0x40040210u
#define CYREG_GPIO_PRT2_PC2 0x40040218u
#define CYREG_GPIO_PRT2_DR_SET 0x40040240u
#define CYREG_GPIO_PRT2_DR_CLR 0x40040244u
#define CYREG_GPIO_PRT2_DR_INV 0x40040248u
#define CYDEV_GPIO_PRT3_BASE 0x40040300u
#define CYDEV_GPIO_PRT3_SIZE 0x00000100u
#define CYREG_GPIO_PRT3_DR 0x40040300u
#define CYREG_GPIO_PRT3_PS 0x40040304u
#define CYREG_GPIO_PRT3_PC 0x40040308u
#define CYREG_GPIO_PRT3_INTR_CFG 0x4004030cu
#define CYREG_GPIO_PRT3_INTR 0x40040310u
#define CYREG_GPIO_PRT3_PC2 0x40040318u
#define CYREG_GPIO_PRT3_DR_SET 0x40040340u
#define CYREG_GPIO_PRT3_DR_CLR 0x40040344u
#define CYREG_GPIO_PRT3_DR_INV 0x40040348u
#define CYREG_GPIO_INTR_CAUSE 0x40041000u
#define CYFLD_GPIO_PORT_INT__OFFSET 0x00000000u
#define CYFLD_GPIO_PORT_INT__SIZE 0x00000004u
#define CYDEV_SCB0_BASE 0x40050000u
#define CYDEV_SCB0_SIZE 0x00010000u
#define CYREG_SCB0_CTRL 0x40050000u
#define CYFLD_SCB_OVS__OFFSET 0x00000000u
#define CYFLD_SCB_OVS__SIZE 0x00000004u
#define CYFLD_SCB_EC_AM_MODE__OFFSET 0x00000008u
#define CYFLD_SCB_EC_AM_MODE__SIZE 0x00000001u
#define CYFLD_SCB_EC_OP_MODE__OFFSET 0x00000009u
#define CYFLD_SCB_EC_OP_MODE__SIZE 0x00000001u
#define CYFLD_SCB_EZ_MODE__OFFSET 0x0000000au
#define CYFLD_SCB_EZ_MODE__SIZE 0x00000001u
#define CYFLD_SCB_BYTE_MODE__OFFSET 0x0000000bu
#define CYFLD_SCB_BYTE_MODE__SIZE 0x00000001u
#define CYFLD_SCB_CMD_RESP_MODE__OFFSET 0x0000000cu
#define CYFLD_SCB_CMD_RESP_MODE__SIZE 0x00000001u
#define CYFLD_SCB_ADDR_ACCEPT__OFFSET 0x00000010u
#define CYFLD_SCB_ADDR_ACCEPT__SIZE 0x00000001u
#define CYFLD_SCB_BLOCK__OFFSET 0x00000011u
#define CYFLD_SCB_BLOCK__SIZE 0x00000001u
#define CYFLD_SCB_MODE__OFFSET 0x00000018u
#define CYFLD_SCB_MODE__SIZE 0x00000002u
#define CYVAL_SCB_MODE_I2C 0x00000000u
#define CYVAL_SCB_MODE_SPI 0x00000001u
#define CYVAL_SCB_MODE_UART 0x00000002u
#define CYFLD_SCB_ENABLED__OFFSET 0x0000001fu
#define CYFLD_SCB_ENABLED__SIZE 0x00000001u
#define CYREG_SCB0_STATUS 0x40050004u
#define CYFLD_SCB_EC_BUSY__OFFSET 0x00000000u
#define CYFLD_SCB_EC_BUSY__SIZE 0x00000001u
#define CYREG_SCB0_CMD_RESP_CTRL 0x40050008u
#define CYFLD_SCB_BASE_RD_ADDR__OFFSET 0x00000000u
#define CYFLD_SCB_BASE_RD_ADDR__SIZE 0x00000005u
#define CYFLD_SCB_BASE_WR_ADDR__OFFSET 0x00000010u
#define CYFLD_SCB_BASE_WR_ADDR__SIZE 0x00000005u
#define CYREG_SCB0_CMD_RESP_STATUS 0x4005000cu
#define CYFLD_SCB_CURR_RD_ADDR__OFFSET 0x00000000u
#define CYFLD_SCB_CURR_RD_ADDR__SIZE 0x00000005u
#define CYFLD_SCB_CURR_WR_ADDR__OFFSET 0x00000010u
#define CYFLD_SCB_CURR_WR_ADDR__SIZE 0x00000005u
#define CYFLD_SCB_CMD_RESP_EC_BUS_BUSY__OFFSET 0x0000001eu
#define CYFLD_SCB_CMD_RESP_EC_BUS_BUSY__SIZE 0x00000001u
#define CYFLD_SCB_CMD_RESP_EC_BUSY__OFFSET 0x0000001fu
#define CYFLD_SCB_CMD_RESP_EC_BUSY__SIZE 0x00000001u
#define CYREG_SCB0_SPI_CTRL 0x40050020u
#define CYFLD_SCB_CONTINUOUS__OFFSET 0x00000000u
#define CYFLD_SCB_CONTINUOUS__SIZE 0x00000001u
#define CYFLD_SCB_SELECT_PRECEDE__OFFSET 0x00000001u
#define CYFLD_SCB_SELECT_PRECEDE__SIZE 0x00000001u
#define CYFLD_SCB_CPHA__OFFSET 0x00000002u
#define CYFLD_SCB_CPHA__SIZE 0x00000001u
#define CYFLD_SCB_CPOL__OFFSET 0x00000003u
#define CYFLD_SCB_CPOL__SIZE 0x00000001u
#define CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET 0x00000004u
#define CYFLD_SCB_LATE_MISO_SAMPLE__SIZE 0x00000001u
#define CYFLD_SCB_SCLK_CONTINUOUS__OFFSET 0x00000005u
#define CYFLD_SCB_SCLK_CONTINUOUS__SIZE 0x00000001u
#define CYFLD_SCB_SSEL_POLARITY0__OFFSET 0x00000008u
#define CYFLD_SCB_SSEL_POLARITY0__SIZE 0x00000001u
#define CYFLD_SCB_SSEL_POLARITY1__OFFSET 0x00000009u
#define CYFLD_SCB_SSEL_POLARITY1__SIZE 0x00000001u
#define CYFLD_SCB_SSEL_POLARITY2__OFFSET 0x0000000au
#define CYFLD_SCB_SSEL_POLARITY2__SIZE 0x00000001u
#define CYFLD_SCB_SSEL_POLARITY3__OFFSET 0x0000000bu
#define CYFLD_SCB_SSEL_POLARITY3__SIZE 0x00000001u
#define CYFLD_SCB_LOOPBACK__OFFSET 0x00000010u
#define CYFLD_SCB_LOOPBACK__SIZE 0x00000001u
#define CYFLD_SCB_SLAVE_SELECT__OFFSET 0x0000001au
#define CYFLD_SCB_SLAVE_SELECT__SIZE 0x00000002u
#define CYFLD_SCB_MASTER_MODE__OFFSET 0x0000001fu
#define CYFLD_SCB_MASTER_MODE__SIZE 0x00000001u
#define CYREG_SCB0_SPI_STATUS 0x40050024u
#define CYFLD_SCB_BUS_BUSY__OFFSET 0x00000000u
#define CYFLD_SCB_BUS_BUSY__SIZE 0x00000001u
#define CYFLD_SCB_SPI_EC_BUSY__OFFSET 0x00000001u
#define CYFLD_SCB_SPI_EC_BUSY__SIZE 0x00000001u
#define CYFLD_SCB_CURR_EZ_ADDR__OFFSET 0x00000008u
#define CYFLD_SCB_CURR_EZ_ADDR__SIZE 0x00000008u
#define CYFLD_SCB_BASE_EZ_ADDR__OFFSET 0x00000010u
#define CYFLD_SCB_BASE_EZ_ADDR__SIZE 0x00000008u
#define CYREG_SCB0_UART_CTRL 0x40050040u
#define CYREG_SCB0_UART_TX_CTRL 0x40050044u
#define CYFLD_SCB_STOP_BITS__OFFSET 0x00000000u
#define CYFLD_SCB_STOP_BITS__SIZE 0x00000003u
#define CYFLD_SCB_PARITY__OFFSET 0x00000004u
#define CYFLD_SCB_PARITY__SIZE 0x00000001u
#define CYFLD_SCB_PARITY_ENABLED__OFFSET 0x00000005u
#define CYFLD_SCB_PARITY_ENABLED__SIZE 0x00000001u
#define CYFLD_SCB_RETRY_ON_NACK__OFFSET 0x00000008u
#define CYFLD_SCB_RETRY_ON_NACK__SIZE 0x00000001u
#define CYREG_SCB0_UART_RX_CTRL 0x40050048u
#define CYFLD_SCB_POLARITY__OFFSET 0x00000006u
#define CYFLD_SCB_POLARITY__SIZE 0x00000001u
#define CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET 0x00000008u
#define CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE 0x00000001u
#define CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET 0x00000009u
#define CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE 0x00000001u
#define CYFLD_SCB_MP_MODE__OFFSET 0x0000000au
#define CYFLD_SCB_MP_MODE__SIZE 0x00000001u
#define CYFLD_SCB_LIN_MODE__OFFSET 0x0000000cu
#define CYFLD_SCB_LIN_MODE__SIZE 0x00000001u
#define CYFLD_SCB_SKIP_START__OFFSET 0x0000000du
#define CYFLD_SCB_SKIP_START__SIZE 0x00000001u
#define CYFLD_SCB_BREAK_WIDTH__OFFSET 0x00000010u
#define CYFLD_SCB_BREAK_WIDTH__SIZE 0x00000004u
#define CYREG_SCB0_UART_RX_STATUS 0x4005004cu
#define CYFLD_SCB_BR_COUNTER__OFFSET 0x00000000u
#define CYFLD_SCB_BR_COUNTER__SIZE 0x0000000cu
#define CYREG_SCB0_UART_FLOW_CTRL 0x40050050u
#define CYFLD_SCB_TRIGGER_LEVEL__OFFSET 0x00000000u
#define CYFLD_SCB_TRIGGER_LEVEL__SIZE 0x00000004u
#define CYFLD_SCB_RTS_POLARITY__OFFSET 0x00000010u
#define CYFLD_SCB_RTS_POLARITY__SIZE 0x00000001u
#define CYFLD_SCB_CTS_POLARITY__OFFSET 0x00000018u
#define CYFLD_SCB_CTS_POLARITY__SIZE 0x00000001u
#define CYFLD_SCB_CTS_ENABLED__OFFSET 0x00000019u
#define CYFLD_SCB_CTS_ENABLED__SIZE 0x00000001u
#define CYREG_SCB0_I2C_CTRL 0x40050060u
#define CYFLD_SCB_HIGH_PHASE_OVS__OFFSET 0x00000000u
#define CYFLD_SCB_HIGH_PHASE_OVS__SIZE 0x00000004u
#define CYFLD_SCB_LOW_PHASE_OVS__OFFSET 0x00000004u
#define CYFLD_SCB_LOW_PHASE_OVS__SIZE 0x00000004u
#define CYFLD_SCB_M_READY_DATA_ACK__OFFSET 0x00000008u
#define CYFLD_SCB_M_READY_DATA_ACK__SIZE 0x00000001u
#define CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET 0x00000009u
#define CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE 0x00000001u
#define CYFLD_SCB_S_GENERAL_IGNORE__OFFSET 0x0000000bu
#define CYFLD_SCB_S_GENERAL_IGNORE__SIZE 0x00000001u
#define CYFLD_SCB_S_READY_ADDR_ACK__OFFSET 0x0000000cu
#define CYFLD_SCB_S_READY_ADDR_ACK__SIZE 0x00000001u
#define CYFLD_SCB_S_READY_DATA_ACK__OFFSET 0x0000000du
#define CYFLD_SCB_S_READY_DATA_ACK__SIZE 0x00000001u
#define CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET 0x0000000eu
#define CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE 0x00000001u
#define CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET 0x0000000fu
#define CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE 0x00000001u
#define CYFLD_SCB_SLAVE_MODE__OFFSET 0x0000001eu
#define CYFLD_SCB_SLAVE_MODE__SIZE 0x00000001u
#define CYREG_SCB0_I2C_STATUS 0x40050064u
#define CYFLD_SCB_I2C_EC_BUSY__OFFSET 0x00000001u
#define CYFLD_SCB_I2C_EC_BUSY__SIZE 0x00000001u
#define CYFLD_SCB_S_READ__OFFSET 0x00000004u
#define CYFLD_SCB_S_READ__SIZE 0x00000001u
#define CYFLD_SCB_M_READ__OFFSET 0x00000005u
#define CYFLD_SCB_M_READ__SIZE 0x00000001u
#define CYREG_SCB0_I2C_M_CMD 0x40050068u
#define CYFLD_SCB_M_START__OFFSET 0x00000000u
#define CYFLD_SCB_M_START__SIZE 0x00000001u
#define CYFLD_SCB_M_START_ON_IDLE__OFFSET 0x00000001u
#define CYFLD_SCB_M_START_ON_IDLE__SIZE 0x00000001u
#define CYFLD_SCB_M_ACK__OFFSET 0x00000002u
#define CYFLD_SCB_M_ACK__SIZE 0x00000001u
#define CYFLD_SCB_M_NACK__OFFSET 0x00000003u
#define CYFLD_SCB_M_NACK__SIZE 0x00000001u
#define CYFLD_SCB_M_STOP__OFFSET 0x00000004u
#define CYFLD_SCB_M_STOP__SIZE 0x00000001u
#define CYREG_SCB0_I2C_S_CMD 0x4005006cu
#define CYFLD_SCB_S_ACK__OFFSET 0x00000000u
#define CYFLD_SCB_S_ACK__SIZE 0x00000001u
#define CYFLD_SCB_S_NACK__OFFSET 0x00000001u
#define CYFLD_SCB_S_NACK__SIZE 0x00000001u
#define CYREG_SCB0_I2C_CFG 0x40050070u
#define CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET 0x00000000u
#define CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE 0x00000002u
#define CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET 0x00000004u
#define CYFLD_SCB_SDA_IN_FILT_SEL__SIZE 0x00000001u
#define CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET 0x00000008u
#define CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE 0x00000002u
#define CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET 0x0000000cu
#define CYFLD_SCB_SCL_IN_FILT_SEL__SIZE 0x00000001u
#define CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET 0x00000010u
#define CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE 0x00000002u
#define CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET 0x00000012u
#define CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE 0x00000002u
#define CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET 0x00000014u
#define CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE 0x00000002u
#define CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET 0x0000001cu
#define CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE 0x00000002u
#define CYREG_SCB0_TX_CTRL 0x40050200u
#define CYFLD_SCB_DATA_WIDTH__OFFSET 0x00000000u
#define CYFLD_SCB_DATA_WIDTH__SIZE 0x00000004u
#define CYFLD_SCB_MSB_FIRST__OFFSET 0x00000008u
#define CYFLD_SCB_MSB_FIRST__SIZE 0x00000001u
#define CYREG_SCB0_TX_FIFO_CTRL 0x40050204u
#define CYFLD_SCB_CLEAR__OFFSET 0x00000010u
#define CYFLD_SCB_CLEAR__SIZE 0x00000001u
#define CYFLD_SCB_FREEZE__OFFSET 0x00000011u
#define CYFLD_SCB_FREEZE__SIZE 0x00000001u
#define CYREG_SCB0_TX_FIFO_STATUS 0x40050208u
#define CYFLD_SCB_USED__OFFSET 0x00000000u
#define CYFLD_SCB_USED__SIZE 0x00000005u
#define CYFLD_SCB_SR_VALID__OFFSET 0x0000000fu
#define CYFLD_SCB_SR_VALID__SIZE 0x00000001u
#define CYFLD_SCB_RD_PTR__OFFSET 0x00000010u
#define CYFLD_SCB_RD_PTR__SIZE 0x00000004u
#define CYFLD_SCB_WR_PTR__OFFSET 0x00000018u
#define CYFLD_SCB_WR_PTR__SIZE 0x00000004u
#define CYREG_SCB0_TX_FIFO_WR 0x40050240u
#define CYFLD_SCB_DATA__OFFSET 0x00000000u
#define CYFLD_SCB_DATA__SIZE 0x00000010u
#define CYREG_SCB0_RX_CTRL 0x40050300u
#define CYFLD_SCB_MEDIAN__OFFSET 0x00000009u
#define CYFLD_SCB_MEDIAN__SIZE 0x00000001u
#define CYREG_SCB0_RX_FIFO_CTRL 0x40050304u
#define CYREG_SCB0_RX_FIFO_STATUS 0x40050308u
#define CYREG_SCB0_RX_MATCH 0x40050310u
#define CYFLD_SCB_ADDR__OFFSET 0x00000000u
#define CYFLD_SCB_ADDR__SIZE 0x00000008u
#define CYFLD_SCB_MASK__OFFSET 0x00000010u
#define CYFLD_SCB_MASK__SIZE 0x00000008u
#define CYREG_SCB0_RX_FIFO_RD 0x40050340u
#define CYREG_SCB0_RX_FIFO_RD_SILENT 0x40050344u
#define CYREG_SCB0_EZ_DATA0 0x40050400u
#define CYFLD_SCB_EZ_DATA__OFFSET 0x00000000u
#define CYFLD_SCB_EZ_DATA__SIZE 0x00000008u
#define CYREG_SCB0_EZ_DATA1 0x40050404u
#define CYREG_SCB0_EZ_DATA2 0x40050408u
#define CYREG_SCB0_EZ_DATA3 0x4005040cu
#define CYREG_SCB0_EZ_DATA4 0x40050410u
#define CYREG_SCB0_EZ_DATA5 0x40050414u
#define CYREG_SCB0_EZ_DATA6 0x40050418u
#define CYREG_SCB0_EZ_DATA7 0x4005041cu
#define CYREG_SCB0_EZ_DATA8 0x40050420u
#define CYREG_SCB0_EZ_DATA9 0x40050424u
#define CYREG_SCB0_EZ_DATA10 0x40050428u
#define CYREG_SCB0_EZ_DATA11 0x4005042cu
#define CYREG_SCB0_EZ_DATA12 0x40050430u
#define CYREG_SCB0_EZ_DATA13 0x40050434u
#define CYREG_SCB0_EZ_DATA14 0x40050438u
#define CYREG_SCB0_EZ_DATA15 0x4005043cu
#define CYREG_SCB0_EZ_DATA16 0x40050440u
#define CYREG_SCB0_EZ_DATA17 0x40050444u
#define CYREG_SCB0_EZ_DATA18 0x40050448u
#define CYREG_SCB0_EZ_DATA19 0x4005044cu
#define CYREG_SCB0_EZ_DATA20 0x40050450u
#define CYREG_SCB0_EZ_DATA21 0x40050454u
#define CYREG_SCB0_EZ_DATA22 0x40050458u
#define CYREG_SCB0_EZ_DATA23 0x4005045cu
#define CYREG_SCB0_EZ_DATA24 0x40050460u
#define CYREG_SCB0_EZ_DATA25 0x40050464u
#define CYREG_SCB0_EZ_DATA26 0x40050468u
#define CYREG_SCB0_EZ_DATA27 0x4005046cu
#define CYREG_SCB0_EZ_DATA28 0x40050470u
#define CYREG_SCB0_EZ_DATA29 0x40050474u
#define CYREG_SCB0_EZ_DATA30 0x40050478u
#define CYREG_SCB0_EZ_DATA31 0x4005047cu
#define CYREG_SCB0_INTR_CAUSE 0x40050e00u
#define CYFLD_SCB_M__OFFSET 0x00000000u
#define CYFLD_SCB_M__SIZE 0x00000001u
#define CYFLD_SCB_S__OFFSET 0x00000001u
#define CYFLD_SCB_S__SIZE 0x00000001u
#define CYFLD_SCB_TX__OFFSET 0x00000002u
#define CYFLD_SCB_TX__SIZE 0x00000001u
#define CYFLD_SCB_RX__OFFSET 0x00000003u
#define CYFLD_SCB_RX__SIZE 0x00000001u
#define CYFLD_SCB_I2C_EC__OFFSET 0x00000004u
#define CYFLD_SCB_I2C_EC__SIZE 0x00000001u
#define CYFLD_SCB_SPI_EC__OFFSET 0x00000005u
#define CYFLD_SCB_SPI_EC__SIZE 0x00000001u
#define CYREG_SCB0_INTR_I2C_EC 0x40050e80u
#define CYFLD_SCB_WAKE_UP__OFFSET 0x00000000u
#define CYFLD_SCB_WAKE_UP__SIZE 0x00000001u
#define CYFLD_SCB_EZ_STOP__OFFSET 0x00000001u
#define CYFLD_SCB_EZ_STOP__SIZE 0x00000001u
#define CYFLD_SCB_EZ_WRITE_STOP__OFFSET 0x00000002u
#define CYFLD_SCB_EZ_WRITE_STOP__SIZE 0x00000001u
#define CYFLD_SCB_EZ_READ_STOP__OFFSET 0x00000003u
#define CYFLD_SCB_EZ_READ_STOP__SIZE 0x00000001u
#define CYREG_SCB0_INTR_I2C_EC_MASK 0x40050e88u
#define CYREG_SCB0_INTR_I2C_EC_MASKED 0x40050e8cu
#define CYREG_SCB0_INTR_SPI_EC 0x40050ec0u
#define CYREG_SCB0_INTR_SPI_EC_MASK 0x40050ec8u
#define CYREG_SCB0_INTR_SPI_EC_MASKED 0x40050eccu
#define CYREG_SCB0_INTR_M 0x40050f00u
#define CYFLD_SCB_I2C_ARB_LOST__OFFSET 0x00000000u
#define CYFLD_SCB_I2C_ARB_LOST__SIZE 0x00000001u
#define CYFLD_SCB_I2C_NACK__OFFSET 0x00000001u
#define CYFLD_SCB_I2C_NACK__SIZE 0x00000001u
#define CYFLD_SCB_I2C_ACK__OFFSET 0x00000002u
#define CYFLD_SCB_I2C_ACK__SIZE 0x00000001u
#define CYFLD_SCB_I2C_STOP__OFFSET 0x00000004u
#define CYFLD_SCB_I2C_STOP__SIZE 0x00000001u
#define CYFLD_SCB_I2C_BUS_ERROR__OFFSET 0x00000008u
#define CYFLD_SCB_I2C_BUS_ERROR__SIZE 0x00000001u
#define CYFLD_SCB_SPI_DONE__OFFSET 0x00000009u
#define CYFLD_SCB_SPI_DONE__SIZE 0x00000001u
#define CYREG_SCB0_INTR_M_SET 0x40050f04u
#define CYREG_SCB0_INTR_M_MASK 0x40050f08u
#define CYREG_SCB0_INTR_M_MASKED 0x40050f0cu
#define CYREG_SCB0_INTR_S 0x40050f40u
#define CYFLD_SCB_I2C_WRITE_STOP__OFFSET 0x00000003u
#define CYFLD_SCB_I2C_WRITE_STOP__SIZE 0x00000001u
#define CYFLD_SCB_I2C_START__OFFSET 0x00000005u
#define CYFLD_SCB_I2C_START__SIZE 0x00000001u
#define CYFLD_SCB_I2C_ADDR_MATCH__OFFSET 0x00000006u
#define CYFLD_SCB_I2C_ADDR_MATCH__SIZE 0x00000001u
#define CYFLD_SCB_I2C_GENERAL__OFFSET 0x00000007u
#define CYFLD_SCB_I2C_GENERAL__SIZE 0x00000001u
#define CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET 0x00000009u
#define CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE 0x00000001u
#define CYFLD_SCB_SPI_EZ_STOP__OFFSET 0x0000000au
#define CYFLD_SCB_SPI_EZ_STOP__SIZE 0x00000001u
#define CYFLD_SCB_SPI_BUS_ERROR__OFFSET 0x0000000bu
#define CYFLD_SCB_SPI_BUS_ERROR__SIZE 0x00000001u
#define CYREG_SCB0_INTR_S_SET 0x40050f44u
#define CYREG_SCB0_INTR_S_MASK 0x40050f48u
#define CYREG_SCB0_INTR_S_MASKED 0x40050f4cu
#define CYREG_SCB0_INTR_TX 0x40050f80u
#define CYFLD_SCB_TRIGGER__OFFSET 0x00000000u
#define CYFLD_SCB_TRIGGER__SIZE 0x00000001u
#define CYFLD_SCB_NOT_FULL__OFFSET 0x00000001u
#define CYFLD_SCB_NOT_FULL__SIZE 0x00000001u
#define CYFLD_SCB_EMPTY__OFFSET 0x00000004u
#define CYFLD_SCB_EMPTY__SIZE 0x00000001u
#define CYFLD_SCB_OVERFLOW__OFFSET 0x00000005u
#define CYFLD_SCB_OVERFLOW__SIZE 0x00000001u
#define CYFLD_SCB_UNDERFLOW__OFFSET 0x00000006u
#define CYFLD_SCB_UNDERFLOW__SIZE 0x00000001u
#define CYFLD_SCB_BLOCKED__OFFSET 0x00000007u
#define CYFLD_SCB_BLOCKED__SIZE 0x00000001u
#define CYFLD_SCB_UART_NACK__OFFSET 0x00000008u
#define CYFLD_SCB_UART_NACK__SIZE 0x00000001u
#define CYFLD_SCB_UART_DONE__OFFSET 0x00000009u
#define CYFLD_SCB_UART_DONE__SIZE 0x00000001u
#define CYFLD_SCB_UART_ARB_LOST__OFFSET 0x0000000au
#define CYFLD_SCB_UART_ARB_LOST__SIZE 0x00000001u
#define CYREG_SCB0_INTR_TX_SET 0x40050f84u
#define CYREG_SCB0_INTR_TX_MASK 0x40050f88u
#define CYREG_SCB0_INTR_TX_MASKED 0x40050f8cu
#define CYREG_SCB0_INTR_RX 0x40050fc0u
#define CYFLD_SCB_NOT_EMPTY__OFFSET 0x00000002u
#define CYFLD_SCB_NOT_EMPTY__SIZE 0x00000001u
#define CYFLD_SCB_FULL__OFFSET 0x00000003u
#define CYFLD_SCB_FULL__SIZE 0x00000001u
#define CYFLD_SCB_FRAME_ERROR__OFFSET 0x00000008u
#define CYFLD_SCB_FRAME_ERROR__SIZE 0x00000001u
#define CYFLD_SCB_PARITY_ERROR__OFFSET 0x00000009u
#define CYFLD_SCB_PARITY_ERROR__SIZE 0x00000001u
#define CYFLD_SCB_BAUD_DETECT__OFFSET 0x0000000au
#define CYFLD_SCB_BAUD_DETECT__SIZE 0x00000001u
#define CYFLD_SCB_BREAK_DETECT__OFFSET 0x0000000bu
#define CYFLD_SCB_BREAK_DETECT__SIZE 0x00000001u
#define CYREG_SCB0_INTR_RX_SET 0x40050fc4u
#define CYREG_SCB0_INTR_RX_MASK 0x40050fc8u
#define CYREG_SCB0_INTR_RX_MASKED 0x40050fccu
#define CYDEV_SCB1_BASE 0x40060000u
#define CYDEV_SCB1_SIZE 0x00010000u
#define CYREG_SCB1_CTRL 0x40060000u
#define CYREG_SCB1_STATUS 0x40060004u
#define CYREG_SCB1_CMD_RESP_CTRL 0x40060008u
#define CYREG_SCB1_CMD_RESP_STATUS 0x4006000cu
#define CYREG_SCB1_SPI_CTRL 0x40060020u
#define CYREG_SCB1_SPI_STATUS 0x40060024u
#define CYREG_SCB1_UART_CTRL 0x40060040u
#define CYREG_SCB1_UART_TX_CTRL 0x40060044u
#define CYREG_SCB1_UART_RX_CTRL 0x40060048u
#define CYREG_SCB1_UART_RX_STATUS 0x4006004cu
#define CYREG_SCB1_UART_FLOW_CTRL 0x40060050u
#define CYREG_SCB1_I2C_CTRL 0x40060060u
#define CYREG_SCB1_I2C_STATUS 0x40060064u
#define CYREG_SCB1_I2C_M_CMD 0x40060068u
#define CYREG_SCB1_I2C_S_CMD 0x4006006cu
#define CYREG_SCB1_I2C_CFG 0x40060070u
#define CYREG_SCB1_TX_CTRL 0x40060200u
#define CYREG_SCB1_TX_FIFO_CTRL 0x40060204u
#define CYREG_SCB1_TX_FIFO_STATUS 0x40060208u
#define CYREG_SCB1_TX_FIFO_WR 0x40060240u
#define CYREG_SCB1_RX_CTRL 0x40060300u
#define CYREG_SCB1_RX_FIFO_CTRL 0x40060304u
#define CYREG_SCB1_RX_FIFO_STATUS 0x40060308u
#define CYREG_SCB1_RX_MATCH 0x40060310u
#define CYREG_SCB1_RX_FIFO_RD 0x40060340u
#define CYREG_SCB1_RX_FIFO_RD_SILENT 0x40060344u
#define CYREG_SCB1_EZ_DATA0 0x40060400u
#define CYREG_SCB1_EZ_DATA1 0x40060404u
#define CYREG_SCB1_EZ_DATA2 0x40060408u
#define CYREG_SCB1_EZ_DATA3 0x4006040cu
#define CYREG_SCB1_EZ_DATA4 0x40060410u
#define CYREG_SCB1_EZ_DATA5 0x40060414u
#define CYREG_SCB1_EZ_DATA6 0x40060418u
#define CYREG_SCB1_EZ_DATA7 0x4006041cu
#define CYREG_SCB1_EZ_DATA8 0x40060420u
#define CYREG_SCB1_EZ_DATA9 0x40060424u
#define CYREG_SCB1_EZ_DATA10 0x40060428u
#define CYREG_SCB1_EZ_DATA11 0x4006042cu
#define CYREG_SCB1_EZ_DATA12 0x40060430u
#define CYREG_SCB1_EZ_DATA13 0x40060434u
#define CYREG_SCB1_EZ_DATA14 0x40060438u
#define CYREG_SCB1_EZ_DATA15 0x4006043cu
#define CYREG_SCB1_EZ_DATA16 0x40060440u
#define CYREG_SCB1_EZ_DATA17 0x40060444u
#define CYREG_SCB1_EZ_DATA18 0x40060448u
#define CYREG_SCB1_EZ_DATA19 0x4006044cu
#define CYREG_SCB1_EZ_DATA20 0x40060450u
#define CYREG_SCB1_EZ_DATA21 0x40060454u
#define CYREG_SCB1_EZ_DATA22 0x40060458u
#define CYREG_SCB1_EZ_DATA23 0x4006045cu
#define CYREG_SCB1_EZ_DATA24 0x40060460u
#define CYREG_SCB1_EZ_DATA25 0x40060464u
#define CYREG_SCB1_EZ_DATA26 0x40060468u
#define CYREG_SCB1_EZ_DATA27 0x4006046cu
#define CYREG_SCB1_EZ_DATA28 0x40060470u
#define CYREG_SCB1_EZ_DATA29 0x40060474u
#define CYREG_SCB1_EZ_DATA30 0x40060478u
#define CYREG_SCB1_EZ_DATA31 0x4006047cu
#define CYREG_SCB1_INTR_CAUSE 0x40060e00u
#define CYREG_SCB1_INTR_I2C_EC 0x40060e80u
#define CYREG_SCB1_INTR_I2C_EC_MASK 0x40060e88u
#define CYREG_SCB1_INTR_I2C_EC_MASKED 0x40060e8cu
#define CYREG_SCB1_INTR_SPI_EC 0x40060ec0u
#define CYREG_SCB1_INTR_SPI_EC_MASK 0x40060ec8u
#define CYREG_SCB1_INTR_SPI_EC_MASKED 0x40060eccu
#define CYREG_SCB1_INTR_M 0x40060f00u
#define CYREG_SCB1_INTR_M_SET 0x40060f04u
#define CYREG_SCB1_INTR_M_MASK 0x40060f08u
#define CYREG_SCB1_INTR_M_MASKED 0x40060f0cu
#define CYREG_SCB1_INTR_S 0x40060f40u
#define CYREG_SCB1_INTR_S_SET 0x40060f44u
#define CYREG_SCB1_INTR_S_MASK 0x40060f48u
#define CYREG_SCB1_INTR_S_MASKED 0x40060f4cu
#define CYREG_SCB1_INTR_TX 0x40060f80u
#define CYREG_SCB1_INTR_TX_SET 0x40060f84u
#define CYREG_SCB1_INTR_TX_MASK 0x40060f88u
#define CYREG_SCB1_INTR_TX_MASKED 0x40060f8cu
#define CYREG_SCB1_INTR_RX 0x40060fc0u
#define CYREG_SCB1_INTR_RX_SET 0x40060fc4u
#define CYREG_SCB1_INTR_RX_MASK 0x40060fc8u
#define CYREG_SCB1_INTR_RX_MASKED 0x40060fccu
#define CYDEV_TCPWM_BASE 0x40090000u
#define CYDEV_TCPWM_SIZE 0x00010000u
#define CYREG_TCPWM_CTRL 0x40090000u
#define CYFLD_TCPWM_COUNTER_ENABLED__OFFSET 0x00000000u
#define CYFLD_TCPWM_COUNTER_ENABLED__SIZE 0x00000004u
#define CYREG_TCPWM_CMD 0x40090008u
#define CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET 0x00000000u
#define CYFLD_TCPWM_COUNTER_CAPTURE__SIZE 0x00000004u
#define CYFLD_TCPWM_COUNTER_RELOAD__OFFSET 0x00000008u
#define CYFLD_TCPWM_COUNTER_RELOAD__SIZE 0x00000004u
#define CYFLD_TCPWM_COUNTER_STOP__OFFSET 0x00000010u
#define CYFLD_TCPWM_COUNTER_STOP__SIZE 0x00000004u
#define CYFLD_TCPWM_COUNTER_START__OFFSET 0x00000018u
#define CYFLD_TCPWM_COUNTER_START__SIZE 0x00000004u
#define CYREG_TCPWM_INTR_CAUSE 0x4009000cu
#define CYFLD_TCPWM_COUNTER_INT__OFFSET 0x00000000u
#define CYFLD_TCPWM_COUNTER_INT__SIZE 0x00000004u
#define CYDEV_TCPWM_CNT0_BASE 0x40090100u
#define CYDEV_TCPWM_CNT0_SIZE 0x00000040u
#define CYREG_TCPWM_CNT0_CTRL 0x40090100u
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET 0x00000001u
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET 0x00000002u
#define CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET 0x00000003u
#define CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_GENERIC__OFFSET 0x00000008u
#define CYFLD_TCPWM_CNT_GENERIC__SIZE 0x00000008u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY1 0x00000000u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY2 0x00000001u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY4 0x00000002u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY8 0x00000003u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY16 0x00000004u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY32 0x00000005u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY64 0x00000006u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY128 0x00000007u
#define CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET 0x00000010u
#define CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP 0x00000000u
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN 0x00000001u
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1 0x00000002u
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2 0x00000003u
#define CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET 0x00000012u
#define CYFLD_TCPWM_CNT_ONE_SHOT__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET 0x00000014u
#define CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1 0x00000000u
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2 0x00000001u
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4 0x00000002u
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT 0x00000001u
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT 0x00000002u
#define CYFLD_TCPWM_CNT_MODE__OFFSET 0x00000018u
#define CYFLD_TCPWM_CNT_MODE__SIZE 0x00000003u
#define CYVAL_TCPWM_CNT_MODE_TIMER 0x00000000u
#define CYVAL_TCPWM_CNT_MODE_CAPTURE 0x00000002u
#define CYVAL_TCPWM_CNT_MODE_QUAD 0x00000003u
#define CYVAL_TCPWM_CNT_MODE_PWM 0x00000004u
#define CYVAL_TCPWM_CNT_MODE_PWM_DT 0x00000005u
#define CYVAL_TCPWM_CNT_MODE_PWM_PR 0x00000006u
#define CYREG_TCPWM_CNT0_STATUS 0x40090104u
#define CYFLD_TCPWM_CNT_DOWN__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_DOWN__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_RUNNING__OFFSET 0x0000001fu
#define CYFLD_TCPWM_CNT_RUNNING__SIZE 0x00000001u
#define CYREG_TCPWM_CNT0_COUNTER 0x40090108u
#define CYFLD_TCPWM_CNT_COUNTER__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_COUNTER__SIZE 0x00000010u
#define CYREG_TCPWM_CNT0_CC 0x4009010cu
#define CYFLD_TCPWM_CNT_CC__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_CC__SIZE 0x00000010u
#define CYREG_TCPWM_CNT0_CC_BUFF 0x40090110u
#define CYREG_TCPWM_CNT0_PERIOD 0x40090114u
#define CYFLD_TCPWM_CNT_PERIOD__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_PERIOD__SIZE 0x00000010u
#define CYREG_TCPWM_CNT0_PERIOD_BUFF 0x40090118u
#define CYREG_TCPWM_CNT0_TR_CTRL0 0x40090120u
#define CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE 0x00000004u
#define CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET 0x00000004u
#define CYFLD_TCPWM_CNT_COUNT_SEL__SIZE 0x00000004u
#define CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET 0x00000008u
#define CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE 0x00000004u
#define CYFLD_TCPWM_CNT_STOP_SEL__OFFSET 0x0000000cu
#define CYFLD_TCPWM_CNT_STOP_SEL__SIZE 0x00000004u
#define CYFLD_TCPWM_CNT_START_SEL__OFFSET 0x00000010u
#define CYFLD_TCPWM_CNT_START_SEL__SIZE 0x00000004u
#define CYREG_TCPWM_CNT0_TR_CTRL1 0x40090124u
#define CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE 0x00000000u
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE 0x00000001u
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES 0x00000002u
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET 0x00000003u
#define CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET 0x00000002u
#define CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE 0x00000000u
#define CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE 0x00000001u
#define CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES 0x00000002u
#define CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET 0x00000003u
#define CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET 0x00000004u
#define CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE 0x00000000u
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE 0x00000001u
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES 0x00000002u
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET 0x00000003u
#define CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET 0x00000006u
#define CYFLD_TCPWM_CNT_STOP_EDGE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE 0x00000000u
#define CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE 0x00000001u
#define CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES 0x00000002u
#define CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET 0x00000003u
#define CYFLD_TCPWM_CNT_START_EDGE__OFFSET 0x00000008u
#define CYFLD_TCPWM_CNT_START_EDGE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE 0x00000000u
#define CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE 0x00000001u
#define CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES 0x00000002u
#define CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET 0x00000003u
#define CYREG_TCPWM_CNT0_TR_CTRL2 0x40090128u
#define CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET 0x00000000u
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR 0x00000001u
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT 0x00000002u
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE 0x00000003u
#define CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET 0x00000002u
#define CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET 0x00000000u
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR 0x00000001u
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT 0x00000002u
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE 0x00000003u
#define CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET 0x00000004u
#define CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET 0x00000000u
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR 0x00000001u
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT 0x00000002u
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE 0x00000003u
#define CYREG_TCPWM_CNT0_INTR 0x40090130u
#define CYFLD_TCPWM_CNT_TC__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_TC__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_CC_MATCH__OFFSET 0x00000001u
#define CYFLD_TCPWM_CNT_CC_MATCH__SIZE 0x00000001u
#define CYREG_TCPWM_CNT0_INTR_SET 0x40090134u
#define CYREG_TCPWM_CNT0_INTR_MASK 0x40090138u
#define CYREG_TCPWM_CNT0_INTR_MASKED 0x4009013cu
#define CYDEV_TCPWM_CNT1_BASE 0x40090140u
#define CYDEV_TCPWM_CNT1_SIZE 0x00000040u
#define CYREG_TCPWM_CNT1_CTRL 0x40090140u
#define CYREG_TCPWM_CNT1_STATUS 0x40090144u
#define CYREG_TCPWM_CNT1_COUNTER 0x40090148u
#define CYREG_TCPWM_CNT1_CC 0x4009014cu
#define CYREG_TCPWM_CNT1_CC_BUFF 0x40090150u
#define CYREG_TCPWM_CNT1_PERIOD 0x40090154u
#define CYREG_TCPWM_CNT1_PERIOD_BUFF 0x40090158u
#define CYREG_TCPWM_CNT1_TR_CTRL0 0x40090160u
#define CYREG_TCPWM_CNT1_TR_CTRL1 0x40090164u
#define CYREG_TCPWM_CNT1_TR_CTRL2 0x40090168u
#define CYREG_TCPWM_CNT1_INTR 0x40090170u
#define CYREG_TCPWM_CNT1_INTR_SET 0x40090174u
#define CYREG_TCPWM_CNT1_INTR_MASK 0x40090178u
#define CYREG_TCPWM_CNT1_INTR_MASKED 0x4009017cu
#define CYDEV_TCPWM_CNT2_BASE 0x40090180u
#define CYDEV_TCPWM_CNT2_SIZE 0x00000040u
#define CYREG_TCPWM_CNT2_CTRL 0x40090180u
#define CYREG_TCPWM_CNT2_STATUS 0x40090184u
#define CYREG_TCPWM_CNT2_COUNTER 0x40090188u
#define CYREG_TCPWM_CNT2_CC 0x4009018cu
#define CYREG_TCPWM_CNT2_CC_BUFF 0x40090190u
#define CYREG_TCPWM_CNT2_PERIOD 0x40090194u
#define CYREG_TCPWM_CNT2_PERIOD_BUFF 0x40090198u
#define CYREG_TCPWM_CNT2_TR_CTRL0 0x400901a0u
#define CYREG_TCPWM_CNT2_TR_CTRL1 0x400901a4u
#define CYREG_TCPWM_CNT2_TR_CTRL2 0x400901a8u
#define CYREG_TCPWM_CNT2_INTR 0x400901b0u
#define CYREG_TCPWM_CNT2_INTR_SET 0x400901b4u
#define CYREG_TCPWM_CNT2_INTR_MASK 0x400901b8u
#define CYREG_TCPWM_CNT2_INTR_MASKED 0x400901bcu
#define CYDEV_TCPWM_CNT3_BASE 0x400901c0u
#define CYDEV_TCPWM_CNT3_SIZE 0x00000040u
#define CYREG_TCPWM_CNT3_CTRL 0x400901c0u
#define CYREG_TCPWM_CNT3_STATUS 0x400901c4u
#define CYREG_TCPWM_CNT3_COUNTER 0x400901c8u
#define CYREG_TCPWM_CNT3_CC 0x400901ccu
#define CYREG_TCPWM_CNT3_CC_BUFF 0x400901d0u
#define CYREG_TCPWM_CNT3_PERIOD 0x400901d4u
#define CYREG_TCPWM_CNT3_PERIOD_BUFF 0x400901d8u
#define CYREG_TCPWM_CNT3_TR_CTRL0 0x400901e0u
#define CYREG_TCPWM_CNT3_TR_CTRL1 0x400901e4u
#define CYREG_TCPWM_CNT3_TR_CTRL2 0x400901e8u
#define CYREG_TCPWM_CNT3_INTR 0x400901f0u
#define CYREG_TCPWM_CNT3_INTR_SET 0x400901f4u
#define CYREG_TCPWM_CNT3_INTR_MASK 0x400901f8u
#define CYREG_TCPWM_CNT3_INTR_MASKED 0x400901fcu
#define CYDEV_USBPD_BASE 0x400a0000u
#define CYDEV_USBPD_SIZE 0x00010000u
#define CYREG_USBPD_CTRL 0x400a0000u
#define CYFLD_USBPD_TX_BYPASS_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_TX_BYPASS_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RX_BYPASS_EN__OFFSET 0x00000001u
#define CYFLD_USBPD_RX_BYPASS_EN__SIZE 0x00000002u
#define CYVAL_USBPD_RX_BYPASS_EN_NO_BYPASS 0x00000000u
#define CYVAL_USBPD_RX_BYPASS_EN_RX_SOP_ALLIGN 0x00000001u
#define CYVAL_USBPD_RX_BYPASS_EN_NO_RX_SOP_ALLGN 0x00000002u
#define CYVAL_USBPD_RX_BYPASS_EN_RSVD_BYPASS 0x00000003u
#define CYFLD_USBPD_HPD_DIRECTION__OFFSET 0x00000003u
#define CYFLD_USBPD_HPD_DIRECTION__SIZE 0x00000001u
#define CYFLD_USBPD_SEL_CLK_FILTER__OFFSET 0x00000004u
#define CYFLD_USBPD_SEL_CLK_FILTER__SIZE 0x00000001u
#define CYFLD_USBPD_AFC_ENABLED__OFFSET 0x00000019u
#define CYFLD_USBPD_AFC_ENABLED__SIZE 0x00000002u
#define CYFLD_USBPD_HPD_ENABLED__OFFSET 0x0000001du
#define CYFLD_USBPD_HPD_ENABLED__SIZE 0x00000001u
#define CYFLD_USBPD_HPDT_ENABLED__OFFSET 0x0000001eu
#define CYFLD_USBPD_HPDT_ENABLED__SIZE 0x00000001u
#define CYFLD_USBPD_IP_ENABLED__OFFSET 0x0000001fu
#define CYFLD_USBPD_IP_ENABLED__SIZE 0x00000001u
#define CYREG_USBPD_HEADER_INFO 0x400a0004u
#define CYFLD_USBPD_EN_RX_EXTENDED_DATA__OFFSET 0x00000000u
#define CYFLD_USBPD_EN_RX_EXTENDED_DATA__SIZE 0x00000001u
#define CYFLD_USBPD_EN_TX_EXTENDED_DATA__OFFSET 0x00000001u
#define CYFLD_USBPD_EN_TX_EXTENDED_DATA__SIZE 0x00000001u
#define CYFLD_USBPD_EXTENDED_DATA_BIT_LOCATION__OFFSET 0x00000008u
#define CYFLD_USBPD_EXTENDED_DATA_BIT_LOCATION__SIZE 0x00000004u
#define CYFLD_USBPD_EXTENDED_DATA_BYTE_FIRST_BIT_LOCATION__OFFSET 0x0000000cu
#define CYFLD_USBPD_EXTENDED_DATA_BYTE_FIRST_BIT_LOCATION__SIZE 0x00000005u
#define CYFLD_USBPD_EXTENDED_DATA_BYTE_LAST_BIT_LOCATION__OFFSET 0x00000011u
#define CYFLD_USBPD_EXTENDED_DATA_BYTE_LAST_BIT_LOCATION__SIZE 0x00000005u
#define CYFLD_USBPD_CHUNK_BIT_LOCATION__OFFSET 0x00000016u
#define CYFLD_USBPD_CHUNK_BIT_LOCATION__SIZE 0x00000004u
#define CYREG_USBPD_TX_HEADER 0x400a000cu
#define CYFLD_USBPD_TX_HEADER__OFFSET 0x00000000u
#define CYFLD_USBPD_TX_HEADER__SIZE 0x00000020u
#define CYREG_USBPD_TX_MEM_DATA0 0x400a0010u
#define CYFLD_USBPD_DATA__OFFSET 0x00000000u
#define CYFLD_USBPD_DATA__SIZE 0x00000020u
#define CYREG_USBPD_TX_MEM_DATA1 0x400a0014u
#define CYREG_USBPD_TX_MEM_DATA2 0x400a0018u
#define CYREG_USBPD_TX_MEM_DATA3 0x400a001cu
#define CYREG_USBPD_TX_MEM_DATA4 0x400a0020u
#define CYREG_USBPD_TX_MEM_DATA5 0x400a0024u
#define CYREG_USBPD_TX_MEM_DATA6 0x400a0028u
#define CYREG_USBPD_TX_MEM_DATA7 0x400a002cu
#define CYREG_USBPD_TX_MEM_DATA8 0x400a0030u
#define CYREG_USBPD_TX_MEM_DATA9 0x400a0034u
#define CYREG_USBPD_TX_MEM_DATA10 0x400a0038u
#define CYREG_USBPD_TX_MEM_DATA11 0x400a003cu
#define CYREG_USBPD_TX_MEM_DATA12 0x400a0040u
#define CYREG_USBPD_TX_MEM_DATA13 0x400a0044u
#define CYREG_USBPD_TX_MEM_DATA14 0x400a0048u
#define CYREG_USBPD_TX_MEM_DATA15 0x400a004cu
#define CYREG_USBPD_RX_HEADER 0x400a005cu
#define CYFLD_USBPD_RX_HEADER__OFFSET 0x00000000u
#define CYFLD_USBPD_RX_HEADER__SIZE 0x00000020u
#define CYREG_USBPD_RX_MEM_DATA0 0x400a0060u
#define CYREG_USBPD_RX_MEM_DATA1 0x400a0064u
#define CYREG_USBPD_RX_MEM_DATA2 0x400a0068u
#define CYREG_USBPD_RX_MEM_DATA3 0x400a006cu
#define CYREG_USBPD_RX_MEM_DATA4 0x400a0070u
#define CYREG_USBPD_RX_MEM_DATA5 0x400a0074u
#define CYREG_USBPD_RX_MEM_DATA6 0x400a0078u
#define CYREG_USBPD_RX_MEM_DATA7 0x400a007cu
#define CYREG_USBPD_RX_MEM_DATA8 0x400a0080u
#define CYREG_USBPD_RX_MEM_DATA9 0x400a0084u
#define CYREG_USBPD_RX_MEM_DATA10 0x400a0088u
#define CYREG_USBPD_RX_MEM_DATA11 0x400a008cu
#define CYREG_USBPD_RX_MEM_DATA12 0x400a0090u
#define CYREG_USBPD_RX_MEM_DATA13 0x400a0094u
#define CYREG_USBPD_RX_MEM_DATA14 0x400a0098u
#define CYREG_USBPD_RX_MEM_DATA15 0x400a009cu
#define CYREG_USBPD_SRAM_PTR 0x400a00a0u
#define CYFLD_USBPD_TX_FUNC_RD_PTR__OFFSET 0x00000000u
#define CYFLD_USBPD_TX_FUNC_RD_PTR__SIZE 0x00000005u
#define CYFLD_USBPD_RX_FUNC_WR_PTR__OFFSET 0x00000008u
#define CYFLD_USBPD_RX_FUNC_WR_PTR__SIZE 0x00000005u
#define CYFLD_USBPD_RX_ODD_LENGTH__OFFSET 0x0000000du
#define CYFLD_USBPD_RX_ODD_LENGTH__SIZE 0x00000001u
#define CYREG_USBPD_STATUS 0x400a00a4u
#define CYFLD_USBPD_RX_BUSY__OFFSET 0x00000000u
#define CYFLD_USBPD_RX_BUSY__SIZE 0x00000001u
#define CYFLD_USBPD_TX_BUSY__OFFSET 0x00000001u
#define CYFLD_USBPD_TX_BUSY__SIZE 0x00000001u
#define CYFLD_USBPD_CC_DATA_VALID__OFFSET 0x00000002u
#define CYFLD_USBPD_CC_DATA_VALID__SIZE 0x00000001u
#define CYFLD_USBPD_SOP_TYPE_DETECTED__OFFSET 0x00000003u
#define CYFLD_USBPD_SOP_TYPE_DETECTED__SIZE 0x00000003u
#define CYVAL_USBPD_SOP_TYPE_DETECTED_NO_SOP_RCVD 0x00000000u
#define CYVAL_USBPD_SOP_TYPE_DETECTED_DEFAULT_SOP_RCVD 0x00000001u
#define CYVAL_USBPD_SOP_TYPE_DETECTED_PRIME_SOP_RCVD 0x00000002u
#define CYVAL_USBPD_SOP_TYPE_DETECTED_DBL_PRIME_SOP_RCVD 0x00000003u
#define CYVAL_USBPD_SOP_TYPE_DETECTED_DBG_PRIME_SOP_RCVD 0x00000004u
#define CYVAL_USBPD_SOP_TYPE_DETECTED_DBG_DBL_PRIME_SOP_RCVD 0x00000005u
#define CYFLD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED__OFFSET 0x00000006u
#define CYFLD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED__SIZE 0x00000003u
#define CYVAL_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_NO_SOP_GOODCRC_RCVD 0x00000000u
#define CYVAL_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DEFAULT_SOP_GOODCRC_RCVD 0x00000001u
#define CYVAL_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_PRIME_SOP_GOODCRC_RCVD 0x00000002u
#define CYVAL_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DBL_PRIME_SOP_GOODCRC_RCVD 0x00000003u
#define CYVAL_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DBG_PRIME_SOP_GOODCRC_RCVD 0x00000004u
#define CYVAL_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DBG_DBL_PRIME_SOP_GOODCRC_RCVD 0x00000005u
#define CYFLD_USBPD_RST_TYPE_DET__OFFSET 0x00000009u
#define CYFLD_USBPD_RST_TYPE_DET__SIZE 0x00000003u
#define CYVAL_USBPD_RST_TYPE_DET_RESERVED_RESET 0x00000000u
#define CYVAL_USBPD_RST_TYPE_DET_HARD_RESET_RCVD 0x00000001u
#define CYVAL_USBPD_RST_TYPE_DET_CABLE_RESET_RCVD 0x00000002u
#define CYFLD_USBPD_VCMP_FS__OFFSET 0x0000000cu
#define CYFLD_USBPD_VCMP_FS__SIZE 0x00000001u
#define CYFLD_USBPD_SENDING_GOODCRC_MSG__OFFSET 0x0000000du
#define CYFLD_USBPD_SENDING_GOODCRC_MSG__SIZE 0x00000001u
#define CYFLD_USBPD_RP_RD_STATUS__OFFSET 0x0000000eu
#define CYFLD_USBPD_RP_RD_STATUS__SIZE 0x00000001u
#define CYREG_USBPD_RX_SOP_GOOD_CRC_EN_CTRL 0x400a00a8u
#define CYFLD_USBPD_SEND_GOOD_CRC_BAD_EOP__OFFSET 0x00000000u
#define CYFLD_USBPD_SEND_GOOD_CRC_BAD_EOP__SIZE 0x00000001u
#define CYFLD_USBPD_SEND_GOOD_CRC_BAD_KCHAR__OFFSET 0x00000001u
#define CYFLD_USBPD_SEND_GOOD_CRC_BAD_KCHAR__SIZE 0x00000001u
#define CYFLD_USBPD_SEND_GOOD_CRC_SRAM_OVERFLOW__OFFSET 0x00000002u
#define CYFLD_USBPD_SEND_GOOD_CRC_SRAM_OVERFLOW__SIZE 0x00000001u
#define CYREG_USBPD_RX_EXPECT_GOODCRC_MSG 0x400a00acu
#define CYFLD_USBPD_EXPECTED_HEADER__OFFSET 0x00000000u
#define CYFLD_USBPD_EXPECTED_HEADER__SIZE 0x00000010u
#define CYFLD_USBPD_EXPECTED_SOP__OFFSET 0x00000010u
#define CYFLD_USBPD_EXPECTED_SOP__SIZE 0x00000003u
#define CYVAL_USBPD_EXPECTED_SOP_EXP_RESERVED 0x00000000u
#define CYVAL_USBPD_EXPECTED_SOP_EXP_DEFAULT_SOP_RCVD 0x00000001u
#define CYVAL_USBPD_EXPECTED_SOP_EXP_PRIME_SOP_RCVD 0x00000002u
#define CYVAL_USBPD_EXPECTED_SOP_EXP_DBL_PRIME_SOP_RCVD 0x00000003u
#define CYVAL_USBPD_EXPECTED_SOP_EXP_DBG_PRIME_SOP_RCVD 0x00000004u
#define CYVAL_USBPD_EXPECTED_SOP_EXP_DBG_DBL_PRIME_SOP_RCVD 0x00000005u
#define CYFLD_USBPD_DISABLE_RX_CRC_TIMER__OFFSET 0x00000013u
#define CYFLD_USBPD_DISABLE_RX_CRC_TIMER__SIZE 0x00000001u
#define CYREG_USBPD_RX_GOODCRC_MSG 0x400a00b0u
#define CYFLD_USBPD_HEADER__OFFSET 0x00000000u
#define CYFLD_USBPD_HEADER__SIZE 0x00000010u
#define CYREG_USBPD_RX_CC_0_CFG 0x400a00b4u
#define CYFLD_USBPD_RX_CNT_MAX__OFFSET 0x00000000u
#define CYFLD_USBPD_RX_CNT_MAX__SIZE 0x00000008u
#define CYFLD_USBPD_RX_UI_BOUNDARY_DELTA__OFFSET 0x00000008u
#define CYFLD_USBPD_RX_UI_BOUNDARY_DELTA__SIZE 0x00000006u
#define CYREG_USBPD_RX_CC_1_CFG 0x400a00b8u
#define CYFLD_USBPD_DELAY_VALID_COUNT__OFFSET 0x00000010u
#define CYFLD_USBPD_DELAY_VALID_COUNT__SIZE 0x00000004u
#define CYREG_USBPD_RX_ORDER_SET_CTRL 0x400a00bcu
#define CYFLD_USBPD_SOP_CMP_OPT__OFFSET 0x00000000u
#define CYFLD_USBPD_SOP_CMP_OPT__SIZE 0x00000001u
#define CYFLD_USBPD_RST_CMP_OPT__OFFSET 0x00000001u
#define CYFLD_USBPD_RST_CMP_OPT__SIZE 0x00000001u
#define CYFLD_USBPD_PREAMBLE_SOP_EN__OFFSET 0x00000002u
#define CYFLD_USBPD_PREAMBLE_SOP_EN__SIZE 0x00000001u
#define CYFLD_USBPD_PREAMBLE_RST_EN__OFFSET 0x00000003u
#define CYFLD_USBPD_PREAMBLE_RST_EN__SIZE 0x00000001u
#define CYFLD_USBPD_SOP_RST_EN__OFFSET 0x00000008u
#define CYFLD_USBPD_SOP_RST_EN__SIZE 0x00000007u
#define CYVAL_USBPD_SOP_RST_EN_EN_DEFAULT_SOP_DET 0x00000001u
#define CYVAL_USBPD_SOP_RST_EN_EN_PRIME_SOP_DET 0x00000002u
#define CYVAL_USBPD_SOP_RST_EN_EN_DBL_PRIME_SOP_DET 0x00000004u
#define CYVAL_USBPD_SOP_RST_EN_EN_DEBUG_PRIME_SOP_DET 0x00000008u
#define CYVAL_USBPD_SOP_RST_EN_EN_DEBUG_DBL_PRIME_DET 0x00000010u
#define CYVAL_USBPD_SOP_RST_EN_EN_RX_CABLE_RESET_DET 0x00000020u
#define CYVAL_USBPD_SOP_RST_EN_EN_RX_HARD_RESET_DET 0x00000040u
#define CYREG_USBPD_TX_GOODCRC_MSG_ORDER_SET 0x400a00c0u
#define CYFLD_USBPD_TX_GOODCRC_OS__OFFSET 0x00000000u
#define CYFLD_USBPD_TX_GOODCRC_OS__SIZE 0x00000020u
#define CYREG_USBPD_TX_CTRL 0x400a00c4u
#define CYFLD_USBPD_GOODCRC_MSG_BITS__OFFSET 0x00000000u
#define CYFLD_USBPD_GOODCRC_MSG_BITS__SIZE 0x00000010u
#define CYFLD_USBPD_EN_TX_BIST_CM2__OFFSET 0x00000010u
#define CYFLD_USBPD_EN_TX_BIST_CM2__SIZE 0x00000001u
#define CYFLD_USBPD_TX_GO__OFFSET 0x00000011u
#define CYFLD_USBPD_TX_GO__SIZE 0x00000001u
#define CYFLD_USBPD_TX_SEND_RST__OFFSET 0x00000012u
#define CYFLD_USBPD_TX_SEND_RST__SIZE 0x00000001u
#define CYFLD_USBPD_TX_RETRY_ENABLE__OFFSET 0x00000013u
#define CYFLD_USBPD_TX_RETRY_ENABLE__SIZE 0x00000001u
#define CYFLD_USBPD_TX_REG_EN__OFFSET 0x00000014u
#define CYFLD_USBPD_TX_REG_EN__SIZE 0x00000001u
#define CYFLD_USBPD_TX_REG_CFG__OFFSET 0x00000015u
#define CYFLD_USBPD_TX_REG_CFG__SIZE 0x00000001u
#define CYFLD_USBPD_TX_REG_TIMER__OFFSET 0x00000018u
#define CYFLD_USBPD_TX_REG_TIMER__SIZE 0x00000006u
#define CYFLD_USBPD_TX_CORRUPT_CRC_ON_UNDER_FLOW__OFFSET 0x0000001fu
#define CYFLD_USBPD_TX_CORRUPT_CRC_ON_UNDER_FLOW__SIZE 0x00000001u
#define CYREG_USBPD_TX_SOP_ORDER_SET 0x400a00c8u
#define CYFLD_USBPD_TX_SOP_OS__OFFSET 0x00000000u
#define CYFLD_USBPD_TX_SOP_OS__SIZE 0x00000014u
#define CYREG_USBPD_TX_HARD_CABLE_ORDER_SET 0x400a00ccu
#define CYFLD_USBPD_TX_RESET_OS__OFFSET 0x00000000u
#define CYFLD_USBPD_TX_RESET_OS__SIZE 0x00000014u
#define CYREG_USBPD_CRC_COUNTER 0x400a00d0u
#define CYFLD_USBPD_CRC_COUNTER__OFFSET 0x00000000u
#define CYFLD_USBPD_CRC_COUNTER__SIZE 0x00000010u
#define CYREG_USBPD_INTER_PACKET_COUNTER 0x400a00d4u
#define CYFLD_USBPD_BUS_IDLE_CNT__OFFSET 0x00000000u
#define CYFLD_USBPD_BUS_IDLE_CNT__SIZE 0x0000000bu
#define CYFLD_USBPD_IDLE_COUNTER__OFFSET 0x0000000bu
#define CYFLD_USBPD_IDLE_COUNTER__SIZE 0x0000000au
#define CYFLD_USBPD_IFG_COUNTER__OFFSET 0x00000015u
#define CYFLD_USBPD_IFG_COUNTER__SIZE 0x0000000bu
#define CYREG_USBPD_TIMER_TRIGGER 0x400a00d8u
#define CYFLD_USBPD_EN_TRIGGER0__OFFSET 0x00000000u
#define CYFLD_USBPD_EN_TRIGGER0__SIZE 0x00000001u
#define CYFLD_USBPD_EN_TRIGGER1__OFFSET 0x00000001u
#define CYFLD_USBPD_EN_TRIGGER1__SIZE 0x00000001u
#define CYFLD_USBPD_EN_TRIGGER2__OFFSET 0x00000002u
#define CYFLD_USBPD_EN_TRIGGER2__SIZE 0x00000001u
#define CYFLD_USBPD_EN_TRIGGER3__OFFSET 0x00000003u
#define CYFLD_USBPD_EN_TRIGGER3__SIZE 0x00000001u
#define CYFLD_USBPD_EN_TRIGGER4__OFFSET 0x00000004u
#define CYFLD_USBPD_EN_TRIGGER4__SIZE 0x00000001u
#define CYFLD_USBPD_EN_TRIGGER5__OFFSET 0x00000005u
#define CYFLD_USBPD_EN_TRIGGER5__SIZE 0x00000001u
#define CYFLD_USBPD_EN_TRIGGER6__OFFSET 0x00000006u
#define CYFLD_USBPD_EN_TRIGGER6__SIZE 0x00000001u
#define CYREG_USBPD_DEBUG_CTRL 0x400a00dcu
#define CYFLD_USBPD_RESET_RX__OFFSET 0x00000000u
#define CYFLD_USBPD_RESET_RX__SIZE 0x00000001u
#define CYFLD_USBPD_RX_MSG_CAL_STATE__OFFSET 0x00000001u
#define CYFLD_USBPD_RX_MSG_CAL_STATE__SIZE 0x00000003u
#define CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_IDLE 0x00000000u
#define CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_PRE_HDR 0x00000001u
#define CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_HDR 0x00000002u
#define CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_DATA 0x00000003u
#define CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_CRC 0x00000004u
#define CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_EOP 0x00000005u
#define CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_STAT 0x00000006u
#define CYFLD_USBPD_RESET_TX__OFFSET 0x00000008u
#define CYFLD_USBPD_RESET_TX__SIZE 0x00000001u
#define CYFLD_USBPD_TX_MSG_STATE__OFFSET 0x00000009u
#define CYFLD_USBPD_TX_MSG_STATE__SIZE 0x00000003u
#define CYVAL_USBPD_TX_MSG_STATE_MSG_IDLE 0x00000000u
#define CYVAL_USBPD_TX_MSG_STATE_MSG_CAL 0x00000001u
#define CYVAL_USBPD_TX_MSG_STATE_MSG_SYN 0x00000002u
#define CYVAL_USBPD_TX_MSG_STATE_MSG_DOBJ 0x00000003u
#define CYVAL_USBPD_TX_MSG_STATE_MSG_CRC 0x00000004u
#define CYVAL_USBPD_TX_MSG_STATE_MSG_EOP 0x00000005u
#define CYVAL_USBPD_TX_MSG_STATE_MSG_RST 0x00000006u
#define CYVAL_USBPD_TX_MSG_STATE_MSG_BIDLE 0x00000007u
#define CYFLD_USBPD_TX_SRC_SEL_STATE__OFFSET 0x0000000du
#define CYFLD_USBPD_TX_SRC_SEL_STATE__SIZE 0x00000003u
#define CYVAL_USBPD_TX_SRC_SEL_STATE_IDLE_SEL 0x00000000u
#define CYVAL_USBPD_TX_SRC_SEL_STATE_CAL_SEL 0x00000001u
#define CYVAL_USBPD_TX_SRC_SEL_STATE_SYN_SEL 0x00000002u
#define CYVAL_USBPD_TX_SRC_SEL_STATE_KCHAR_SEL 0x00000003u
#define CYVAL_USBPD_TX_SRC_SEL_STATE_EOP_SEL 0x00000004u
#define CYVAL_USBPD_TX_SRC_SEL_STATE_RST_SEL 0x00000005u
#define CYFLD_USBPD_TX_PREAMBLE_CNT__OFFSET 0x00000010u
#define CYFLD_USBPD_TX_PREAMBLE_CNT__SIZE 0x00000006u
#define CYFLD_USBPD_EOP_VALUE__OFFSET 0x00000016u
#define CYFLD_USBPD_EOP_VALUE__SIZE 0x00000005u
#define CYFLD_USBPD_ENABLE_EXIT_ON_EOP__OFFSET 0x0000001bu
#define CYFLD_USBPD_ENABLE_EXIT_ON_EOP__SIZE 0x00000001u
#define CYREG_USBPD_DEBUG_CC_0 0x400a00e0u
#define CYFLD_USBPD_TX_FIRST_BIT_LEVEL__OFFSET 0x00000000u
#define CYFLD_USBPD_TX_FIRST_BIT_LEVEL__SIZE 0x00000001u
#define CYFLD_USBPD_LOOP_BACK_NO_BMC__OFFSET 0x00000001u
#define CYFLD_USBPD_LOOP_BACK_NO_BMC__SIZE 0x00000001u
#define CYFLD_USBPD_LOOP_BACK_WITH_BMC__OFFSET 0x00000002u
#define CYFLD_USBPD_LOOP_BACK_WITH_BMC__SIZE 0x00000001u
#define CYFLD_USBPD_EXT_LOOP_BACK__OFFSET 0x00000003u
#define CYFLD_USBPD_EXT_LOOP_BACK__SIZE 0x00000001u
#define CYFLD_USBPD_RX_CLEAR__OFFSET 0x00000004u
#define CYFLD_USBPD_RX_CLEAR__SIZE 0x00000001u
#define CYFLD_USBPD_TX_CLEAR__OFFSET 0x00000005u
#define CYFLD_USBPD_TX_CLEAR__SIZE 0x00000001u
#define CYFLD_USBPD_TX_CC_DRIVE_SRC__OFFSET 0x00000006u
#define CYFLD_USBPD_TX_CC_DRIVE_SRC__SIZE 0x00000001u
#define CYFLD_USBPD_TX_CC_DATA__OFFSET 0x00000007u
#define CYFLD_USBPD_TX_CC_DATA__SIZE 0x00000001u
#define CYFLD_USBPD_DEBUG_SEL__OFFSET 0x00000008u
#define CYFLD_USBPD_DEBUG_SEL__SIZE 0x00000005u
#define CYFLD_USBPD_RX_CC_DATA_VALID_DIS__OFFSET 0x0000000du
#define CYFLD_USBPD_RX_CC_DATA_VALID_DIS__SIZE 0x00000001u
#define CYFLD_USBPD_DEBUG_OUT__OFFSET 0x00000014u
#define CYFLD_USBPD_DEBUG_OUT__SIZE 0x00000008u
#define CYFLD_USBPD_IREF_SEL__OFFSET 0x0000001cu
#define CYFLD_USBPD_IREF_SEL__SIZE 0x00000001u
#define CYFLD_USBPD_DISABLE_BIST_EOP__OFFSET 0x0000001du
#define CYFLD_USBPD_DISABLE_BIST_EOP__SIZE 0x00000001u
#define CYFLD_USBPD_VBUS_C_SWAP_SOURCE_SEL__OFFSET 0x0000001eu
#define CYFLD_USBPD_VBUS_C_SWAP_SOURCE_SEL__SIZE 0x00000001u
#define CYFLD_USBPD_VBUS_P_SWAP_SOURCE_SEL__OFFSET 0x0000001fu
#define CYFLD_USBPD_VBUS_P_SWAP_SOURCE_SEL__SIZE 0x00000001u
#define CYREG_USBPD_DEBUG_CC_1 0x400a00e4u
#define CYFLD_USBPD_NUM_PREAMBLE_AVG__OFFSET 0x00000000u
#define CYFLD_USBPD_NUM_PREAMBLE_AVG__SIZE 0x00000003u
#define CYVAL_USBPD_NUM_PREAMBLE_AVG_FOUR_PREAM_AVG0 0x00000000u
#define CYVAL_USBPD_NUM_PREAMBLE_AVG_FOUR_PREAM_AVG1 0x00000001u
#define CYVAL_USBPD_NUM_PREAMBLE_AVG_FOUR_PREAM_AVG2 0x00000002u
#define CYVAL_USBPD_NUM_PREAMBLE_AVG_EIGHT_PREAM_AVG 0x00000003u
#define CYVAL_USBPD_NUM_PREAMBLE_AVG_SIXTEEN_PREAM_AVG 0x00000004u
#define CYVAL_USBPD_NUM_PREAMBLE_AVG_THIRTY_TWO_PREAM_AVG 0x00000005u
#define CYVAL_USBPD_NUM_PREAMBLE_AVG_RESERVED6_PREAM_AVG 0x00000006u
#define CYVAL_USBPD_NUM_PREAMBLE_AVG_RESERVED7_PREAM_AVG 0x00000007u
#define CYFLD_USBPD_NUM_TRANS_AVG__OFFSET 0x00000003u
#define CYFLD_USBPD_NUM_TRANS_AVG__SIZE 0x00000006u
#define CYFLD_USBPD_RX_DISABLE_AUTO_ADJ__OFFSET 0x00000009u
#define CYFLD_USBPD_RX_DISABLE_AUTO_ADJ__SIZE 0x00000001u
#define CYFLD_USBPD_RX_UI_PERIOD__OFFSET 0x0000000au
#define CYFLD_USBPD_RX_UI_PERIOD__SIZE 0x00000008u
#define CYFLD_USBPD_TX_STATE_RST__OFFSET 0x00000012u
#define CYFLD_USBPD_TX_STATE_RST__SIZE 0x00000001u
#define CYFLD_USBPD_PFET300_PULLDN_EN_CC1__OFFSET 0x00000013u
#define CYFLD_USBPD_PFET300_PULLDN_EN_CC1__SIZE 0x00000001u
#define CYFLD_USBPD_PFET300_PULLDN_EN_CC2__OFFSET 0x00000014u
#define CYFLD_USBPD_PFET300_PULLDN_EN_CC2__SIZE 0x00000001u
#define CYFLD_USBPD_CC1_PULLDN_CFG__OFFSET 0x00000015u
#define CYFLD_USBPD_CC1_PULLDN_CFG__SIZE 0x00000001u
#define CYFLD_USBPD_CC2_PULLDN_CFG__OFFSET 0x00000016u
#define CYFLD_USBPD_CC2_PULLDN_CFG__SIZE 0x00000001u
#define CYFLD_USBPD_SWAPT_TO_CC1_EN__OFFSET 0x00000017u
#define CYFLD_USBPD_SWAPT_TO_CC1_EN__SIZE 0x00000001u
#define CYFLD_USBPD_SWAPT_TO_CC2_EN__OFFSET 0x00000018u
#define CYFLD_USBPD_SWAPT_TO_CC2_EN__SIZE 0x00000001u
#define CYFLD_USBPD_INC_EXT_CHUNK_HDR_COUNT__OFFSET 0x00000019u
#define CYFLD_USBPD_INC_EXT_CHUNK_HDR_COUNT__SIZE 0x00000001u
#define CYFLD_USBPD_STOP_TX_ON_SWAP__OFFSET 0x0000001au
#define CYFLD_USBPD_STOP_TX_ON_SWAP__SIZE 0x00000001u
#define CYFLD_USBPD_RX_EOP_BASED_EN__OFFSET 0x0000001bu
#define CYFLD_USBPD_RX_EOP_BASED_EN__SIZE 0x00000001u
#define CYFLD_USBPD_DIS_CC_LAST_BIT_EN__OFFSET 0x0000001cu
#define CYFLD_USBPD_DIS_CC_LAST_BIT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_EN_CRC_COLL_GO_CLR__OFFSET 0x0000001du
#define CYFLD_USBPD_EN_CRC_COLL_GO_CLR__SIZE 0x00000001u
#define CYREG_USBPD_DEBUG_CC_2 0x400a00e8u
#define CYFLD_USBPD_RX_DELTA_POLARITY__OFFSET 0x00000000u
#define CYFLD_USBPD_RX_DELTA_POLARITY__SIZE 0x00000001u
#define CYFLD_USBPD_DIS_CC_MON_AUTO_CRC__OFFSET 0x00000001u
#define CYFLD_USBPD_DIS_CC_MON_AUTO_CRC__SIZE 0x00000001u
#define CYFLD_USBPD_RESET_RX_ON_EOP__OFFSET 0x00000002u
#define CYFLD_USBPD_RESET_RX_ON_EOP__SIZE 0x00000001u
#define CYFLD_USBPD_RX_IGNR_TRANS_NUM__OFFSET 0x00000006u
#define CYFLD_USBPD_RX_IGNR_TRANS_NUM__SIZE 0x00000006u
#define CYFLD_USBPD_EXPECTED_HEADER_MASK__OFFSET 0x00000010u
#define CYFLD_USBPD_EXPECTED_HEADER_MASK__SIZE 0x00000010u
#define CYREG_USBPD_HPD_CTRL1 0x400a00ecu
#define CYFLD_USBPD_IRQ_MIN__OFFSET 0x00000000u
#define CYFLD_USBPD_IRQ_MIN__SIZE 0x0000000cu
#define CYFLD_USBPD_IRQ_MAX__OFFSET 0x0000000cu
#define CYFLD_USBPD_IRQ_MAX__SIZE 0x0000000cu
#define CYFLD_USBPD_FLUSH_QUEUE__OFFSET 0x00000018u
#define CYFLD_USBPD_FLUSH_QUEUE__SIZE 0x00000001u
#define CYFLD_USBPD_LOOPBACK_EN__OFFSET 0x0000001eu
#define CYFLD_USBPD_LOOPBACK_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RESET_HPD_STATE__OFFSET 0x0000001fu
#define CYFLD_USBPD_RESET_HPD_STATE__SIZE 0x00000001u
#define CYREG_USBPD_HPD_CTRL2 0x400a00f0u
#define CYFLD_USBPD_GLITCH_WIDTH_HIGH__OFFSET 0x00000000u
#define CYFLD_USBPD_GLITCH_WIDTH_HIGH__SIZE 0x0000000cu
#define CYFLD_USBPD_GLITCH_WIDTH_LOW__OFFSET 0x0000000cu
#define CYFLD_USBPD_GLITCH_WIDTH_LOW__SIZE 0x0000000cu
#define CYREG_USBPD_HPD_CTRL3 0x400a00f4u
#define CYFLD_USBPD_STABLE_HIGH__OFFSET 0x00000000u
#define CYFLD_USBPD_STABLE_HIGH__SIZE 0x0000000cu
#define CYFLD_USBPD_STABLE_LOW__OFFSET 0x0000000cu
#define CYFLD_USBPD_STABLE_LOW__SIZE 0x0000000cu
#define CYREG_USBPD_HPD_CTRL4 0x400a00f8u
#define CYFLD_USBPD_IRQ_SPACING__OFFSET 0x00000000u
#define CYFLD_USBPD_IRQ_SPACING__SIZE 0x0000000cu
#define CYREG_USBPD_HPD_CTRL5 0x400a00fcu
#define CYFLD_USBPD_LONG_HIGH__OFFSET 0x00000000u
#define CYFLD_USBPD_LONG_HIGH__SIZE 0x00000010u
#define CYFLD_USBPD_LONG_LOW__OFFSET 0x00000010u
#define CYFLD_USBPD_LONG_LOW__SIZE 0x00000010u
#define CYREG_USBPD_HPD_QUEUE 0x400a0100u
#define CYFLD_USBPD_DATA_OUT__OFFSET 0x00000000u
#define CYFLD_USBPD_DATA_OUT__SIZE 0x00000008u
#define CYREG_USBPD_HPDT_CTRL1 0x400a0104u
#define CYFLD_USBPD_IRQ_WIDTH__OFFSET 0x00000000u
#define CYFLD_USBPD_IRQ_WIDTH__SIZE 0x0000000cu
#define CYFLD_USBPD_SET_IRQ_DELAY__OFFSET 0x0000000cu
#define CYFLD_USBPD_SET_IRQ_DELAY__SIZE 0x0000000cu
#define CYFLD_USBPD_DEFAULT_LEVEL__OFFSET 0x00000018u
#define CYFLD_USBPD_DEFAULT_LEVEL__SIZE 0x00000001u
#define CYFLD_USBPD_DATA_SOURCE_SELECT__OFFSET 0x00000019u
#define CYFLD_USBPD_DATA_SOURCE_SELECT__SIZE 0x00000001u
#define CYFLD_USBPD_DATA_SOURCE__OFFSET 0x0000001au
#define CYFLD_USBPD_DATA_SOURCE__SIZE 0x00000001u
#define CYFLD_USBPD_COMMAND__OFFSET 0x0000001bu
#define CYFLD_USBPD_COMMAND__SIZE 0x00000002u
#define CYFLD_USBPD_COMMAND_START__OFFSET 0x0000001du
#define CYFLD_USBPD_COMMAND_START__SIZE 0x00000001u
#define CYFLD_USBPD_RESET_HPDT_STATE__OFFSET 0x0000001eu
#define CYFLD_USBPD_RESET_HPDT_STATE__SIZE 0x00000001u
#define CYREG_USBPD_HPDT_CTRL2 0x400a0108u
#define CYFLD_USBPD_SET_LOW_DELAY__OFFSET 0x00000000u
#define CYFLD_USBPD_SET_LOW_DELAY__SIZE 0x0000000cu
#define CYFLD_USBPD_SET_HIGH_DELAY__OFFSET 0x0000000cu
#define CYFLD_USBPD_SET_HIGH_DELAY__SIZE 0x0000000cu
#define CYFLD_USBPD_DEFAULT_OE__OFFSET 0x00000018u
#define CYFLD_USBPD_DEFAULT_OE__SIZE 0x00000001u
#define CYFLD_USBPD_OE_SOURCE_SELECT__OFFSET 0x00000019u
#define CYFLD_USBPD_OE_SOURCE_SELECT__SIZE 0x00000001u
#define CYFLD_USBPD_HPDT_DEBUG_SEL__OFFSET 0x0000001au
#define CYFLD_USBPD_HPDT_DEBUG_SEL__SIZE 0x00000002u
#define CYFLD_USBPD_HPDT_DEBUG_OUT__OFFSET 0x0000001cu
#define CYFLD_USBPD_HPDT_DEBUG_OUT__SIZE 0x00000004u
#define CYREG_USBPD_SWAP_CTRL0 0x400a010cu
#define CYFLD_USBPD_SWAPT_SOURCE_SEL__OFFSET 0x00000000u
#define CYFLD_USBPD_SWAPT_SOURCE_SEL__SIZE 0x00000002u
#define CYVAL_USBPD_SWAPT_SOURCE_SEL_CPU_SOURCE 0x00000000u
#define CYVAL_USBPD_SWAPT_SOURCE_SEL_GPIO_SOURCE 0x00000001u
#define CYVAL_USBPD_SWAPT_SOURCE_SEL_ADC1_CMP_OUT 0x00000002u
#define CYVAL_USBPD_SWAPT_SOURCE_SEL_ADC2_CMP_OUT 0x00000003u
#define CYFLD_USBPD_SWAPR_SOURCE_SEL__OFFSET 0x00000002u
#define CYFLD_USBPD_SWAPR_SOURCE_SEL__SIZE 0x00000004u
#define CYFLD_USBPD_SWAPT_POLARITY__OFFSET 0x00000006u
#define CYFLD_USBPD_SWAPT_POLARITY__SIZE 0x00000001u
#define CYFLD_USBPD_SWAPT_EN_CC1_PULLDN__OFFSET 0x00000007u
#define CYFLD_USBPD_SWAPT_EN_CC1_PULLDN__SIZE 0x00000001u
#define CYFLD_USBPD_SWAPT_EN_CC2_PULLDN__OFFSET 0x00000008u
#define CYFLD_USBPD_SWAPT_EN_CC2_PULLDN__SIZE 0x00000001u
#define CYFLD_USBPD_SWAPT_TO_GPIO1_EN__OFFSET 0x00000009u
#define CYFLD_USBPD_SWAPT_TO_GPIO1_EN__SIZE 0x00000001u
#define CYFLD_USBPD_SWAPT_TO_GPIO2_EN__OFFSET 0x0000000au
#define CYFLD_USBPD_SWAPT_TO_GPIO2_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RX_SWAP_SOURCE__OFFSET 0x0000000bu
#define CYFLD_USBPD_RX_SWAP_SOURCE__SIZE 0x00000002u
#define CYFLD_USBPD_CLR_RX_SWAP_DONE__OFFSET 0x0000000du
#define CYFLD_USBPD_CLR_RX_SWAP_DONE__SIZE 0x00000001u
#define CYFLD_USBPD_SWAP_ENABLED__OFFSET 0x0000001fu
#define CYFLD_USBPD_SWAP_ENABLED__SIZE 0x00000001u
#define CYREG_USBPD_SWAP_CTRL1 0x400a0110u
#define CYFLD_USBPD_PULSE_MIN__OFFSET 0x00000000u
#define CYFLD_USBPD_PULSE_MIN__SIZE 0x0000000cu
#define CYFLD_USBPD_PULSE_MAX__OFFSET 0x0000000cu
#define CYFLD_USBPD_PULSE_MAX__SIZE 0x0000000cu
#define CYFLD_USBPD_RESET_SWAP_STATE__OFFSET 0x0000001fu
#define CYFLD_USBPD_RESET_SWAP_STATE__SIZE 0x00000001u
#define CYREG_USBPD_SWAP_CTRL2 0x400a0114u
#define CYREG_USBPD_SWAP_CTRL3 0x400a0118u
#define CYREG_USBPD_SWAP_CTRL5 0x400a011cu
#define CYREG_USBPD_SWAPT_CTRL1 0x400a0120u
#define CYFLD_USBPD_RESET_SWAPT_STATE__OFFSET 0x0000001eu
#define CYFLD_USBPD_RESET_SWAPT_STATE__SIZE 0x00000001u
#define CYREG_USBPD_SWAPT_CTRL2 0x400a0124u
#define CYFLD_USBPD_SWAPT_DEBUG_SEL__OFFSET 0x0000001au
#define CYFLD_USBPD_SWAPT_DEBUG_SEL__SIZE 0x00000002u
#define CYFLD_USBPD_SWAPT_DEBUG_OUT__OFFSET 0x0000001cu
#define CYFLD_USBPD_SWAPT_DEBUG_OUT__SIZE 0x00000004u
#define CYREG_USBPD_BIT_EN_CNTR_CTRL 0x400a0128u
#define CYFLD_USBPD_BIT_EN_CNTR__OFFSET 0x00000000u
#define CYFLD_USBPD_BIT_EN_CNTR__SIZE 0x0000000au
#define CYFLD_USBPD_GEN_BIT_EN_CNTR__OFFSET 0x00000010u
#define CYFLD_USBPD_GEN_BIT_EN_CNTR__SIZE 0x00000005u
#define CYREG_USBPD_RP_RD_CFG1 0x400a012cu
#define CYFLD_USBPD_START_TOGGLE__OFFSET 0x00000000u
#define CYFLD_USBPD_START_TOGGLE__SIZE 0x00000001u
#define CYFLD_USBPD_HW_RP_RD_AUTO_TOGGLE__OFFSET 0x00000001u
#define CYFLD_USBPD_HW_RP_RD_AUTO_TOGGLE__SIZE 0x00000001u
#define CYFLD_USBPD_TOGGLE_PERIOD__OFFSET 0x00000002u
#define CYFLD_USBPD_TOGGLE_PERIOD__SIZE 0x0000000du
#define CYFLD_USBPD_BASE_HIGH_WIDTH__OFFSET 0x0000000fu
#define CYFLD_USBPD_BASE_HIGH_WIDTH__SIZE 0x0000000du
#define CYFLD_USBPD_CONTINUE_PREV__OFFSET 0x0000001cu
#define CYFLD_USBPD_CONTINUE_PREV__SIZE 0x00000001u
#define CYFLD_USBPD_RESET_COUNT__OFFSET 0x0000001du
#define CYFLD_USBPD_RESET_COUNT__SIZE 0x00000001u
#define CYREG_USBPD_RP_RD_CFG2 0x400a0130u
#define CYFLD_USBPD_CC1_ATTACH_VALUE__OFFSET 0x00000000u
#define CYFLD_USBPD_CC1_ATTACH_VALUE__SIZE 0x00000001u
#define CYFLD_USBPD_CC2_ATTACH_VALUE__OFFSET 0x00000001u
#define CYFLD_USBPD_CC2_ATTACH_VALUE__SIZE 0x00000001u
#define CYFLD_USBPD_VBUS_DET_OVERRIDE__OFFSET 0x00000002u
#define CYFLD_USBPD_VBUS_DET_OVERRIDE__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_CC_OVERRIDE__OFFSET 0x00000003u
#define CYFLD_USBPD_VCMP_CC_OVERRIDE__SIZE 0x00000001u
#define CYFLD_USBPD_OVERRIDE_HW_REF_CTRL__OFFSET 0x00000004u
#define CYFLD_USBPD_OVERRIDE_HW_REF_CTRL__SIZE 0x00000001u
#define CYREG_USBPD_AFC_1_CTRL0 0x400a0140u
#define CYFLD_USBPD_TX_RESET__OFFSET 0x00000000u
#define CYFLD_USBPD_TX_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_UI_WAIT_COUNT_PING_RESPONSE__OFFSET 0x00000001u
#define CYFLD_USBPD_UI_WAIT_COUNT_PING_RESPONSE__SIZE 0x00000003u
#define CYFLD_USBPD_RESET_UI_COUNT__OFFSET 0x00000004u
#define CYFLD_USBPD_RESET_UI_COUNT__SIZE 0x00000008u
#define CYFLD_USBPD_UPDATE_TXCLK__OFFSET 0x0000000cu
#define CYFLD_USBPD_UPDATE_TXCLK__SIZE 0x00000001u
#define CYFLD_USBPD_NO_OF_BYTES_TX__OFFSET 0x0000000du
#define CYFLD_USBPD_NO_OF_BYTES_TX__SIZE 0x00000005u
#define CYFLD_USBPD_AFC_TX_DATA_SEL__OFFSET 0x00000012u
#define CYFLD_USBPD_AFC_TX_DATA_SEL__SIZE 0x00000001u
#define CYFLD_USBPD_AFC_TX_DATA_EN__OFFSET 0x00000013u
#define CYFLD_USBPD_AFC_TX_DATA_EN__SIZE 0x00000001u
#define CYFLD_USBPD_AFC_TX_DATA__OFFSET 0x00000014u
#define CYFLD_USBPD_AFC_TX_DATA__SIZE 0x00000001u
#define CYREG_USBPD_AFC_1_CTRL1 0x400a0144u
#define CYREG_USBPD_AFC_2_CTRL0 0x400a0150u
#define CYFLD_USBPD_DISABLE_SYNC_ON_RX_BY_4_UI__OFFSET 0x00000000u
#define CYFLD_USBPD_DISABLE_SYNC_ON_RX_BY_4_UI__SIZE 0x00000001u
#define CYFLD_USBPD_UI_COUNT__OFFSET 0x00000001u
#define CYFLD_USBPD_UI_COUNT__SIZE 0x00000008u
#define CYFLD_USBPD_RX_UI_COUNT__OFFSET 0x00000009u
#define CYFLD_USBPD_RX_UI_COUNT__SIZE 0x00000008u
#define CYFLD_USBPD_OVERRIDE_UI_FOR_RX__OFFSET 0x00000011u
#define CYFLD_USBPD_OVERRIDE_UI_FOR_RX__SIZE 0x00000001u
#define CYFLD_USBPD_DRIVE_PING_LOW_1UI__OFFSET 0x00000012u
#define CYFLD_USBPD_DRIVE_PING_LOW_1UI__SIZE 0x00000001u
#define CYREG_USBPD_AFC_2_CTRL1 0x400a0154u
#define CYREG_USBPD_AFC_OPCODE_CTRL0 0x400a0160u
#define CYFLD_USBPD_OP_CODE__OFFSET 0x00000000u
#define CYFLD_USBPD_OP_CODE__SIZE 0x0000001eu
#define CYFLD_USBPD_OP_CODE_START__OFFSET 0x0000001fu
#define CYFLD_USBPD_OP_CODE_START__SIZE 0x00000001u
#define CYREG_USBPD_AFC_OPCODE_CTRL1 0x400a0164u
#define CYREG_USBPD_AFC_PING_PONG0 0x400a0170u
#define CYFLD_USBPD_AFC_DATA__OFFSET 0x00000000u
#define CYFLD_USBPD_AFC_DATA__SIZE 0x00000010u
#define CYREG_USBPD_AFC_PING_PONG1 0x400a0174u
#define CYREG_USBPD_QC3_CHRGER_CTRL0 0x400a0180u
#define CYFLD_USBPD_READ_DPDM_COUNT__OFFSET 0x00000000u
#define CYFLD_USBPD_READ_DPDM_COUNT__SIZE 0x00000001u
#define CYFLD_USBPD_QC3_0_CHG_EN__OFFSET 0x00000008u
#define CYFLD_USBPD_QC3_0_CHG_EN__SIZE 0x00000001u
#define CYFLD_USBPD_DP_PULSE_COUNT__OFFSET 0x00000009u
#define CYFLD_USBPD_DP_PULSE_COUNT__SIZE 0x00000005u
#define CYFLD_USBPD_DM_PULSE_COUNT__OFFSET 0x0000000eu
#define CYFLD_USBPD_DM_PULSE_COUNT__SIZE 0x00000005u
#define CYREG_USBPD_QC3_CHRGER_CTRL1 0x400a0184u
#define CYREG_USBPD_QC3_DEVICE_CTRL0 0x400a0190u
#define CYFLD_USBPD_QC3_SEND_REQUEST__OFFSET 0x00000000u
#define CYFLD_USBPD_QC3_SEND_REQUEST__SIZE 0x00000001u
#define CYFLD_USBPD_TACTIVE_TIME__OFFSET 0x00000001u
#define CYFLD_USBPD_TACTIVE_TIME__SIZE 0x00000008u
#define CYFLD_USBPD_TINACTIVE_TIME__OFFSET 0x00000009u
#define CYFLD_USBPD_TINACTIVE_TIME__SIZE 0x00000008u
#define CYFLD_USBPD_PULSE_COUNT__OFFSET 0x00000011u
#define CYFLD_USBPD_PULSE_COUNT__SIZE 0x00000008u
#define CYFLD_USBPD_DPNDM__OFFSET 0x00000019u
#define CYFLD_USBPD_DPNDM__SIZE 0x00000001u
#define CYREG_USBPD_QC3_DEVICE_CTRL1 0x400a0194u
#define CYREG_USBPD_AFC_SM_STATUS0 0x400a01a0u
#define CYFLD_USBPD_LAST_AFC_SM_STATE__OFFSET 0x00000000u
#define CYFLD_USBPD_LAST_AFC_SM_STATE__SIZE 0x00000003u
#define CYFLD_USBPD_MASTER_PARITY_ERROR_STATUS__OFFSET 0x00000003u
#define CYFLD_USBPD_MASTER_PARITY_ERROR_STATUS__SIZE 0x00000010u
#define CYFLD_USBPD_MASTER_NUM_OF_SLAVE_BYTES_RCVD__OFFSET 0x00000013u
#define CYFLD_USBPD_MASTER_NUM_OF_SLAVE_BYTES_RCVD__SIZE 0x00000005u
#define CYFLD_USBPD_CURR_OP_CODE__OFFSET 0x00000018u
#define CYFLD_USBPD_CURR_OP_CODE__SIZE 0x00000004u
#define CYREG_USBPD_AFC_SM_STATUS1 0x400a01a4u
#define CYREG_USBPD_AFC_HS_FILTER_CFG0 0x400a01b0u
#define CYFLD_USBPD_DP_FILT_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_DP_FILT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_DP_FILT_RESET__OFFSET 0x00000001u
#define CYFLD_USBPD_DP_FILT_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_DP_FILT_BYPASS__OFFSET 0x00000002u
#define CYFLD_USBPD_DP_FILT_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_DP_FILT_SEL__OFFSET 0x00000003u
#define CYFLD_USBPD_DP_FILT_SEL__SIZE 0x00000009u
#define CYFLD_USBPD_DM_FILT_EN__OFFSET 0x00000010u
#define CYFLD_USBPD_DM_FILT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_DM_FILT_RESET__OFFSET 0x00000011u
#define CYFLD_USBPD_DM_FILT_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_DM_FILT_BYPASS__OFFSET 0x00000012u
#define CYFLD_USBPD_DM_FILT_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_DM_FILT_SEL__OFFSET 0x00000013u
#define CYFLD_USBPD_DM_FILT_SEL__SIZE 0x00000009u
#define CYREG_USBPD_AFC_HS_FILTER_CFG1 0x400a01b4u
#define CYREG_USBPD_ADC_SAR_CTRL0 0x400a01c0u
#define CYFLD_USBPD_SAR_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_SAR_EN__SIZE 0x00000001u
#define CYFLD_USBPD_MID_VAL__OFFSET 0x00000008u
#define CYFLD_USBPD_MID_VAL__SIZE 0x00000008u
#define CYFLD_USBPD_SAR_OUT__OFFSET 0x00000010u
#define CYFLD_USBPD_SAR_OUT__SIZE 0x00000008u
#define CYREG_USBPD_ADC_SAR_CTRL1 0x400a01c4u
#define CYREG_USBPD_PGDO_PD_ISNK_CFG 0x400a01d0u
#define CYFLD_USBPD_LOAD_INIT_VALUE__OFFSET 0x00000000u
#define CYFLD_USBPD_LOAD_INIT_VALUE__SIZE 0x00000001u
#define CYFLD_USBPD_BYPASS_PD_ISNK__OFFSET 0x00000008u
#define CYFLD_USBPD_BYPASS_PD_ISNK__SIZE 0x00000001u
#define CYFLD_USBPD_STRONG_EN__OFFSET 0x00000009u
#define CYFLD_USBPD_STRONG_EN__SIZE 0x00000001u
#define CYFLD_USBPD_VALUE__OFFSET 0x0000000au
#define CYFLD_USBPD_VALUE__SIZE 0x00000006u
#define CYFLD_USBPD_GO_ISNK__OFFSET 0x00000010u
#define CYFLD_USBPD_GO_ISNK__SIZE 0x00000001u
#define CYREG_USBPD_REFGEN_SEL6_SEL8_CTRL 0x400a01e0u
#define CYFLD_USBPD_PFC_SEL6__OFFSET 0x00000000u
#define CYFLD_USBPD_PFC_SEL6__SIZE 0x00000001u
#define CYFLD_USBPD_SR_SEL8__OFFSET 0x00000001u
#define CYFLD_USBPD_SR_SEL8__SIZE 0x00000001u
#define CYREG_USBPD_PGDO_PU_1_CFG 0x400a01f0u
#define CYFLD_USBPD_AUTO_MODE__OFFSET 0x00000000u
#define CYFLD_USBPD_AUTO_MODE__SIZE 0x00000001u
#define CYFLD_USBPD_RST_EDGE_DET__OFFSET 0x00000001u
#define CYFLD_USBPD_RST_EDGE_DET__SIZE 0x00000001u
#define CYFLD_USBPD_SEL_CSA_OC__OFFSET 0x00000002u
#define CYFLD_USBPD_SEL_CSA_OC__SIZE 0x00000001u
#define CYFLD_USBPD_SEL_SWAP_VBUS_LESS_5__OFFSET 0x00000003u
#define CYFLD_USBPD_SEL_SWAP_VBUS_LESS_5__SIZE 0x00000002u
#define CYFLD_USBPD_SEL_ON_OFF__OFFSET 0x00000005u
#define CYFLD_USBPD_SEL_ON_OFF__SIZE 0x00000001u
#define CYFLD_USBPD_SEL_FILT2__OFFSET 0x00000006u
#define CYFLD_USBPD_SEL_FILT2__SIZE 0x00000002u
#define CYFLD_USBPD_SEL_CC1_OCP__OFFSET 0x00000008u
#define CYFLD_USBPD_SEL_CC1_OCP__SIZE 0x00000001u
#define CYFLD_USBPD_SEL_CC2_OCP__OFFSET 0x00000009u
#define CYFLD_USBPD_SEL_CC2_OCP__SIZE 0x00000001u
#define CYFLD_USBPD_SEL_CC1_OVP__OFFSET 0x0000000au
#define CYFLD_USBPD_SEL_CC1_OVP__SIZE 0x00000001u
#define CYFLD_USBPD_SEL_CC2_OVP__OFFSET 0x0000000bu
#define CYFLD_USBPD_SEL_CC2_OVP__SIZE 0x00000001u
#define CYFLD_USBPD_SEL_SBU1_OVP__OFFSET 0x0000000cu
#define CYFLD_USBPD_SEL_SBU1_OVP__SIZE 0x00000004u
#define CYFLD_USBPD_SEL_SBU2_OVP__OFFSET 0x00000010u
#define CYFLD_USBPD_SEL_SBU2_OVP__SIZE 0x00000004u
#define CYFLD_USBPD_PGDO_PU_EN_LV_OFF_VALUE__OFFSET 0x00000014u
#define CYFLD_USBPD_PGDO_PU_EN_LV_OFF_VALUE__SIZE 0x00000001u
#define CYFLD_USBPD_PGDO_PU_EN_LV_ON_VALUE__OFFSET 0x00000015u
#define CYFLD_USBPD_PGDO_PU_EN_LV_ON_VALUE__SIZE 0x00000001u
#define CYFLD_USBPD_PGDO_PU_IN_LV_OFF_VALUE__OFFSET 0x00000016u
#define CYFLD_USBPD_PGDO_PU_IN_LV_OFF_VALUE__SIZE 0x00000001u
#define CYFLD_USBPD_PGDO_PU_IN_LV_ON_VALUE__OFFSET 0x00000017u
#define CYFLD_USBPD_PGDO_PU_IN_LV_ON_VALUE__SIZE 0x00000001u
#define CYREG_USBPD_PGDO_PU_2_CFG 0x400a0200u
#define CYFLD_USBPD_HS_SOURCE_SEL__OFFSET 0x00000000u
#define CYFLD_USBPD_HS_SOURCE_SEL__SIZE 0x00000007u
#define CYFLD_USBPD_LS_SOURCE_SEL__OFFSET 0x00000018u
#define CYFLD_USBPD_LS_SOURCE_SEL__SIZE 0x00000003u
#define CYREG_USBPD_PGDO_1_CFG 0x400a0210u
#define CYFLD_USBPD_PGDO_EN_LV_OFF_VALUE__OFFSET 0x00000014u
#define CYFLD_USBPD_PGDO_EN_LV_OFF_VALUE__SIZE 0x00000001u
#define CYFLD_USBPD_PGDO_EN_LV_ON_VALUE__OFFSET 0x00000015u
#define CYFLD_USBPD_PGDO_EN_LV_ON_VALUE__SIZE 0x00000001u
#define CYREG_USBPD_PGDO_2_CFG 0x400a0220u
#define CYREG_USBPD_INTR1_CFG 0x400a02a0u
#define CYFLD_USBPD_HPDIN_FILT_EN__OFFSET 0x0000000fu
#define CYFLD_USBPD_HPDIN_FILT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_HPDIN_CFG__OFFSET 0x00000010u
#define CYFLD_USBPD_HPDIN_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_HPDIN_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_HPDIN_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_HPDIN_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_HPDIN_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYFLD_USBPD_HPDIN_FILT_RESET__OFFSET 0x00000012u
#define CYFLD_USBPD_HPDIN_FILT_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_HPDIN_FILT_BYPASS__OFFSET 0x00000013u
#define CYFLD_USBPD_HPDIN_FILT_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_LA_CFG__OFFSET 0x00000014u
#define CYFLD_USBPD_VCMP_LA_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_VCMP_LA_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_VCMP_LA_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_VCMP_LA_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_VCMP_LA_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYREG_USBPD_INTR1_CFG_CC1_CC2_LS 0x400a02a4u
#define CYFLD_USBPD_CC1_FILT_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_CC1_FILT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_CC1_CFG__OFFSET 0x00000001u
#define CYFLD_USBPD_CC1_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_CC1_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_CC1_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_CC1_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_CC1_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYFLD_USBPD_CC1_FILT_RESET__OFFSET 0x00000003u
#define CYFLD_USBPD_CC1_FILT_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_CC1_FILT_BYPASS__OFFSET 0x00000004u
#define CYFLD_USBPD_CC1_FILT_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_CC1_FILT_SEL__OFFSET 0x00000005u
#define CYFLD_USBPD_CC1_FILT_SEL__SIZE 0x00000005u
#define CYFLD_USBPD_CC2_FILT_EN__OFFSET 0x0000000au
#define CYFLD_USBPD_CC2_FILT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_CC2_CFG__OFFSET 0x0000000bu
#define CYFLD_USBPD_CC2_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_CC2_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_CC2_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_CC2_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_CC2_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYFLD_USBPD_CC2_FILT_RESET__OFFSET 0x0000000du
#define CYFLD_USBPD_CC2_FILT_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_CC2_FILT_BYPASS__OFFSET 0x0000000eu
#define CYFLD_USBPD_CC2_FILT_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_CC2_FILT_SEL__OFFSET 0x0000000fu
#define CYFLD_USBPD_CC2_FILT_SEL__SIZE 0x00000005u
#define CYREG_USBPD_INTR1_CFG_VCMP_UP_DOWN_LS 0x400a02a8u
#define CYFLD_USBPD_VCMP_UP_FILT_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_VCMP_UP_FILT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_UP_CFG__OFFSET 0x00000001u
#define CYFLD_USBPD_VCMP_UP_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_VCMP_UP_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_VCMP_UP_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_VCMP_UP_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_VCMP_UP_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYFLD_USBPD_VCMP_UP_FILT_RESET__OFFSET 0x00000003u
#define CYFLD_USBPD_VCMP_UP_FILT_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_UP_FILT_BYPASS__OFFSET 0x00000004u
#define CYFLD_USBPD_VCMP_UP_FILT_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_UP_FILT_SEL__OFFSET 0x00000005u
#define CYFLD_USBPD_VCMP_UP_FILT_SEL__SIZE 0x00000005u
#define CYFLD_USBPD_VCMP_DN_FILT_EN__OFFSET 0x0000000au
#define CYFLD_USBPD_VCMP_DN_FILT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_DN_CFG__OFFSET 0x0000000bu
#define CYFLD_USBPD_VCMP_DN_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_VCMP_DN_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_VCMP_DN_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_VCMP_DN_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_VCMP_DN_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYFLD_USBPD_VCMP_DN_FILT_RESET__OFFSET 0x0000000du
#define CYFLD_USBPD_VCMP_DN_FILT_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_DN_FILT_BYPASS__OFFSET 0x0000000eu
#define CYFLD_USBPD_VCMP_DN_FILT_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_DN_FILT_SEL__OFFSET 0x0000000fu
#define CYFLD_USBPD_VCMP_DN_FILT_SEL__SIZE 0x00000005u
#define CYREG_USBPD_INTR1_STATUS 0x400a02b4u
#define CYFLD_USBPD_CC1_STATUS__OFFSET 0x00000004u
#define CYFLD_USBPD_CC1_STATUS__SIZE 0x00000001u
#define CYFLD_USBPD_CC1_FILT__OFFSET 0x00000005u
#define CYFLD_USBPD_CC1_FILT__SIZE 0x00000001u
#define CYFLD_USBPD_CC2_STATUS__OFFSET 0x00000006u
#define CYFLD_USBPD_CC2_STATUS__SIZE 0x00000001u
#define CYFLD_USBPD_CC2_FILT__OFFSET 0x00000007u
#define CYFLD_USBPD_CC2_FILT__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_LA_STATUS__OFFSET 0x00000008u
#define CYFLD_USBPD_VCMP_LA_STATUS__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_LA_FILT__OFFSET 0x00000009u
#define CYFLD_USBPD_VCMP_LA_FILT__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_UP_STATUS__OFFSET 0x0000000au
#define CYFLD_USBPD_VCMP_UP_STATUS__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_UP_FILT__OFFSET 0x0000000bu
#define CYFLD_USBPD_VCMP_UP_FILT__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_DN_STATUS__OFFSET 0x0000000cu
#define CYFLD_USBPD_VCMP_DN_STATUS__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_DN_FILT__OFFSET 0x0000000du
#define CYFLD_USBPD_VCMP_DN_FILT__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_STATUS__OFFSET 0x00000010u
#define CYFLD_USBPD_HPD_STATUS__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_FILT__OFFSET 0x00000011u
#define CYFLD_USBPD_HPD_FILT__SIZE 0x00000001u
#define CYREG_USBPD_INTR1 0x400a02b8u
#define CYFLD_USBPD_CC1_CHANGED__OFFSET 0x00000002u
#define CYFLD_USBPD_CC1_CHANGED__SIZE 0x00000001u
#define CYFLD_USBPD_CC2_CHANGED__OFFSET 0x00000003u
#define CYFLD_USBPD_CC2_CHANGED__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_LA_CHANGED__OFFSET 0x00000004u
#define CYFLD_USBPD_VCMP_LA_CHANGED__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_UP_CHANGED__OFFSET 0x00000005u
#define CYFLD_USBPD_VCMP_UP_CHANGED__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_DN_CHANGED__OFFSET 0x00000006u
#define CYFLD_USBPD_VCMP_DN_CHANGED__SIZE 0x00000001u
#define CYFLD_USBPD_HPDIN_CHANGED__OFFSET 0x00000008u
#define CYFLD_USBPD_HPDIN_CHANGED__SIZE 0x00000001u
#define CYFLD_USBPD_VSWAP_VBUS_LESS_5_DONE__OFFSET 0x00000011u
#define CYFLD_USBPD_VSWAP_VBUS_LESS_5_DONE__SIZE 0x00000001u
#define CYFLD_USBPD_DRP_ATTACHED_DETECTED__OFFSET 0x00000012u
#define CYFLD_USBPD_DRP_ATTACHED_DETECTED__SIZE 0x00000001u
#define CYREG_USBPD_INTR1_SET 0x400a02bcu
#define CYREG_USBPD_INTR1_MASK 0x400a02c0u
#define CYFLD_USBPD_CC1_CHANGED_MASK__OFFSET 0x00000002u
#define CYFLD_USBPD_CC1_CHANGED_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_CC2_CHANGED_MASK__OFFSET 0x00000003u
#define CYFLD_USBPD_CC2_CHANGED_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_LA_CHANGED_MASK__OFFSET 0x00000004u
#define CYFLD_USBPD_VCMP_LA_CHANGED_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_UP_CHANGED_MASK__OFFSET 0x00000005u
#define CYFLD_USBPD_VCMP_UP_CHANGED_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_DN_CHANGED_MASK__OFFSET 0x00000006u
#define CYFLD_USBPD_VCMP_DN_CHANGED_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_HPDIN_CHANGED_MASK__OFFSET 0x00000008u
#define CYFLD_USBPD_HPDIN_CHANGED_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_VSWAP_VBUS_LESS_5_DONE_MASK__OFFSET 0x00000011u
#define CYFLD_USBPD_VSWAP_VBUS_LESS_5_DONE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_DRP_ATTACHED_DETECTED_MASK__OFFSET 0x00000012u
#define CYFLD_USBPD_DRP_ATTACHED_DETECTED_MASK__SIZE 0x00000001u
#define CYREG_USBPD_INTR1_MASKED 0x400a02c4u
#define CYFLD_USBPD_CC1_CHANGED_MASKED__OFFSET 0x00000002u
#define CYFLD_USBPD_CC1_CHANGED_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_CC2_CHANGED_MASKED__OFFSET 0x00000003u
#define CYFLD_USBPD_CC2_CHANGED_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_LA_CHANGED_MASKED__OFFSET 0x00000004u
#define CYFLD_USBPD_VCMP_LA_CHANGED_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_UP_CHANGED_MASKED__OFFSET 0x00000005u
#define CYFLD_USBPD_VCMP_UP_CHANGED_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_VCMP_DN_CHANGED_MASKED__OFFSET 0x00000006u
#define CYFLD_USBPD_VCMP_DN_CHANGED_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_HPDIN_CHANGED_MASKED__OFFSET 0x00000008u
#define CYFLD_USBPD_HPDIN_CHANGED_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_VSWAP_VBUS_LESS_5_DONE_MASKED__OFFSET 0x00000011u
#define CYFLD_USBPD_VSWAP_VBUS_LESS_5_DONE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_DRP_ATTACHED_DETECTED_MASKED__OFFSET 0x00000012u
#define CYFLD_USBPD_DRP_ATTACHED_DETECTED_MASKED__SIZE 0x00000001u
#define CYREG_USBPD_INTR3_CFG_ADC_HS0 0x400a0304u
#define CYFLD_USBPD_FILT_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_FILT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_FILT_CFG__OFFSET 0x00000001u
#define CYFLD_USBPD_FILT_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_FILT_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_FILT_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_FILT_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_FILT_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYFLD_USBPD_FILT_RESET__OFFSET 0x00000003u
#define CYFLD_USBPD_FILT_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_FILT_BYPASS__OFFSET 0x00000004u
#define CYFLD_USBPD_FILT_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_FILT_SEL__OFFSET 0x00000005u
#define CYFLD_USBPD_FILT_SEL__SIZE 0x00000005u
#define CYFLD_USBPD_DPSLP_MODE__OFFSET 0x0000000au
#define CYFLD_USBPD_DPSLP_MODE__SIZE 0x00000001u
#define CYREG_USBPD_INTR3_CFG_ADC_HS1 0x400a0308u
#define CYREG_USBPD_INTR3_STATUS_0 0x400a0340u
#define CYFLD_USBPD_CMP_OUT_STATUS__OFFSET 0x00000002u
#define CYFLD_USBPD_CMP_OUT_STATUS__SIZE 0x00000002u
#define CYFLD_USBPD_CMP_OUT_FILT__OFFSET 0x00000006u
#define CYFLD_USBPD_CMP_OUT_FILT__SIZE 0x00000002u
#define CYREG_USBPD_INTR3 0x400a0348u
#define CYFLD_USBPD_CMP_OUT_CHANGED__OFFSET 0x00000001u
#define CYFLD_USBPD_CMP_OUT_CHANGED__SIZE 0x00000002u
#define CYREG_USBPD_INTR3_SET 0x400a034cu
#define CYREG_USBPD_INTR3_MASK 0x400a0350u
#define CYFLD_USBPD_CMP_OUT_CHANGED_MASK__OFFSET 0x00000001u
#define CYFLD_USBPD_CMP_OUT_CHANGED_MASK__SIZE 0x00000002u
#define CYREG_USBPD_INTR3_MASKED 0x400a0354u
#define CYFLD_USBPD_CMP_OUT_CHANGED_MASKED__OFFSET 0x00000001u
#define CYFLD_USBPD_CMP_OUT_CHANGED_MASKED__SIZE 0x00000002u
#define CYREG_USBPD_INTR5_FILTER_CFG0 0x400a0380u
#define CYREG_USBPD_INTR5_FILTER_CFG1 0x400a0384u
#define CYREG_USBPD_INTR5_FILTER_CFG2 0x400a0388u
#define CYREG_USBPD_INTR5_FILTER_CFG3 0x400a038cu
#define CYREG_USBPD_INTR5_FILTER_CFG4 0x400a0390u
#define CYREG_USBPD_INTR5_FILTER_CFG5 0x400a0394u
#define CYREG_USBPD_INTR5_FILTER_CFG6 0x400a0398u
#define CYREG_USBPD_INTR5_STATUS_0 0x400a03e0u
#define CYFLD_USBPD_STATUS_12__OFFSET 0x00000000u
#define CYFLD_USBPD_STATUS_12__SIZE 0x00000007u
#define CYFLD_USBPD_FILT_12__OFFSET 0x0000000cu
#define CYFLD_USBPD_FILT_12__SIZE 0x00000007u
#define CYREG_USBPD_INTR5 0x400a03e8u
#define CYFLD_USBPD_EDGE_CHANGED__OFFSET 0x00000000u
#define CYFLD_USBPD_EDGE_CHANGED__SIZE 0x00000007u
#define CYREG_USBPD_INTR5_SET 0x400a03ecu
#define CYREG_USBPD_INTR5_MASK 0x400a03f0u
#define CYFLD_USBPD_EDGE_CHANGED_MASK__OFFSET 0x00000000u
#define CYFLD_USBPD_EDGE_CHANGED_MASK__SIZE 0x00000007u
#define CYREG_USBPD_INTR5_MASKED 0x400a03f4u
#define CYFLD_USBPD_EDGE_CHANGED_MASKED__OFFSET 0x00000000u
#define CYFLD_USBPD_EDGE_CHANGED_MASKED__SIZE 0x00000007u
#define CYREG_USBPD_INTR7_FILTER_CFG0 0x400a0420u
#define CYFLD_USBPD_CLK_LF_FILT_RESET__OFFSET 0x00000003u
#define CYFLD_USBPD_CLK_LF_FILT_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_CLK_LF_FILT_BYPASS__OFFSET 0x00000004u
#define CYFLD_USBPD_CLK_LF_FILT_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_CLK_LF_FILT_SEL__OFFSET 0x00000005u
#define CYFLD_USBPD_CLK_LF_FILT_SEL__SIZE 0x00000003u
#define CYREG_USBPD_INTR7_FILTER_CFG1 0x400a0424u
#define CYREG_USBPD_INTR7_FILTER_CFG2 0x400a0428u
#define CYREG_USBPD_INTR7_STATUS 0x400a0440u
#define CYFLD_USBPD_STATUS_8__OFFSET 0x00000000u
#define CYFLD_USBPD_STATUS_8__SIZE 0x00000003u
#define CYFLD_USBPD_FILT_8__OFFSET 0x00000008u
#define CYFLD_USBPD_FILT_8__SIZE 0x00000003u
#define CYREG_USBPD_INTR7 0x400a0444u
#define CYFLD_USBPD_CLK_LF_EDGE_CHANGED__OFFSET 0x00000000u
#define CYFLD_USBPD_CLK_LF_EDGE_CHANGED__SIZE 0x00000003u
#define CYREG_USBPD_INTR7_SET 0x400a0448u
#define CYREG_USBPD_INTR7_MASK 0x400a044cu
#define CYFLD_USBPD_CLK_LF_EDGE_CHANGED_MASK__OFFSET 0x00000000u
#define CYFLD_USBPD_CLK_LF_EDGE_CHANGED_MASK__SIZE 0x00000003u
#define CYREG_USBPD_INTR7_MASKED 0x400a0450u
#define CYFLD_USBPD_CLK_LF_EDGE_CHANGED_MASKED__OFFSET 0x00000000u
#define CYFLD_USBPD_CLK_LF_EDGE_CHANGED_MASKED__SIZE 0x00000003u
#define CYREG_USBPD_INTR9_CFG_BCH_DET0 0x400a0470u
#define CYFLD_USBPD_BCH_DET_COMP0_FILT_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_BCH_DET_COMP0_FILT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_BCH_DET_COMP0_CFG__OFFSET 0x00000001u
#define CYFLD_USBPD_BCH_DET_COMP0_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_BCH_DET_COMP0_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_BCH_DET_COMP0_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_BCH_DET_COMP0_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_BCH_DET_COMP0_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYFLD_USBPD_BCH_DET_COMP0_FILT_RESET__OFFSET 0x00000003u
#define CYFLD_USBPD_BCH_DET_COMP0_FILT_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_BCH_DET_COMP0_FILT_BYPASS__OFFSET 0x00000004u
#define CYFLD_USBPD_BCH_DET_COMP0_FILT_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_BCH_DET_COMP0_FILT_SEL__OFFSET 0x00000005u
#define CYFLD_USBPD_BCH_DET_COMP0_FILT_SEL__SIZE 0x00000003u
#define CYFLD_USBPD_BCH_DET_COMP1_FILT_EN__OFFSET 0x00000008u
#define CYFLD_USBPD_BCH_DET_COMP1_FILT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_BCH_DET_COMP1_CFG__OFFSET 0x00000009u
#define CYFLD_USBPD_BCH_DET_COMP1_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_BCH_DET_COMP1_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_BCH_DET_COMP1_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_BCH_DET_COMP1_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_BCH_DET_COMP1_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYFLD_USBPD_BCH_DET_COMP1_FILT_RESET__OFFSET 0x0000000bu
#define CYFLD_USBPD_BCH_DET_COMP1_FILT_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_BCH_DET_COMP1_FILT_BYPASS__OFFSET 0x0000000cu
#define CYFLD_USBPD_BCH_DET_COMP1_FILT_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_BCH_DET_COMP1_FILT_SEL__OFFSET 0x0000000du
#define CYFLD_USBPD_BCH_DET_COMP1_FILT_SEL__SIZE 0x00000003u
#define CYFLD_USBPD_QCOM_RCVR_DM_CFG__OFFSET 0x00000010u
#define CYFLD_USBPD_QCOM_RCVR_DM_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_QCOM_RCVR_DM_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_QCOM_RCVR_DM_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_QCOM_RCVR_DM_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_QCOM_RCVR_DM_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYFLD_USBPD_QCOM_RCVR_DP_CFG__OFFSET 0x00000012u
#define CYFLD_USBPD_QCOM_RCVR_DP_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_QCOM_RCVR_DP_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_QCOM_RCVR_DP_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_QCOM_RCVR_DP_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_QCOM_RCVR_DP_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYREG_USBPD_INTR9_CFG_BCH_DET1 0x400a0474u
#define CYREG_USBPD_INTR9_CFG_SHVREG 0x400a0488u
#define CYFLD_USBPD_SHVREG_FILT_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_SHVREG_FILT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_SHVREG_CFG__OFFSET 0x00000004u
#define CYFLD_USBPD_SHVREG_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_SHVREG_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_SHVREG_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_SHVREG_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_SHVREG_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYFLD_USBPD_SHVREG_FILT_RESET__OFFSET 0x0000000cu
#define CYFLD_USBPD_SHVREG_FILT_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_SHVREG_FILT_BYPASS__OFFSET 0x00000010u
#define CYFLD_USBPD_SHVREG_FILT_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_SHVREG_FILT_SEL__OFFSET 0x00000014u
#define CYFLD_USBPD_SHVREG_FILT_SEL__SIZE 0x00000003u
#define CYREG_USBPD_INTR9_STATUS_0 0x400a048cu
#define CYFLD_USBPD_BCH_DET_STATUS__OFFSET 0x00000000u
#define CYFLD_USBPD_BCH_DET_STATUS__SIZE 0x00000004u
#define CYFLD_USBPD_BCH_DET_FILT__OFFSET 0x00000008u
#define CYFLD_USBPD_BCH_DET_FILT__SIZE 0x00000004u
#define CYREG_USBPD_INTR9_STATUS_1 0x400a0490u
#define CYFLD_USBPD_SHVREG_STATUS__OFFSET 0x00000000u
#define CYFLD_USBPD_SHVREG_STATUS__SIZE 0x00000001u
#define CYFLD_USBPD_SHVREG_FILT__OFFSET 0x00000004u
#define CYFLD_USBPD_SHVREG_FILT__SIZE 0x00000001u
#define CYFLD_USBPD_QCOM_RCVR_DM_STATUS__OFFSET 0x00000008u
#define CYFLD_USBPD_QCOM_RCVR_DM_STATUS__SIZE 0x00000002u
#define CYFLD_USBPD_QCOM_RCVR_DM_FILT__OFFSET 0x0000000cu
#define CYFLD_USBPD_QCOM_RCVR_DM_FILT__SIZE 0x00000002u
#define CYFLD_USBPD_QCOM_RCVR_DP_STATUS__OFFSET 0x00000010u
#define CYFLD_USBPD_QCOM_RCVR_DP_STATUS__SIZE 0x00000002u
#define CYFLD_USBPD_QCOM_RCVR_DP_FILT__OFFSET 0x00000014u
#define CYFLD_USBPD_QCOM_RCVR_DP_FILT__SIZE 0x00000002u
#define CYFLD_USBPD_DM_FILT__OFFSET 0x00000018u
#define CYFLD_USBPD_DM_FILT__SIZE 0x00000002u
#define CYFLD_USBPD_DP_FILT__OFFSET 0x0000001cu
#define CYFLD_USBPD_DP_FILT__SIZE 0x00000002u
#define CYREG_USBPD_INTR9 0x400a0494u
#define CYFLD_USBPD_BCH_DET_CHANGED__OFFSET 0x00000000u
#define CYFLD_USBPD_BCH_DET_CHANGED__SIZE 0x00000004u
#define CYFLD_USBPD_SHVREG_DET_CHANGED__OFFSET 0x00000010u
#define CYFLD_USBPD_SHVREG_DET_CHANGED__SIZE 0x00000001u
#define CYFLD_USBPD_QCOM_RCVR_DM_CHANGED__OFFSET 0x00000014u
#define CYFLD_USBPD_QCOM_RCVR_DM_CHANGED__SIZE 0x00000002u
#define CYFLD_USBPD_QCOM_RCVR_DP_CHANGED__OFFSET 0x00000018u
#define CYFLD_USBPD_QCOM_RCVR_DP_CHANGED__SIZE 0x00000002u
#define CYREG_USBPD_INTR9_SET 0x400a0498u
#define CYREG_USBPD_INTR9_MASK 0x400a049cu
#define CYFLD_USBPD_BCH_DET_CHANGED_MASK__OFFSET 0x00000000u
#define CYFLD_USBPD_BCH_DET_CHANGED_MASK__SIZE 0x00000004u
#define CYFLD_USBPD_SHVREG_DET_CHANGED_MASK__OFFSET 0x00000010u
#define CYFLD_USBPD_SHVREG_DET_CHANGED_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_QCOM_RCVR_DM_CHANGED_MASK__OFFSET 0x00000014u
#define CYFLD_USBPD_QCOM_RCVR_DM_CHANGED_MASK__SIZE 0x00000002u
#define CYFLD_USBPD_QCOM_RCVR_DP_CHANGED_MASK__OFFSET 0x00000018u
#define CYFLD_USBPD_QCOM_RCVR_DP_CHANGED_MASK__SIZE 0x00000002u
#define CYREG_USBPD_INTR9_MASKED 0x400a04a0u
#define CYFLD_USBPD_BCH_DET_CHANGED_MASKED__OFFSET 0x00000000u
#define CYFLD_USBPD_BCH_DET_CHANGED_MASKED__SIZE 0x00000004u
#define CYFLD_USBPD_SHVREG_DET_CHANGED_MASKED__OFFSET 0x00000010u
#define CYFLD_USBPD_SHVREG_DET_CHANGED_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_QCOM_RCVR_DM_CHANGED_MASKED__OFFSET 0x00000014u
#define CYFLD_USBPD_QCOM_RCVR_DM_CHANGED_MASKED__SIZE 0x00000002u
#define CYFLD_USBPD_QCOM_RCVR_DP_CHANGED_MASKED__OFFSET 0x00000018u
#define CYFLD_USBPD_QCOM_RCVR_DP_CHANGED_MASKED__SIZE 0x00000002u
#define CYREG_USBPD_INTR11_FILTER_CFG 0x400a04c0u
#define CYFLD_USBPD_FILT21_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_FILT21_EN__SIZE 0x00000001u
#define CYFLD_USBPD_FILT21_CFG__OFFSET 0x00000001u
#define CYFLD_USBPD_FILT21_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_FILT21_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_FILT21_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_FILT21_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_FILT21_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYFLD_USBPD_FILT21_RESET__OFFSET 0x00000003u
#define CYFLD_USBPD_FILT21_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_FILT21_BYPASS__OFFSET 0x00000004u
#define CYFLD_USBPD_FILT21_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_FILT21_SEL__OFFSET 0x00000005u
#define CYFLD_USBPD_FILT21_SEL__SIZE 0x00000005u
#define CYFLD_USBPD_FILT21_INPUT_SEL__OFFSET 0x0000000au
#define CYFLD_USBPD_FILT21_INPUT_SEL__SIZE 0x00000004u
#define CYFLD_USBPD_FILT21_DPSLP_MODE__OFFSET 0x0000000eu
#define CYFLD_USBPD_FILT21_DPSLP_MODE__SIZE 0x00000001u
#define CYFLD_USBPD_FILT22_EN__OFFSET 0x0000000fu
#define CYFLD_USBPD_FILT22_EN__SIZE 0x00000001u
#define CYFLD_USBPD_FILT22_CFG__OFFSET 0x00000010u
#define CYFLD_USBPD_FILT22_CFG__SIZE 0x00000002u
#define CYVAL_USBPD_FILT22_CFG_POS_EDG_DIS_NEG_EDG_DIS 0x00000000u
#define CYVAL_USBPD_FILT22_CFG_POS_EDG_DIS_NEG_EDG_EN 0x00000001u
#define CYVAL_USBPD_FILT22_CFG_POS_EDG_EN_NEG_EDG_DIS 0x00000002u
#define CYVAL_USBPD_FILT22_CFG_POS_EDG_EN_NEG_EDG_EN 0x00000003u
#define CYFLD_USBPD_FILT22_RESET__OFFSET 0x00000012u
#define CYFLD_USBPD_FILT22_RESET__SIZE 0x00000001u
#define CYFLD_USBPD_FILT22_BYPASS__OFFSET 0x00000013u
#define CYFLD_USBPD_FILT22_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_FILT22_SEL__OFFSET 0x00000014u
#define CYFLD_USBPD_FILT22_SEL__SIZE 0x00000005u
#define CYFLD_USBPD_FILT22_INPUT_SEL__OFFSET 0x00000019u
#define CYFLD_USBPD_FILT22_INPUT_SEL__SIZE 0x00000004u
#define CYFLD_USBPD_FILT22_DPSLP_MODE__OFFSET 0x0000001du
#define CYFLD_USBPD_FILT22_DPSLP_MODE__SIZE 0x00000001u
#define CYREG_USBPD_INTR11_STATUS_0 0x400a04c4u
#define CYFLD_USBPD_STATUS2__OFFSET 0x00000000u
#define CYFLD_USBPD_STATUS2__SIZE 0x00000002u
#define CYFLD_USBPD_FILT2__OFFSET 0x00000002u
#define CYFLD_USBPD_FILT2__SIZE 0x00000002u
#define CYREG_USBPD_INTR11 0x400a04c8u
#define CYFLD_USBPD_FILT2_EDGE_CHANGED__OFFSET 0x00000000u
#define CYFLD_USBPD_FILT2_EDGE_CHANGED__SIZE 0x00000002u
#define CYREG_USBPD_INTR11_SET 0x400a04ccu
#define CYREG_USBPD_INTR11_MASK 0x400a04d0u
#define CYFLD_USBPD_FILT2_EDGE_CHANGED_MASK__OFFSET 0x00000000u
#define CYFLD_USBPD_FILT2_EDGE_CHANGED_MASK__SIZE 0x00000002u
#define CYREG_USBPD_INTR11_MASKED 0x400a04d4u
#define CYFLD_USBPD_FILT2_EDGE_CHANGED_MASKED__OFFSET 0x00000000u
#define CYFLD_USBPD_FILT2_EDGE_CHANGED_MASKED__SIZE 0x00000002u
#define CYREG_USBPD_INTR0 0x400a0500u
#define CYFLD_USBPD_RCV_GOOD_PACKET_COMPLETE__OFFSET 0x00000000u
#define CYFLD_USBPD_RCV_GOOD_PACKET_COMPLETE__SIZE 0x00000001u
#define CYFLD_USBPD_RCV_BAD_PACKET_COMPLETE__OFFSET 0x00000001u
#define CYFLD_USBPD_RCV_BAD_PACKET_COMPLETE__SIZE 0x00000001u
#define CYFLD_USBPD_RX_SOP__OFFSET 0x00000002u
#define CYFLD_USBPD_RX_SOP__SIZE 0x00000001u
#define CYFLD_USBPD_RCV_GOODCRC_MSG_COMPLETE__OFFSET 0x00000003u
#define CYFLD_USBPD_RCV_GOODCRC_MSG_COMPLETE__SIZE 0x00000001u
#define CYFLD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE__OFFSET 0x00000004u
#define CYFLD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE__SIZE 0x00000001u
#define CYFLD_USBPD_EOP_ERROR__OFFSET 0x00000005u
#define CYFLD_USBPD_EOP_ERROR__SIZE 0x00000001u
#define CYFLD_USBPD_RX_OVER_RUN__OFFSET 0x00000006u
#define CYFLD_USBPD_RX_OVER_RUN__SIZE 0x00000001u
#define CYFLD_USBPD_TX_PACKET_DONE__OFFSET 0x00000007u
#define CYFLD_USBPD_TX_PACKET_DONE__SIZE 0x00000001u
#define CYFLD_USBPD_TX_HARD_RST_DONE__OFFSET 0x00000008u
#define CYFLD_USBPD_TX_HARD_RST_DONE__SIZE 0x00000001u
#define CYFLD_USBPD_RCV_RST__OFFSET 0x00000009u
#define CYFLD_USBPD_RCV_RST__SIZE 0x00000001u
#define CYFLD_USBPD_TX_GOODCRC_MSG_DONE__OFFSET 0x0000000au
#define CYFLD_USBPD_TX_GOODCRC_MSG_DONE__SIZE 0x00000001u
#define CYFLD_USBPD_CC_VALID_DATA_DETECTED__OFFSET 0x0000000bu
#define CYFLD_USBPD_CC_VALID_DATA_DETECTED__SIZE 0x00000001u
#define CYFLD_USBPD_CC_NO_VALID_DATA_DETECTED__OFFSET 0x0000000cu
#define CYFLD_USBPD_CC_NO_VALID_DATA_DETECTED__SIZE 0x00000001u
#define CYFLD_USBPD_CRC_RX_TIMER_EXP__OFFSET 0x0000000du
#define CYFLD_USBPD_CRC_RX_TIMER_EXP__SIZE 0x00000001u
#define CYFLD_USBPD_COLLISION_TYPE1__OFFSET 0x0000000eu
#define CYFLD_USBPD_COLLISION_TYPE1__SIZE 0x00000001u
#define CYFLD_USBPD_COLLISION_TYPE2__OFFSET 0x0000000fu
#define CYFLD_USBPD_COLLISION_TYPE2__SIZE 0x00000001u
#define CYFLD_USBPD_COLLISION_TYPE3__OFFSET 0x00000010u
#define CYFLD_USBPD_COLLISION_TYPE3__SIZE 0x00000001u
#define CYFLD_USBPD_COLLISION_TYPE4__OFFSET 0x00000011u
#define CYFLD_USBPD_COLLISION_TYPE4__SIZE 0x00000001u
#define CYFLD_USBPD_TX_SRAM_HALF_END__OFFSET 0x00000012u
#define CYFLD_USBPD_TX_SRAM_HALF_END__SIZE 0x00000001u
#define CYFLD_USBPD_RX_SRAM_HALF_END__OFFSET 0x00000013u
#define CYFLD_USBPD_RX_SRAM_HALF_END__SIZE 0x00000001u
#define CYFLD_USBPD_TX_RETRY_ENABLE_CLRD__OFFSET 0x00000014u
#define CYFLD_USBPD_TX_RETRY_ENABLE_CLRD__SIZE 0x00000001u
#define CYFLD_USBPD_KCHAR_ERROR__OFFSET 0x00000015u
#define CYFLD_USBPD_KCHAR_ERROR__SIZE 0x00000001u
#define CYFLD_USBPD_TX_CC_DATA_OEN_ASSERT__OFFSET 0x00000016u
#define CYFLD_USBPD_TX_CC_DATA_OEN_ASSERT__SIZE 0x00000001u
#define CYFLD_USBPD_TX_CC_DATA_OEN_DEASSERT__OFFSET 0x00000017u
#define CYFLD_USBPD_TX_CC_DATA_OEN_DEASSERT__SIZE 0x00000001u
#define CYFLD_USBPD_TX_REGULATOR_ENABLED__OFFSET 0x00000018u
#define CYFLD_USBPD_TX_REGULATOR_ENABLED__SIZE 0x00000001u
#define CYFLD_USBPD_TX_STATE_IDLE__OFFSET 0x00000019u
#define CYFLD_USBPD_TX_STATE_IDLE__SIZE 0x00000001u
#define CYFLD_USBPD_RX_STATE_IDLE__OFFSET 0x0000001au
#define CYFLD_USBPD_RX_STATE_IDLE__SIZE 0x00000001u
#define CYFLD_USBPD_SAR_DONE__OFFSET 0x0000001bu
#define CYFLD_USBPD_SAR_DONE__SIZE 0x00000002u
#define CYREG_USBPD_INTR0_SET 0x400a0504u
#define CYREG_USBPD_INTR0_MASK 0x400a0508u
#define CYFLD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASK__OFFSET 0x00000000u
#define CYFLD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_RCV_BAD_PACKET_COMPLETE_MASK__OFFSET 0x00000001u
#define CYFLD_USBPD_RCV_BAD_PACKET_COMPLETE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_RX_SOP_MASK__OFFSET 0x00000002u
#define CYFLD_USBPD_RX_SOP_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASK__OFFSET 0x00000003u
#define CYFLD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASK__OFFSET 0x00000004u
#define CYFLD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_EOP_ERROR_MASK__OFFSET 0x00000005u
#define CYFLD_USBPD_EOP_ERROR_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_RX_OVER_RUN_MASK__OFFSET 0x00000006u
#define CYFLD_USBPD_RX_OVER_RUN_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_TX_PACKET_DONE_MASK__OFFSET 0x00000007u
#define CYFLD_USBPD_TX_PACKET_DONE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_TX_HARD_RST_DONE_MASK__OFFSET 0x00000008u
#define CYFLD_USBPD_TX_HARD_RST_DONE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_RCV_RST_MASK__OFFSET 0x00000009u
#define CYFLD_USBPD_RCV_RST_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_TX_GOODCRC_MSG_DONE_MASK__OFFSET 0x0000000au
#define CYFLD_USBPD_TX_GOODCRC_MSG_DONE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_CC_VALID_DATA_DETECTED_MASK__OFFSET 0x0000000bu
#define CYFLD_USBPD_CC_VALID_DATA_DETECTED_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_CC_NO_VALID_DATA_DETECTED_MASK__OFFSET 0x0000000cu
#define CYFLD_USBPD_CC_NO_VALID_DATA_DETECTED_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_CRC_RX_TIMER_EXP_MASK__OFFSET 0x0000000du
#define CYFLD_USBPD_CRC_RX_TIMER_EXP_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_COLLISION_TYPE1_MASK__OFFSET 0x0000000eu
#define CYFLD_USBPD_COLLISION_TYPE1_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_COLLISION_TYPE2_MASK__OFFSET 0x0000000fu
#define CYFLD_USBPD_COLLISION_TYPE2_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_COLLISION_TYPE3_MASK__OFFSET 0x00000010u
#define CYFLD_USBPD_COLLISION_TYPE3_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_COLLISION_TYPE4_MASK__OFFSET 0x00000011u
#define CYFLD_USBPD_COLLISION_TYPE4_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_TX_SRAM_HALF_END_MASK__OFFSET 0x00000012u
#define CYFLD_USBPD_TX_SRAM_HALF_END_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_RX_SRAM_HALF_END_MASK__OFFSET 0x00000013u
#define CYFLD_USBPD_RX_SRAM_HALF_END_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_TX_RETRY_ENABLE_CLRD_MASK__OFFSET 0x00000014u
#define CYFLD_USBPD_TX_RETRY_ENABLE_CLRD_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_KCHAR_ERROR_MASK__OFFSET 0x00000015u
#define CYFLD_USBPD_KCHAR_ERROR_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_TX_CC_DATA_OEN_ASSERT_MASK__OFFSET 0x00000016u
#define CYFLD_USBPD_TX_CC_DATA_OEN_ASSERT_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASK__OFFSET 0x00000017u
#define CYFLD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_TX_REGULATOR_ENABLED_MASK__OFFSET 0x00000018u
#define CYFLD_USBPD_TX_REGULATOR_ENABLED_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_TX_STATE_IDLE_MASK__OFFSET 0x00000019u
#define CYFLD_USBPD_TX_STATE_IDLE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_RX_STATE_IDLE_MASK__OFFSET 0x0000001au
#define CYFLD_USBPD_RX_STATE_IDLE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_SAR_DONE_MASK__OFFSET 0x0000001bu
#define CYFLD_USBPD_SAR_DONE_MASK__SIZE 0x00000002u
#define CYREG_USBPD_INTR0_MASKED 0x400a050cu
#define CYFLD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASKED__OFFSET 0x00000000u
#define CYFLD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_RCV_BAD_PACKET_COMPLETE_MASKED__OFFSET 0x00000001u
#define CYFLD_USBPD_RCV_BAD_PACKET_COMPLETE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_RX_SOP_MASKED__OFFSET 0x00000002u
#define CYFLD_USBPD_RX_SOP_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASKED__OFFSET 0x00000003u
#define CYFLD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASKED__OFFSET 0x00000004u
#define CYFLD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_EOP_ERROR_MASKED__OFFSET 0x00000005u
#define CYFLD_USBPD_EOP_ERROR_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_RX_OVER_RUN_MASKED__OFFSET 0x00000006u
#define CYFLD_USBPD_RX_OVER_RUN_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_TX_PACKET_DONE_MASKED__OFFSET 0x00000007u
#define CYFLD_USBPD_TX_PACKET_DONE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_TX_HARD_RST_DONE_MASKED__OFFSET 0x00000008u
#define CYFLD_USBPD_TX_HARD_RST_DONE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_RCV_RST_MASKED__OFFSET 0x00000009u
#define CYFLD_USBPD_RCV_RST_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_TX_GOODCRC_MSG_DONE_MASKED__OFFSET 0x0000000au
#define CYFLD_USBPD_TX_GOODCRC_MSG_DONE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_CC_VALID_DATA_DETECTED_MASKED__OFFSET 0x0000000bu
#define CYFLD_USBPD_CC_VALID_DATA_DETECTED_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_CC_NO_VALID_DATA_DETECTED_MASKED__OFFSET 0x0000000cu
#define CYFLD_USBPD_CC_NO_VALID_DATA_DETECTED_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_CRC_RX_TIMER_EXP_MASKED__OFFSET 0x0000000du
#define CYFLD_USBPD_CRC_RX_TIMER_EXP_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_COLLISION_TYPE1_MASKED__OFFSET 0x0000000eu
#define CYFLD_USBPD_COLLISION_TYPE1_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_COLLISION_TYPE2_MASKED__OFFSET 0x0000000fu
#define CYFLD_USBPD_COLLISION_TYPE2_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_COLLISION_TYPE3_MASKED__OFFSET 0x00000010u
#define CYFLD_USBPD_COLLISION_TYPE3_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_COLLISION_TYPE4_MASKED__OFFSET 0x00000011u
#define CYFLD_USBPD_COLLISION_TYPE4_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_TX_SRAM_HALF_END_MASKED__OFFSET 0x00000012u
#define CYFLD_USBPD_TX_SRAM_HALF_END_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_RX_SRAM_HALF_END_MASKED__OFFSET 0x00000013u
#define CYFLD_USBPD_RX_SRAM_HALF_END_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_TX_RETRY_ENABLE_CLRD_MASKED__OFFSET 0x00000014u
#define CYFLD_USBPD_TX_RETRY_ENABLE_CLRD_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_KCHAR_ERROR_MASKED__OFFSET 0x00000015u
#define CYFLD_USBPD_KCHAR_ERROR_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_TX_CC_DATA_OEN_ASSERT_MASKED__OFFSET 0x00000016u
#define CYFLD_USBPD_TX_CC_DATA_OEN_ASSERT_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASKED__OFFSET 0x00000017u
#define CYFLD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_TX_REGULATOR_ENABLED_MASKED__OFFSET 0x00000018u
#define CYFLD_USBPD_TX_REGULATOR_ENABLED_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_TX_STATE_IDLE_MASKED__OFFSET 0x00000019u
#define CYFLD_USBPD_TX_STATE_IDLE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_RX_STATE_IDLE_MASKED__OFFSET 0x0000001au
#define CYFLD_USBPD_RX_STATE_IDLE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_SAR_DONE_MASKED__OFFSET 0x0000001bu
#define CYFLD_USBPD_SAR_DONE_MASKED__SIZE 0x00000002u
#define CYREG_USBPD_INTR2 0x400a0510u
#define CYFLD_USBPD_UI_CAL_DONE__OFFSET 0x00000000u
#define CYFLD_USBPD_UI_CAL_DONE__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_IRQ__OFFSET 0x00000001u
#define CYFLD_USBPD_HPD_IRQ__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_PLUGED__OFFSET 0x00000002u
#define CYFLD_USBPD_HPD_PLUGED__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_UNPLUGED__OFFSET 0x00000003u
#define CYFLD_USBPD_HPD_UNPLUGED__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_UNSTABLE__OFFSET 0x00000004u
#define CYFLD_USBPD_HPD_UNSTABLE__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_QUEUE__OFFSET 0x00000005u
#define CYFLD_USBPD_HPD_QUEUE__SIZE 0x00000001u
#define CYFLD_USBPD_HPDT_COMMAND_DONE__OFFSET 0x00000006u
#define CYFLD_USBPD_HPDT_COMMAND_DONE__SIZE 0x00000001u
#define CYFLD_USBPD_EXTENDED_MSG_DET__OFFSET 0x00000007u
#define CYFLD_USBPD_EXTENDED_MSG_DET__SIZE 0x00000001u
#define CYFLD_USBPD_CHUNK_DET__OFFSET 0x00000008u
#define CYFLD_USBPD_CHUNK_DET__SIZE 0x00000001u
#define CYFLD_USBPD_RX_SRAM_OVER_FLOW__OFFSET 0x00000009u
#define CYFLD_USBPD_RX_SRAM_OVER_FLOW__SIZE 0x00000001u
#define CYFLD_USBPD_TX_SRAM_UNDER_FLOW__OFFSET 0x0000000au
#define CYFLD_USBPD_TX_SRAM_UNDER_FLOW__SIZE 0x00000001u
#define CYFLD_USBPD_VREG20V_SWITCH_DONE__OFFSET 0x0000000fu
#define CYFLD_USBPD_VREG20V_SWITCH_DONE__SIZE 0x00000001u
#define CYFLD_USBPD_SWAP_PULSE__OFFSET 0x00000012u
#define CYFLD_USBPD_SWAP_PULSE__SIZE 0x00000001u
#define CYFLD_USBPD_SWAP_RCVD__OFFSET 0x00000013u
#define CYFLD_USBPD_SWAP_RCVD__SIZE 0x00000001u
#define CYFLD_USBPD_SWAP_DISCONNECT__OFFSET 0x00000014u
#define CYFLD_USBPD_SWAP_DISCONNECT__SIZE 0x00000001u
#define CYFLD_USBPD_SWAP_COMMAND_DONE__OFFSET 0x00000015u
#define CYFLD_USBPD_SWAP_COMMAND_DONE__SIZE 0x00000001u
#define CYREG_USBPD_INTR2_SET 0x400a0514u
#define CYREG_USBPD_INTR2_MASK 0x400a0518u
#define CYFLD_USBPD_UI_CAL_DONE_MASK__OFFSET 0x00000000u
#define CYFLD_USBPD_UI_CAL_DONE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_IRQ_MASK__OFFSET 0x00000001u
#define CYFLD_USBPD_HPD_IRQ_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_PLUGED_MASK__OFFSET 0x00000002u
#define CYFLD_USBPD_HPD_PLUGED_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_UNPLUGED_MASK__OFFSET 0x00000003u
#define CYFLD_USBPD_HPD_UNPLUGED_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_UNSTABLE_MASK__OFFSET 0x00000004u
#define CYFLD_USBPD_HPD_UNSTABLE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_QUEUE_MASK__OFFSET 0x00000005u
#define CYFLD_USBPD_HPD_QUEUE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_HPDT_COMMAND_DONE_MASK__OFFSET 0x00000006u
#define CYFLD_USBPD_HPDT_COMMAND_DONE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_EXTENDED_MSG_DET_MASK__OFFSET 0x00000007u
#define CYFLD_USBPD_EXTENDED_MSG_DET_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_CHUNK_DET_MASK__OFFSET 0x00000008u
#define CYFLD_USBPD_CHUNK_DET_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_RX_SRAM_OVER_FLOW_MASK__OFFSET 0x00000009u
#define CYFLD_USBPD_RX_SRAM_OVER_FLOW_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_TX_SRAM_UNDER_FLOW_MASK__OFFSET 0x0000000au
#define CYFLD_USBPD_TX_SRAM_UNDER_FLOW_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_VREG20V_SWITCH_DONE_MASK__OFFSET 0x0000000fu
#define CYFLD_USBPD_VREG20V_SWITCH_DONE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_SWAP_PULSE_MASK__OFFSET 0x00000012u
#define CYFLD_USBPD_SWAP_PULSE_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_SWAP_RCVD_MASK__OFFSET 0x00000013u
#define CYFLD_USBPD_SWAP_RCVD_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_SWAP_DISCONNECT_MASK__OFFSET 0x00000014u
#define CYFLD_USBPD_SWAP_DISCONNECT_MASK__SIZE 0x00000001u
#define CYFLD_USBPD_SWAP_COMMAND_DONE_MASK__OFFSET 0x00000015u
#define CYFLD_USBPD_SWAP_COMMAND_DONE_MASK__SIZE 0x00000001u
#define CYREG_USBPD_INTR2_MASKED 0x400a051cu
#define CYFLD_USBPD_UI_CAL_DONE_MASKED__OFFSET 0x00000000u
#define CYFLD_USBPD_UI_CAL_DONE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_IRQ_MASKED__OFFSET 0x00000001u
#define CYFLD_USBPD_HPD_IRQ_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_PLUGED_MASKED__OFFSET 0x00000002u
#define CYFLD_USBPD_HPD_PLUGED_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_UNPLUGED_MASKED__OFFSET 0x00000003u
#define CYFLD_USBPD_HPD_UNPLUGED_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_UNSTABLE_MASKED__OFFSET 0x00000004u
#define CYFLD_USBPD_HPD_UNSTABLE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_HPD_QUEUE_MASKED__OFFSET 0x00000005u
#define CYFLD_USBPD_HPD_QUEUE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_HPDT_COMMAND_DONE_MASKED__OFFSET 0x00000006u
#define CYFLD_USBPD_HPDT_COMMAND_DONE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_EXTENDED_MSG_DET_MASKED__OFFSET 0x00000007u
#define CYFLD_USBPD_EXTENDED_MSG_DET_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_CHUNK_DET_MASKED__OFFSET 0x00000008u
#define CYFLD_USBPD_CHUNK_DET_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_RX_SRAM_OVER_FLOW_MASKED__OFFSET 0x00000009u
#define CYFLD_USBPD_RX_SRAM_OVER_FLOW_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_TX_SRAM_UNDER_FLOW_MASKED__OFFSET 0x0000000au
#define CYFLD_USBPD_TX_SRAM_UNDER_FLOW_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_VREG20V_SWITCH_DONE_MASKED__OFFSET 0x0000000fu
#define CYFLD_USBPD_VREG20V_SWITCH_DONE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_SWAP_PULSE_MASKED__OFFSET 0x00000012u
#define CYFLD_USBPD_SWAP_PULSE_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_SWAP_RCVD_MASKED__OFFSET 0x00000013u
#define CYFLD_USBPD_SWAP_RCVD_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_SWAP_DISCONNECT_MASKED__OFFSET 0x00000014u
#define CYFLD_USBPD_SWAP_DISCONNECT_MASKED__SIZE 0x00000001u
#define CYFLD_USBPD_SWAP_COMMAND_DONE_MASKED__OFFSET 0x00000015u
#define CYFLD_USBPD_SWAP_COMMAND_DONE_MASKED__SIZE 0x00000001u
#define CYREG_USBPD_INTR4 0x400a0520u
#define CYFLD_USBPD_AFC_PING_RECVD__OFFSET 0x00000000u
#define CYFLD_USBPD_AFC_PING_RECVD__SIZE 0x00000002u
#define CYFLD_USBPD_AFC_SM_IDLE__OFFSET 0x0000000cu
#define CYFLD_USBPD_AFC_SM_IDLE__SIZE 0x00000002u
#define CYFLD_USBPD_AFC_TIMEOUT__OFFSET 0x00000010u
#define CYFLD_USBPD_AFC_TIMEOUT__SIZE 0x00000002u
#define CYFLD_USBPD_AFC_RX_RESET__OFFSET 0x00000014u
#define CYFLD_USBPD_AFC_RX_RESET__SIZE 0x00000002u
#define CYFLD_USBPD_UPDATE_PING_PONG__OFFSET 0x00000018u
#define CYFLD_USBPD_UPDATE_PING_PONG__SIZE 0x00000002u
#define CYFLD_USBPD_AFC_ERROR__OFFSET 0x0000001cu
#define CYFLD_USBPD_AFC_ERROR__SIZE 0x00000002u
#define CYREG_USBPD_INTR4_SET 0x400a0524u
#define CYREG_USBPD_INTR4_MASK 0x400a0528u
#define CYFLD_USBPD_AFC_PING_RECVD_MASK__OFFSET 0x00000000u
#define CYFLD_USBPD_AFC_PING_RECVD_MASK__SIZE 0x00000002u
#define CYFLD_USBPD_AFC_SM_IDLE_MASK__OFFSET 0x0000000cu
#define CYFLD_USBPD_AFC_SM_IDLE_MASK__SIZE 0x00000002u
#define CYFLD_USBPD_AFC_TIMEOUT_MASK__OFFSET 0x00000010u
#define CYFLD_USBPD_AFC_TIMEOUT_MASK__SIZE 0x00000002u
#define CYFLD_USBPD_AFC_RX_RESET_MASK__OFFSET 0x00000014u
#define CYFLD_USBPD_AFC_RX_RESET_MASK__SIZE 0x00000002u
#define CYFLD_USBPD_UPDATE_PING_PONG_MASK__OFFSET 0x00000018u
#define CYFLD_USBPD_UPDATE_PING_PONG_MASK__SIZE 0x00000002u
#define CYFLD_USBPD_AFC_ERROR_MASK__OFFSET 0x0000001cu
#define CYFLD_USBPD_AFC_ERROR_MASK__SIZE 0x00000002u
#define CYREG_USBPD_INTR4_MASKED 0x400a052cu
#define CYFLD_USBPD_AFC_PING_RECVD_MASKED__OFFSET 0x00000000u
#define CYFLD_USBPD_AFC_PING_RECVD_MASKED__SIZE 0x00000002u
#define CYFLD_USBPD_AFC_SM_IDLE_MASKED__OFFSET 0x0000000cu
#define CYFLD_USBPD_AFC_SM_IDLE_MASKED__SIZE 0x00000002u
#define CYFLD_USBPD_AFC_TIMEOUT_MASKED__OFFSET 0x00000010u
#define CYFLD_USBPD_AFC_TIMEOUT_MASKED__SIZE 0x00000002u
#define CYFLD_USBPD_AFC_RX_RESET_MASKED__OFFSET 0x00000014u
#define CYFLD_USBPD_AFC_RX_RESET_MASKED__SIZE 0x00000002u
#define CYFLD_USBPD_UPDATE_PING_PONG_MASKED__OFFSET 0x00000018u
#define CYFLD_USBPD_UPDATE_PING_PONG_MASKED__SIZE 0x00000002u
#define CYFLD_USBPD_AFC_ERROR_MASKED__OFFSET 0x0000001cu
#define CYFLD_USBPD_AFC_ERROR_MASKED__SIZE 0x00000002u
#define CYREG_USBPD_INTR6 0x400a0530u
#define CYFLD_USBPD_QC_3_D_P_PULSE_RCVD__OFFSET 0x00000000u
#define CYFLD_USBPD_QC_3_D_P_PULSE_RCVD__SIZE 0x00000002u
#define CYFLD_USBPD_QC_3_D_M_PULSE_RCVD__OFFSET 0x00000004u
#define CYFLD_USBPD_QC_3_D_M_PULSE_RCVD__SIZE 0x00000002u
#define CYFLD_USBPD_QC_3_DEVICE_REQ_SENT__OFFSET 0x00000008u
#define CYFLD_USBPD_QC_3_DEVICE_REQ_SENT__SIZE 0x00000002u
#define CYREG_USBPD_INTR6_SET 0x400a0534u
#define CYREG_USBPD_INTR6_MASK 0x400a0538u
#define CYFLD_USBPD_QC_3_D_P_PULSE_RCVD_MASK__OFFSET 0x00000000u
#define CYFLD_USBPD_QC_3_D_P_PULSE_RCVD_MASK__SIZE 0x00000002u
#define CYFLD_USBPD_QC_3_D_M_PULSE_RCVD_MASK__OFFSET 0x00000004u
#define CYFLD_USBPD_QC_3_D_M_PULSE_RCVD_MASK__SIZE 0x00000002u
#define CYFLD_USBPD_QC_3_DEVICE_REQ_SENT_MASK__OFFSET 0x00000008u
#define CYFLD_USBPD_QC_3_DEVICE_REQ_SENT_MASK__SIZE 0x00000002u
#define CYREG_USBPD_INTR6_MASKED 0x400a053cu
#define CYFLD_USBPD_QC_3_D_P_PULSE_RCVD_MASKED__OFFSET 0x00000000u
#define CYFLD_USBPD_QC_3_D_P_PULSE_RCVD_MASKED__SIZE 0x00000002u
#define CYFLD_USBPD_QC_3_D_M_PULSE_RCVD_MASKED__OFFSET 0x00000004u
#define CYFLD_USBPD_QC_3_D_M_PULSE_RCVD_MASKED__SIZE 0x00000002u
#define CYFLD_USBPD_QC_3_DEVICE_REQ_SENT_MASKED__OFFSET 0x00000008u
#define CYFLD_USBPD_QC_3_DEVICE_REQ_SENT_MASKED__SIZE 0x00000002u
#define CYREG_USBPD_DDFT_MUX 0x400a0580u
#define CYFLD_USBPD_DDFT0_SEL__OFFSET 0x00000000u
#define CYFLD_USBPD_DDFT0_SEL__SIZE 0x00000006u
#define CYFLD_USBPD_DDFT1_SEL__OFFSET 0x00000006u
#define CYFLD_USBPD_DDFT1_SEL__SIZE 0x00000006u
#define CYREG_USBPD_INTR_DDFT_MUX 0x400a0584u
#define CYFLD_USBPD_INTR_DDFT0_SEL__OFFSET 0x00000000u
#define CYFLD_USBPD_INTR_DDFT0_SEL__SIZE 0x00000008u
#define CYFLD_USBPD_INTR_DDFT1_SEL__OFFSET 0x00000008u
#define CYFLD_USBPD_INTR_DDFT1_SEL__SIZE 0x00000008u
#define CYREG_USBPD_NCELL_DDFT_MUX 0x400a0588u
#define CYFLD_USBPD_NCELL_DDFT0_SEL__OFFSET 0x00000000u
#define CYFLD_USBPD_NCELL_DDFT0_SEL__SIZE 0x00000008u
#define CYFLD_USBPD_NCELL_DDFT1_SEL__OFFSET 0x00000008u
#define CYFLD_USBPD_NCELL_DDFT1_SEL__SIZE 0x00000008u
#define CYREG_USBPD_GPIO_DDFT_MUX 0x400a058cu
#define CYFLD_USBPD_GPIO_DDFT0_SEL__OFFSET 0x00000000u
#define CYFLD_USBPD_GPIO_DDFT0_SEL__SIZE 0x00000007u
#define CYFLD_USBPD_GPIO_DDFT0_POLARITY__OFFSET 0x00000007u
#define CYFLD_USBPD_GPIO_DDFT0_POLARITY__SIZE 0x00000001u
#define CYFLD_USBPD_GPIO_DDFT1_SEL__OFFSET 0x00000008u
#define CYFLD_USBPD_GPIO_DDFT1_SEL__SIZE 0x00000007u
#define CYFLD_USBPD_GPIO_DDFT1_POLARITY__OFFSET 0x0000000fu
#define CYFLD_USBPD_GPIO_DDFT1_POLARITY__SIZE 0x00000001u
#define CYREG_USBPD_GPIO_INTR_DDFT_MUX 0x400a0590u
#define CYFLD_USBPD_GPIO_INTR_DDFT0_SEL__OFFSET 0x00000000u
#define CYFLD_USBPD_GPIO_INTR_DDFT0_SEL__SIZE 0x00000008u
#define CYFLD_USBPD_GPIO_INTR_DDFT1_SEL__OFFSET 0x00000008u
#define CYFLD_USBPD_GPIO_INTR_DDFT1_SEL__SIZE 0x00000008u
#define CYREG_USBPD_FAULT_GPIO_CTRL 0x400a0594u
#define CYFLD_USBPD_FAULT_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_FAULT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_FAULT_CLEAR__OFFSET 0x00000001u
#define CYFLD_USBPD_FAULT_CLEAR__SIZE 0x00000001u
#define CYFLD_USBPD_FAULT_GPIO_0_SEL__OFFSET 0x00000002u
#define CYFLD_USBPD_FAULT_GPIO_0_SEL__SIZE 0x00000003u
#define CYFLD_USBPD_FAULT_GPIO_0_POLARITY__OFFSET 0x00000005u
#define CYFLD_USBPD_FAULT_GPIO_0_POLARITY__SIZE 0x00000001u
#define CYFLD_USBPD_FAULT_GPIO_1_SEL__OFFSET 0x00000006u
#define CYFLD_USBPD_FAULT_GPIO_1_SEL__SIZE 0x00000003u
#define CYFLD_USBPD_FAULT_GPIO_1_POLARITY__OFFSET 0x00000009u
#define CYFLD_USBPD_FAULT_GPIO_1_POLARITY__SIZE 0x00000001u
#define CYFLD_USBPD_FAULT_MASK__OFFSET 0x0000000au
#define CYFLD_USBPD_FAULT_MASK__SIZE 0x00000007u
#define CYREG_USBPD_CC_CTRL_0 0x400a0600u
#define CYFLD_USBPD_TX_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_TX_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RX_EN__OFFSET 0x00000001u
#define CYFLD_USBPD_RX_EN__SIZE 0x00000001u
#define CYFLD_USBPD_CC_1V2__OFFSET 0x00000002u
#define CYFLD_USBPD_CC_1V2__SIZE 0x00000001u
#define CYFLD_USBPD_CMP_EN__OFFSET 0x00000003u
#define CYFLD_USBPD_CMP_EN__SIZE 0x00000001u
#define CYFLD_USBPD_CMP_DN_CC1V2__OFFSET 0x00000004u
#define CYFLD_USBPD_CMP_DN_CC1V2__SIZE 0x00000001u
#define CYFLD_USBPD_CMP_DN_VSEL__OFFSET 0x00000005u
#define CYFLD_USBPD_CMP_DN_VSEL__SIZE 0x00000003u
#define CYVAL_USBPD_CMP_DN_VSEL_SEL_0_2_VOL 0x00000000u
#define CYVAL_USBPD_CMP_DN_VSEL_SEL_0_4_VOL 0x00000001u
#define CYVAL_USBPD_CMP_DN_VSEL_SEL_0_55_VOL 0x00000002u
#define CYVAL_USBPD_CMP_DN_VSEL_SEL_0_655_VOL 0x00000003u
#define CYVAL_USBPD_CMP_DN_VSEL_SEL_0_8_VOL 0x00000004u
#define CYVAL_USBPD_CMP_DN_VSEL_SEL_1_235_VOL 0x00000005u
#define CYVAL_USBPD_CMP_DN_VSEL_SEL_1_575_VOL 0x00000006u
#define CYVAL_USBPD_CMP_DN_VSEL_SEL_2_6_VOL 0x00000007u
#define CYFLD_USBPD_CMP_UP_CC1V2__OFFSET 0x00000008u
#define CYFLD_USBPD_CMP_UP_CC1V2__SIZE 0x00000001u
#define CYFLD_USBPD_CMP_UP_VSEL__OFFSET 0x00000009u
#define CYFLD_USBPD_CMP_UP_VSEL__SIZE 0x00000003u
#define CYVAL_USBPD_CMP_UP_VSEL_SEL_0_2_VOL 0x00000000u
#define CYVAL_USBPD_CMP_UP_VSEL_SEL_0_4_VOL 0x00000001u
#define CYVAL_USBPD_CMP_UP_VSEL_SEL_0_3_VOL 0x00000002u
#define CYVAL_USBPD_CMP_UP_VSEL_SEL_0_655_VOL 0x00000003u
#define CYVAL_USBPD_CMP_UP_VSEL_SEL_0_8_VOL 0x00000004u
#define CYVAL_USBPD_CMP_UP_VSEL_SEL_1_235_VOL 0x00000005u
#define CYVAL_USBPD_CMP_UP_VSEL_SEL_1_575_VOL 0x00000006u
#define CYVAL_USBPD_CMP_UP_VSEL_SEL_2_6_VOL 0x00000007u
#define CYFLD_USBPD_CMP_UP_OFFSET__OFFSET 0x0000000cu
#define CYFLD_USBPD_CMP_UP_OFFSET__SIZE 0x00000003u
#define CYFLD_USBPD_CMP_UP_OFFSET_EN__OFFSET 0x0000000fu
#define CYFLD_USBPD_CMP_UP_OFFSET_EN__SIZE 0x00000001u
#define CYFLD_USBPD_CMP_LA_CC1V2__OFFSET 0x00000010u
#define CYFLD_USBPD_CMP_LA_CC1V2__SIZE 0x00000001u
#define CYFLD_USBPD_CMP_LA_VSEL__OFFSET 0x00000011u
#define CYFLD_USBPD_CMP_LA_VSEL__SIZE 0x00000003u
#define CYFLD_USBPD_RD_CC1_DB_DIS__OFFSET 0x00000014u
#define CYFLD_USBPD_RD_CC1_DB_DIS__SIZE 0x00000001u
#define CYFLD_USBPD_RD_CC2_DB_DIS__OFFSET 0x00000015u
#define CYFLD_USBPD_RD_CC2_DB_DIS__SIZE 0x00000001u
#define CYFLD_USBPD_RD_CC1_EN__OFFSET 0x00000016u
#define CYFLD_USBPD_RD_CC1_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RD_CC2_EN__OFFSET 0x00000017u
#define CYFLD_USBPD_RD_CC2_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RP_CC1_EN__OFFSET 0x00000018u
#define CYFLD_USBPD_RP_CC1_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RP_CC2_EN__OFFSET 0x00000019u
#define CYFLD_USBPD_RP_CC2_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RP_MODE__OFFSET 0x0000001au
#define CYFLD_USBPD_RP_MODE__SIZE 0x00000002u
#define CYVAL_USBPD_RP_MODE_PU0_80_UA 0x00000000u
#define CYVAL_USBPD_RP_MODE_PU1_1p5_A 0x00000001u
#define CYVAL_USBPD_RP_MODE_PU2_80_UA 0x00000002u
#define CYVAL_USBPD_RP_MODE_PU3_3A 0x00000003u
#define CYFLD_USBPD_EN_HYST__OFFSET 0x0000001cu
#define CYFLD_USBPD_EN_HYST__SIZE 0x00000001u
#define CYFLD_USBPD_HYST_MODE__OFFSET 0x0000001du
#define CYFLD_USBPD_HYST_MODE__SIZE 0x00000001u
#define CYFLD_USBPD_DFP_EN__OFFSET 0x0000001eu
#define CYFLD_USBPD_DFP_EN__SIZE 0x00000001u
#define CYFLD_USBPD_PWR_DISABLE__OFFSET 0x0000001fu
#define CYFLD_USBPD_PWR_DISABLE__SIZE 0x00000001u
#define CYREG_USBPD_CC_CTRL_1 0x400a0604u
#define CYFLD_USBPD_CC_ADFT_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_CC_ADFT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_CC_ADFT_CTRL__OFFSET 0x00000001u
#define CYFLD_USBPD_CC_ADFT_CTRL__SIZE 0x00000005u
#define CYFLD_USBPD_RX_OFFSET_EN__OFFSET 0x00000006u
#define CYFLD_USBPD_RX_OFFSET_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RX_OFFSET__OFFSET 0x00000007u
#define CYFLD_USBPD_RX_OFFSET__SIZE 0x00000003u
#define CYFLD_USBPD_DS_ATTACH_DET_EN__OFFSET 0x0000000au
#define CYFLD_USBPD_DS_ATTACH_DET_EN__SIZE 0x00000001u
#define CYFLD_USBPD_VTX_SEL__OFFSET 0x0000000bu
#define CYFLD_USBPD_VTX_SEL__SIZE 0x00000003u
#define CYVAL_USBPD_VTX_SEL_SEL_0_93_V 0x00000000u
#define CYVAL_USBPD_VTX_SEL_SEL_1_03_V 0x00000001u
#define CYVAL_USBPD_VTX_SEL_SEL_1_125_V 0x00000002u
#define CYVAL_USBPD_VTX_SEL_SEL_1_225_V 0x00000003u
#define CYVAL_USBPD_VTX_SEL_SEL_1_33_V 0x00000004u
#define CYVAL_USBPD_VTX_SEL_SEL_1_43_V 0x00000005u
#define CYVAL_USBPD_VTX_SEL_SEL_1_53_V 0x00000006u
#define CYVAL_USBPD_VTX_SEL_SEL_1_63_V 0x00000007u
#define CYFLD_USBPD_CC_ISO_N__OFFSET 0x0000000eu
#define CYFLD_USBPD_CC_ISO_N__SIZE 0x00000001u
#define CYFLD_USBPD_CC_VREF_1P1_SEL__OFFSET 0x0000000fu
#define CYFLD_USBPD_CC_VREF_1P1_SEL__SIZE 0x00000001u
#define CYFLD_USBPD_CP_REF_SEL__OFFSET 0x00000010u
#define CYFLD_USBPD_CP_REF_SEL__SIZE 0x00000001u
#define CYFLD_USBPD_CMP_FS_CC1V2__OFFSET 0x00000011u
#define CYFLD_USBPD_CMP_FS_CC1V2__SIZE 0x00000001u
#define CYFLD_USBPD_CMP_FS_VSEL__OFFSET 0x00000012u
#define CYFLD_USBPD_CMP_FS_VSEL__SIZE 0x00000003u
#define CYVAL_USBPD_CMP_FS_VSEL_SEL_0_2_VOL 0x00000000u
#define CYVAL_USBPD_CMP_FS_VSEL_SEL_0_4_VOL 0x00000001u
#define CYVAL_USBPD_CMP_FS_VSEL_SEL_0_52_VOL 0x00000002u
#define CYVAL_USBPD_CMP_FS_VSEL_SEL_0_655_VOL 0x00000003u
#define CYVAL_USBPD_CMP_FS_VSEL_SEL_0_8_VOL 0x00000004u
#define CYVAL_USBPD_CMP_FS_VSEL_SEL_1_235_VOL 0x00000005u
#define CYVAL_USBPD_CMP_FS_VSEL_SEL_1_77_VOL 0x00000006u
#define CYVAL_USBPD_CMP_FS_VSEL_SEL_2_6_VOL 0x00000007u
#define CYREG_USBPD_DPSLP_REF_CTRL 0x400a0608u
#define CYFLD_USBPD_IGEN_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_IGEN_EN__SIZE 0x00000001u
#define CYFLD_USBPD_DPSLP_ADFT_EN__OFFSET 0x00000001u
#define CYFLD_USBPD_DPSLP_ADFT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_ADFT_CTRL__OFFSET 0x00000002u
#define CYFLD_USBPD_ADFT_CTRL__SIZE 0x00000001u
#define CYFLD_USBPD_PD_DPSLP__OFFSET 0x00000003u
#define CYFLD_USBPD_PD_DPSLP__SIZE 0x00000001u
#define CYFLD_USBPD_PCTAT_CTRL__OFFSET 0x00000004u
#define CYFLD_USBPD_PCTAT_CTRL__SIZE 0x00000002u
#define CYREG_USBPD_PUMP_CTRL 0x400a0610u
#define CYFLD_USBPD_ADFT__OFFSET 0x00000000u
#define CYFLD_USBPD_ADFT__SIZE 0x00000002u
#define CYFLD_USBPD_BYPASS_LV__OFFSET 0x00000002u
#define CYFLD_USBPD_BYPASS_LV__SIZE 0x00000001u
#define CYFLD_USBPD_CLK_SEL__OFFSET 0x00000003u
#define CYFLD_USBPD_CLK_SEL__SIZE 0x00000001u
#define CYFLD_USBPD_PD_PUMP__OFFSET 0x00000004u
#define CYFLD_USBPD_PD_PUMP__SIZE 0x00000001u
#define CYREG_USBPD_VREG_VSYS_CTRL 0x400a061cu
#define CYFLD_USBPD_VREG_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_VREG_EN__SIZE 0x00000001u
#define CYFLD_USBPD_VREG20_ONOFF_CNTR__OFFSET 0x00000008u
#define CYFLD_USBPD_VREG20_ONOFF_CNTR__SIZE 0x00000008u
#define CYREG_USBPD_AMUX_CTRL 0x400a0628u
#define CYFLD_USBPD_SEL__OFFSET 0x00000000u
#define CYFLD_USBPD_SEL__SIZE 0x00000004u
#define CYREG_USBPD_AMUX_NHV_CTRL 0x400a062cu
/* Duplicate field name in USBPD: SEL [17:0] (previous: [3:0]) */
#define CYREG_USBPD_AMUX_DENFET_CTRL 0x400a0630u
/* Duplicate field name in USBPD: SEL [0] (previous: [17:0]) */
#define CYREG_USBPD_SBU_CTRL 0x400a0670u
#define CYFLD_USBPD_SBU_ADFT_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_SBU_ADFT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_SBU_ADFT_SEL__OFFSET 0x00000001u
#define CYFLD_USBPD_SBU_ADFT_SEL__SIZE 0x00000004u
#define CYFLD_USBPD_IN1_OUT1_EN__OFFSET 0x00000005u
#define CYFLD_USBPD_IN1_OUT1_EN__SIZE 0x00000001u
#define CYFLD_USBPD_IN2_OUT1_EN__OFFSET 0x00000006u
#define CYFLD_USBPD_IN2_OUT1_EN__SIZE 0x00000001u
#define CYFLD_USBPD_IN1_OUT2_EN__OFFSET 0x00000007u
#define CYFLD_USBPD_IN1_OUT2_EN__SIZE 0x00000001u
#define CYFLD_USBPD_IN2_OUT2_EN__OFFSET 0x00000008u
#define CYFLD_USBPD_IN2_OUT2_EN__SIZE 0x00000001u
#define CYFLD_USBPD_OUT1_1MEG_EN_PU__OFFSET 0x00000009u
#define CYFLD_USBPD_OUT1_1MEG_EN_PU__SIZE 0x00000001u
#define CYFLD_USBPD_OUT1_100K_EN_PD__OFFSET 0x0000000au
#define CYFLD_USBPD_OUT1_100K_EN_PD__SIZE 0x00000001u
#define CYFLD_USBPD_OUT1_470K_EN_PD__OFFSET 0x0000000bu
#define CYFLD_USBPD_OUT1_470K_EN_PD__SIZE 0x00000001u
#define CYFLD_USBPD_OUT2_100K_EN_PU__OFFSET 0x0000000cu
#define CYFLD_USBPD_OUT2_100K_EN_PU__SIZE 0x00000001u
#define CYFLD_USBPD_OUT2_4P7MEG_EN_PD__OFFSET 0x0000000du
#define CYFLD_USBPD_OUT2_4P7MEG_EN_PD__SIZE 0x00000001u
#define CYFLD_USBPD_OUT2_1MEG_EN_PD__OFFSET 0x0000000eu
#define CYFLD_USBPD_OUT2_1MEG_EN_PD__SIZE 0x00000001u
#define CYREG_USBPD_ADC_CTRL0 0x400a0680u
#define CYFLD_USBPD_DAC_CNTRL__OFFSET 0x00000000u
#define CYFLD_USBPD_DAC_CNTRL__SIZE 0x00000008u
#define CYFLD_USBPD_DFT_MUXSEL__OFFSET 0x00000008u
#define CYFLD_USBPD_DFT_MUXSEL__SIZE 0x00000001u
#define CYFLD_USBPD_ADC_ISO_N__OFFSET 0x00000009u
#define CYFLD_USBPD_ADC_ISO_N__SIZE 0x00000001u
#define CYFLD_USBPD_CMP_OUT__OFFSET 0x0000000fu
#define CYFLD_USBPD_CMP_OUT__SIZE 0x00000001u
#define CYFLD_USBPD_VSEL__OFFSET 0x00000011u
#define CYFLD_USBPD_VSEL__SIZE 0x00000002u
#define CYVAL_USBPD_VSEL_ANA_IN1_AMUX_A_3 0x00000000u
#define CYVAL_USBPD_VSEL_ANA_IN2_AMUX_A_3 0x00000001u
#define CYVAL_USBPD_VSEL_BAND_GAP_3 0x00000002u
#define CYVAL_USBPD_VSEL_BJT_3 0x00000003u
#define CYFLD_USBPD_VREF_DAC_SEL__OFFSET 0x00000013u
#define CYFLD_USBPD_VREF_DAC_SEL__SIZE 0x00000001u
#define CYFLD_USBPD_PD_LV__OFFSET 0x0000001fu
#define CYFLD_USBPD_PD_LV__SIZE 0x00000001u
#define CYREG_USBPD_ADC_CTRL1 0x400a0684u
#define CYREG_USBPD_REFGEN_0_CTRL 0x400a0690u
#define CYFLD_USBPD_REFGEN_CLK_DFT_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_REFGEN_CLK_DFT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_REFGEN_CLK_SEL__OFFSET 0x00000001u
#define CYFLD_USBPD_REFGEN_CLK_SEL__SIZE 0x00000001u
#define CYFLD_USBPD_REFGEN_CLK_EN__OFFSET 0x00000002u
#define CYFLD_USBPD_REFGEN_CLK_EN__SIZE 0x00000001u
#define CYFLD_USBPD_REFGEN_VREFIN_SEL__OFFSET 0x00000003u
#define CYFLD_USBPD_REFGEN_VREFIN_SEL__SIZE 0x00000001u
#define CYFLD_USBPD_REFGEN_VREFIN_MON_SEL__OFFSET 0x00000004u
#define CYFLD_USBPD_REFGEN_VREFIN_MON_SEL__SIZE 0x00000001u
#define CYFLD_USBPD_REFGEN_ATSTCFG__OFFSET 0x00000005u
#define CYFLD_USBPD_REFGEN_ATSTCFG__SIZE 0x00000005u
#define CYFLD_USBPD_REFGEN_PD__OFFSET 0x0000001fu
#define CYFLD_USBPD_REFGEN_PD__SIZE 0x00000001u
#define CYREG_USBPD_REFGEN_1_CTRL 0x400a06a0u
#define CYFLD_USBPD_SEL0__OFFSET 0x00000000u
#define CYFLD_USBPD_SEL0__SIZE 0x00000008u
#define CYFLD_USBPD_SEL1__OFFSET 0x00000008u
#define CYFLD_USBPD_SEL1__SIZE 0x00000008u
#define CYFLD_USBPD_SEL2__OFFSET 0x00000010u
#define CYFLD_USBPD_SEL2__SIZE 0x00000008u
#define CYFLD_USBPD_SEL3__OFFSET 0x00000018u
#define CYFLD_USBPD_SEL3__SIZE 0x00000008u
#define CYREG_USBPD_REFGEN_2_CTRL 0x400a06b0u
#define CYFLD_USBPD_SEL4__OFFSET 0x00000000u
#define CYFLD_USBPD_SEL4__SIZE 0x00000008u
#define CYFLD_USBPD_SEL5__OFFSET 0x00000008u
#define CYFLD_USBPD_SEL5__SIZE 0x00000008u
#define CYFLD_USBPD_SEL6__OFFSET 0x00000010u
#define CYFLD_USBPD_SEL6__SIZE 0x00000008u
#define CYFLD_USBPD_SEL7__OFFSET 0x00000018u
#define CYFLD_USBPD_SEL7__SIZE 0x00000008u
#define CYREG_USBPD_REFGEN_3_CTRL 0x400a06c0u
#define CYFLD_USBPD_SEL8__OFFSET 0x00000000u
#define CYFLD_USBPD_SEL8__SIZE 0x00000008u
#define CYFLD_USBPD_SEL9__OFFSET 0x00000008u
#define CYFLD_USBPD_SEL9__SIZE 0x00000008u
#define CYFLD_USBPD_SEL10__OFFSET 0x00000010u
#define CYFLD_USBPD_SEL10__SIZE 0x00000008u
#define CYREG_USBPD_REFGEN_4_CTRL 0x400a06d0u
#define CYFLD_USBPD_SEL11__OFFSET 0x00000000u
#define CYFLD_USBPD_SEL11__SIZE 0x00000003u
#define CYFLD_USBPD_SEL12__OFFSET 0x00000003u
#define CYFLD_USBPD_SEL12__SIZE 0x00000003u
#define CYFLD_USBPD_SEL13__OFFSET 0x00000006u
#define CYFLD_USBPD_SEL13__SIZE 0x00000003u
#define CYFLD_USBPD_SEL14__OFFSET 0x00000009u
#define CYFLD_USBPD_SEL14__SIZE 0x00000003u
#define CYREG_USBPD_EA_CTRL 0x400a06e0u
#define CYFLD_USBPD_EN_CC__OFFSET 0x00000000u
#define CYFLD_USBPD_EN_CC__SIZE 0x00000001u
#define CYFLD_USBPD_EN_CV__OFFSET 0x00000001u
#define CYFLD_USBPD_EN_CV__SIZE 0x00000001u
#define CYFLD_USBPD_EN_SHNT__OFFSET 0x00000002u
#define CYFLD_USBPD_EN_SHNT__SIZE 0x00000001u
#define CYFLD_USBPD_ISNK_EN__OFFSET 0x00000003u
#define CYFLD_USBPD_ISNK_EN__SIZE 0x00000001u
#define CYFLD_USBPD_ISRC_EN__OFFSET 0x00000004u
#define CYFLD_USBPD_ISRC_EN__SIZE 0x00000001u
#define CYFLD_USBPD_ISNK_DAC_CTRL__OFFSET 0x00000005u
#define CYFLD_USBPD_ISNK_DAC_CTRL__SIZE 0x0000000au
#define CYFLD_USBPD_ISRC_DAC_CTRL__OFFSET 0x0000000fu
#define CYFLD_USBPD_ISRC_DAC_CTRL__SIZE 0x00000007u
#define CYFLD_USBPD_IREF_BG_SEL__OFFSET 0x00000016u
#define CYFLD_USBPD_IREF_BG_SEL__SIZE 0x00000002u
#define CYFLD_USBPD_EA_ADFT__OFFSET 0x00000018u
#define CYFLD_USBPD_EA_ADFT__SIZE 0x00000003u
#define CYFLD_USBPD_RES_DIV_BYPASS__OFFSET 0x0000001bu
#define CYFLD_USBPD_RES_DIV_BYPASS__SIZE 0x00000001u
#define CYFLD_USBPD_SHNT_ST_OPAMP_ENB__OFFSET 0x0000001cu
#define CYFLD_USBPD_SHNT_ST_OPAMP_ENB__SIZE 0x00000001u
#define CYFLD_USBPD_EN_CC_CMPN__OFFSET 0x0000001du
#define CYFLD_USBPD_EN_CC_CMPN__SIZE 0x00000001u
#define CYFLD_USBPD_EA_PD__OFFSET 0x0000001fu
#define CYFLD_USBPD_EA_PD__SIZE 0x00000001u
#define CYREG_USBPD_SHVREG_CTRL 0x400a06f0u
#define CYFLD_USBPD_VREG_ADFT_CTRL__OFFSET 0x00000000u
#define CYFLD_USBPD_VREG_ADFT_CTRL__SIZE 0x00000002u
#define CYFLD_USBPD_VREG_ISO_N__OFFSET 0x00000002u
#define CYFLD_USBPD_VREG_ISO_N__SIZE 0x00000001u
#define CYFLD_USBPD_VBG_EN__OFFSET 0x00000008u
#define CYFLD_USBPD_VBG_EN__SIZE 0x00000001u
#define CYREG_USBPD_BCH_DET_0_CTRL0 0x400a0700u
#define CYFLD_USBPD_EN_CHGDET__OFFSET 0x00000000u
#define CYFLD_USBPD_EN_CHGDET__SIZE 0x00000001u
#define CYFLD_USBPD_IDP_SNK_EN__OFFSET 0x00000001u
#define CYFLD_USBPD_IDP_SNK_EN__SIZE 0x00000001u
#define CYFLD_USBPD_IDM_SNK_EN__OFFSET 0x00000002u
#define CYFLD_USBPD_IDM_SNK_EN__SIZE 0x00000001u
#define CYFLD_USBPD_VDP_SRC_EN__OFFSET 0x00000003u
#define CYFLD_USBPD_VDP_SRC_EN__SIZE 0x00000001u
#define CYFLD_USBPD_VDM_SRC_EN__OFFSET 0x00000004u
#define CYFLD_USBPD_VDM_SRC_EN__SIZE 0x00000001u
#define CYFLD_USBPD_IDP_SRC_EN__OFFSET 0x00000005u
#define CYFLD_USBPD_IDP_SRC_EN__SIZE 0x00000001u
#define CYFLD_USBPD_DCP_EN__OFFSET 0x00000006u
#define CYFLD_USBPD_DCP_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RDM_PD_EN__OFFSET 0x00000007u
#define CYFLD_USBPD_RDM_PD_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RDM_PU_EN__OFFSET 0x00000008u
#define CYFLD_USBPD_RDM_PU_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RDP_PD_EN__OFFSET 0x00000009u
#define CYFLD_USBPD_RDP_PD_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RDP_PU_EN__OFFSET 0x0000000au
#define CYFLD_USBPD_RDP_PU_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RDAT_LKG_DP_EN__OFFSET 0x0000000bu
#define CYFLD_USBPD_RDAT_LKG_DP_EN__SIZE 0x00000001u
#define CYFLD_USBPD_RDAT_LKG_DM_EN__OFFSET 0x0000000cu
#define CYFLD_USBPD_RDAT_LKG_DM_EN__SIZE 0x00000001u
#define CYFLD_USBPD_CMP1_INN_SEL__OFFSET 0x0000000du
#define CYFLD_USBPD_CMP1_INN_SEL__SIZE 0x00000002u
#define CYFLD_USBPD_CMP1_INP_SEL__OFFSET 0x0000000fu
#define CYFLD_USBPD_CMP1_INP_SEL__SIZE 0x00000002u
#define CYFLD_USBPD_CMP1_VREF_SEL__OFFSET 0x00000011u
#define CYFLD_USBPD_CMP1_VREF_SEL__SIZE 0x00000003u
#define CYFLD_USBPD_EN_COMP1_CHGDET__OFFSET 0x00000014u
#define CYFLD_USBPD_EN_COMP1_CHGDET__SIZE 0x00000001u
#define CYFLD_USBPD_CMP1_OFFSET_SEL__OFFSET 0x00000015u
#define CYFLD_USBPD_CMP1_OFFSET_SEL__SIZE 0x00000003u
#define CYFLD_USBPD_CMP1_OFFSET_EN__OFFSET 0x00000018u
#define CYFLD_USBPD_CMP1_OFFSET_EN__SIZE 0x00000001u
#define CYFLD_USBPD_CMP1_UGM_EN__OFFSET 0x00000019u
#define CYFLD_USBPD_CMP1_UGM_EN__SIZE 0x00000001u
#define CYFLD_USBPD_PD__OFFSET 0x0000001fu
#define CYFLD_USBPD_PD__SIZE 0x00000001u
#define CYREG_USBPD_BCH_DET_0_CTRL1 0x400a0704u
#define CYREG_USBPD_BCH_DET_1_CTRL0 0x400a0710u
#define CYFLD_USBPD_CHGDET_ADFT_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_CHGDET_ADFT_EN__SIZE 0x00000001u
#define CYFLD_USBPD_CHGDET_ADFT_CTRL__OFFSET 0x00000001u
#define CYFLD_USBPD_CHGDET_ADFT_CTRL__SIZE 0x00000004u
#define CYFLD_USBPD_CHGDET_ISO_N__OFFSET 0x00000005u
#define CYFLD_USBPD_CHGDET_ISO_N__SIZE 0x00000001u
#define CYFLD_USBPD_CHGDET_APP_DET__OFFSET 0x00000006u
#define CYFLD_USBPD_CHGDET_APP_DET__SIZE 0x00000001u
#define CYFLD_USBPD_CHGDET_APPLE_MODE_DM__OFFSET 0x00000007u
#define CYFLD_USBPD_CHGDET_APPLE_MODE_DM__SIZE 0x00000002u
#define CYFLD_USBPD_CHGDET_APPLE_MODE_DP__OFFSET 0x00000009u
#define CYFLD_USBPD_CHGDET_APPLE_MODE_DP__SIZE 0x00000002u
#define CYFLD_USBPD_CHGDET_IDM_SRC_EN__OFFSET 0x0000000bu
#define CYFLD_USBPD_CHGDET_IDM_SRC_EN__SIZE 0x00000001u
#define CYFLD_USBPD_REFGEN_REFSEL__OFFSET 0x0000000cu
#define CYFLD_USBPD_REFGEN_REFSEL__SIZE 0x00000001u
#define CYFLD_USBPD_CMP2_INN_SEL__OFFSET 0x0000000du
#define CYFLD_USBPD_CMP2_INN_SEL__SIZE 0x00000002u
#define CYFLD_USBPD_CMP2_INP_SEL__OFFSET 0x0000000fu
#define CYFLD_USBPD_CMP2_INP_SEL__SIZE 0x00000002u
#define CYFLD_USBPD_CMP2_VREF_SEL__OFFSET 0x00000011u
#define CYFLD_USBPD_CMP2_VREF_SEL__SIZE 0x00000003u
#define CYFLD_USBPD_EN_COMP2_CHGDET__OFFSET 0x00000014u
#define CYFLD_USBPD_EN_COMP2_CHGDET__SIZE 0x00000001u
#define CYFLD_USBPD_CMP2_OFFSET_SEL__OFFSET 0x00000015u
#define CYFLD_USBPD_CMP2_OFFSET_SEL__SIZE 0x00000003u
#define CYFLD_USBPD_CMP2_OFFSET_EN__OFFSET 0x00000018u
#define CYFLD_USBPD_CMP2_OFFSET_EN__SIZE 0x00000001u
#define CYFLD_USBPD_CMP2_UGM_EN__OFFSET 0x00000019u
#define CYFLD_USBPD_CMP2_UGM_EN__SIZE 0x00000001u
#define CYREG_USBPD_BCH_DET_1_CTRL1 0x400a0714u
#define CYREG_USBPD_LSCSA_0_CTRL 0x400a0740u
#define CYFLD_USBPD_AV_OCP__OFFSET 0x00000000u
#define CYFLD_USBPD_AV_OCP__SIZE 0x00000004u
#define CYFLD_USBPD_AV_SEL_OCP__OFFSET 0x00000004u
#define CYFLD_USBPD_AV_SEL_OCP__SIZE 0x00000001u
#define CYFLD_USBPD_AV_EA__OFFSET 0x00000005u
#define CYFLD_USBPD_AV_EA__SIZE 0x00000004u
#define CYFLD_USBPD_AV_SEL_EA__OFFSET 0x00000009u
#define CYFLD_USBPD_AV_SEL_EA__SIZE 0x00000001u
#define CYFLD_USBPD_AV_PFC_OFF__OFFSET 0x0000000au
#define CYFLD_USBPD_AV_PFC_OFF__SIZE 0x00000004u
#define CYFLD_USBPD_AV_SEL_PFC_OFF__OFFSET 0x0000000eu
#define CYFLD_USBPD_AV_SEL_PFC_OFF__SIZE 0x00000001u
#define CYFLD_USBPD_AV_PFC_ON__OFFSET 0x0000000fu
#define CYFLD_USBPD_AV_PFC_ON__SIZE 0x00000004u
#define CYFLD_USBPD_AV_SEL_PFC_ON__OFFSET 0x00000013u
#define CYFLD_USBPD_AV_SEL_PFC_ON__SIZE 0x00000001u
#define CYFLD_USBPD_AV_SR_OFF__OFFSET 0x00000014u
#define CYFLD_USBPD_AV_SR_OFF__SIZE 0x00000004u
#define CYFLD_USBPD_AV_SEL_SR_OFF__OFFSET 0x00000018u
#define CYFLD_USBPD_AV_SEL_SR_OFF__SIZE 0x00000001u
#define CYFLD_USBPD_AV_SR_ON__OFFSET 0x00000019u
#define CYFLD_USBPD_AV_SR_ON__SIZE 0x00000004u
#define CYFLD_USBPD_AV_SEL_SR_ON__OFFSET 0x0000001du
#define CYFLD_USBPD_AV_SEL_SR_ON__SIZE 0x00000001u
#define CYFLD_USBPD_OS1_EN__OFFSET 0x0000001eu
#define CYFLD_USBPD_OS1_EN__SIZE 0x00000001u
#define CYFLD_USBPD_OS2_EN__OFFSET 0x0000001fu
#define CYFLD_USBPD_OS2_EN__SIZE 0x00000001u
#define CYREG_USBPD_LSCSA_1_CTRL 0x400a0780u
#define CYFLD_USBPD_LSCSA_BW__OFFSET 0x00000000u
#define CYFLD_USBPD_LSCSA_BW__SIZE 0x00000002u
#define CYFLD_USBPD_LSCSA_ATSTCFG__OFFSET 0x00000003u
#define CYFLD_USBPD_LSCSA_ATSTCFG__SIZE 0x00000004u
#define CYFLD_USBPD_LSCSA_PD__OFFSET 0x0000001fu
#define CYFLD_USBPD_LSCSA_PD__SIZE 0x00000001u
#define CYREG_USBPD_DISCHG_SHV_CTRL0 0x400a0790u
#define CYFLD_USBPD_DISCHG_EN__OFFSET 0x00000000u
#define CYFLD_USBPD_DISCHG_EN__SIZE 0x00000001u
#define CYFLD_USBPD_DISCHG_EN_CFG__OFFSET 0x00000001u
#define CYFLD_USBPD_DISCHG_EN_CFG__SIZE 0x00000001u
#define CYFLD_USBPD_DISCHG_DS__OFFSET 0x00000002u
#define CYFLD_USBPD_DISCHG_DS__SIZE 0x00000005u
#define CYREG_USBPD_DISCHG_SHV_CTRL1 0x400a0794u
#define CYREG_USBPD_COMP_TR_CTRL 0x400a07b0u
#define CYFLD_USBPD_COMP_ISO_N__OFFSET 0x00000000u
#define CYFLD_USBPD_COMP_ISO_N__SIZE 0x00000001u
#define CYFLD_USBPD_COMP_ADFT_CTRL__OFFSET 0x00000001u
#define CYFLD_USBPD_COMP_ADFT_CTRL__SIZE 0x00000003u
#define CYFLD_USBPD_COMP_HYST_R_EN__OFFSET 0x00000004u
#define CYFLD_USBPD_COMP_HYST_R_EN__SIZE 0x00000001u
#define CYFLD_USBPD_COMP_HYST_F_EN__OFFSET 0x00000005u
#define CYFLD_USBPD_COMP_HYST_F_EN__SIZE 0x00000001u
#define CYFLD_USBPD_COMP_PD__OFFSET 0x0000001fu
#define CYFLD_USBPD_COMP_PD__SIZE 0x00000001u
#define CYREG_USBPD_COMP_CTRL0 0x400a07d0u
#define CYREG_USBPD_COMP_CTRL1 0x400a07d4u
#define CYREG_USBPD_COMP_CTRL2 0x400a07d8u
#define CYREG_USBPD_COMP_CTRL3 0x400a07dcu
#define CYREG_USBPD_COMP_CTRL4 0x400a07e0u
#define CYREG_USBPD_COMP_CTRL5 0x400a07e4u
#define CYREG_USBPD_COMP_CTRL6 0x400a07e8u
#define CYREG_USBPD_COMP_CTRL7 0x400a07ecu
#define CYREG_USBPD_COMP_CTRL8 0x400a07f0u
#define CYREG_USBPD_TRIM_CC_0 0x400aff00u
#define CYFLD_USBPD_ZDRV_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_ZDRV_TRIM__SIZE 0x00000003u
#define CYFLD_USBPD_TX_TRIM__OFFSET 0x00000003u
#define CYFLD_USBPD_TX_TRIM__SIZE 0x00000002u
#define CYREG_USBPD_TRIM_CC_1 0x400aff04u
#define CYFLD_USBPD_RP_CC1_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_RP_CC1_TRIM__SIZE 0x00000006u
#define CYREG_USBPD_TRIM_CC_2 0x400aff08u
#define CYFLD_USBPD_RP_CC2_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_RP_CC2_TRIM__SIZE 0x00000006u
#define CYREG_USBPD_TRIM_CC_3 0x400aff0cu
#define CYFLD_USBPD_V0P5_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_V0P5_TRIM__SIZE 0x00000003u
#define CYFLD_USBPD_V0P655_TRIM__OFFSET 0x00000003u
#define CYFLD_USBPD_V0P655_TRIM__SIZE 0x00000003u
#define CYREG_USBPD_TRIM_CC_4 0x400aff10u
#define CYFLD_USBPD_V0P74_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_V0P74_TRIM__SIZE 0x00000004u
#define CYFLD_USBPD_V1P63_TRIM__OFFSET 0x00000004u
#define CYFLD_USBPD_V1P63_TRIM__SIZE 0x00000003u
#define CYREG_USBPD_TRIM_CC_5 0x400aff14u
#define CYFLD_USBPD_V1P125_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_V1P125_TRIM__SIZE 0x00000003u
#define CYFLD_USBPD_V1P235_TRIM__OFFSET 0x00000003u
#define CYFLD_USBPD_V1P235_TRIM__SIZE 0x00000003u
#define CYREG_USBPD_TRIM_CC_6 0x400aff18u
#define CYFLD_USBPD_V1P575_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_V1P575_TRIM__SIZE 0x00000003u
#define CYFLD_USBPD_RD_TRIM__OFFSET 0x00000003u
#define CYFLD_USBPD_RD_TRIM__SIZE 0x00000004u
#define CYREG_USBPD_TRIM_CC_7 0x400aff1cu
#define CYFLD_USBPD_V1P97_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_V1P97_TRIM__SIZE 0x00000003u
#define CYREG_USBPD_TRIM_SHVREG1_0 0x400aff20u
#define CYFLD_USBPD_VREG_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_VREG_TRIM__SIZE 0x00000003u
#define CYREG_USBPD_TRIM_BCH_DET1_0 0x400aff24u
#define CYFLD_USBPD_V600M_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_V600M_TRIM__SIZE 0x00000003u
#define CYFLD_USBPD_V740M_CHGDET_TRIM__OFFSET 0x00000003u
#define CYFLD_USBPD_V740M_CHGDET_TRIM__SIZE 0x00000004u
#define CYREG_USBPD_TRIM_BCH_DET1_1 0x400aff28u
#define CYFLD_USBPD_V325M_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_V325M_TRIM__SIZE 0x00000002u
#define CYFLD_USBPD_V2P0V_TRIM__OFFSET 0x00000002u
#define CYFLD_USBPD_V2P0V_TRIM__SIZE 0x00000002u
#define CYFLD_USBPD_V1P2V_TRIM__OFFSET 0x00000004u
#define CYFLD_USBPD_V1P2V_TRIM__SIZE 0x00000004u
#define CYREG_USBPD_TRIM_BCH_DET1_2 0x400aff2cu
#define CYFLD_USBPD_V850M_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_V850M_TRIM__SIZE 0x00000002u
#define CYFLD_USBPD_V2P2V_TRIM__OFFSET 0x00000002u
#define CYFLD_USBPD_V2P2V_TRIM__SIZE 0x00000002u
#define CYFLD_USBPD_V2P9V_TRIM__OFFSET 0x00000004u
#define CYFLD_USBPD_V2P9V_TRIM__SIZE 0x00000002u
#define CYFLD_USBPD_V2P5V_TRIM__OFFSET 0x00000006u
#define CYFLD_USBPD_V2P5V_TRIM__SIZE 0x00000002u
#define CYREG_USBPD_TRIM_BCH_DET1_3 0x400aff30u
#define CYFLD_USBPD_V700M_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_V700M_TRIM__SIZE 0x00000003u
#define CYFLD_USBPD_V1P4V_TRIM__OFFSET 0x00000003u
#define CYFLD_USBPD_V1P4V_TRIM__SIZE 0x00000003u
#define CYFLD_USBPD_V1P7V_TRIM__OFFSET 0x00000006u
#define CYFLD_USBPD_V1P7V_TRIM__SIZE 0x00000002u
#define CYREG_USBPD_TRIM_BCH_DET2_0 0x400aff34u
#define CYREG_USBPD_TRIM_BCH_DET2_1 0x400aff38u
#define CYREG_USBPD_TRIM_BCH_DET2_2 0x400aff3cu
#define CYREG_USBPD_TRIM_BCH_DET2_3 0x400aff40u
#define CYREG_USBPD_TRIM_LSCSA1_0 0x400aff44u
#define CYFLD_USBPD_AV1_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_AV1_TRIM__SIZE 0x00000004u
#define CYFLD_USBPD_AV2_TRIM__OFFSET 0x00000004u
#define CYFLD_USBPD_AV2_TRIM__SIZE 0x00000004u
#define CYREG_USBPD_TRIM_LSCSA1_1 0x400aff48u
#define CYFLD_USBPD_OS1_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_OS1_TRIM__SIZE 0x00000005u
#define CYREG_USBPD_TRIM_LSCSA1_2 0x400aff4cu
#define CYFLD_USBPD_OS2_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_OS2_TRIM__SIZE 0x00000005u
#define CYREG_USBPD_TRIM_REFGEN1_0 0x400aff50u
#define CYFLD_USBPD_REFGEN_VREF_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_REFGEN_VREF_TRIM__SIZE 0x00000004u
#define CYFLD_USBPD_REFGEN_VREF_MON_TRIM__OFFSET 0x00000004u
#define CYFLD_USBPD_REFGEN_VREF_MON_TRIM__SIZE 0x00000004u
#define CYREG_USBPD_TRIM_REFGEN1_1 0x400aff54u
#define CYFLD_USBPD_REFGEN_ICLK_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_REFGEN_ICLK_TRIM__SIZE 0x00000001u
#define CYREG_USBPD_TRIM_EA1_0 0x400aff58u
#define CYFLD_USBPD_EA_IREF_CV_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_EA_IREF_CV_TRIM__SIZE 0x00000008u
#define CYREG_USBPD_TRIM_EA1_1 0x400aff5cu
#define CYFLD_USBPD_EA_IPD_CC_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_EA_IPD_CC_TRIM__SIZE 0x00000002u
#define CYREG_USBPD_TRIM_SPARE1 0x400aff60u
#define CYFLD_USBPD_SPARE1_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_SPARE1_TRIM__SIZE 0x00000008u
#define CYREG_USBPD_TRIM_COMP1_0 0x400aff64u
#define CYFLD_USBPD_VIOS_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_VIOS_TRIM__SIZE 0x00000006u
#define CYREG_USBPD_TRIM_DPSLP_0 0x400aff68u
#define CYFLD_USBPD_I_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_I_TRIM__SIZE 0x00000008u
#define CYREG_USBPD_TRIM_DPSLP_1 0x400aff6cu
#define CYFLD_USBPD_REF_TRIM__OFFSET 0x00000000u
#define CYFLD_USBPD_REF_TRIM__SIZE 0x00000004u
#define CYFLD_USBPD_ITRIM_TC__OFFSET 0x00000004u
#define CYFLD_USBPD_ITRIM_TC__SIZE 0x00000004u
#define CYDEV_CPUSS_BASE 0x40100000u
#define CYDEV_CPUSS_SIZE 0x00001000u
#define CYREG_CPUSS_CONFIG 0x40100000u
#define CYFLD_CPUSS_VECT_IN_RAM__OFFSET 0x00000000u
#define CYFLD_CPUSS_VECT_IN_RAM__SIZE 0x00000001u
#define CYREG_CPUSS_SYSREQ 0x40100004u
#define CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET 0x00000000u
#define CYFLD_CPUSS_SYSCALL_COMMAND__SIZE 0x00000010u
#define CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET 0x0000001bu
#define CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE 0x00000001u
#define CYFLD_CPUSS_PRIVILEGED__OFFSET 0x0000001cu
#define CYFLD_CPUSS_PRIVILEGED__SIZE 0x00000001u
#define CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET 0x0000001du
#define CYFLD_CPUSS_ROM_ACCESS_EN__SIZE 0x00000001u
#define CYFLD_CPUSS_HMASTER_0__OFFSET 0x0000001eu
#define CYFLD_CPUSS_HMASTER_0__SIZE 0x00000001u
#define CYFLD_CPUSS_SYSCALL_REQ__OFFSET 0x0000001fu
#define CYFLD_CPUSS_SYSCALL_REQ__SIZE 0x00000001u
#define CYREG_CPUSS_SYSARG 0x40100008u
#define CYFLD_CPUSS_SYSCALL_ARG__OFFSET 0x00000000u
#define CYFLD_CPUSS_SYSCALL_ARG__SIZE 0x00000020u
#define CYREG_CPUSS_PROTECTION 0x4010000cu
#define CYFLD_CPUSS_PROTECTION_MODE__OFFSET 0x00000000u
#define CYFLD_CPUSS_PROTECTION_MODE__SIZE 0x00000004u
#define CYFLD_CPUSS_FLASH_LOCK__OFFSET 0x0000001eu
#define CYFLD_CPUSS_FLASH_LOCK__SIZE 0x00000001u
#define CYFLD_CPUSS_PROTECTION_LOCK__OFFSET 0x0000001fu
#define CYFLD_CPUSS_PROTECTION_LOCK__SIZE 0x00000001u
#define CYREG_CPUSS_PRIV_ROM 0x40100010u
#define CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET 0x00000000u
#define CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE 0x00000008u
#define CYREG_CPUSS_PRIV_RAM 0x40100014u
#define CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET 0x00000000u
#define CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE 0x00000009u
#define CYREG_CPUSS_PRIV_FLASH 0x40100018u
#define CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET 0x00000000u
#define CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE 0x0000000cu
#define CYREG_CPUSS_WOUNDING 0x4010001cu
#define CYFLD_CPUSS_RAM_WOUND__OFFSET 0x00000010u
#define CYFLD_CPUSS_RAM_WOUND__SIZE 0x00000003u
#define CYFLD_CPUSS_FLASH_WOUND__OFFSET 0x00000014u
#define CYFLD_CPUSS_FLASH_WOUND__SIZE 0x00000003u
#define CYREG_CPUSS_FLASH_CTL 0x40100030u
#define CYFLD_CPUSS_FLASH_WS__OFFSET 0x00000000u
#define CYFLD_CPUSS_FLASH_WS__SIZE 0x00000002u
#define CYFLD_CPUSS_PREF_EN__OFFSET 0x00000004u
#define CYFLD_CPUSS_PREF_EN__SIZE 0x00000001u
#define CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET 0x00000008u
#define CYFLD_CPUSS_FLASH_INVALIDATE__SIZE 0x00000001u
#define CYREG_CPUSS_ROM_CTL 0x40100034u
#define CYFLD_CPUSS_ROM_WS__OFFSET 0x00000000u
#define CYFLD_CPUSS_ROM_WS__SIZE 0x00000001u
#define CYDEV_SPCIF_BASE 0x40110000u
#define CYDEV_SPCIF_SIZE 0x00010000u
#define CYREG_SPCIF_GEOMETRY 0x40110000u
#define CYFLD_SPCIF_FLASH__OFFSET 0x00000000u
#define CYFLD_SPCIF_FLASH__SIZE 0x0000000eu
#define CYFLD_SPCIF_SFLASH__OFFSET 0x0000000eu
#define CYFLD_SPCIF_SFLASH__SIZE 0x00000006u
#define CYFLD_SPCIF_NUM_FLASH__OFFSET 0x00000014u
#define CYFLD_SPCIF_NUM_FLASH__SIZE 0x00000002u
#define CYFLD_SPCIF_FLASH_ROW__OFFSET 0x00000016u
#define CYFLD_SPCIF_FLASH_ROW__SIZE 0x00000002u
#define CYFLD_SPCIF_DE_CPD_LP__OFFSET 0x0000001fu
#define CYFLD_SPCIF_DE_CPD_LP__SIZE 0x00000001u
#define CYREG_SPCIF_INTR 0x401107f0u
#define CYFLD_SPCIF_TIMER__OFFSET 0x00000000u
#define CYFLD_SPCIF_TIMER__SIZE 0x00000001u
#define CYREG_SPCIF_INTR_SET 0x401107f4u
#define CYREG_SPCIF_INTR_MASK 0x401107f8u
#define CYREG_SPCIF_INTR_MASKED 0x401107fcu
#define CYDEV_CM0_BASE 0xe0000000u
#define CYDEV_CM0_SIZE 0x00100000u
#define CYREG_CM0_DWT_PID4 0xe0001fd0u
#define CYFLD_CM0_VALUE__OFFSET 0x00000000u
#define CYFLD_CM0_VALUE__SIZE 0x00000020u
#define CYREG_CM0_DWT_PID0 0xe0001fe0u
#define CYREG_CM0_DWT_PID1 0xe0001fe4u
#define CYREG_CM0_DWT_PID2 0xe0001fe8u
#define CYREG_CM0_DWT_PID3 0xe0001fecu
#define CYREG_CM0_DWT_CID0 0xe0001ff0u
#define CYREG_CM0_DWT_CID1 0xe0001ff4u
#define CYREG_CM0_DWT_CID2 0xe0001ff8u
#define CYREG_CM0_DWT_CID3 0xe0001ffcu
#define CYREG_CM0_BP_PID4 0xe0002fd0u
#define CYREG_CM0_BP_PID0 0xe0002fe0u
#define CYREG_CM0_BP_PID1 0xe0002fe4u
#define CYREG_CM0_BP_PID2 0xe0002fe8u
#define CYREG_CM0_BP_PID3 0xe0002fecu
#define CYREG_CM0_BP_CID0 0xe0002ff0u
#define CYREG_CM0_BP_CID1 0xe0002ff4u
#define CYREG_CM0_BP_CID2 0xe0002ff8u
#define CYREG_CM0_BP_CID3 0xe0002ffcu
#define CYREG_CM0_SYST_CSR 0xe000e010u
#define CYFLD_CM0_ENABLE__OFFSET 0x00000000u
#define CYFLD_CM0_ENABLE__SIZE 0x00000001u
#define CYFLD_CM0_TICKINT__OFFSET 0x00000001u
#define CYFLD_CM0_TICKINT__SIZE 0x00000001u
#define CYFLD_CM0_CLKSOURCE__OFFSET 0x00000002u
#define CYFLD_CM0_CLKSOURCE__SIZE 0x00000001u
#define CYFLD_CM0_COUNTFLAG__OFFSET 0x00000010u
#define CYFLD_CM0_COUNTFLAG__SIZE 0x00000001u
#define CYREG_CM0_SYST_RVR 0xe000e014u
#define CYFLD_CM0_RELOAD__OFFSET 0x00000000u
#define CYFLD_CM0_RELOAD__SIZE 0x00000018u
#define CYREG_CM0_SYST_CVR 0xe000e018u
#define CYFLD_CM0_CURRENT__OFFSET 0x00000000u
#define CYFLD_CM0_CURRENT__SIZE 0x00000018u
#define CYREG_CM0_SYST_CALIB 0xe000e01cu
#define CYFLD_CM0_TENMS__OFFSET 0x00000000u
#define CYFLD_CM0_TENMS__SIZE 0x00000018u
#define CYFLD_CM0_SKEW__OFFSET 0x0000001eu
#define CYFLD_CM0_SKEW__SIZE 0x00000001u
#define CYFLD_CM0_NOREF__OFFSET 0x0000001fu
#define CYFLD_CM0_NOREF__SIZE 0x00000001u
#define CYREG_CM0_ISER 0xe000e100u
#define CYFLD_CM0_SETENA__OFFSET 0x00000000u
#define CYFLD_CM0_SETENA__SIZE 0x00000020u
#define CYREG_CM0_ICER 0xe000e180u
#define CYFLD_CM0_CLRENA__OFFSET 0x00000000u
#define CYFLD_CM0_CLRENA__SIZE 0x00000020u
#define CYREG_CM0_ISPR 0xe000e200u
#define CYFLD_CM0_SETPEND__OFFSET 0x00000000u
#define CYFLD_CM0_SETPEND__SIZE 0x00000020u
#define CYREG_CM0_ICPR 0xe000e280u
#define CYFLD_CM0_CLRPEND__OFFSET 0x00000000u
#define CYFLD_CM0_CLRPEND__SIZE 0x00000020u
#define CYREG_CM0_IPR0 0xe000e400u
#define CYFLD_CM0_PRI_N0__OFFSET 0x00000006u
#define CYFLD_CM0_PRI_N0__SIZE 0x00000002u
#define CYFLD_CM0_PRI_N1__OFFSET 0x0000000eu
#define CYFLD_CM0_PRI_N1__SIZE 0x00000002u
#define CYFLD_CM0_PRI_N2__OFFSET 0x00000016u
#define CYFLD_CM0_PRI_N2__SIZE 0x00000002u
#define CYFLD_CM0_PRI_N3__OFFSET 0x0000001eu
#define CYFLD_CM0_PRI_N3__SIZE 0x00000002u
#define CYREG_CM0_IPR1 0xe000e404u
#define CYREG_CM0_IPR2 0xe000e408u
#define CYREG_CM0_IPR3 0xe000e40cu
#define CYREG_CM0_IPR4 0xe000e410u
#define CYREG_CM0_IPR5 0xe000e414u
#define CYREG_CM0_IPR6 0xe000e418u
#define CYREG_CM0_IPR7 0xe000e41cu
#define CYREG_CM0_CPUID 0xe000ed00u
#define CYFLD_CM0_REVISION__OFFSET 0x00000000u
#define CYFLD_CM0_REVISION__SIZE 0x00000004u
#define CYFLD_CM0_PARTNO__OFFSET 0x00000004u
#define CYFLD_CM0_PARTNO__SIZE 0x0000000cu
#define CYFLD_CM0_CONSTANT__OFFSET 0x00000010u
#define CYFLD_CM0_CONSTANT__SIZE 0x00000004u
#define CYFLD_CM0_VARIANT__OFFSET 0x00000014u
#define CYFLD_CM0_VARIANT__SIZE 0x00000004u
#define CYFLD_CM0_IMPLEMENTER__OFFSET 0x00000018u
#define CYFLD_CM0_IMPLEMENTER__SIZE 0x00000008u
#define CYREG_CM0_ICSR 0xe000ed04u
#define CYFLD_CM0_VECTACTIVE__OFFSET 0x00000000u
#define CYFLD_CM0_VECTACTIVE__SIZE 0x00000009u
#define CYFLD_CM0_VECTPENDING__OFFSET 0x0000000cu
#define CYFLD_CM0_VECTPENDING__SIZE 0x00000009u
#define CYFLD_CM0_ISRPENDING__OFFSET 0x00000016u
#define CYFLD_CM0_ISRPENDING__SIZE 0x00000001u
#define CYFLD_CM0_ISRPREEMPT__OFFSET 0x00000017u
#define CYFLD_CM0_ISRPREEMPT__SIZE 0x00000001u
#define CYFLD_CM0_PENDSTCLR__OFFSET 0x00000019u
#define CYFLD_CM0_PENDSTCLR__SIZE 0x00000001u
#define CYFLD_CM0_PENDSTSETb__OFFSET 0x0000001au
#define CYFLD_CM0_PENDSTSETb__SIZE 0x00000001u
#define CYFLD_CM0_PENDSVCLR__OFFSET 0x0000001bu
#define CYFLD_CM0_PENDSVCLR__SIZE 0x00000001u
#define CYFLD_CM0_PENDSVSET__OFFSET 0x0000001cu
#define CYFLD_CM0_PENDSVSET__SIZE 0x00000001u
#define CYFLD_CM0_NMIPENDSET__OFFSET 0x0000001fu
#define CYFLD_CM0_NMIPENDSET__SIZE 0x00000001u
#define CYREG_CM0_AIRCR 0xe000ed0cu
#define CYFLD_CM0_VECTCLRACTIVE__OFFSET 0x00000001u
#define CYFLD_CM0_VECTCLRACTIVE__SIZE 0x00000001u
#define CYFLD_CM0_SYSRESETREQ__OFFSET 0x00000002u
#define CYFLD_CM0_SYSRESETREQ__SIZE 0x00000001u
#define CYFLD_CM0_ENDIANNESS__OFFSET 0x0000000fu
#define CYFLD_CM0_ENDIANNESS__SIZE 0x00000001u
#define CYFLD_CM0_VECTKEY__OFFSET 0x00000010u
#define CYFLD_CM0_VECTKEY__SIZE 0x00000010u
#define CYREG_CM0_SCR 0xe000ed10u
#define CYFLD_CM0_SLEEPONEXIT__OFFSET 0x00000001u
#define CYFLD_CM0_SLEEPONEXIT__SIZE 0x00000001u
#define CYFLD_CM0_SLEEPDEEP__OFFSET 0x00000002u
#define CYFLD_CM0_SLEEPDEEP__SIZE 0x00000001u
#define CYFLD_CM0_SEVONPEND__OFFSET 0x00000004u
#define CYFLD_CM0_SEVONPEND__SIZE 0x00000001u
#define CYREG_CM0_CCR 0xe000ed14u
#define CYFLD_CM0_UNALIGN_TRP__OFFSET 0x00000003u
#define CYFLD_CM0_UNALIGN_TRP__SIZE 0x00000001u
#define CYFLD_CM0_STKALIGN__OFFSET 0x00000009u
#define CYFLD_CM0_STKALIGN__SIZE 0x00000001u
#define CYREG_CM0_SHPR2 0xe000ed1cu
#define CYFLD_CM0_PRI_11__OFFSET 0x0000001eu
#define CYFLD_CM0_PRI_11__SIZE 0x00000002u
#define CYREG_CM0_SHPR3 0xe000ed20u
#define CYFLD_CM0_PRI_14__OFFSET 0x00000016u
#define CYFLD_CM0_PRI_14__SIZE 0x00000002u
#define CYFLD_CM0_PRI_15__OFFSET 0x0000001eu
#define CYFLD_CM0_PRI_15__SIZE 0x00000002u
#define CYREG_CM0_SHCSR 0xe000ed24u
#define CYFLD_CM0_SVCALLPENDED__OFFSET 0x0000000fu
#define CYFLD_CM0_SVCALLPENDED__SIZE 0x00000001u
#define CYREG_CM0_SCS_PID4 0xe000efd0u
#define CYREG_CM0_SCS_PID0 0xe000efe0u
#define CYREG_CM0_SCS_PID1 0xe000efe4u
#define CYREG_CM0_SCS_PID2 0xe000efe8u
#define CYREG_CM0_SCS_PID3 0xe000efecu
#define CYREG_CM0_SCS_CID0 0xe000eff0u
#define CYREG_CM0_SCS_CID1 0xe000eff4u
#define CYREG_CM0_SCS_CID2 0xe000eff8u
#define CYREG_CM0_SCS_CID3 0xe000effcu
#define CYREG_CM0_ROM_SCS 0xe00ff000u
#define CYREG_CM0_ROM_DWT 0xe00ff004u
#define CYREG_CM0_ROM_BPU 0xe00ff008u
#define CYREG_CM0_ROM_END 0xe00ff00cu
#define CYREG_CM0_ROM_CSMT 0xe00fffccu
#define CYREG_CM0_ROM_PID4 0xe00fffd0u
#define CYREG_CM0_ROM_PID0 0xe00fffe0u
#define CYREG_CM0_ROM_PID1 0xe00fffe4u
#define CYREG_CM0_ROM_PID2 0xe00fffe8u
#define CYREG_CM0_ROM_PID3 0xe00fffecu
#define CYREG_CM0_ROM_CID0 0xe00ffff0u
#define CYREG_CM0_ROM_CID1 0xe00ffff4u
#define CYREG_CM0_ROM_CID2 0xe00ffff8u
#define CYREG_CM0_ROM_CID3 0xe00ffffcu
#define CYDEV_ROMTABLE_BASE 0xf0000000u
#define CYDEV_ROMTABLE_SIZE 0x00001000u
#define CYREG_ROMTABLE_ADDR 0xf0000000u
#define CYFLD_ROMTABLE_PRESENT__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_PRESENT__SIZE 0x00000001u
#define CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET 0x00000001u
#define CYFLD_ROMTABLE_FORMAT_32BIT__SIZE 0x00000001u
#define CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET 0x0000000cu
#define CYFLD_ROMTABLE_ADDR_OFFSET__SIZE 0x00000014u
#define CYREG_ROMTABLE_DID 0xf0000fccu
#define CYFLD_ROMTABLE_VALUE__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_VALUE__SIZE 0x00000020u
#define CYREG_ROMTABLE_PID4 0xf0000fd0u
#define CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE 0x00000004u
#define CYFLD_ROMTABLE_COUNT__OFFSET 0x00000004u
#define CYFLD_ROMTABLE_COUNT__SIZE 0x00000004u
#define CYREG_ROMTABLE_PID5 0xf0000fd4u
#define CYREG_ROMTABLE_PID6 0xf0000fd8u
#define CYREG_ROMTABLE_PID7 0xf0000fdcu
#define CYREG_ROMTABLE_PID0 0xf0000fe0u
#define CYFLD_ROMTABLE_PN_MIN__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_PN_MIN__SIZE 0x00000008u
#define CYREG_ROMTABLE_PID1 0xf0000fe4u
#define CYFLD_ROMTABLE_PN_MAJ__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_PN_MAJ__SIZE 0x00000004u
#define CYFLD_ROMTABLE_JEPID_MIN__OFFSET 0x00000004u
#define CYFLD_ROMTABLE_JEPID_MIN__SIZE 0x00000004u
#define CYREG_ROMTABLE_PID2 0xf0000fe8u
#define CYFLD_ROMTABLE_JEPID_MAJ__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_JEPID_MAJ__SIZE 0x00000003u
#define CYFLD_ROMTABLE_REV__OFFSET 0x00000004u
#define CYFLD_ROMTABLE_REV__SIZE 0x00000004u
#define CYREG_ROMTABLE_PID3 0xf0000fecu
#define CYFLD_ROMTABLE_CM__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_CM__SIZE 0x00000004u
#define CYFLD_ROMTABLE_REV_AND__OFFSET 0x00000004u
#define CYFLD_ROMTABLE_REV_AND__SIZE 0x00000004u
#define CYREG_ROMTABLE_CID0 0xf0000ff0u
#define CYREG_ROMTABLE_CID1 0xf0000ff4u
#define CYREG_ROMTABLE_CID2 0xf0000ff8u
#define CYREG_ROMTABLE_CID3 0xf0000ffcu
#define CYDEV_FLS_SECTOR_SIZE 0x00010000u
#define CYDEV_FLS_ROW_SIZE 0x00000080u
#endif /* CYDEVICE_TRM_H */
