Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: Hough.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Hough.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Hough"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : Hough
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ashley/Hough/RTL/Width.v" into library work
Parsing module <Width>.
Analyzing Verilog file "/home/ashley/Hough/RTL/Resize.v" into library work
Parsing module <Resize>.
Analyzing Verilog file "/home/ashley/Hough/RTL/Line.v" into library work
Parsing module <Line>.
Analyzing Verilog file "/home/ashley/Hough/RTL/Height.v" into library work
Parsing module <Height>.
Analyzing Verilog file "/home/ashley/Hough/RTL/Edge.v" into library work
Parsing module <Edge>.
Analyzing Verilog file "/home/ashley/Hough/RTL/Hough.v" into library work
Parsing module <Hough>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Hough>.

Elaborating module <Edge>.

Elaborating module <Width>.
WARNING:HDLCompiler:413 - "/home/ashley/Hough/RTL/Width.v" Line 19: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ashley/Hough/RTL/Width.v" Line 21: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <Height>.
WARNING:HDLCompiler:413 - "/home/ashley/Hough/RTL/Height.v" Line 21: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ashley/Hough/RTL/Height.v" Line 23: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <Resize>.
WARNING:HDLCompiler:413 - "/home/ashley/Hough/RTL/Resize.v" Line 32: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ashley/Hough/RTL/Resize.v" Line 34: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <Line>.
WARNING:HDLCompiler:413 - "/home/ashley/Hough/RTL/Line.v" Line 29: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ashley/Hough/RTL/Line.v" Line 31: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Hough>.
    Related source file is "/home/ashley/Hough/RTL/Hough.v".
    Summary:
	no macro.
Unit <Hough> synthesized.

Synthesizing Unit <Edge>.
    Related source file is "/home/ashley/Hough/RTL/Edge.v".
        BUFF = 100
        EXTRA = 1
WARNING:Xst:647 - Input <PixelIn<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <PixelOut>.
    Found 1-bit register for signal <FrameOut>.
    Found 1-bit register for signal <LineOut>.
    Found 1-bit register for signal <pixelDelay<1><4>>.
    Found 1-bit register for signal <pixelDelay<1><3>>.
    Found 1-bit register for signal <pixelDelay<1><2>>.
    Found 1-bit register for signal <pixelDelay<1><1>>.
    Found 1-bit register for signal <pixelDelay<1><0>>.
    Found 1-bit register for signal <pixelDelay<2><5>>.
    Found 1-bit register for signal <pixelDelay<2><4>>.
    Found 1-bit register for signal <pixelDelay<2><3>>.
    Found 1-bit register for signal <pixelDelay<2><2>>.
    Found 1-bit register for signal <pixelDelay<2><1>>.
    Found 1-bit register for signal <pixelDelay<2><0>>.
    Found 1-bit register for signal <pixelDelay<3><5>>.
    Found 1-bit register for signal <pixelDelay<3><4>>.
    Found 1-bit register for signal <pixelDelay<3><3>>.
    Found 1-bit register for signal <pixelDelay<3><2>>.
    Found 1-bit register for signal <pixelDelay<3><1>>.
    Found 1-bit register for signal <pixelDelay<3><0>>.
    Found 1-bit register for signal <pixelDelay<4><5>>.
    Found 1-bit register for signal <pixelDelay<4><4>>.
    Found 1-bit register for signal <pixelDelay<4><3>>.
    Found 1-bit register for signal <pixelDelay<4><2>>.
    Found 1-bit register for signal <pixelDelay<4><1>>.
    Found 1-bit register for signal <pixelDelay<4><0>>.
    Found 1-bit register for signal <pixelDelay<5><5>>.
    Found 1-bit register for signal <pixelDelay<5><4>>.
    Found 1-bit register for signal <pixelDelay<5><3>>.
    Found 1-bit register for signal <pixelDelay<5><2>>.
    Found 1-bit register for signal <pixelDelay<5><1>>.
    Found 1-bit register for signal <pixelDelay<5><0>>.
    Found 1-bit register for signal <pixelDelay<6><5>>.
    Found 1-bit register for signal <pixelDelay<6><4>>.
    Found 1-bit register for signal <pixelDelay<6><3>>.
    Found 1-bit register for signal <pixelDelay<6><2>>.
    Found 1-bit register for signal <pixelDelay<6><1>>.
    Found 1-bit register for signal <pixelDelay<6><0>>.
    Found 1-bit register for signal <pixelDelay<7><5>>.
    Found 1-bit register for signal <pixelDelay<7><4>>.
    Found 1-bit register for signal <pixelDelay<7><3>>.
    Found 1-bit register for signal <pixelDelay<7><2>>.
    Found 1-bit register for signal <pixelDelay<7><1>>.
    Found 1-bit register for signal <pixelDelay<7><0>>.
    Found 1-bit register for signal <pixelDelay<8><5>>.
    Found 1-bit register for signal <pixelDelay<8><4>>.
    Found 1-bit register for signal <pixelDelay<8><3>>.
    Found 1-bit register for signal <pixelDelay<8><2>>.
    Found 1-bit register for signal <pixelDelay<8><1>>.
    Found 1-bit register for signal <pixelDelay<8><0>>.
    Found 1-bit register for signal <pixelDelay<9><5>>.
    Found 1-bit register for signal <pixelDelay<9><4>>.
    Found 1-bit register for signal <pixelDelay<9><3>>.
    Found 1-bit register for signal <pixelDelay<9><2>>.
    Found 1-bit register for signal <pixelDelay<9><1>>.
    Found 1-bit register for signal <pixelDelay<9><0>>.
    Found 1-bit register for signal <pixelDelay<10><5>>.
    Found 1-bit register for signal <pixelDelay<10><4>>.
    Found 1-bit register for signal <pixelDelay<10><3>>.
    Found 1-bit register for signal <pixelDelay<10><2>>.
    Found 1-bit register for signal <pixelDelay<10><1>>.
    Found 1-bit register for signal <pixelDelay<10><0>>.
    Found 1-bit register for signal <pixelDelay<11><5>>.
    Found 1-bit register for signal <pixelDelay<11><4>>.
    Found 1-bit register for signal <pixelDelay<11><3>>.
    Found 1-bit register for signal <pixelDelay<11><2>>.
    Found 1-bit register for signal <pixelDelay<11><1>>.
    Found 1-bit register for signal <pixelDelay<11><0>>.
    Found 1-bit register for signal <pixelDelay<12><5>>.
    Found 1-bit register for signal <pixelDelay<12><4>>.
    Found 1-bit register for signal <pixelDelay<12><3>>.
    Found 1-bit register for signal <pixelDelay<12><2>>.
    Found 1-bit register for signal <pixelDelay<12><1>>.
    Found 1-bit register for signal <pixelDelay<12><0>>.
    Found 1-bit register for signal <pixelDelay<13><5>>.
    Found 1-bit register for signal <pixelDelay<13><4>>.
    Found 1-bit register for signal <pixelDelay<13><3>>.
    Found 1-bit register for signal <pixelDelay<13><2>>.
    Found 1-bit register for signal <pixelDelay<13><1>>.
    Found 1-bit register for signal <pixelDelay<13><0>>.
    Found 1-bit register for signal <pixelDelay<14><5>>.
    Found 1-bit register for signal <pixelDelay<14><4>>.
    Found 1-bit register for signal <pixelDelay<14><3>>.
    Found 1-bit register for signal <pixelDelay<14><2>>.
    Found 1-bit register for signal <pixelDelay<14><1>>.
    Found 1-bit register for signal <pixelDelay<14><0>>.
    Found 1-bit register for signal <pixelDelay<15><5>>.
    Found 1-bit register for signal <pixelDelay<15><4>>.
    Found 1-bit register for signal <pixelDelay<15><3>>.
    Found 1-bit register for signal <pixelDelay<15><2>>.
    Found 1-bit register for signal <pixelDelay<15><1>>.
    Found 1-bit register for signal <pixelDelay<15><0>>.
    Found 1-bit register for signal <pixelDelay<16><5>>.
    Found 1-bit register for signal <pixelDelay<16><4>>.
    Found 1-bit register for signal <pixelDelay<16><3>>.
    Found 1-bit register for signal <pixelDelay<16><2>>.
    Found 1-bit register for signal <pixelDelay<16><1>>.
    Found 1-bit register for signal <pixelDelay<16><0>>.
    Found 1-bit register for signal <pixelDelay<17><5>>.
    Found 1-bit register for signal <pixelDelay<17><4>>.
    Found 1-bit register for signal <pixelDelay<17><3>>.
    Found 1-bit register for signal <pixelDelay<17><2>>.
    Found 1-bit register for signal <pixelDelay<17><1>>.
    Found 1-bit register for signal <pixelDelay<17><0>>.
    Found 1-bit register for signal <pixelDelay<18><5>>.
    Found 1-bit register for signal <pixelDelay<18><4>>.
    Found 1-bit register for signal <pixelDelay<18><3>>.
    Found 1-bit register for signal <pixelDelay<18><2>>.
    Found 1-bit register for signal <pixelDelay<18><1>>.
    Found 1-bit register for signal <pixelDelay<18><0>>.
    Found 1-bit register for signal <pixelDelay<19><5>>.
    Found 1-bit register for signal <pixelDelay<19><4>>.
    Found 1-bit register for signal <pixelDelay<19><3>>.
    Found 1-bit register for signal <pixelDelay<19><2>>.
    Found 1-bit register for signal <pixelDelay<19><1>>.
    Found 1-bit register for signal <pixelDelay<19><0>>.
    Found 1-bit register for signal <pixelDelay<20><5>>.
    Found 1-bit register for signal <pixelDelay<20><4>>.
    Found 1-bit register for signal <pixelDelay<20><3>>.
    Found 1-bit register for signal <pixelDelay<20><2>>.
    Found 1-bit register for signal <pixelDelay<20><1>>.
    Found 1-bit register for signal <pixelDelay<20><0>>.
    Found 1-bit register for signal <pixelDelay<21><5>>.
    Found 1-bit register for signal <pixelDelay<21><4>>.
    Found 1-bit register for signal <pixelDelay<21><3>>.
    Found 1-bit register for signal <pixelDelay<21><2>>.
    Found 1-bit register for signal <pixelDelay<21><1>>.
    Found 1-bit register for signal <pixelDelay<21><0>>.
    Found 1-bit register for signal <pixelDelay<22><5>>.
    Found 1-bit register for signal <pixelDelay<22><4>>.
    Found 1-bit register for signal <pixelDelay<22><3>>.
    Found 1-bit register for signal <pixelDelay<22><2>>.
    Found 1-bit register for signal <pixelDelay<22><1>>.
    Found 1-bit register for signal <pixelDelay<22><0>>.
    Found 1-bit register for signal <pixelDelay<23><5>>.
    Found 1-bit register for signal <pixelDelay<23><4>>.
    Found 1-bit register for signal <pixelDelay<23><3>>.
    Found 1-bit register for signal <pixelDelay<23><2>>.
    Found 1-bit register for signal <pixelDelay<23><1>>.
    Found 1-bit register for signal <pixelDelay<23><0>>.
    Found 1-bit register for signal <pixelDelay<24><5>>.
    Found 1-bit register for signal <pixelDelay<24><4>>.
    Found 1-bit register for signal <pixelDelay<24><3>>.
    Found 1-bit register for signal <pixelDelay<24><2>>.
    Found 1-bit register for signal <pixelDelay<24><1>>.
    Found 1-bit register for signal <pixelDelay<24><0>>.
    Found 1-bit register for signal <pixelDelay<25><5>>.
    Found 1-bit register for signal <pixelDelay<25><4>>.
    Found 1-bit register for signal <pixelDelay<25><3>>.
    Found 1-bit register for signal <pixelDelay<25><2>>.
    Found 1-bit register for signal <pixelDelay<25><1>>.
    Found 1-bit register for signal <pixelDelay<25><0>>.
    Found 1-bit register for signal <pixelDelay<26><5>>.
    Found 1-bit register for signal <pixelDelay<26><4>>.
    Found 1-bit register for signal <pixelDelay<26><3>>.
    Found 1-bit register for signal <pixelDelay<26><2>>.
    Found 1-bit register for signal <pixelDelay<26><1>>.
    Found 1-bit register for signal <pixelDelay<26><0>>.
    Found 1-bit register for signal <pixelDelay<27><5>>.
    Found 1-bit register for signal <pixelDelay<27><4>>.
    Found 1-bit register for signal <pixelDelay<27><3>>.
    Found 1-bit register for signal <pixelDelay<27><2>>.
    Found 1-bit register for signal <pixelDelay<27><1>>.
    Found 1-bit register for signal <pixelDelay<27><0>>.
    Found 1-bit register for signal <pixelDelay<28><5>>.
    Found 1-bit register for signal <pixelDelay<28><4>>.
    Found 1-bit register for signal <pixelDelay<28><3>>.
    Found 1-bit register for signal <pixelDelay<28><2>>.
    Found 1-bit register for signal <pixelDelay<28><1>>.
    Found 1-bit register for signal <pixelDelay<28><0>>.
    Found 1-bit register for signal <pixelDelay<29><5>>.
    Found 1-bit register for signal <pixelDelay<29><4>>.
    Found 1-bit register for signal <pixelDelay<29><3>>.
    Found 1-bit register for signal <pixelDelay<29><2>>.
    Found 1-bit register for signal <pixelDelay<29><1>>.
    Found 1-bit register for signal <pixelDelay<29><0>>.
    Found 1-bit register for signal <pixelDelay<30><5>>.
    Found 1-bit register for signal <pixelDelay<30><4>>.
    Found 1-bit register for signal <pixelDelay<30><3>>.
    Found 1-bit register for signal <pixelDelay<30><2>>.
    Found 1-bit register for signal <pixelDelay<30><1>>.
    Found 1-bit register for signal <pixelDelay<30><0>>.
    Found 1-bit register for signal <pixelDelay<31><5>>.
    Found 1-bit register for signal <pixelDelay<31><4>>.
    Found 1-bit register for signal <pixelDelay<31><3>>.
    Found 1-bit register for signal <pixelDelay<31><2>>.
    Found 1-bit register for signal <pixelDelay<31><1>>.
    Found 1-bit register for signal <pixelDelay<31><0>>.
    Found 1-bit register for signal <pixelDelay<32><5>>.
    Found 1-bit register for signal <pixelDelay<32><4>>.
    Found 1-bit register for signal <pixelDelay<32><3>>.
    Found 1-bit register for signal <pixelDelay<32><2>>.
    Found 1-bit register for signal <pixelDelay<32><1>>.
    Found 1-bit register for signal <pixelDelay<32><0>>.
    Found 1-bit register for signal <pixelDelay<33><5>>.
    Found 1-bit register for signal <pixelDelay<33><4>>.
    Found 1-bit register for signal <pixelDelay<33><3>>.
    Found 1-bit register for signal <pixelDelay<33><2>>.
    Found 1-bit register for signal <pixelDelay<33><1>>.
    Found 1-bit register for signal <pixelDelay<33><0>>.
    Found 1-bit register for signal <pixelDelay<34><5>>.
    Found 1-bit register for signal <pixelDelay<34><4>>.
    Found 1-bit register for signal <pixelDelay<34><3>>.
    Found 1-bit register for signal <pixelDelay<34><2>>.
    Found 1-bit register for signal <pixelDelay<34><1>>.
    Found 1-bit register for signal <pixelDelay<34><0>>.
    Found 1-bit register for signal <pixelDelay<35><5>>.
    Found 1-bit register for signal <pixelDelay<35><4>>.
    Found 1-bit register for signal <pixelDelay<35><3>>.
    Found 1-bit register for signal <pixelDelay<35><2>>.
    Found 1-bit register for signal <pixelDelay<35><1>>.
    Found 1-bit register for signal <pixelDelay<35><0>>.
    Found 1-bit register for signal <pixelDelay<36><5>>.
    Found 1-bit register for signal <pixelDelay<36><4>>.
    Found 1-bit register for signal <pixelDelay<36><3>>.
    Found 1-bit register for signal <pixelDelay<36><2>>.
    Found 1-bit register for signal <pixelDelay<36><1>>.
    Found 1-bit register for signal <pixelDelay<36><0>>.
    Found 1-bit register for signal <pixelDelay<37><5>>.
    Found 1-bit register for signal <pixelDelay<37><4>>.
    Found 1-bit register for signal <pixelDelay<37><3>>.
    Found 1-bit register for signal <pixelDelay<37><2>>.
    Found 1-bit register for signal <pixelDelay<37><1>>.
    Found 1-bit register for signal <pixelDelay<37><0>>.
    Found 1-bit register for signal <pixelDelay<38><5>>.
    Found 1-bit register for signal <pixelDelay<38><4>>.
    Found 1-bit register for signal <pixelDelay<38><3>>.
    Found 1-bit register for signal <pixelDelay<38><2>>.
    Found 1-bit register for signal <pixelDelay<38><1>>.
    Found 1-bit register for signal <pixelDelay<38><0>>.
    Found 1-bit register for signal <pixelDelay<39><5>>.
    Found 1-bit register for signal <pixelDelay<39><4>>.
    Found 1-bit register for signal <pixelDelay<39><3>>.
    Found 1-bit register for signal <pixelDelay<39><2>>.
    Found 1-bit register for signal <pixelDelay<39><1>>.
    Found 1-bit register for signal <pixelDelay<39><0>>.
    Found 1-bit register for signal <pixelDelay<40><5>>.
    Found 1-bit register for signal <pixelDelay<40><4>>.
    Found 1-bit register for signal <pixelDelay<40><3>>.
    Found 1-bit register for signal <pixelDelay<40><2>>.
    Found 1-bit register for signal <pixelDelay<40><1>>.
    Found 1-bit register for signal <pixelDelay<40><0>>.
    Found 1-bit register for signal <pixelDelay<41><5>>.
    Found 1-bit register for signal <pixelDelay<41><4>>.
    Found 1-bit register for signal <pixelDelay<41><3>>.
    Found 1-bit register for signal <pixelDelay<41><2>>.
    Found 1-bit register for signal <pixelDelay<41><1>>.
    Found 1-bit register for signal <pixelDelay<41><0>>.
    Found 1-bit register for signal <pixelDelay<42><5>>.
    Found 1-bit register for signal <pixelDelay<42><4>>.
    Found 1-bit register for signal <pixelDelay<42><3>>.
    Found 1-bit register for signal <pixelDelay<42><2>>.
    Found 1-bit register for signal <pixelDelay<42><1>>.
    Found 1-bit register for signal <pixelDelay<42><0>>.
    Found 1-bit register for signal <pixelDelay<43><5>>.
    Found 1-bit register for signal <pixelDelay<43><4>>.
    Found 1-bit register for signal <pixelDelay<43><3>>.
    Found 1-bit register for signal <pixelDelay<43><2>>.
    Found 1-bit register for signal <pixelDelay<43><1>>.
    Found 1-bit register for signal <pixelDelay<43><0>>.
    Found 1-bit register for signal <pixelDelay<44><5>>.
    Found 1-bit register for signal <pixelDelay<44><4>>.
    Found 1-bit register for signal <pixelDelay<44><3>>.
    Found 1-bit register for signal <pixelDelay<44><2>>.
    Found 1-bit register for signal <pixelDelay<44><1>>.
    Found 1-bit register for signal <pixelDelay<44><0>>.
    Found 1-bit register for signal <pixelDelay<45><5>>.
    Found 1-bit register for signal <pixelDelay<45><4>>.
    Found 1-bit register for signal <pixelDelay<45><3>>.
    Found 1-bit register for signal <pixelDelay<45><2>>.
    Found 1-bit register for signal <pixelDelay<45><1>>.
    Found 1-bit register for signal <pixelDelay<45><0>>.
    Found 1-bit register for signal <pixelDelay<46><5>>.
    Found 1-bit register for signal <pixelDelay<46><4>>.
    Found 1-bit register for signal <pixelDelay<46><3>>.
    Found 1-bit register for signal <pixelDelay<46><2>>.
    Found 1-bit register for signal <pixelDelay<46><1>>.
    Found 1-bit register for signal <pixelDelay<46><0>>.
    Found 1-bit register for signal <pixelDelay<47><5>>.
    Found 1-bit register for signal <pixelDelay<47><4>>.
    Found 1-bit register for signal <pixelDelay<47><3>>.
    Found 1-bit register for signal <pixelDelay<47><2>>.
    Found 1-bit register for signal <pixelDelay<47><1>>.
    Found 1-bit register for signal <pixelDelay<47><0>>.
    Found 1-bit register for signal <pixelDelay<48><5>>.
    Found 1-bit register for signal <pixelDelay<48><4>>.
    Found 1-bit register for signal <pixelDelay<48><3>>.
    Found 1-bit register for signal <pixelDelay<48><2>>.
    Found 1-bit register for signal <pixelDelay<48><1>>.
    Found 1-bit register for signal <pixelDelay<48><0>>.
    Found 1-bit register for signal <pixelDelay<49><5>>.
    Found 1-bit register for signal <pixelDelay<49><4>>.
    Found 1-bit register for signal <pixelDelay<49><3>>.
    Found 1-bit register for signal <pixelDelay<49><2>>.
    Found 1-bit register for signal <pixelDelay<49><1>>.
    Found 1-bit register for signal <pixelDelay<49><0>>.
    Found 1-bit register for signal <pixelDelay<50><5>>.
    Found 1-bit register for signal <pixelDelay<50><4>>.
    Found 1-bit register for signal <pixelDelay<50><3>>.
    Found 1-bit register for signal <pixelDelay<50><2>>.
    Found 1-bit register for signal <pixelDelay<50><1>>.
    Found 1-bit register for signal <pixelDelay<50><0>>.
    Found 1-bit register for signal <pixelDelay<51><5>>.
    Found 1-bit register for signal <pixelDelay<51><4>>.
    Found 1-bit register for signal <pixelDelay<51><3>>.
    Found 1-bit register for signal <pixelDelay<51><2>>.
    Found 1-bit register for signal <pixelDelay<51><1>>.
    Found 1-bit register for signal <pixelDelay<51><0>>.
    Found 1-bit register for signal <pixelDelay<52><5>>.
    Found 1-bit register for signal <pixelDelay<52><4>>.
    Found 1-bit register for signal <pixelDelay<52><3>>.
    Found 1-bit register for signal <pixelDelay<52><2>>.
    Found 1-bit register for signal <pixelDelay<52><1>>.
    Found 1-bit register for signal <pixelDelay<52><0>>.
    Found 1-bit register for signal <pixelDelay<53><5>>.
    Found 1-bit register for signal <pixelDelay<53><4>>.
    Found 1-bit register for signal <pixelDelay<53><3>>.
    Found 1-bit register for signal <pixelDelay<53><2>>.
    Found 1-bit register for signal <pixelDelay<53><1>>.
    Found 1-bit register for signal <pixelDelay<53><0>>.
    Found 1-bit register for signal <pixelDelay<54><5>>.
    Found 1-bit register for signal <pixelDelay<54><4>>.
    Found 1-bit register for signal <pixelDelay<54><3>>.
    Found 1-bit register for signal <pixelDelay<54><2>>.
    Found 1-bit register for signal <pixelDelay<54><1>>.
    Found 1-bit register for signal <pixelDelay<54><0>>.
    Found 1-bit register for signal <pixelDelay<55><5>>.
    Found 1-bit register for signal <pixelDelay<55><4>>.
    Found 1-bit register for signal <pixelDelay<55><3>>.
    Found 1-bit register for signal <pixelDelay<55><2>>.
    Found 1-bit register for signal <pixelDelay<55><1>>.
    Found 1-bit register for signal <pixelDelay<55><0>>.
    Found 1-bit register for signal <pixelDelay<56><5>>.
    Found 1-bit register for signal <pixelDelay<56><4>>.
    Found 1-bit register for signal <pixelDelay<56><3>>.
    Found 1-bit register for signal <pixelDelay<56><2>>.
    Found 1-bit register for signal <pixelDelay<56><1>>.
    Found 1-bit register for signal <pixelDelay<56><0>>.
    Found 1-bit register for signal <pixelDelay<57><5>>.
    Found 1-bit register for signal <pixelDelay<57><4>>.
    Found 1-bit register for signal <pixelDelay<57><3>>.
    Found 1-bit register for signal <pixelDelay<57><2>>.
    Found 1-bit register for signal <pixelDelay<57><1>>.
    Found 1-bit register for signal <pixelDelay<57><0>>.
    Found 1-bit register for signal <pixelDelay<58><5>>.
    Found 1-bit register for signal <pixelDelay<58><4>>.
    Found 1-bit register for signal <pixelDelay<58><3>>.
    Found 1-bit register for signal <pixelDelay<58><2>>.
    Found 1-bit register for signal <pixelDelay<58><1>>.
    Found 1-bit register for signal <pixelDelay<58><0>>.
    Found 1-bit register for signal <pixelDelay<59><5>>.
    Found 1-bit register for signal <pixelDelay<59><4>>.
    Found 1-bit register for signal <pixelDelay<59><3>>.
    Found 1-bit register for signal <pixelDelay<59><2>>.
    Found 1-bit register for signal <pixelDelay<59><1>>.
    Found 1-bit register for signal <pixelDelay<59><0>>.
    Found 1-bit register for signal <pixelDelay<60><5>>.
    Found 1-bit register for signal <pixelDelay<60><4>>.
    Found 1-bit register for signal <pixelDelay<60><3>>.
    Found 1-bit register for signal <pixelDelay<60><2>>.
    Found 1-bit register for signal <pixelDelay<60><1>>.
    Found 1-bit register for signal <pixelDelay<60><0>>.
    Found 1-bit register for signal <pixelDelay<61><5>>.
    Found 1-bit register for signal <pixelDelay<61><4>>.
    Found 1-bit register for signal <pixelDelay<61><3>>.
    Found 1-bit register for signal <pixelDelay<61><2>>.
    Found 1-bit register for signal <pixelDelay<61><1>>.
    Found 1-bit register for signal <pixelDelay<61><0>>.
    Found 1-bit register for signal <pixelDelay<62><5>>.
    Found 1-bit register for signal <pixelDelay<62><4>>.
    Found 1-bit register for signal <pixelDelay<62><3>>.
    Found 1-bit register for signal <pixelDelay<62><2>>.
    Found 1-bit register for signal <pixelDelay<62><1>>.
    Found 1-bit register for signal <pixelDelay<62><0>>.
    Found 1-bit register for signal <pixelDelay<63><5>>.
    Found 1-bit register for signal <pixelDelay<63><4>>.
    Found 1-bit register for signal <pixelDelay<63><3>>.
    Found 1-bit register for signal <pixelDelay<63><2>>.
    Found 1-bit register for signal <pixelDelay<63><1>>.
    Found 1-bit register for signal <pixelDelay<63><0>>.
    Found 1-bit register for signal <pixelDelay<64><5>>.
    Found 1-bit register for signal <pixelDelay<64><4>>.
    Found 1-bit register for signal <pixelDelay<64><3>>.
    Found 1-bit register for signal <pixelDelay<64><2>>.
    Found 1-bit register for signal <pixelDelay<64><1>>.
    Found 1-bit register for signal <pixelDelay<64><0>>.
    Found 1-bit register for signal <pixelDelay<65><5>>.
    Found 1-bit register for signal <pixelDelay<65><4>>.
    Found 1-bit register for signal <pixelDelay<65><3>>.
    Found 1-bit register for signal <pixelDelay<65><2>>.
    Found 1-bit register for signal <pixelDelay<65><1>>.
    Found 1-bit register for signal <pixelDelay<65><0>>.
    Found 1-bit register for signal <pixelDelay<66><5>>.
    Found 1-bit register for signal <pixelDelay<66><4>>.
    Found 1-bit register for signal <pixelDelay<66><3>>.
    Found 1-bit register for signal <pixelDelay<66><2>>.
    Found 1-bit register for signal <pixelDelay<66><1>>.
    Found 1-bit register for signal <pixelDelay<66><0>>.
    Found 1-bit register for signal <pixelDelay<67><5>>.
    Found 1-bit register for signal <pixelDelay<67><4>>.
    Found 1-bit register for signal <pixelDelay<67><3>>.
    Found 1-bit register for signal <pixelDelay<67><2>>.
    Found 1-bit register for signal <pixelDelay<67><1>>.
    Found 1-bit register for signal <pixelDelay<67><0>>.
    Found 1-bit register for signal <pixelDelay<68><5>>.
    Found 1-bit register for signal <pixelDelay<68><4>>.
    Found 1-bit register for signal <pixelDelay<68><3>>.
    Found 1-bit register for signal <pixelDelay<68><2>>.
    Found 1-bit register for signal <pixelDelay<68><1>>.
    Found 1-bit register for signal <pixelDelay<68><0>>.
    Found 1-bit register for signal <pixelDelay<69><5>>.
    Found 1-bit register for signal <pixelDelay<69><4>>.
    Found 1-bit register for signal <pixelDelay<69><3>>.
    Found 1-bit register for signal <pixelDelay<69><2>>.
    Found 1-bit register for signal <pixelDelay<69><1>>.
    Found 1-bit register for signal <pixelDelay<69><0>>.
    Found 1-bit register for signal <pixelDelay<70><5>>.
    Found 1-bit register for signal <pixelDelay<70><4>>.
    Found 1-bit register for signal <pixelDelay<70><3>>.
    Found 1-bit register for signal <pixelDelay<70><2>>.
    Found 1-bit register for signal <pixelDelay<70><1>>.
    Found 1-bit register for signal <pixelDelay<70><0>>.
    Found 1-bit register for signal <pixelDelay<71><5>>.
    Found 1-bit register for signal <pixelDelay<71><4>>.
    Found 1-bit register for signal <pixelDelay<71><3>>.
    Found 1-bit register for signal <pixelDelay<71><2>>.
    Found 1-bit register for signal <pixelDelay<71><1>>.
    Found 1-bit register for signal <pixelDelay<71><0>>.
    Found 1-bit register for signal <pixelDelay<72><5>>.
    Found 1-bit register for signal <pixelDelay<72><4>>.
    Found 1-bit register for signal <pixelDelay<72><3>>.
    Found 1-bit register for signal <pixelDelay<72><2>>.
    Found 1-bit register for signal <pixelDelay<72><1>>.
    Found 1-bit register for signal <pixelDelay<72><0>>.
    Found 1-bit register for signal <pixelDelay<73><5>>.
    Found 1-bit register for signal <pixelDelay<73><4>>.
    Found 1-bit register for signal <pixelDelay<73><3>>.
    Found 1-bit register for signal <pixelDelay<73><2>>.
    Found 1-bit register for signal <pixelDelay<73><1>>.
    Found 1-bit register for signal <pixelDelay<73><0>>.
    Found 1-bit register for signal <pixelDelay<74><5>>.
    Found 1-bit register for signal <pixelDelay<74><4>>.
    Found 1-bit register for signal <pixelDelay<74><3>>.
    Found 1-bit register for signal <pixelDelay<74><2>>.
    Found 1-bit register for signal <pixelDelay<74><1>>.
    Found 1-bit register for signal <pixelDelay<74><0>>.
    Found 1-bit register for signal <pixelDelay<75><5>>.
    Found 1-bit register for signal <pixelDelay<75><4>>.
    Found 1-bit register for signal <pixelDelay<75><3>>.
    Found 1-bit register for signal <pixelDelay<75><2>>.
    Found 1-bit register for signal <pixelDelay<75><1>>.
    Found 1-bit register for signal <pixelDelay<75><0>>.
    Found 1-bit register for signal <pixelDelay<76><5>>.
    Found 1-bit register for signal <pixelDelay<76><4>>.
    Found 1-bit register for signal <pixelDelay<76><3>>.
    Found 1-bit register for signal <pixelDelay<76><2>>.
    Found 1-bit register for signal <pixelDelay<76><1>>.
    Found 1-bit register for signal <pixelDelay<76><0>>.
    Found 1-bit register for signal <pixelDelay<77><5>>.
    Found 1-bit register for signal <pixelDelay<77><4>>.
    Found 1-bit register for signal <pixelDelay<77><3>>.
    Found 1-bit register for signal <pixelDelay<77><2>>.
    Found 1-bit register for signal <pixelDelay<77><1>>.
    Found 1-bit register for signal <pixelDelay<77><0>>.
    Found 1-bit register for signal <pixelDelay<78><5>>.
    Found 1-bit register for signal <pixelDelay<78><4>>.
    Found 1-bit register for signal <pixelDelay<78><3>>.
    Found 1-bit register for signal <pixelDelay<78><2>>.
    Found 1-bit register for signal <pixelDelay<78><1>>.
    Found 1-bit register for signal <pixelDelay<78><0>>.
    Found 1-bit register for signal <pixelDelay<79><5>>.
    Found 1-bit register for signal <pixelDelay<79><4>>.
    Found 1-bit register for signal <pixelDelay<79><3>>.
    Found 1-bit register for signal <pixelDelay<79><2>>.
    Found 1-bit register for signal <pixelDelay<79><1>>.
    Found 1-bit register for signal <pixelDelay<79><0>>.
    Found 1-bit register for signal <pixelDelay<80><5>>.
    Found 1-bit register for signal <pixelDelay<80><4>>.
    Found 1-bit register for signal <pixelDelay<80><3>>.
    Found 1-bit register for signal <pixelDelay<80><2>>.
    Found 1-bit register for signal <pixelDelay<80><1>>.
    Found 1-bit register for signal <pixelDelay<80><0>>.
    Found 1-bit register for signal <pixelDelay<81><5>>.
    Found 1-bit register for signal <pixelDelay<81><4>>.
    Found 1-bit register for signal <pixelDelay<81><3>>.
    Found 1-bit register for signal <pixelDelay<81><2>>.
    Found 1-bit register for signal <pixelDelay<81><1>>.
    Found 1-bit register for signal <pixelDelay<81><0>>.
    Found 1-bit register for signal <pixelDelay<82><5>>.
    Found 1-bit register for signal <pixelDelay<82><4>>.
    Found 1-bit register for signal <pixelDelay<82><3>>.
    Found 1-bit register for signal <pixelDelay<82><2>>.
    Found 1-bit register for signal <pixelDelay<82><1>>.
    Found 1-bit register for signal <pixelDelay<82><0>>.
    Found 1-bit register for signal <pixelDelay<83><5>>.
    Found 1-bit register for signal <pixelDelay<83><4>>.
    Found 1-bit register for signal <pixelDelay<83><3>>.
    Found 1-bit register for signal <pixelDelay<83><2>>.
    Found 1-bit register for signal <pixelDelay<83><1>>.
    Found 1-bit register for signal <pixelDelay<83><0>>.
    Found 1-bit register for signal <pixelDelay<84><5>>.
    Found 1-bit register for signal <pixelDelay<84><4>>.
    Found 1-bit register for signal <pixelDelay<84><3>>.
    Found 1-bit register for signal <pixelDelay<84><2>>.
    Found 1-bit register for signal <pixelDelay<84><1>>.
    Found 1-bit register for signal <pixelDelay<84><0>>.
    Found 1-bit register for signal <pixelDelay<85><5>>.
    Found 1-bit register for signal <pixelDelay<85><4>>.
    Found 1-bit register for signal <pixelDelay<85><3>>.
    Found 1-bit register for signal <pixelDelay<85><2>>.
    Found 1-bit register for signal <pixelDelay<85><1>>.
    Found 1-bit register for signal <pixelDelay<85><0>>.
    Found 1-bit register for signal <pixelDelay<86><5>>.
    Found 1-bit register for signal <pixelDelay<86><4>>.
    Found 1-bit register for signal <pixelDelay<86><3>>.
    Found 1-bit register for signal <pixelDelay<86><2>>.
    Found 1-bit register for signal <pixelDelay<86><1>>.
    Found 1-bit register for signal <pixelDelay<86><0>>.
    Found 1-bit register for signal <pixelDelay<87><5>>.
    Found 1-bit register for signal <pixelDelay<87><4>>.
    Found 1-bit register for signal <pixelDelay<87><3>>.
    Found 1-bit register for signal <pixelDelay<87><2>>.
    Found 1-bit register for signal <pixelDelay<87><1>>.
    Found 1-bit register for signal <pixelDelay<87><0>>.
    Found 1-bit register for signal <pixelDelay<88><5>>.
    Found 1-bit register for signal <pixelDelay<88><4>>.
    Found 1-bit register for signal <pixelDelay<88><3>>.
    Found 1-bit register for signal <pixelDelay<88><2>>.
    Found 1-bit register for signal <pixelDelay<88><1>>.
    Found 1-bit register for signal <pixelDelay<88><0>>.
    Found 1-bit register for signal <pixelDelay<89><5>>.
    Found 1-bit register for signal <pixelDelay<89><4>>.
    Found 1-bit register for signal <pixelDelay<89><3>>.
    Found 1-bit register for signal <pixelDelay<89><2>>.
    Found 1-bit register for signal <pixelDelay<89><1>>.
    Found 1-bit register for signal <pixelDelay<89><0>>.
    Found 1-bit register for signal <pixelDelay<90><5>>.
    Found 1-bit register for signal <pixelDelay<90><4>>.
    Found 1-bit register for signal <pixelDelay<90><3>>.
    Found 1-bit register for signal <pixelDelay<90><2>>.
    Found 1-bit register for signal <pixelDelay<90><1>>.
    Found 1-bit register for signal <pixelDelay<90><0>>.
    Found 1-bit register for signal <pixelDelay<91><5>>.
    Found 1-bit register for signal <pixelDelay<91><4>>.
    Found 1-bit register for signal <pixelDelay<91><3>>.
    Found 1-bit register for signal <pixelDelay<91><2>>.
    Found 1-bit register for signal <pixelDelay<91><1>>.
    Found 1-bit register for signal <pixelDelay<91><0>>.
    Found 1-bit register for signal <pixelDelay<92><5>>.
    Found 1-bit register for signal <pixelDelay<92><4>>.
    Found 1-bit register for signal <pixelDelay<92><3>>.
    Found 1-bit register for signal <pixelDelay<92><2>>.
    Found 1-bit register for signal <pixelDelay<92><1>>.
    Found 1-bit register for signal <pixelDelay<92><0>>.
    Found 1-bit register for signal <pixelDelay<93><5>>.
    Found 1-bit register for signal <pixelDelay<93><4>>.
    Found 1-bit register for signal <pixelDelay<93><3>>.
    Found 1-bit register for signal <pixelDelay<93><2>>.
    Found 1-bit register for signal <pixelDelay<93><1>>.
    Found 1-bit register for signal <pixelDelay<93><0>>.
    Found 1-bit register for signal <pixelDelay<94><5>>.
    Found 1-bit register for signal <pixelDelay<94><4>>.
    Found 1-bit register for signal <pixelDelay<94><3>>.
    Found 1-bit register for signal <pixelDelay<94><2>>.
    Found 1-bit register for signal <pixelDelay<94><1>>.
    Found 1-bit register for signal <pixelDelay<94><0>>.
    Found 1-bit register for signal <pixelDelay<95><5>>.
    Found 1-bit register for signal <pixelDelay<95><4>>.
    Found 1-bit register for signal <pixelDelay<95><3>>.
    Found 1-bit register for signal <pixelDelay<95><2>>.
    Found 1-bit register for signal <pixelDelay<95><1>>.
    Found 1-bit register for signal <pixelDelay<95><0>>.
    Found 1-bit register for signal <pixelDelay<96><5>>.
    Found 1-bit register for signal <pixelDelay<96><4>>.
    Found 1-bit register for signal <pixelDelay<96><3>>.
    Found 1-bit register for signal <pixelDelay<96><2>>.
    Found 1-bit register for signal <pixelDelay<96><1>>.
    Found 1-bit register for signal <pixelDelay<96><0>>.
    Found 1-bit register for signal <pixelDelay<97><5>>.
    Found 1-bit register for signal <pixelDelay<97><4>>.
    Found 1-bit register for signal <pixelDelay<97><3>>.
    Found 1-bit register for signal <pixelDelay<97><2>>.
    Found 1-bit register for signal <pixelDelay<97><1>>.
    Found 1-bit register for signal <pixelDelay<97><0>>.
    Found 1-bit register for signal <pixelDelay<98><5>>.
    Found 1-bit register for signal <pixelDelay<98><4>>.
    Found 1-bit register for signal <pixelDelay<98><3>>.
    Found 1-bit register for signal <pixelDelay<98><2>>.
    Found 1-bit register for signal <pixelDelay<98><1>>.
    Found 1-bit register for signal <pixelDelay<98><0>>.
    Found 1-bit register for signal <pixelDelay<99><5>>.
    Found 1-bit register for signal <pixelDelay<99><4>>.
    Found 1-bit register for signal <pixelDelay<99><3>>.
    Found 1-bit register for signal <pixelDelay<99><2>>.
    Found 1-bit register for signal <pixelDelay<99><1>>.
    Found 1-bit register for signal <pixelDelay<99><0>>.
    Found 1-bit register for signal <pixelDelay<100><5>>.
    Found 1-bit register for signal <pixelDelay<100><4>>.
    Found 1-bit register for signal <pixelDelay<100><3>>.
    Found 1-bit register for signal <pixelDelay<100><2>>.
    Found 1-bit register for signal <pixelDelay<100><1>>.
    Found 1-bit register for signal <pixelDelay<100><0>>.
    Found 1-bit register for signal <frameDelay<1>>.
    Found 1-bit register for signal <lineDelay<1>>.
    Found 1-bit register for signal <frameDelay<2>>.
    Found 1-bit register for signal <lineDelay<2>>.
    Found 1-bit register for signal <frameDelay<3>>.
    Found 1-bit register for signal <lineDelay<3>>.
    Found 1-bit register for signal <frameDelay<4>>.
    Found 1-bit register for signal <lineDelay<4>>.
    Found 1-bit register for signal <frameDelay<5>>.
    Found 1-bit register for signal <lineDelay<5>>.
    Found 1-bit register for signal <frameDelay<6>>.
    Found 1-bit register for signal <lineDelay<6>>.
    Found 1-bit register for signal <frameDelay<7>>.
    Found 1-bit register for signal <lineDelay<7>>.
    Found 1-bit register for signal <frameDelay<8>>.
    Found 1-bit register for signal <lineDelay<8>>.
    Found 1-bit register for signal <frameDelay<9>>.
    Found 1-bit register for signal <lineDelay<9>>.
    Found 1-bit register for signal <frameDelay<10>>.
    Found 1-bit register for signal <lineDelay<10>>.
    Found 1-bit register for signal <frameDelay<11>>.
    Found 1-bit register for signal <lineDelay<11>>.
    Found 1-bit register for signal <frameDelay<12>>.
    Found 1-bit register for signal <lineDelay<12>>.
    Found 1-bit register for signal <frameDelay<13>>.
    Found 1-bit register for signal <lineDelay<13>>.
    Found 1-bit register for signal <frameDelay<14>>.
    Found 1-bit register for signal <lineDelay<14>>.
    Found 1-bit register for signal <frameDelay<15>>.
    Found 1-bit register for signal <lineDelay<15>>.
    Found 1-bit register for signal <frameDelay<16>>.
    Found 1-bit register for signal <lineDelay<16>>.
    Found 1-bit register for signal <frameDelay<17>>.
    Found 1-bit register for signal <lineDelay<17>>.
    Found 1-bit register for signal <frameDelay<18>>.
    Found 1-bit register for signal <lineDelay<18>>.
    Found 1-bit register for signal <frameDelay<19>>.
    Found 1-bit register for signal <lineDelay<19>>.
    Found 1-bit register for signal <frameDelay<20>>.
    Found 1-bit register for signal <lineDelay<20>>.
    Found 1-bit register for signal <frameDelay<21>>.
    Found 1-bit register for signal <lineDelay<21>>.
    Found 1-bit register for signal <frameDelay<22>>.
    Found 1-bit register for signal <lineDelay<22>>.
    Found 1-bit register for signal <frameDelay<23>>.
    Found 1-bit register for signal <lineDelay<23>>.
    Found 1-bit register for signal <frameDelay<24>>.
    Found 1-bit register for signal <lineDelay<24>>.
    Found 1-bit register for signal <frameDelay<25>>.
    Found 1-bit register for signal <lineDelay<25>>.
    Found 1-bit register for signal <frameDelay<26>>.
    Found 1-bit register for signal <lineDelay<26>>.
    Found 1-bit register for signal <frameDelay<27>>.
    Found 1-bit register for signal <lineDelay<27>>.
    Found 1-bit register for signal <frameDelay<28>>.
    Found 1-bit register for signal <lineDelay<28>>.
    Found 1-bit register for signal <frameDelay<29>>.
    Found 1-bit register for signal <lineDelay<29>>.
    Found 1-bit register for signal <frameDelay<30>>.
    Found 1-bit register for signal <lineDelay<30>>.
    Found 1-bit register for signal <frameDelay<31>>.
    Found 1-bit register for signal <lineDelay<31>>.
    Found 1-bit register for signal <frameDelay<32>>.
    Found 1-bit register for signal <lineDelay<32>>.
    Found 1-bit register for signal <frameDelay<33>>.
    Found 1-bit register for signal <lineDelay<33>>.
    Found 1-bit register for signal <frameDelay<34>>.
    Found 1-bit register for signal <lineDelay<34>>.
    Found 1-bit register for signal <frameDelay<35>>.
    Found 1-bit register for signal <lineDelay<35>>.
    Found 1-bit register for signal <frameDelay<36>>.
    Found 1-bit register for signal <lineDelay<36>>.
    Found 1-bit register for signal <frameDelay<37>>.
    Found 1-bit register for signal <lineDelay<37>>.
    Found 1-bit register for signal <frameDelay<38>>.
    Found 1-bit register for signal <lineDelay<38>>.
    Found 1-bit register for signal <frameDelay<39>>.
    Found 1-bit register for signal <lineDelay<39>>.
    Found 1-bit register for signal <frameDelay<40>>.
    Found 1-bit register for signal <lineDelay<40>>.
    Found 1-bit register for signal <frameDelay<41>>.
    Found 1-bit register for signal <lineDelay<41>>.
    Found 1-bit register for signal <frameDelay<42>>.
    Found 1-bit register for signal <lineDelay<42>>.
    Found 1-bit register for signal <frameDelay<43>>.
    Found 1-bit register for signal <lineDelay<43>>.
    Found 1-bit register for signal <frameDelay<44>>.
    Found 1-bit register for signal <lineDelay<44>>.
    Found 1-bit register for signal <frameDelay<45>>.
    Found 1-bit register for signal <lineDelay<45>>.
    Found 1-bit register for signal <frameDelay<46>>.
    Found 1-bit register for signal <lineDelay<46>>.
    Found 1-bit register for signal <frameDelay<47>>.
    Found 1-bit register for signal <lineDelay<47>>.
    Found 1-bit register for signal <frameDelay<48>>.
    Found 1-bit register for signal <lineDelay<48>>.
    Found 1-bit register for signal <frameDelay<49>>.
    Found 1-bit register for signal <lineDelay<49>>.
    Found 1-bit register for signal <frameDelay<50>>.
    Found 1-bit register for signal <lineDelay<50>>.
    Found 1-bit register for signal <frameDelay<51>>.
    Found 1-bit register for signal <lineDelay<51>>.
    Found 1-bit register for signal <frameDelay<52>>.
    Found 1-bit register for signal <lineDelay<52>>.
    Found 1-bit register for signal <frameDelay<53>>.
    Found 1-bit register for signal <lineDelay<53>>.
    Found 1-bit register for signal <frameDelay<54>>.
    Found 1-bit register for signal <lineDelay<54>>.
    Found 1-bit register for signal <frameDelay<55>>.
    Found 1-bit register for signal <lineDelay<55>>.
    Found 1-bit register for signal <frameDelay<56>>.
    Found 1-bit register for signal <lineDelay<56>>.
    Found 1-bit register for signal <frameDelay<57>>.
    Found 1-bit register for signal <lineDelay<57>>.
    Found 1-bit register for signal <frameDelay<58>>.
    Found 1-bit register for signal <lineDelay<58>>.
    Found 1-bit register for signal <frameDelay<59>>.
    Found 1-bit register for signal <lineDelay<59>>.
    Found 1-bit register for signal <frameDelay<60>>.
    Found 1-bit register for signal <lineDelay<60>>.
    Found 1-bit register for signal <frameDelay<61>>.
    Found 1-bit register for signal <lineDelay<61>>.
    Found 1-bit register for signal <frameDelay<62>>.
    Found 1-bit register for signal <lineDelay<62>>.
    Found 1-bit register for signal <frameDelay<63>>.
    Found 1-bit register for signal <lineDelay<63>>.
    Found 1-bit register for signal <frameDelay<64>>.
    Found 1-bit register for signal <lineDelay<64>>.
    Found 1-bit register for signal <frameDelay<65>>.
    Found 1-bit register for signal <lineDelay<65>>.
    Found 1-bit register for signal <frameDelay<66>>.
    Found 1-bit register for signal <lineDelay<66>>.
    Found 1-bit register for signal <frameDelay<67>>.
    Found 1-bit register for signal <lineDelay<67>>.
    Found 1-bit register for signal <frameDelay<68>>.
    Found 1-bit register for signal <lineDelay<68>>.
    Found 1-bit register for signal <frameDelay<69>>.
    Found 1-bit register for signal <lineDelay<69>>.
    Found 1-bit register for signal <frameDelay<70>>.
    Found 1-bit register for signal <lineDelay<70>>.
    Found 1-bit register for signal <frameDelay<71>>.
    Found 1-bit register for signal <lineDelay<71>>.
    Found 1-bit register for signal <frameDelay<72>>.
    Found 1-bit register for signal <lineDelay<72>>.
    Found 1-bit register for signal <frameDelay<73>>.
    Found 1-bit register for signal <lineDelay<73>>.
    Found 1-bit register for signal <frameDelay<74>>.
    Found 1-bit register for signal <lineDelay<74>>.
    Found 1-bit register for signal <frameDelay<75>>.
    Found 1-bit register for signal <lineDelay<75>>.
    Found 1-bit register for signal <frameDelay<76>>.
    Found 1-bit register for signal <lineDelay<76>>.
    Found 1-bit register for signal <frameDelay<77>>.
    Found 1-bit register for signal <lineDelay<77>>.
    Found 1-bit register for signal <frameDelay<78>>.
    Found 1-bit register for signal <lineDelay<78>>.
    Found 1-bit register for signal <frameDelay<79>>.
    Found 1-bit register for signal <lineDelay<79>>.
    Found 1-bit register for signal <frameDelay<80>>.
    Found 1-bit register for signal <lineDelay<80>>.
    Found 1-bit register for signal <frameDelay<81>>.
    Found 1-bit register for signal <lineDelay<81>>.
    Found 1-bit register for signal <frameDelay<82>>.
    Found 1-bit register for signal <lineDelay<82>>.
    Found 1-bit register for signal <frameDelay<83>>.
    Found 1-bit register for signal <lineDelay<83>>.
    Found 1-bit register for signal <frameDelay<84>>.
    Found 1-bit register for signal <lineDelay<84>>.
    Found 1-bit register for signal <frameDelay<85>>.
    Found 1-bit register for signal <lineDelay<85>>.
    Found 1-bit register for signal <frameDelay<86>>.
    Found 1-bit register for signal <lineDelay<86>>.
    Found 1-bit register for signal <frameDelay<87>>.
    Found 1-bit register for signal <lineDelay<87>>.
    Found 1-bit register for signal <frameDelay<88>>.
    Found 1-bit register for signal <lineDelay<88>>.
    Found 1-bit register for signal <frameDelay<89>>.
    Found 1-bit register for signal <lineDelay<89>>.
    Found 1-bit register for signal <frameDelay<90>>.
    Found 1-bit register for signal <lineDelay<90>>.
    Found 1-bit register for signal <frameDelay<91>>.
    Found 1-bit register for signal <lineDelay<91>>.
    Found 1-bit register for signal <frameDelay<92>>.
    Found 1-bit register for signal <lineDelay<92>>.
    Found 1-bit register for signal <frameDelay<93>>.
    Found 1-bit register for signal <lineDelay<93>>.
    Found 1-bit register for signal <frameDelay<94>>.
    Found 1-bit register for signal <lineDelay<94>>.
    Found 1-bit register for signal <frameDelay<95>>.
    Found 1-bit register for signal <lineDelay<95>>.
    Found 1-bit register for signal <frameDelay<96>>.
    Found 1-bit register for signal <lineDelay<96>>.
    Found 1-bit register for signal <frameDelay<97>>.
    Found 1-bit register for signal <lineDelay<97>>.
    Found 1-bit register for signal <frameDelay<98>>.
    Found 1-bit register for signal <lineDelay<98>>.
    Found 1-bit register for signal <frameDelay<99>>.
    Found 1-bit register for signal <lineDelay<99>>.
    Found 1-bit register for signal <frameDelay<100>>.
    Found 1-bit register for signal <lineDelay<100>>.
    Found 1-bit register for signal <frameDelay<101>>.
    Found 1-bit register for signal <lineDelay<101>>.
    Found 1-bit register for signal <pixelDelay<0><5>>.
    Found 1-bit register for signal <pixelDelay<0><4>>.
    Found 1-bit register for signal <pixelDelay<0><3>>.
    Found 1-bit register for signal <pixelDelay<0><2>>.
    Found 1-bit register for signal <pixelDelay<0><1>>.
    Found 1-bit register for signal <pixelDelay<0><0>>.
    Found 1-bit register for signal <frameDelay<0>>.
    Found 1-bit register for signal <lineDelay<0>>.
    Found 5-bit register for signal <horz_bottom>.
    Found 6-bit register for signal <horz_middle>.
    Found 5-bit register for signal <horz_top>.
    Found 5-bit register for signal <vert_right>.
    Found 6-bit register for signal <vert_middle>.
    Found 5-bit register for signal <vert_left>.
    Found 1-bit register for signal <pixelDelay<1><5>>.
    Found 6-bit subtractor for signal <n0884> created at line 65.
    Found 6-bit subtractor for signal <n0885> created at line 66.
    Found 6-bit subtractor for signal <GND_2_o_GND_2_o_sub_218_OUT> created at line 68.
    Found 9-bit subtractor for signal <GND_2_o_GND_2_o_sub_219_OUT> created at line 69.
    Found 6-bit subtractor for signal <GND_2_o_GND_2_o_sub_224_OUT> created at line 69.
    Found 6-bit subtractor for signal <n0894> created at line 71.
    Found 10-bit subtractor for signal <GND_2_o_GND_2_o_sub_238_OUT> created at line 72.
    Found 6-bit subtractor for signal <n0899> created at line 72.
    Found 6-bit subtractor for signal <n0901> created at line 75.
    Found 6-bit subtractor for signal <n0902> created at line 76.
    Found 6-bit subtractor for signal <pixelDelay[99][5]_GND_2_o_sub_262_OUT> created at line 78.
    Found 6-bit subtractor for signal <GND_2_o_pixelDelay[99][5]_sub_266_OUT> created at line 79.
    Found 6-bit subtractor for signal <n0909> created at line 81.
    Found 6-bit subtractor for signal <n0910> created at line 82.
    Found 7-bit adder for signal <n1459[6:0]> created at line 85.
    Found 7-bit subtractor for signal <GND_2_o_GND_2_o_sub_220_OUT<6:0>> created at line 69.
    Found 7-bit subtractor for signal <GND_2_o_GND_2_o_sub_239_OUT<6:0>> created at line 72.
    Found 7-bit subtractor for signal <GND_2_o_GND_2_o_sub_264_OUT<6:0>> created at line 79.
    Found 8-bit adder for signal <_n1476> created at line 85.
    Found 8-bit adder for signal <_n1477> created at line 85.
    Found 8-bit adder for signal <_n1478> created at line 85.
    Found 8-bit adder for signal <BUS_0002_GND_2_o_add_284_OUT> created at line 85.
    Found 6-bit 101-to-1 multiplexer for signal <GND_2_o_X_2_o_wide_mux_220_OUT> created at line 69.
    Found 6-bit 101-to-1 multiplexer for signal <GND_2_o_X_2_o_wide_mux_222_OUT> created at line 69.
    Found 6-bit 101-to-1 multiplexer for signal <GND_2_o_X_2_o_wide_mux_239_OUT> created at line 72.
    Found 6-bit 101-to-1 multiplexer for signal <GND_2_o_X_2_o_wide_mux_241_OUT> created at line 72.
    Found 6-bit 101-to-1 multiplexer for signal <GND_2_o_X_2_o_wide_mux_264_OUT> created at line 79.
    Found 6-bit comparator greater for signal <pixelDelay[98][5]_pixelDelay[100][5]_LessThan_203_o> created at line 65
    Found 6-bit comparator greater for signal <GND_2_o_GND_2_o_LessThan_212_o> created at line 68
    Found 6-bit comparator greater for signal <GND_2_o_GND_2_o_LessThan_231_o> created at line 71
    Found 6-bit comparator greater for signal <GND_2_o_pixelDelay[100][5]_LessThan_247_o> created at line 75
    Found 6-bit comparator greater for signal <GND_2_o_pixelDelay[99][5]_LessThan_258_o> created at line 78
    Found 6-bit comparator greater for signal <GND_2_o_pixelDelay[98][5]_LessThan_271_o> created at line 81
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 852 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <Edge> synthesized.

Synthesizing Unit <Width>.
    Related source file is "/home/ashley/Hough/RTL/Width.v".
    Found 8-bit register for signal <Width>.
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <count[7]_GND_3_o_add_0_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Width> synthesized.

Synthesizing Unit <Height>.
    Related source file is "/home/ashley/Hough/RTL/Height.v".
    Found 8-bit register for signal <Height>.
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <count[7]_GND_4_o_add_0_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Height> synthesized.

Synthesizing Unit <Resize>.
    Related source file is "/home/ashley/Hough/RTL/Resize.v".
    Found 8-bit register for signal <y>.
    Found 8-bit register for signal <PixelOut>.
    Found 8-bit register for signal <x>.
    Found 1-bit register for signal <FrameOut>.
    Found 1-bit register for signal <LineOut>.
    Found 8-bit register for signal <BuffPixel>.
    Found 1-bit register for signal <BuffFrame>.
    Found 1-bit register for signal <BuffLine>.
    Found 9-bit subtractor for signal <GND_5_o_GND_5_o_sub_9_OUT> created at line 53.
    Found 9-bit subtractor for signal <GND_5_o_GND_5_o_sub_11_OUT> created at line 53.
    Found 8-bit adder for signal <y[7]_GND_5_o_add_0_OUT> created at line 32.
    Found 8-bit adder for signal <x[7]_GND_5_o_add_1_OUT> created at line 34.
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_10_o> created at line 53
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_12_o> created at line 53
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Resize> synthesized.

Synthesizing Unit <Line>.
    Related source file is "/home/ashley/Hough/RTL/Line.v".
    Found 8-bit register for signal <y>.
    Found 8-bit register for signal <PixelOut>.
    Found 8-bit register for signal <x>.
    Found 1-bit register for signal <FrameOut>.
    Found 1-bit register for signal <LineOut>.
    Found 8-bit adder for signal <y[7]_GND_6_o_add_0_OUT> created at line 29.
    Found 8-bit adder for signal <x[7]_GND_6_o_add_1_OUT> created at line 31.
    Found 8-bit adder for signal <m[7]_c[7]_add_9_OUT> created at line 49.
    Found 8x8-bit multiplier for signal <n0028> created at line 49.
    Found 8-bit comparator equal for signal <y[7]_m[7]_equal_11_o> created at line 49
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Line> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 31
 10-bit subtractor                                     : 1
 6-bit subtractor                                      : 12
 7-bit adder                                           : 1
 7-bit subtractor                                      : 3
 8-bit adder                                           : 11
 9-bit subtractor                                      : 3
# Registers                                            : 331
 1-bit register                                        : 212
 5-bit register                                        : 4
 6-bit register                                        : 103
 8-bit register                                        : 12
# Comparators                                          : 9
 32-bit comparator greater                             : 2
 6-bit comparator greater                              : 6
 8-bit comparator equal                                : 1
# Multiplexers                                         : 21
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 101-to-1 multiplexer                            : 5
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Edge>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0002_GND_2_o_add_284_OUT1> :
 	<Madd_n1459[6:0]> in block <Edge>, 	<Madd__n1477> in block <Edge>, 	<Madd__n1476> in block <Edge>, 	<Madd__n1478> in block <Edge>.
Unit <Edge> synthesized (advanced).

Synthesizing (advanced) Unit <Line>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
	Multiplier <Mmult_n0028> in block <Line> and adder/subtractor <Madd_m[7]_c[7]_add_9_OUT> in block <Line> are combined into a MAC<Maddsub_n0028>.
Unit <Line> synthesized (advanced).

Synthesizing (advanced) Unit <Resize>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
Unit <Resize> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 2x8-to-8-bit MAC                                      : 1
# Adders/Subtractors                                   : 23
 6-bit subtractor                                      : 12
 7-bit subtractor                                      : 5
 8-bit adder                                           : 4
 9-bit subtractor                                      : 2
# Adder Trees                                          : 1
 8-bit / 6-inputs adder tree                           : 1
# Counters                                             : 2
 8-bit up counter                                      : 2
# Registers                                            : 930
 Flip-Flops                                            : 930
# Comparators                                          : 9
 32-bit comparator greater                             : 2
 6-bit comparator greater                              : 6
 8-bit comparator equal                                : 1
# Multiplexers                                         : 19
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 101-to-1 multiplexer                            : 5
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Hough> ...

Optimizing unit <Edge> ...

Optimizing unit <Width> ...

Optimizing unit <Height> ...

Optimizing unit <Resize> ...

Optimizing unit <Line> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Hough, actual ratio is 78.
FlipFlop Width/Width_0 has been replicated 18 time(s)
FlipFlop Width/Width_1 has been replicated 14 time(s)
FlipFlop Width/Width_2 has been replicated 2 time(s)
FlipFlop Width/Width_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <Hough> :
	Found 101-bit shift register for signal <Edge/frameDelay_101>.
	Found 101-bit shift register for signal <Edge/lineDelay_101>.
Unit <Hough> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 779
 Flip-Flops                                            : 779
# Shift Registers                                      : 2
 101-bit shift register                                : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Hough.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1248
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 12
#      LUT2                        : 91
#      LUT3                        : 87
#      LUT4                        : 28
#      LUT5                        : 62
#      LUT6                        : 752
#      MUXCY                       : 81
#      MUXF7                       : 30
#      MUXF8                       : 11
#      VCC                         : 1
#      XORCY                       : 87
# FlipFlops/Latches                : 779
#      FD                          : 600
#      FDC                         : 54
#      FDCE                        : 75
#      FDE                         : 50
# Shift Registers                  : 8
#      SRLC32E                     : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 9
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             779  out of   4800    16%  
 Number of Slice LUTs:                 1045  out of   2400    43%  
    Number used as Logic:              1037  out of   2400    43%  
    Number used as Memory:                8  out of   1200     0%  
       Number used as SRL:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1690
   Number with an unused Flip Flop:     911  out of   1690    53%  
   Number with an unused LUT:           645  out of   1690    38%  
   Number of fully used LUT-FF pairs:   134  out of   1690     7%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  20  out of    102    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 787   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.309ns (Maximum Frequency: 120.352MHz)
   Minimum input arrival time before clock: 5.364ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 8.309ns (frequency: 120.352MHz)
  Total number of paths / destination ports: 138362 / 787
-------------------------------------------------------------------------
Delay:               8.309ns (Levels of Logic = 13)
  Source:            Width/Width_0_1 (FF)
  Destination:       Edge/horz_middle_5 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Width/Width_0_1 to Edge/horz_middle_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.849  Width/Width_0_1 (Width/Width_0_1)
     LUT2:I0->O           11   0.203   0.883  Edge/Msub_GND_2_o_GND_2_o_sub_220_OUT<6:0>_cy<1>1_4 (Edge/Msub_GND_2_o_GND_2_o_sub_220_OUT<6:0>_cy<1>1_3)
     LUT6:I5->O            1   0.205   0.944  Edge/Mmux_GND_2_o_X_2_o_wide_mux_222_OUT_13 (Edge/Mmux_GND_2_o_X_2_o_wide_mux_222_OUT_13)
     LUT6:I0->O            1   0.203   0.827  Edge/Mmux_GND_2_o_X_2_o_wide_mux_222_OUT_9 (Edge/Mmux_GND_2_o_X_2_o_wide_mux_222_OUT_9)
     LUT6:I2->O            3   0.203   0.651  Edge/GND_2_o_GND_2_o_sub_219_OUT<6>_SW0 (N16)
     LUT3:I2->O            1   0.205   0.579  Edge/GND_2_o_GND_2_o_sub_219_OUT<6> (Edge/GND_2_o_X_2_o_wide_mux_222_OUT<0>)
     MUXCY:DI->O           1   0.145   0.000  Edge/Msub_GND_2_o_GND_2_o_sub_218_OUT_cy<0> (Edge/Msub_GND_2_o_GND_2_o_sub_218_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Edge/Msub_GND_2_o_GND_2_o_sub_218_OUT_cy<1> (Edge/Msub_GND_2_o_GND_2_o_sub_218_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Edge/Msub_GND_2_o_GND_2_o_sub_218_OUT_cy<2> (Edge/Msub_GND_2_o_GND_2_o_sub_218_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Edge/Msub_GND_2_o_GND_2_o_sub_218_OUT_cy<3> (Edge/Msub_GND_2_o_GND_2_o_sub_218_OUT_cy<3>)
     MUXCY:CI->O           0   0.019   0.000  Edge/Msub_GND_2_o_GND_2_o_sub_218_OUT_cy<4> (Edge/Msub_GND_2_o_GND_2_o_sub_218_OUT_cy<4>)
     XORCY:CI->O           2   0.180   0.617  Edge/Msub_GND_2_o_GND_2_o_sub_218_OUT_xor<5> (Edge/GND_2_o_GND_2_o_sub_218_OUT<5>)
     LUT4:I3->O            1   0.205   0.580  Edge/GND_2_o_GND_2_o_LessThan_212_o15_SW3 (N133)
     LUT6:I5->O            1   0.205   0.000  Edge/Mmux_GND_2_o_GND_2_o_mux_224_OUT61 (Edge/GND_2_o_GND_2_o_mux_224_OUT<5>)
     FDE:D                     0.102          Edge/horz_middle_5
    ----------------------------------------
    Total                      8.309ns (2.379ns logic, 5.930ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 270 / 262
-------------------------------------------------------------------------
Offset:              5.364ns (Levels of Logic = 2)
  Source:            nReset (PAD)
  Destination:       Edge/PixelOut_7 (FF)
  Destination Clock: Clk rising

  Data Path: nReset to Edge/PixelOut_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.222   1.554  nReset_IBUF (nReset_IBUF)
     INV:I->O            129   0.206   1.953  Edge/nReset_inv1_INV_0 (Edge/nReset_inv)
     FDC:CLR                   0.430          Edge/LineOut
    ----------------------------------------
    Total                      5.364ns (1.858ns logic, 3.506ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Line/PixelOut_7 (FF)
  Destination:       PixelOut<7> (PAD)
  Source Clock:      Clk rising

  Data Path: Line/PixelOut_7 to PixelOut<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  Line/PixelOut_7 (Line/PixelOut_7)
     OBUF:I->O                 2.571          PixelOut_7_OBUF (PixelOut<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    8.309|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.95 secs
 
--> 


Total memory usage is 393600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    0 (   0 filtered)

