// Seed: 332711339
module module_0 (
    input wire id_0,
    output logic id_1,
    output supply0 id_2
);
  uwire id_4;
  always @(id_4 or negedge 1)
    if (1) id_1 <= 1;
    else id_1 <= 1 != 1;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input  tri1  id_2,
    output logic module_1,
    input  logic id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0
  );
  wire id_7;
  always @(1 or posedge 1'h0) begin : LABEL_0
    id_3 <= id_4;
    id_1 <= 1'b0;
  end
endmodule
