#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Apr 16 23:21:36 2015
# Process ID: 4336
# Log file: D:/Programming/EE2230/Lab6_2/planAhead_run_3/planAhead.log
# Journal file: D:/Programming/EE2230/Lab6_2/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Programming/EE2230/Lab6_2/pa.fromHdl.tcl
# create_project -name Lab6_2 -dir "D:/Programming/EE2230/Lab6_2/planAhead_run_3" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "keypad.ucf" [current_fileset -constrset]
Adding file 'D:/Programming/EE2230/Lab6_2/keypad.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {one_pulse.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {debounce_circuit.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {push_button.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {num_input_fsm.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {keypad_scan.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FTSD_scan.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FTSD_decoder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {frequency_divider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {bcd_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {keypad.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top keypad $srcset
# add_files [list {keypad.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/one_pulse.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/one_pulse.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/debounce_circuit.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/debounce_circuit.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/push_button.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/num_input_fsm.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/num_input_fsm.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/keypad_scan.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/keypad_scan.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/FTSD_scan.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/FTSD_scan.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/FTSD_decoder.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/FTSD_decoder.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/frequency_divider.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/frequency_divider.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/bcd_adder.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/keypad.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/keypad.v:9]
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'bcd_adder' instantiated as 'bcd_add' [D:/Programming/EE2230/Lab6_2/keypad.v:82]
Resolution: File names need to match cell names: an EDIF definition will be found in bcd_adder.edf; an HDL definition may be placed in any Verilog/VHDL file.
Loading clock regions from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Programming/EE2230/Lab6_2/keypad.ucf]
Finished Parsing UCF File [D:/Programming/EE2230/Lab6_2/keypad.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d651c0d1
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 642.883 ; gain = 192.418
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/one_pulse.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/one_pulse.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/debounce_circuit.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/debounce_circuit.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/push_button.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/num_input_fsm.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/num_input_fsm.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/keypad_scan.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/keypad_scan.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/FTSD_scan.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/FTSD_scan.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/FTSD_decoder.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/FTSD_decoder.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/frequency_divider.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/frequency_divider.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/bcd_adder.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab6_2/keypad.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_2/keypad.v:9]
Parsing UCF File [D:/Programming/EE2230/Lab6_2/keypad.ucf]
Finished Parsing UCF File [D:/Programming/EE2230/Lab6_2/keypad.ucf]
