ENTITY comp IS
    PORT (
	a : in std_logic_vector (1 downto 0) ; 
	b : in std_logic_vector (1 downto 0) ; 
	c : inout std_logic 
    ) ;
END comp ;
