#-----------------------------------------------------------
# Vivado v2024.1.1 (64-bit)
# SW Build 5094488 on Fri Jun 14 08:57:50 MDT 2024
# IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
# SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
# Start of session at: Mon Dec  9 18:56:40 2024
# Process ID: 117487
# Current directory: /home/keerthiv/project_4/project_4.srcs/sources_1/imports/1_D_CONV_axi/controller
# Command line: vivado
# Log file: /home/keerthiv/project_4/project_4.srcs/sources_1/imports/1_D_CONV_axi/controller/vivado.log
# Journal file: /home/keerthiv/project_4/project_4.srcs/sources_1/imports/1_D_CONV_axi/controller/vivado.jou
# Running On        :keerthiv-MS-7E07
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :Intel(R) Core(TM) i9-14900K
# CPU Frequency     :3200.000 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :67170 MB
# Swap memory       :2147 MB
# Total Virtual     :69317 MB
# Available Virtual :64557 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /home/keerthiv/Documents/project_1 -part xczu7ev-ffvc1156-2-e
set_property board_part xilinx.com:zcu104:part0:1.1 [current_project]
file mkdir /home/keerthiv/Documents/project_1/project_1.srcs/sources_1/new
close [ open /home/keerthiv/Documents/project_1/project_1.srcs/sources_1/new/DSP_wrapper.sv w ]
add_files /home/keerthiv/Documents/project_1/project_1.srcs/sources_1/new/DSP_wrapper.sv
update_compile_order -fileset sources_1
file mkdir /home/keerthiv/Documents/project_1/project_1.srcs/constrs_1
file mkdir /home/keerthiv/Documents/project_1/project_1.srcs/constrs_1/new
close [ open /home/keerthiv/Documents/project_1/project_1.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /home/keerthiv/Documents/project_1/project_1.srcs/constrs_1/new/constraints.xdc
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files /home/keerthiv/Documents/project_1/project_1.srcs/sources_1/new/DSP_wrapper.sv] -no_script -reset -force -quiet
remove_files  /home/keerthiv/Documents/project_1/project_1.srcs/sources_1/new/DSP_wrapper.sv
close [ open /home/keerthiv/Documents/project_1/project_1.srcs/sources_1/new/DSP_block.sv w ]
add_files /home/keerthiv/Documents/project_1/project_1.srcs/sources_1/new/DSP_block.sv
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dsp_macro:1.0 dsp_macro_0
endgroup
delete_bd_objs [get_bd_cells dsp_macro_0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_bd_design {/home/keerthiv/Documents/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dsp_macro:1.0 dsp_macro_0
endgroup
save_bd_design
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dsp_reconfig [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DSP_block [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
file mkdir /home/keerthiv/Documents/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/keerthiv/Documents/project_1/project_1.srcs/sim_1/new/DSP_block_tb.sv w ]
add_files -fileset sim_1 /home/keerthiv/Documents/project_1/project_1.srcs/sim_1/new/DSP_block_tb.sv
set_property file_type Verilog [get_files  /home/keerthiv/Documents/project_1/project_1.srcs/sim_1/new/DSP_block_tb.sv]
update_compile_order -fileset sim_1
