
---------- Begin Simulation Statistics ----------
final_tick                               346312398000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33339                       # Simulator instruction rate (inst/s)
host_mem_usage                                 982352                       # Number of bytes of host memory used
host_op_rate                                    35349                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29994.59                       # Real time elapsed on the host
host_tick_rate                               11545829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1060279359                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.346312                       # Number of seconds simulated
sim_ticks                                346312398000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.146342                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits               145518598                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            146771525                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                254                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          14864597                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         260976015                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1810390                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1817829                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7439                       # Number of indirect misses.
system.cpu.branchPred.lookups               305658754                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect     95632443                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong     69467542                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect     90842515                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong     74257470                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect      1550988                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong       634983                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0     26328648                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      2743199                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4      1631588                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6      1054151                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7      1503405                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8      2080544                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9       982152                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10       963424                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11      1227278                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12      1449028                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13       930963                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14       833412                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15       549455                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16       567212                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17       334074                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18       314780                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19      1100369                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20       175618                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22       107017                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24      2669369                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26        18281                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28      1877671                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect      1537866                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit      1855475                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong       910392                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect    104161385                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong      4182148                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2      4550084                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4      3195854                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6      3310188                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7      3538407                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8      3008428                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9      3087339                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10      2488993                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11      3264108                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12      3414603                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13      3037202                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14      2542523                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15      1766151                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16      1705844                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17      1176423                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18      1184326                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19       797210                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20       842665                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22      1408831                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24       292202                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26       190482                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28      2720769                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30      1919006                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     43163211                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit      1013869                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong      3830169                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                10233856                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       215240                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 543661022                       # number of cc regfile reads
system.cpu.cc_regfile_writes                513723934                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts          14552550                       # The number of times a branch was mispredicted
system.cpu.commit.branches                  194762333                       # Number of branches committed
system.cpu.commit.bw_lim_events              53813902                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             577                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       304491565                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           1001131462                       # Number of instructions committed
system.cpu.commit.committedOps             1061410821                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    643209768                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.650178                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.525462                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    343455838     53.40%     53.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     99711237     15.50%     68.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     48343037      7.52%     76.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     36701201      5.71%     82.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     18711558      2.91%     85.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     13349240      2.08%     87.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     21060026      3.27%     90.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      8063729      1.25%     91.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     53813902      8.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    643209768                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              7345700                       # Number of function calls committed.
system.cpu.commit.int_insts                 915644195                       # Number of committed integer instructions.
system.cpu.commit.loads                     177152924                       # Number of loads committed
system.cpu.commit.membars                         390                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1465      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        795908637     74.99%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         4807066      0.45%     75.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           467336      0.04%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              7      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             23      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             7      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              7      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            71      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            2963      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            5893      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            5852      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           4454      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       177152924     16.69%     92.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       83054116      7.82%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1061410821                       # Class of committed instruction
system.cpu.commit.refs                      260207040                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     32128                       # Number of committed Vector instructions.
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated
system.cpu.committedOps                    1060279359                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.692627                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.692627                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             191050731                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                321202                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved            139739476                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts             1502031263                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                203955262                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 266559972                       # Number of cycles decode is running
system.cpu.decode.SquashCycles               14635280                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                476812                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              13261203                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                   305658754                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                 185517328                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     457112652                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               5329662                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                     1486027760                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            32                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                29894656                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.441304                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          217402180                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches          157562844                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.145495                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          689462448                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.263094                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.077299                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                387136365     56.15%     56.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 32309291      4.69%     60.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 36237263      5.26%     66.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 23021642      3.34%     69.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 36735538      5.33%     74.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 32271816      4.68%     79.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 23340738      3.39%     82.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  9154289      1.33%     84.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                109255506     15.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            689462448                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         3164436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             17463088                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                222877332                       # Number of branches executed
system.cpu.iew.exec_nop                       2253264                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.770043                       # Inst execution rate
system.cpu.iew.exec_refs                    298416147                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   90332566                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                31775000                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             228987695                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                666                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           4500698                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             96628278                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1365998845                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             208083581                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          22463041                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1225979520                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  46258                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4995440                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles               14635280                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               5040746                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       7262578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          5294984                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        81172                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        56750                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       423795                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     51834767                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     13574161                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          56750                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      9611081                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        7852007                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1349947279                       # num instructions consuming a value
system.cpu.iew.wb_count                    1210355670                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.548341                       # average fanout of values written-back
system.cpu.iew.wb_producers                 740231187                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.747486                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1216097725                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1378185716                       # number of integer regfile reads
system.cpu.int_regfile_writes               925573077                       # number of integer regfile writes
system.cpu.ipc                               1.443779                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.443779                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1605      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             936426615     75.01%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5270727      0.42%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                500618      0.04%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   7      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  24      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  7      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   7      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 73      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3328      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6549      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 6408      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                4901      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            214776486     17.20%     92.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            91445207      7.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1248442562                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    12641241                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010126                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 8087704     63.98%     63.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1767      0.01%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      90      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     29      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    105      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3535346     27.97%     91.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1016200      8.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1261046502                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         3199820764                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1210320704                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1667219487                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1363744915                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1248442562                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 666                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       303466202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            904878                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             89                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    264020062                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     689462448                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.810748                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.099646                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           302219352     43.83%     43.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            79328389     11.51%     55.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            77711838     11.27%     66.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            82446565     11.96%     78.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            53306518      7.73%     86.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            38426391      5.57%     91.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            38389463      5.57%     97.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            10415459      1.51%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             7218473      1.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       689462448                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.802475                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  35696                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              72926                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        34966                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             44048                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           5235468                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5165265                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            228987695                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            96628278                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               791847256                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1605                       # number of misc regfile writes
system.cpu.numCycles                        692626884                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                41453101                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            1252016513                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 806956                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                214312522                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                3180850                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                750858                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            2359544002                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             1455941727                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          1740024881                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 267411349                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              145404594                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles               14635280                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             151581195                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                488008331                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups       1630806569                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          69001                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2046                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  43888147                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            687                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            50026                       # Number of vector rename lookups
system.cpu.rob.rob_reads                   1954724094                       # The number of ROB reads
system.cpu.rob.rob_writes                  2778602164                       # The number of ROB writes
system.cpu.timesIdled                          729817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    44820                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   26100                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   186                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8537542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17100342                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2906                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12663251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1598                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     25327531                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1598                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             259562                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8481075                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48581                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51491                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        259562                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251747                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17403509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17403509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    562696192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               562696192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8562800                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8562800    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8562800                       # Request fanout histogram
system.membus.reqLayer0.occupancy         52114773500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1697637250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 346312398000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3184197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18800735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1400776                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          992978                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1212508                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1212508                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1401300                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1782898                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8267570                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8267570                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4203357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     33788440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37991797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    179331648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    852164224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1031495872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8531267                       # Total snoops (count)
system.tol2bus.snoopTraffic                 542789952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21195537                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000213                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014585                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21191027     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4510      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21195537                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        24384202497                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8627035229                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2103698992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 346312398000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1399262                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2686373                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4085635                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1399262                       # number of overall hits
system.l2.overall_hits::.cpu.data             2686373                       # number of overall hits
system.l2.overall_hits::total                 4085635                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2020                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             309033                       # number of demand (read+write) misses
system.l2.demand_misses::total                 311053                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2020                       # number of overall misses
system.l2.overall_misses::.cpu.data            309033                       # number of overall misses
system.l2.overall_misses::total                311053                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    185745000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29390976000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29576721000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    185745000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29390976000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29576721000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1401282                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2995406                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4396688                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1401282                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2995406                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4396688                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001442                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.103169                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070747                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001442                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.103169                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070747                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 91952.970297                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95106.270204                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95085.792453                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 91952.970297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95106.270204                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95085.792453                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8481075                       # number of writebacks
system.l2.writebacks::total                   8481075                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        309033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            311053                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       309033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           311053                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    165544501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  26300645501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26466190002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    165544501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  26300645501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26466190002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.103169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070747                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.103169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070747                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 81952.723267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85106.268589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85085.789245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 81952.723267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85106.268589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85085.789245                       # average overall mshr miss latency
system.l2.replacements                        8531249                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10319660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10319660                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10319660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10319660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1400764                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1400764                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1400764                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1400764                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           1161017                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1161017                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51491                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51491                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5206104500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5206104500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1212508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1212508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.042467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.042467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101107.076965                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101107.076965                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4691194001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4691194001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.042467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.042467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91107.067274                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91107.067274                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1399262                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1399262                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2020                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2020                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    185745000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    185745000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1401282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1401282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 91952.970297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91952.970297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2020                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2020                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    165544501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    165544501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 81952.723267                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81952.723267                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1525356                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1525356                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       257542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          257542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  24184871500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24184871500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1782898                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1782898                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.144451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.144451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93906.514277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93906.514277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       257542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       257542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  21609451500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21609451500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.144451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.144451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83906.514277                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83906.514277                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data         15823                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             15823                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251747                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251747                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8267570                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8267570                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.998086                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998086                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251747                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251747                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 161201206250                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 161201206250                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.998086                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998086                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19535.403382                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19535.403382                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 346312398000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32740.640528                       # Cycle average of tags in use
system.l2.tags.total_refs                    17075741                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8579840                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.990217                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6919.484482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       276.555769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25544.600278                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.211166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.779559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999165                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          822                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24420                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 211199760                       # Number of tag accesses
system.l2.tags.data_accesses                211199760                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 346312398000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         129280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19778112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19907392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       129280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        129280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    542788800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       542788800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          309033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              311053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8481075                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8481075                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            373305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          57110609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              57483914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       373305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           373305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1567338632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1567338632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1567338632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           373305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         57110609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1624822545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8481075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    308991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001864392500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        75557                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        75557                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1952049                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8688753                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      311053                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8481075                       # Number of write requests accepted
system.mem_ctrls.readBursts                    311053                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8481075                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     42                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            530033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            530361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            529859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            529812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            530276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            530240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            530024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            530215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            530453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            530102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           529910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           529714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           529978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           530025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           530093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           529949                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7765018000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1555055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13596474250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24967.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43717.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      7886                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    52058                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7735203                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                311053                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8481075                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  176198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  111183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  71184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 122523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 222354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 210127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 304572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 364693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 431823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 419664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 511928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 493498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 585481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 544383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 511495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 493848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 525428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 449322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 335626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 375848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 221723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 184481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  92811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  68792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  49408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  26864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  31635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  26021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  35200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  34396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  34191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  40079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  38139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  42978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  34708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  35576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  34677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  31585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  38180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  32449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  38592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  39974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  32425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  39042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  38304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  34748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  43652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  49020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  19086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  16802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  21725                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1004790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    560.008822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   273.575750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   475.716722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       458722     45.65%     45.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22391      2.23%     47.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2845      0.28%     48.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1684      0.17%     48.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2489      0.25%     48.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2028      0.20%     48.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2136      0.21%     48.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4605      0.46%     49.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       507890     50.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1004790                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        75557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       4.115992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.520636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         75556    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         75557                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        75557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     112.246966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     85.820137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     67.748227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         14845     19.65%     19.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            83      0.11%     19.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63          3216      4.26%     24.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79           942      1.25%     25.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95          5251      6.95%     32.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111          754      1.00%     33.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127         6533      8.65%     41.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143        33516     44.36%     86.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159         1817      2.40%     88.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175         1075      1.42%     90.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191          828      1.10%     91.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207          637      0.84%     91.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           55      0.07%     92.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239         1398      1.85%     93.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255          952      1.26%     95.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271          538      0.71%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287         1311      1.74%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303          781      1.03%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319          422      0.56%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            2      0.00%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            3      0.00%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367          227      0.30%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383          319      0.42%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399           23      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-623            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-751            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-783            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::784-799            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-943            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         75557                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19904704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               542786816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19907392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            542788800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        57.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1567.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     57.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1567.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  346310250000                       # Total gap between requests
system.mem_ctrls.avgGap                      39388.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       129280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19775424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    542786816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 373304.567629138124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 57102847.354601494968                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1567332902.704799890518                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       309033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8481075                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     82046250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13514428000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8884765290750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40616.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43731.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1047598.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3577018620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1901222895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1107306900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22133969280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27337343280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     113043726390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37789244160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       206889831525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        597.408100                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  95920747750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11564020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 238827630250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3597210540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1911955155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1113311640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        22137080400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27337343280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     113322536760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37554456480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206973894255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.650836                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  95308024000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11564020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 239440354000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 346312398000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    184017172                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        184017172                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    184017172                       # number of overall hits
system.cpu.icache.overall_hits::total       184017172                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1500154                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1500154                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1500154                       # number of overall misses
system.cpu.icache.overall_misses::total       1500154                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19208310995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19208310995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19208310995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19208310995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    185517326                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    185517326                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    185517326                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    185517326                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 12804.226096                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12804.226096                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 12804.226096                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12804.226096                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2369                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                49                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.346939                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1400776                       # number of writebacks
system.cpu.icache.writebacks::total           1400776                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        98854                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        98854                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        98854                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        98854                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      1401300                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1401300                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1401300                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1401300                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17167004495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17167004495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17167004495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17167004495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007553                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007553                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007553                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007553                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12250.770353                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12250.770353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12250.770353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12250.770353                       # average overall mshr miss latency
system.cpu.icache.replacements                1400776                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    184017172                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       184017172                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1500154                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1500154                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19208310995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19208310995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    185517326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    185517326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 12804.226096                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12804.226096                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        98854                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        98854                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1401300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1401300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17167004495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17167004495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007553                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007553                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12250.770353                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12250.770353                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 346312398000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.869568                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           185418471                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1401299                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            132.318992                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.869568                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         372435951                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        372435951                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 346312398000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 346312398000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 346312398000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 346312398000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 346312398000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    268820672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        268820672                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    268820691                       # number of overall hits
system.cpu.dcache.overall_hits::total       268820691                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16746980                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16746980                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     16746984                       # number of overall misses
system.cpu.dcache.overall_misses::total      16746984                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 447151360486                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 447151360486                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 447151360486                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 447151360486                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    285567652                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    285567652                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    285567675                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    285567675                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058645                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058645                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058645                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058645                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26700.417657                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26700.417657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26700.411279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26700.411279                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    128567395                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          748                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8297094                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.495473                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10319660                       # number of writebacks
system.cpu.dcache.writebacks::total          10319660                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5483996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5483996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5483996                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5483996                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     11262984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11262984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     11262987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11262987                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 328216653202                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 328216653202                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 328216915202                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 328216915202                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.039441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039441                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.039441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039441                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29141.180810                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29141.180810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29141.196310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29141.196310                       # average overall mshr miss latency
system.cpu.dcache.replacements               11262464                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    199257573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       199257573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3099242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3099242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  83955944000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  83955944000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    202356815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    202356815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27089.186324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27089.186324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1316275                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1316275                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1782967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1782967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  43129328500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  43129328500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008811                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008811                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24189.639236                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24189.639236                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     69563093                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69563093                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5396025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5396025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  89768403599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  89768403599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     74959118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     74959118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.071986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.071986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16636.024407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16636.024407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      4167721                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4167721                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1228304                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1228304                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19912024815                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19912024815                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16210.990777                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16210.990777                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           23                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           23                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.173913                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.173913                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.130435                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.130435                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251713                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251713                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 273427012887                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 273427012887                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251719                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251719                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33135.788034                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33135.788034                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251713                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251713                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 265175299887                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 265175299887                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32135.788034                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32135.788034                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          404                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          404                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data      1061500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1061500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.031175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.031175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 81653.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 81653.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       343500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       343500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.002398                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002398                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       343500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       343500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          390                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          390                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 346312398000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.967781                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           280084479                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11262976                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.867715                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.967781                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         582399940                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        582399940                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 346312398000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 346312398000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
