INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado2020.1/Vivado/2020.1/examples/2020_VSP/Lab03/all/project_3/project_3.srcs/sources_1/imports/all/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado2020.1/Vivado/2020.1/examples/2020_VSP/Lab03/all/project_3/project_3.srcs/sources_1/imports/all/P8x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P8x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado2020.1/Vivado/2020.1/examples/2020_VSP/Lab03/all/project_3/project_3.srcs/sim_1/imports/all/TM8x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TM_M8x8
