# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do part5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5 {C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/part5.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:05 on Dec 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5" C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/part5.sv 
# -- Compiling module part5
# 
# Top level modules:
# 	part5
# End time: 20:33:05 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5 {C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/adder_8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:05 on Dec 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5" C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/adder_8bit.sv 
# -- Compiling module adder_8bit
# 
# Top level modules:
# 	adder_8bit
# End time: 20:33:05 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5 {C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/fulladder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:05 on Dec 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5" C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 20:33:06 on Dec 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5 {C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/hex_ssd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:06 on Dec 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5" C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/hex_ssd.sv 
# -- Compiling module hex_ssd
# 
# Top level modules:
# 	hex_ssd
# End time: 20:33:06 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
