$comment
	File created using the following command:
		vcd file Single_Cycle_CPU.msim.vcd -direction
$end
$date
	Sat May 11 19:30:07 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Arena_Control_vlg_vec_tst $end
$var reg 6 ! Arena_opCode [5:0] $end
$var wire 1 " Arena_aluOP [1] $end
$var wire 1 # Arena_aluOP [0] $end
$var wire 1 $ Arena_controlLines [6] $end
$var wire 1 % Arena_controlLines [5] $end
$var wire 1 & Arena_controlLines [4] $end
$var wire 1 ' Arena_controlLines [3] $end
$var wire 1 ( Arena_controlLines [2] $end
$var wire 1 ) Arena_controlLines [1] $end
$var wire 1 * Arena_controlLines [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0#
0"
0*
0)
0(
0'
0&
0%
1$
x+
0,
1-
x.
1/
10
11
$end
#160000
