============================================================
  Generated by:           Encounter(R) RTL Compiler v07.10-s016_1
  Generated on:           Sep 09 2010  01:17:02 PM
  Module:                 serial_top
  Technology library:     D_CELLS_JI_MOSLP_typ_1_80V_25C V 1.0.0
  Operating conditions:   TYPICAL (balanced_tree)
  Wireload mode:          enclosed
============================================================

                      Pin                              Type     Fanout Load Slew Delay Arrival   
                                                                       (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------------
serial_tx_block_serial_tx_control_state_reg[3]/C                               0             0 R 
serial_tx_block_serial_tx_control_state_reg[3]/Q      DFRQJIX0       6 11.9  482  +694     694 R 
g6039/A                                                                             +0     694   
g6039/Q                                               AND2JIX0       5 10.0  433  +403    1097 R 
g6033/A                                                                             +0    1097   
g6033/Q                                               NA2JIX0        4  8.9  264  +223    1319 F 
g6032/A                                                                             +0    1319   
g6032/Q                                               INJIX0         2  4.0  139  +141    1461 R 
g6004/B                                                                             +0    1461   
g6004/Q                                               NO3I1JIX0      2  3.6  182  +107    1568 F 
g5990/C                                                                             +0    1568   
g5990/Q                                               AN21JIX0       2  3.6  336  +245    1813 R 
g5969/A                                                                             +0    1813   
g5969/Q                                               NA3JIX0        1  2.2  193  +160    1973 F 
g5942/A                                                                             +0    1973   
g5942/Q                                               ON21JIX0       1  1.8  290  +239    2212 R 
g5912/E                                                                             +0    2212   
g5912/Q                                               ON221JIX0      1  1.7  203  +186    2398 F 
g5892/A                                                                             +0    2398   
g5892/Q                                               NO2JIX0        1  1.7  221  +180    2578 R 
g5851/B                                                                             +0    2578   
g5851/Q                                          (i)  NA3I1JIX0     82  0.0    0  +112    2690 F 
g5783/A                                                                             +0    2690   
g5783/Q                                               AND2JIX0       1  2.3   99  +186    2876 F 
serial_tx_block_serial_tx_control_state_reg[0]/D      DFRQJIX0                      +0    2876   
serial_tx_block_serial_tx_control_state_reg[0]/C      setup                    0  +129    3005 R 
-------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : serial_tx_block_serial_tx_control_state_reg[3]/C
End-point    : serial_tx_block_serial_tx_control_state_reg[0]/D

(i) : Net is ideal.
