Here all the used in the simple design is available. For the simple_design analysis the synthesis netlist obtained from yosys tool is use by OpenSTA. 
Note: Openlane floe is not used.
