
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.478513                       # Number of seconds simulated
sim_ticks                                478513480000                       # Number of ticks simulated
final_tick                               478513480000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1207255                       # Simulator instruction rate (inst/s)
host_op_rate                                  2081343                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2827000998                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676332                       # Number of bytes of host memory used
host_seconds                                   169.27                       # Real time elapsed on the host
sim_insts                                   204346496                       # Number of instructions simulated
sim_ops                                     352299342                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           50816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        14220672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14271488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        50816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     13048448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13048448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           222198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              222992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        203882                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             203882                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             106196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           29718436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29824631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        106196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           106196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        27268716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27268716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        27268716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            106196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          29718436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             57093347                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    86590306                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    33861615                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4126                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           993                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   262819240                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            89                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    478513480000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        957026960                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   204346496                       # Number of instructions committed
system.cpu.committedOps                     352299342                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             350152574                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   6297                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                    10340888                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     20401214                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    350152574                       # number of integer instructions
system.cpu.num_fp_insts                          6297                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           753388632                       # number of times the integer registers were read
system.cpu.num_int_register_writes          286521464                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                10173                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                4766                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            122044020                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           113730566                       # number of times the CC registers were written
system.cpu.num_mem_refs                     120451918                       # number of memory refs
system.cpu.num_load_insts                    86590303                       # Number of load instructions
system.cpu.num_store_insts                   33861615                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  957026960                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          31771821                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1412      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 229841122     65.24%     65.24% # Class of executed instruction
system.cpu.op_class::IntMult                  2000017      0.57%     65.81% # Class of executed instruction
system.cpu.op_class::IntDiv                      1313      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::FloatAdd                     138      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdAdd                      772      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdAlu                      733      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdCvt                      934      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdMisc                     674      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdShift                    277      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.81% # Class of executed instruction
system.cpu.op_class::MemRead                 86589149     24.58%     90.39% # Class of executed instruction
system.cpu.op_class::MemWrite                33860582      9.61%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                1154      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1033      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  352299342                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.891114                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           120451921                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            369874                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            325.656632                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.891114                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         241273716                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        241273716                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     86284256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        86284256                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     33679425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       33679425                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     119963681                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        119963681                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    119963681                       # number of overall hits
system.cpu.dcache.overall_hits::total       119963681                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       306050                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        306050                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       182190                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       182190                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       488240                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         488240                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       488240                       # number of overall misses
system.cpu.dcache.overall_misses::total        488240                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  74616096000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  74616096000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  20997104000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20997104000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  95613200000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  95613200000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  95613200000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  95613200000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     86590306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     86590306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     33861615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     33861615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    120451921                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    120451921                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    120451921                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    120451921                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003534                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005380                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004053                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004053                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004053                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004053                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 243803.613789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 243803.613789                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 115248.389044                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 115248.389044                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 195832.377519                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 195832.377519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 195832.377519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 195832.377519                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       365411                       # number of writebacks
system.cpu.dcache.writebacks::total            365411                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       306050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       306050                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       182190                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       182190                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       488240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       488240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       488240                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       488240                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  74310046000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  74310046000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  20814914000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20814914000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  95124960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  95124960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  95124960000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  95124960000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003534                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003534                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005380                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005380                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004053                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004053                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004053                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004053                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 242803.613789                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 242803.613789                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 114248.389044                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 114248.389044                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 194832.377519                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 194832.377519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 194832.377519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 194832.377519                       # average overall mshr miss latency
system.cpu.dcache.replacements                 369362                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           475.223310                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           262819240                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               812                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          323669.014778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   475.223310                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.928171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.928171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         525639292                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        525639292                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    262818428                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       262818428                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     262818428                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        262818428                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    262818428                       # number of overall hits
system.cpu.icache.overall_hits::total       262818428                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          812                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           812                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          812                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            812                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          812                       # number of overall misses
system.cpu.icache.overall_misses::total           812                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    118174500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118174500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    118174500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118174500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    118174500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118174500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    262819240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    262819240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    262819240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    262819240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    262819240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    262819240                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 145535.098522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 145535.098522                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 145535.098522                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 145535.098522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 145535.098522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 145535.098522                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          336                       # number of writebacks
system.cpu.icache.writebacks::total               336                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          812                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          812                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          812                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          812                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          812                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          812                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    117362500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117362500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    117362500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117362500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    117362500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117362500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 144535.098522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 144535.098522                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 144535.098522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 144535.098522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 144535.098522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 144535.098522                       # average overall mshr miss latency
system.cpu.icache.replacements                    336                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.237979                       # Cycle average of tags in use
system.l2.tags.total_refs                      858715                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    343369                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.500852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.189010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.165406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2044.883564                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999628                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2048                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7213361                       # Number of tag accesses
system.l2.tags.data_accesses                  7213361                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       365411                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           365411                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              336                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            118366                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               118366                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   642                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          26868                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26868                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 27510                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27526                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data                27510                       # number of overall hits
system.l2.overall_hits::total                   27526                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63182                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              796                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       279182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          279182                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 796                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              342364                       # number of demand (read+write) misses
system.l2.demand_misses::total                 343160                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                796                       # number of overall misses
system.l2.overall_misses::cpu.data             342364                       # number of overall misses
system.l2.overall_misses::total                343160                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19292042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19292042000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    115973500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115973500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  73568851000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  73568851000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     115973500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   92860893000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      92976866500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    115973500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  92860893000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     92976866500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       365411                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       365411                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          336                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        118366                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           118366                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          63824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             63824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          812                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            812                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       306050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        306050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               812                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            369874                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               370686                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              812                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           369874                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              370686                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.989941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989941                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.980296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980296                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.912210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.912210                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.980296                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.925623                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.925743                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.980296                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.925623                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.925743                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 305340.793264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 305340.793264                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 145695.351759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 145695.351759                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 263515.738837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 263515.738837                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 145695.351759                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 271234.396724                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 270943.194137                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 145695.351759                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 271234.396724                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 270943.194137                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               338366                       # number of writebacks
system.l2.writebacks::total                    338366                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            34                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        63182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63182                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          796                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       279182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       279182                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         342364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            343160                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        342364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           343160                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18660222000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18660222000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    108013500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    108013500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  70777031000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70777031000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    108013500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  89437253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  89545266500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    108013500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  89437253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  89545266500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.989941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.980296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.912210                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.912210                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.980296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.925623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.925743                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.980296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.925623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.925743                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 295340.793264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 295340.793264                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 135695.351759                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 135695.351759                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 253515.738837                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 253515.738837                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 135695.351759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 261234.396724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 260943.194137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 135695.351759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 261234.396724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 260943.194137                       # average overall mshr miss latency
system.l2.replacements                         341321                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 15931.877238                       # Cycle average of tags in use
system.l3.tags.total_refs                      683653                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    230087                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.971280                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      177.499372                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         38.335907                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15716.041959                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.010834                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.002340                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.959231                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.972405                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16384                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    913883                       # Number of tag accesses
system.l3.tags.data_accesses                   913883                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       338366                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           338366                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 41                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    41                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data         120125                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            120127                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                120166                       # number of demand (read+write) hits
system.l3.demand_hits::total                   120168                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    2                       # number of overall hits
system.l3.overall_hits::cpu.data               120166                       # number of overall hits
system.l3.overall_hits::total                  120168                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            63141                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               63141                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          794                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       159057                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          159851                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 794                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              222198                       # number of demand (read+write) misses
system.l3.demand_misses::total                 222992                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                794                       # number of overall misses
system.l3.overall_misses::cpu.data             222198                       # number of overall misses
system.l3.overall_misses::total                222992                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  17964789500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   17964789500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     99236500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  66444716500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  66543953000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      99236500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   84409506000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      84508742500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     99236500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  84409506000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     84508742500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       338366                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       338366                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63182                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63182                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          796                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       279182                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        279978                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               796                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            342364                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               343160                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              796                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           342364                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              343160                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999351                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999351                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.997487                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.569725                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.570941                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.997487                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.649011                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.649819                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.997487                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.649011                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.649819                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 284518.609145                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 284518.609145                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 124982.997481                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 417741.542340                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 416287.373867                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 124982.997481                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 379884.184376                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 378976.566424                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 124982.997481                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 379884.184376                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 378976.566424                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               203882                       # number of writebacks
system.l3.writebacks::total                    203882                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          143                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           143                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        63141                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          63141                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          794                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       159057                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       159851                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            794                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         222198                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            222992                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           794                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        222198                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           222992                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17333379500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17333379500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     91296500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  64854146500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  64945443000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     91296500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  82187526000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  82278822500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     91296500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  82187526000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  82278822500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999351                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999351                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.997487                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.569725                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.570941                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.997487                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.649011                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.649819                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.997487                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.649011                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.649819                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 274518.609145                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 274518.609145                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 114982.997481                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 407741.542340                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 406287.373867                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 114982.997481                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 369884.184376                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 368976.566424                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 114982.997481                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 369884.184376                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 368976.566424                       # average overall mshr miss latency
system.l3.replacements                         213703                       # number of replacements
system.membus.snoop_filter.tot_requests        431764                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       208772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             159851                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       203882                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2248                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63141                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63141                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        159851                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       652114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       652114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 652114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     27319936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     27319936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27319936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            222992                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  222992    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              222992                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1247303500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1114971500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       858750                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       488064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3580                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3580                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            306862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       907659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16727                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          118366                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         118366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            63824                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           63824                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           812                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       306050                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1345842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1347802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        73472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     47058240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               47131712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          555024                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34703872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1044076                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003430                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058464                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1040495     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3581      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1044076                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          795122000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1218000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         613994000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 478513480000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            279978                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       542248                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           12091                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63182                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63182                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       279978                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1026956                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     43617664                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          213703                       # Total snoops (count)
system.tol3bus.snoopTraffic                  13048448                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           897499                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.238109                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.425927                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 683796     76.19%     76.19% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 213703     23.81%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             897499                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          680264000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         514740000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
