// Seed: 3721964307
module module_0 (
    id_1
);
  input wire id_1;
  reg id_2;
  localparam id_3 = 1;
  always
    if (1) begin : LABEL_0
      id_2 <= 1;
    end else begin : LABEL_1
      id_2 = -1;
    end
  assign id_2 = ^ -1;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input wor id_2,
    output uwire id_3,
    output wand id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wand id_7,
    input tri1 id_8,
    input tri1 id_9,
    output tri0 id_10,
    output uwire id_11,
    output supply0 id_12,
    output uwire id_13,
    input wand id_14,
    output uwire id_15,
    input supply1 id_16,
    input tri0 id_17,
    input wire id_18,
    input wand id_19,
    input supply0 id_20,
    output wand id_21,
    input uwire id_22,
    output supply1 id_23,
    input tri id_24,
    input tri0 id_25,
    input wire id_26,
    input wor id_27,
    input supply0 id_28,
    input supply0 id_29,
    input wire id_30,
    input tri1 id_31
);
  parameter id_33 = -1;
  logic id_34;
  logic [1 : 1] id_35;
  module_0 modCall_1 (id_34);
  wire id_36;
  ;
  wire id_37;
endmodule
