// Seed: 3529063626
module module_0 ();
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1,
    input  tri0 id_2,
    output wand id_3,
    input  wire id_4
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  final begin
    #1 id_1 = 1;
  end
  id_5 :
  assert property (@(posedge 1'd0) id_1)
  else;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_2;
  logic [7:0] id_5;
  assign id_5 = id_3;
  wire id_6;
  assign id_3[1'b0] = 1;
  assign id_4 = id_5;
  assign id_4 = id_2;
  module_2(
      id_6, id_6, id_6, id_6
  );
  wire id_7;
  wire id_8;
endmodule
