

================================================================
== Vivado HLS Report for 'master_ip'
================================================================
* Date:           Wed May 11 13:21:25 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        master_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     16.41|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   35|   38|   36|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                   |                        |  Latency  |  Interval | Pipeline|
        |              Instance             |         Module         | min | max | min | max |   Type  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_master_ip_mainFunction_fu_139  |master_ip_mainFunction  |    1|    4|    1|    4|   none  |
        |grp_master_ip_mainFunction_fu_166  |master_ip_mainFunction  |    1|    4|    1|    4|   none  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    824|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     25|    3490|   9463|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    226|
|Register         |        -|      -|    1019|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     25|    4509|  10513|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     11|       4|     19|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------------+---------+-------+------+------+
    |                  Instance                  |                 Module                 | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------------------+----------------------------------------+---------+-------+------+------+
    |master_ip_AXILiteS_s_axi_U                  |master_ip_AXILiteS_s_axi                |        0|      0|    44|    56|
    |master_ip_dadd_64ns_64ns_64_4_full_dsp_U31  |master_ip_dadd_64ns_64ns_64_4_full_dsp  |        0|      3|   430|  1130|
    |master_ip_dmul_64ns_64ns_64_4_max_dsp_U32   |master_ip_dmul_64ns_64ns_64_4_max_dsp   |        0|     11|   275|   558|
    |master_ip_dmul_64ns_64ns_64_4_max_dsp_U33   |master_ip_dmul_64ns_64ns_64_4_max_dsp   |        0|     11|   275|   558|
    |master_ip_dsqrt_64ns_64ns_64_17_U36         |master_ip_dsqrt_64ns_64ns_64_17         |        0|      0|  1114|  2095|
    |grp_master_ip_mainFunction_fu_139           |master_ip_mainFunction                  |        0|      0|   487|  1955|
    |grp_master_ip_mainFunction_fu_166           |master_ip_mainFunction                  |        0|      0|   487|  1955|
    |master_ip_sitodp_32ns_64_3_U34              |master_ip_sitodp_32ns_64_3              |        0|      0|   189|   578|
    |master_ip_sitodp_32ns_64_3_U35              |master_ip_sitodp_32ns_64_3              |        0|      0|   189|   578|
    +--------------------------------------------+----------------------------------------+---------+-------+------+------+
    |Total                                       |                                        |        0|     25|  3490|  9463|
    +--------------------------------------------+----------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_503_p2       |     +    |      0|  0|   12|          11|          12|
    |p_Val2_7_i_i_i_fu_589_p2  |     -    |      0|  0|   32|           1|          32|
    |tmp_100_i_fu_456_p2       |     -    |      0|  0|   32|          32|          32|
    |tmp_96_i_fu_450_p2        |     -    |      0|  0|   32|          32|          32|
    |tmp_i_fu_444_p2           |     -    |      0|  0|   32|          32|          32|
    |tmp_i_i_i_13_fu_517_p2    |     -    |      0|  0|   11|          10|          11|
    |p_Val2_3_fu_581_p3        |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_595_p3        |  Select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_527_p3     |  Select  |      0|  0|   12|           1|          12|
    |alert_V                   |   icmp   |      0|  0|   11|          32|          10|
    |tmp_89_i_i_i_fu_547_p2    |   lshr   |      0|  0|  157|          53|          53|
    |tmp_91_i_i_i_fu_553_p2    |    shl   |      0|  0|  429|         136|         136|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0|  824|         342|         426|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  66|         36|    1|         36|
    |grp_fu_193_p0  |  64|          3|   64|        192|
    |grp_fu_193_p1  |  64|          3|   64|        192|
    |grp_fu_205_p0  |  32|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          | 226|         45|  161|        516|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |  35|   0|   35|          0|
    |coordinates1_0                                           |  32|   0|   32|          0|
    |coordinates1_1                                           |  32|   0|   32|          0|
    |coordinates1_2                                           |  32|   0|   32|          0|
    |coordinates2_0                                           |  32|   0|   32|          0|
    |coordinates2_1                                           |  32|   0|   32|          0|
    |coordinates2_2                                           |  32|   0|   32|          0|
    |grp_master_ip_mainFunction_fu_139_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_ip_mainFunction_fu_166_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |reg_216                                                  |  64|   0|   64|          0|
    |reg_222                                                  |  64|   0|   64|          0|
    |reg_228                                                  |  64|   0|   64|          0|
    |signal1_ck_a_V                                           |   8|   0|    8|          0|
    |signal1_ck_b_V                                           |   8|   0|    8|          0|
    |signal1_count_V                                          |  16|   0|   16|          0|
    |signal1_current_out_byte_V                               |   8|   0|    8|          0|
    |signal1_gnss_state_V                                     |   6|   0|    6|          0|
    |signal1_next_out_byte_V                                  |   8|   0|    8|          0|
    |signal1_previous_input_V                                 |   1|   0|    1|          0|
    |signal1_tempCoordinates_0                                |  32|   0|   32|          0|
    |signal1_tempCoordinates_1                                |  32|   0|   32|          0|
    |signal1_tempCoordinates_2                                |  32|   0|   32|          0|
    |signal1_uart_state_V                                     |   4|   0|    4|          0|
    |signal2_ck_a_V                                           |   8|   0|    8|          0|
    |signal2_ck_b_V                                           |   8|   0|    8|          0|
    |signal2_count_V                                          |  16|   0|   16|          0|
    |signal2_current_out_byte_V                               |   8|   0|    8|          0|
    |signal2_gnss_state_V                                     |   6|   0|    6|          0|
    |signal2_next_out_byte_V                                  |   8|   0|    8|          0|
    |signal2_previous_input_V                                 |   1|   0|    1|          0|
    |signal2_tempCoordinates_0                                |  32|   0|   32|          0|
    |signal2_tempCoordinates_1                                |  32|   0|   32|          0|
    |signal2_tempCoordinates_2                                |  32|   0|   32|          0|
    |signal2_uart_state_V                                     |   4|   0|    4|          0|
    |tmp_100_i_reg_700                                        |  32|   0|   32|          0|
    |tmp_96_i_reg_695                                         |  32|   0|   32|          0|
    |tmp_97_i_reg_705                                         |  64|   0|   64|          0|
    |tmp_98_i_reg_711                                         |  64|   0|   64|          0|
    |tmp_i_reg_690                                            |  32|   0|   32|          0|
    |x_assign_reg_716                                         |  64|   0|   64|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |1019|   0| 1019|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_none |   master_ip  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |   master_ip  | return value |
|uart1_V                 |  in |    1|    ap_none   |    uart1_V   |    pointer   |
|uart2_V                 |  in |    1|    ap_none   |    uart2_V   |    pointer   |
|alert_V                 | out |    1|    ap_none   |    alert_V   |    pointer   |
+------------------------+-----+-----+--------------+--------------+--------------+

