#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Mar 11 21:03:16 2019
# Process ID: 13484
# Current directory: P:/ENEL373/labs/Week3Lab3Project2/Week3Lab3Project2.runs/synth_1
# Command line: vivado.exe -log counter_top_level.vds -mode batch -messageDb vivado.pb -notrace -source counter_top_level.tcl
# Log file: P:/ENEL373/labs/Week3Lab3Project2/Week3Lab3Project2.runs/synth_1/counter_top_level.vds
# Journal file: P:/ENEL373/labs/Week3Lab3Project2/Week3Lab3Project2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source counter_top_level.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Command: synth_design -top counter_top_level -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 278.152 ; gain = 71.453
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near ) [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:94]
ERROR: [Synth 8-2029] formal clk_in_count has no actual or default value [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:93]
INFO: [Synth 8-994] clk_in_count is declared here [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:64]
INFO: [Synth 8-994] up_down is declared here [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:65]
ERROR: [Synth 8-2715] syntax error near ) [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:97]
ERROR: [Synth 8-2029] formal clk_in_count has no actual or default value [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:96]
INFO: [Synth 8-994] clk_in_count is declared here [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:64]
INFO: [Synth 8-994] up_down is declared here [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:65]
ERROR: [Synth 8-2715] syntax error near . [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:100]
ERROR: [Synth 8-2715] syntax error near . [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:103]
ERROR: [Synth 8-2029] formal curr_count has no actual or default value [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:102]
INFO: [Synth 8-994] curr_count is declared here [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:72]
INFO: [Synth 8-994] sel is declared here [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:73]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [P:/Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 314.590 ; gain = 107.891
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 4 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 21:03:30 2019...
