Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed May 29 07:40:04 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   CPU_clock_IBUF
   CPU_in<0>_IBUF
   CPU_in<1>_IBUF
   CPU_in<2>_IBUF
   CPU_in<3>_IBUF
   CPU_in<4>_IBUF
   CPU_in<5>_IBUF
   CPU_in<6>_IBUF
   CPU_in<7>_IBUF
   CPU_reset_IBUF


