Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto f074f2b6e1b244d3ae16aa7fede33a2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_12_7_FSM/Design/Code/FSM_book.v" Line 1. Module FSM_book doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_12_7_FSM/Design/Code/FSM_book.v" Line 1. Module FSM_book doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_book
Compiling module xil_defaultlib.tb_FSM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_FSM_behav
