-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--D1L31 is id_unit:inst2|reduce_nor~79 at LC_X10_Y16_N3
--operation mode is normal

D1L31 = !E1_tmp[8] & !E1_tmp[11] & !E1_tmp[9] & !E1_tmp[10];


--D1L41 is id_unit:inst2|reduce_nor~80 at LC_X7_Y17_N3
--operation mode is normal

E1_tmp[15]_qfbk = E1_tmp[15];
D1L41 = D1L31 & E1_tmp[15]_qfbk & !E1_tmp[13];

--E1_tmp[15] is mem_unit:inst3|tmp[15] at LC_X7_Y17_N3
--operation mode is normal

E1_tmp[15] = DFFEAS(D1L41, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L73, , , VCC);


--E1_tmp[14] is mem_unit:inst3|tmp[14] at LC_X7_Y17_N6
--operation mode is normal

E1_tmp[14]_lut_out = !A1L83;
E1_tmp[14] = DFFEAS(E1_tmp[14]_lut_out, GLOBAL(clk), GLOBAL(reset), , F1_s, , , , );


--D1L01 is id_unit:inst2|mem_wr~1 at LC_X7_Y17_N0
--operation mode is normal

E1_tmp[12]_qfbk = E1_tmp[12];
D1L01 = F1_s # !D1L41 # !E1_tmp[12]_qfbk # !E1_tmp[14];

--E1_tmp[12] is mem_unit:inst3|tmp[12] at LC_X7_Y17_N0
--operation mode is normal

E1_tmp[12] = DFFEAS(D1L01, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L04, , , VCC);


--D1L51 is id_unit:inst2|reduce_nor~81 at LC_X6_Y16_N9
--operation mode is normal

D1L51 = E1_tmp[15] & E1_tmp[13] & D1L31 & E1_tmp[14];


--D1L21 is id_unit:inst2|reduce_nor~0 at LC_X7_Y17_N2
--operation mode is normal

D1L21 = E1_tmp[12] # !D1L51;


--E1L922 is mem_unit:inst3|wr~13 at LC_X7_Y16_N4
--operation mode is normal

E1L922 = clk # D1L01 & (D1L21 # !F1_s);


--H1_o_flag is exe_unit:inst1|flagreg:inst1|o_flag at LC_X8_Y16_N7
--operation mode is normal

H1_o_flag_lut_out = G1L89 # G1L99 & G1L001;
H1_o_flag = DFFEAS(H1_o_flag_lut_out, GLOBAL(clk), GLOBAL(reset), , H1L5, , , , );


--H1_z_flag is exe_unit:inst1|flagreg:inst1|z_flag at LC_X9_Y15_N9
--operation mode is normal

H1_z_flag_lut_out = !G1L211 & !G1L901 & !G1L29 & !G1L311;
H1_z_flag = DFFEAS(H1_z_flag_lut_out, GLOBAL(clk), GLOBAL(reset), , H1L5, , , , );


--H1_c_flag is exe_unit:inst1|flagreg:inst1|c_flag at LC_X8_Y16_N6
--operation mode is normal

H1_c_flag_lut_out = H1L3 # G1L69 & D1L2 # !D1L1;
H1_c_flag = DFFEAS(H1_c_flag_lut_out, GLOBAL(clk), GLOBAL(reset), , , , , , );


--E1_pc[15] is mem_unit:inst3|pc[15] at LC_X9_Y17_N7
--operation mode is normal

E1_pc[15]_carry_eqn = (!E1L061 & E1L561) # (E1L061 & E1L661);
E1_pc[15]_lut_out = E1_pc[15] $ (E1_pc[15]_carry_eqn $ E1L69);
E1_pc[15] = DFFEAS(E1_pc[15]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L73, , , E1L431);


--J1L646 is exe_unit:inst1|reg:inst2|sr_out[15]~1018 at LC_X7_Y13_N5
--operation mode is normal

J1_reg_bank[1][15]_qfbk = J1_reg_bank[1][15];
J1L646 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[9][15] # !E1_tmp[3] & (J1_reg_bank[1][15]_qfbk));

--J1_reg_bank[1][15] is exe_unit:inst1|reg:inst2|reg_bank[1][15] at LC_X7_Y13_N5
--operation mode is normal

J1_reg_bank[1][15] = DFFEAS(J1L646, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L664, , , VCC);


--J1L746 is exe_unit:inst1|reg:inst2|sr_out[15]~1019 at LC_X7_Y13_N2
--operation mode is normal

J1L746 = E1_tmp[2] & (J1L646 & J1_reg_bank[13][15] # !J1L646 & (J1_reg_bank[5][15])) # !E1_tmp[2] & (J1L646);


--J1L846 is exe_unit:inst1|reg:inst2|sr_out[15]~1020 at LC_X6_Y16_N2
--operation mode is normal

J1_reg_bank[2][15]_qfbk = J1_reg_bank[2][15];
J1L846 = E1_tmp[2] & (E1_tmp[3] # J1_reg_bank[6][15]) # !E1_tmp[2] & !E1_tmp[3] & J1_reg_bank[2][15]_qfbk;

--J1_reg_bank[2][15] is exe_unit:inst1|reg:inst2|reg_bank[2][15] at LC_X6_Y16_N2
--operation mode is normal

J1_reg_bank[2][15] = DFFEAS(J1L846, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L664, , , VCC);


--J1L946 is exe_unit:inst1|reg:inst2|sr_out[15]~1021 at LC_X6_Y14_N9
--operation mode is normal

J1_reg_bank[14][15]_qfbk = J1_reg_bank[14][15];
J1L946 = E1_tmp[3] & (J1L846 & J1_reg_bank[14][15]_qfbk # !J1L846 & (J1_reg_bank[10][15])) # !E1_tmp[3] & J1L846;

--J1_reg_bank[14][15] is exe_unit:inst1|reg:inst2|reg_bank[14][15] at LC_X6_Y14_N9
--operation mode is normal

J1_reg_bank[14][15] = DFFEAS(J1L946, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L664, , , VCC);


--J1L056 is exe_unit:inst1|reg:inst2|sr_out[15]~1022 at LC_X6_Y8_N5
--operation mode is normal

J1_reg_bank[0][15]_qfbk = J1_reg_bank[0][15];
J1L056 = E1_tmp[2] & E1_tmp[3] # !E1_tmp[2] & (E1_tmp[3] & (J1_reg_bank[8][15]) # !E1_tmp[3] & J1_reg_bank[0][15]_qfbk);

--J1_reg_bank[0][15] is exe_unit:inst1|reg:inst2|reg_bank[0][15] at LC_X6_Y8_N5
--operation mode is normal

J1_reg_bank[0][15] = DFFEAS(J1L056, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L664, , , VCC);


--J1L156 is exe_unit:inst1|reg:inst2|sr_out[15]~1023 at LC_X6_Y8_N2
--operation mode is normal

J1_reg_bank[12][15]_qfbk = J1_reg_bank[12][15];
J1L156 = E1_tmp[2] & (J1L056 & J1_reg_bank[12][15]_qfbk # !J1L056 & (J1_reg_bank[4][15])) # !E1_tmp[2] & J1L056;

--J1_reg_bank[12][15] is exe_unit:inst1|reg:inst2|reg_bank[12][15] at LC_X6_Y8_N2
--operation mode is normal

J1_reg_bank[12][15] = DFFEAS(J1L156, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L664, , , VCC);


--J1L256 is exe_unit:inst1|reg:inst2|sr_out[15]~1024 at LC_X6_Y14_N2
--operation mode is normal

J1L256 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1L946 # !E1_tmp[1] & (J1L156));


--J1L356 is exe_unit:inst1|reg:inst2|sr_out[15]~1025 at LC_X11_Y9_N0
--operation mode is normal

J1_reg_bank[3][15]_qfbk = J1_reg_bank[3][15];
J1L356 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[7][15] # !E1_tmp[2] & (J1_reg_bank[3][15]_qfbk));

--J1_reg_bank[3][15] is exe_unit:inst1|reg:inst2|reg_bank[3][15] at LC_X11_Y9_N0
--operation mode is normal

J1_reg_bank[3][15] = DFFEAS(J1L356, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L664, , , VCC);


--J1L456 is exe_unit:inst1|reg:inst2|sr_out[15]~1026 at LC_X11_Y9_N5
--operation mode is normal

J1_reg_bank[15][15]_qfbk = J1_reg_bank[15][15];
J1L456 = E1_tmp[3] & (J1L356 & (J1_reg_bank[15][15]_qfbk) # !J1L356 & J1_reg_bank[11][15]) # !E1_tmp[3] & (J1L356);

--J1_reg_bank[15][15] is exe_unit:inst1|reg:inst2|reg_bank[15][15] at LC_X11_Y9_N5
--operation mode is normal

J1_reg_bank[15][15] = DFFEAS(J1L456, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L664, , , VCC);


--J1L556 is exe_unit:inst1|reg:inst2|sr_out[15]~1027 at LC_X6_Y14_N4
--operation mode is normal

J1L556 = J1L256 & (J1L456 # !E1_tmp[0]) # !J1L256 & E1_tmp[0] & (J1L746);


--D1L61 is id_unit:inst2|reduce_nor~82 at LC_X7_Y17_N7
--operation mode is normal

D1L61 = E1_tmp[14] & D1L31 & (E1_tmp[13]);


--E1L1 is mem_unit:inst3|addr_bus[0]~1952 at LC_X7_Y17_N8
--operation mode is normal

E1L1 = !F1_s & D1L61 & E1_tmp[15];


--E1_sp[15] is mem_unit:inst3|sp[15] at LC_X13_Y17_N7
--operation mode is normal

E1_sp[15]_carry_eqn = (!E1L402 & E1L902) # (E1L402 & E1L012);
E1_sp[15]_lut_out = D1L21 $ (E1_sp[15]_carry_eqn $ E1_sp[15]);
E1_sp[15] = DFFEAS(E1_sp[15]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );


--E1L35 is mem_unit:inst3|add~1633 at LC_X11_Y17_N7
--operation mode is normal

E1L35_carry_eqn = (!E1L16 & E1L55) # (E1L16 & E1L65);
E1L35 = E1L35_carry_eqn $ !E1_sp[15];


--E1L05 is mem_unit:inst3|addr_bus[15]~1953 at LC_X10_Y17_N5
--operation mode is normal

E1L05 = E1L1 & (E1L7 & (E1_sp[15]) # !E1L7 & E1L35) # !E1L1 & (E1L7);


--J1L761 is exe_unit:inst1|reg:inst2|dr_out[15]~999 at LC_X7_Y13_N6
--operation mode is normal

J1_reg_bank[9][15]_qfbk = J1_reg_bank[9][15];
J1L761 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & (J1_reg_bank[9][15]_qfbk) # !E1_tmp[7] & J1_reg_bank[1][15]);

--J1_reg_bank[9][15] is exe_unit:inst1|reg:inst2|reg_bank[9][15] at LC_X7_Y13_N6
--operation mode is normal

J1_reg_bank[9][15] = DFFEAS(J1L761, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L664, , , VCC);


--J1L861 is exe_unit:inst1|reg:inst2|dr_out[15]~1000 at LC_X6_Y13_N1
--operation mode is normal

J1_reg_bank[13][15]_qfbk = J1_reg_bank[13][15];
J1L861 = E1_tmp[6] & (J1L761 & (J1_reg_bank[13][15]_qfbk) # !J1L761 & J1_reg_bank[5][15]) # !E1_tmp[6] & (J1L761);

--J1_reg_bank[13][15] is exe_unit:inst1|reg:inst2|reg_bank[13][15] at LC_X6_Y13_N1
--operation mode is normal

J1_reg_bank[13][15] = DFFEAS(J1L861, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L664, , , VCC);


--J1L961 is exe_unit:inst1|reg:inst2|dr_out[15]~1001 at LC_X10_Y11_N8
--operation mode is normal

J1_reg_bank[6][15]_qfbk = J1_reg_bank[6][15];
J1L961 = E1_tmp[6] & (J1_reg_bank[6][15]_qfbk # E1_tmp[7]) # !E1_tmp[6] & J1_reg_bank[2][15] & (!E1_tmp[7]);

--J1_reg_bank[6][15] is exe_unit:inst1|reg:inst2|reg_bank[6][15] at LC_X10_Y11_N8
--operation mode is normal

J1_reg_bank[6][15] = DFFEAS(J1L961, GLOBAL(clk), GLOBAL(reset), , J1L492, J1L664, , , VCC);


--J1L071 is exe_unit:inst1|reg:inst2|dr_out[15]~1002 at LC_X10_Y11_N1
--operation mode is normal

J1_reg_bank[10][15]_qfbk = J1_reg_bank[10][15];
J1L071 = J1L961 & (J1_reg_bank[14][15] # !E1_tmp[7]) # !J1L961 & (J1_reg_bank[10][15]_qfbk & E1_tmp[7]);

--J1_reg_bank[10][15] is exe_unit:inst1|reg:inst2|reg_bank[10][15] at LC_X10_Y11_N1
--operation mode is normal

J1_reg_bank[10][15] = DFFEAS(J1L071, GLOBAL(clk), GLOBAL(reset), , J1L473, J1L664, , , VCC);


--J1L171 is exe_unit:inst1|reg:inst2|dr_out[15]~1003 at LC_X9_Y13_N5
--operation mode is normal

J1_reg_bank[8][15]_qfbk = J1_reg_bank[8][15];
J1L171 = E1_tmp[7] & (E1_tmp[6] # J1_reg_bank[8][15]_qfbk) # !E1_tmp[7] & !E1_tmp[6] & (J1_reg_bank[0][15]);

--J1_reg_bank[8][15] is exe_unit:inst1|reg:inst2|reg_bank[8][15] at LC_X9_Y13_N5
--operation mode is normal

J1_reg_bank[8][15] = DFFEAS(J1L171, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L664, , , VCC);


--J1L271 is exe_unit:inst1|reg:inst2|dr_out[15]~1004 at LC_X6_Y13_N3
--operation mode is normal

J1_reg_bank[4][15]_qfbk = J1_reg_bank[4][15];
J1L271 = E1_tmp[6] & (J1L171 & (J1_reg_bank[12][15]) # !J1L171 & J1_reg_bank[4][15]_qfbk) # !E1_tmp[6] & J1L171;

--J1_reg_bank[4][15] is exe_unit:inst1|reg:inst2|reg_bank[4][15] at LC_X6_Y13_N3
--operation mode is normal

J1_reg_bank[4][15] = DFFEAS(J1L271, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L664, , , VCC);


--J1L371 is exe_unit:inst1|reg:inst2|dr_out[15]~1005 at LC_X6_Y13_N4
--operation mode is normal

J1L371 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & (J1L071) # !E1_tmp[5] & J1L271);


--J1L471 is exe_unit:inst1|reg:inst2|dr_out[15]~1006 at LC_X11_Y8_N2
--operation mode is normal

J1_reg_bank[7][15]_qfbk = J1_reg_bank[7][15];
J1L471 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & (J1_reg_bank[7][15]_qfbk) # !E1_tmp[6] & J1_reg_bank[3][15]);

--J1_reg_bank[7][15] is exe_unit:inst1|reg:inst2|reg_bank[7][15] at LC_X11_Y8_N2
--operation mode is normal

J1_reg_bank[7][15] = DFFEAS(J1L471, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L664, , , VCC);


--J1L571 is exe_unit:inst1|reg:inst2|dr_out[15]~1007 at LC_X11_Y8_N5
--operation mode is normal

J1_reg_bank[11][15]_qfbk = J1_reg_bank[11][15];
J1L571 = J1L471 & (J1_reg_bank[15][15] # !E1_tmp[7]) # !J1L471 & E1_tmp[7] & J1_reg_bank[11][15]_qfbk;

--J1_reg_bank[11][15] is exe_unit:inst1|reg:inst2|reg_bank[11][15] at LC_X11_Y8_N5
--operation mode is normal

J1_reg_bank[11][15] = DFFEAS(J1L571, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L664, , , VCC);


--J1L671 is exe_unit:inst1|reg:inst2|dr_out[15]~1008 at LC_X6_Y13_N8
--operation mode is normal

J1L671 = E1_tmp[4] & (J1L371 & J1L571 # !J1L371 & (J1L861)) # !E1_tmp[4] & J1L371;


--E1L15 is mem_unit:inst3|addr_bus[15]~1954 at LC_X10_Y17_N6
--operation mode is normal

E1L15 = E1L05 & (E1L1 # J1L671) # !E1L05 & J1L556 & !E1L1;


--E1L2 is mem_unit:inst3|addr_bus[0]~1955 at LC_X7_Y16_N3
--operation mode is normal

E1L2 = D1L41 & !E1_tmp[12] & E1_tmp[14];


--E1L3 is mem_unit:inst3|addr_bus[0]~1956 at LC_X7_Y16_N2
--operation mode is normal

E1L3 = F1_s # D1L01 & !E1L2 & !D1L51;


--E1L25 is mem_unit:inst3|addr_bus[15]~1957 at LC_X10_Y17_N8
--operation mode is normal

E1L25 = reset & (E1L3 & E1_pc[15] # !E1L3 & (E1L15));


--E1_pc[14] is mem_unit:inst3|pc[14] at LC_X9_Y17_N6
--operation mode is arithmetic

E1_pc[14]_carry_eqn = (!E1L061 & E1L261) # (E1L061 & E1L361);
E1_pc[14]_lut_out = E1_pc[14] $ E1L69 $ !E1_pc[14]_carry_eqn;
E1_pc[14] = DFFEAS(E1_pc[14]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L83, , , E1L431);

--E1L561 is mem_unit:inst3|pc[14]~180 at LC_X9_Y17_N6
--operation mode is arithmetic

E1L561_cout_0 = E1_pc[14] & (E1L69 # !E1L261) # !E1_pc[14] & E1L69 & !E1L261;
E1L561 = CARRY(E1L561_cout_0);

--E1L661 is mem_unit:inst3|pc[14]~180COUT1_254 at LC_X9_Y17_N6
--operation mode is arithmetic

E1L661_cout_1 = E1_pc[14] & (E1L69 # !E1L361) # !E1_pc[14] & E1L69 & !E1L361;
E1L661 = CARRY(E1L661_cout_1);


--E1_sp[14] is mem_unit:inst3|sp[14] at LC_X13_Y17_N6
--operation mode is arithmetic

E1_sp[14]_carry_eqn = (!E1L402 & E1L602) # (E1L402 & E1L702);
E1_sp[14]_lut_out = D1L21 $ E1_sp[14] $ !E1_sp[14]_carry_eqn;
E1_sp[14] = DFFEAS(E1_sp[14]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );

--E1L902 is mem_unit:inst3|sp[14]~156 at LC_X13_Y17_N6
--operation mode is arithmetic

E1L902_cout_0 = D1L21 & (E1_sp[14] # !E1L602) # !D1L21 & E1_sp[14] & !E1L602;
E1L902 = CARRY(E1L902_cout_0);

--E1L012 is mem_unit:inst3|sp[14]~156COUT1_227 at LC_X13_Y17_N6
--operation mode is arithmetic

E1L012_cout_1 = D1L21 & (E1_sp[14] # !E1L702) # !D1L21 & E1_sp[14] & !E1L702;
E1L012 = CARRY(E1L012_cout_1);


--J1L636 is exe_unit:inst1|reg:inst2|sr_out[14]~1028 at LC_X11_Y13_N5
--operation mode is normal

J1_reg_bank[5][14]_qfbk = J1_reg_bank[5][14];
J1L636 = E1_tmp[1] & E1_tmp[0] # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[5][14]_qfbk # !E1_tmp[0] & (J1_reg_bank[4][14]));

--J1_reg_bank[5][14] is exe_unit:inst1|reg:inst2|reg_bank[5][14] at LC_X11_Y13_N5
--operation mode is normal

J1_reg_bank[5][14] = DFFEAS(J1L636, GLOBAL(clk), GLOBAL(reset), , J1L272, J1L864, , , VCC);


--J1L736 is exe_unit:inst1|reg:inst2|sr_out[14]~1029 at LC_X11_Y13_N8
--operation mode is normal

J1_reg_bank[7][14]_qfbk = J1_reg_bank[7][14];
J1L736 = E1_tmp[1] & (J1L636 & J1_reg_bank[7][14]_qfbk # !J1L636 & (J1_reg_bank[6][14])) # !E1_tmp[1] & J1L636;

--J1_reg_bank[7][14] is exe_unit:inst1|reg:inst2|reg_bank[7][14] at LC_X11_Y13_N8
--operation mode is normal

J1_reg_bank[7][14] = DFFEAS(J1L736, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L864, , , VCC);


--J1L836 is exe_unit:inst1|reg:inst2|sr_out[14]~1030 at LC_X15_Y9_N5
--operation mode is normal

J1_reg_bank[10][14]_qfbk = J1_reg_bank[10][14];
J1L836 = E1_tmp[1] & (J1_reg_bank[10][14]_qfbk # E1_tmp[0]) # !E1_tmp[1] & J1_reg_bank[8][14] & (!E1_tmp[0]);

--J1_reg_bank[10][14] is exe_unit:inst1|reg:inst2|reg_bank[10][14] at LC_X15_Y9_N5
--operation mode is normal

J1_reg_bank[10][14] = DFFEAS(J1L836, GLOBAL(clk), GLOBAL(reset), , J1L473, J1L864, , , VCC);


--J1L936 is exe_unit:inst1|reg:inst2|sr_out[14]~1031 at LC_X16_Y9_N9
--operation mode is normal

J1_reg_bank[9][14]_qfbk = J1_reg_bank[9][14];
J1L936 = E1_tmp[0] & (J1L836 & J1_reg_bank[11][14] # !J1L836 & (J1_reg_bank[9][14]_qfbk)) # !E1_tmp[0] & (J1L836);

--J1_reg_bank[9][14] is exe_unit:inst1|reg:inst2|reg_bank[9][14] at LC_X16_Y9_N9
--operation mode is normal

J1_reg_bank[9][14] = DFFEAS(J1L936, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L864, , , VCC);


--J1L046 is exe_unit:inst1|reg:inst2|sr_out[14]~1032 at LC_X15_Y8_N9
--operation mode is normal

J1_reg_bank[1][14]_qfbk = J1_reg_bank[1][14];
J1L046 = E1_tmp[0] & (E1_tmp[1] # J1_reg_bank[1][14]_qfbk) # !E1_tmp[0] & !E1_tmp[1] & (J1_reg_bank[0][14]);

--J1_reg_bank[1][14] is exe_unit:inst1|reg:inst2|reg_bank[1][14] at LC_X15_Y8_N9
--operation mode is normal

J1_reg_bank[1][14] = DFFEAS(J1L046, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L864, , , VCC);


--J1L146 is exe_unit:inst1|reg:inst2|sr_out[14]~1033 at LC_X16_Y9_N8
--operation mode is normal

J1_reg_bank[2][14]_qfbk = J1_reg_bank[2][14];
J1L146 = J1L046 & (J1_reg_bank[3][14] # !E1_tmp[1]) # !J1L046 & E1_tmp[1] & J1_reg_bank[2][14]_qfbk;

--J1_reg_bank[2][14] is exe_unit:inst1|reg:inst2|reg_bank[2][14] at LC_X16_Y9_N8
--operation mode is normal

J1_reg_bank[2][14] = DFFEAS(J1L146, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L864, , , VCC);


--J1L246 is exe_unit:inst1|reg:inst2|sr_out[14]~1034 at LC_X16_Y9_N2
--operation mode is normal

J1L246 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & J1L936 # !E1_tmp[3] & (J1L146));


--J1L346 is exe_unit:inst1|reg:inst2|sr_out[14]~1035 at LC_X10_Y8_N3
--operation mode is normal

J1_reg_bank[14][14]_qfbk = J1_reg_bank[14][14];
J1L346 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & (J1_reg_bank[14][14]_qfbk) # !E1_tmp[1] & J1_reg_bank[12][14]);

--J1_reg_bank[14][14] is exe_unit:inst1|reg:inst2|reg_bank[14][14] at LC_X10_Y8_N3
--operation mode is normal

J1_reg_bank[14][14] = DFFEAS(J1L346, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L864, , , VCC);


--J1L446 is exe_unit:inst1|reg:inst2|sr_out[14]~1036 at LC_X10_Y8_N0
--operation mode is normal

J1_reg_bank[13][14]_qfbk = J1_reg_bank[13][14];
J1L446 = E1_tmp[0] & (J1L346 & (J1_reg_bank[15][14]) # !J1L346 & J1_reg_bank[13][14]_qfbk) # !E1_tmp[0] & J1L346;

--J1_reg_bank[13][14] is exe_unit:inst1|reg:inst2|reg_bank[13][14] at LC_X10_Y8_N0
--operation mode is normal

J1_reg_bank[13][14] = DFFEAS(J1L446, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L864, , , VCC);


--J1L546 is exe_unit:inst1|reg:inst2|sr_out[14]~1037 at LC_X11_Y13_N7
--operation mode is normal

J1L546 = E1_tmp[2] & (J1L246 & (J1L446) # !J1L246 & J1L736) # !E1_tmp[2] & J1L246;


--E1L45 is mem_unit:inst3|add~1638 at LC_X11_Y17_N6
--operation mode is arithmetic

E1L45_carry_eqn = (!E1L16 & E1L85) # (E1L16 & E1L95);
E1L45 = E1_sp[14] $ (E1L45_carry_eqn);

--E1L55 is mem_unit:inst3|add~1640 at LC_X11_Y17_N6
--operation mode is arithmetic

E1L55_cout_0 = E1_sp[14] # !E1L85;
E1L55 = CARRY(E1L55_cout_0);

--E1L65 is mem_unit:inst3|add~1640COUT1_1733 at LC_X11_Y17_N6
--operation mode is arithmetic

E1L65_cout_1 = E1_sp[14] # !E1L95;
E1L65 = CARRY(E1L65_cout_1);


--E1L74 is mem_unit:inst3|addr_bus[14]~1958 at LC_X10_Y17_N7
--operation mode is normal

E1L74 = E1L1 & (!E1L7 & E1L45) # !E1L1 & (J1L546 # E1L7);


--J1L751 is exe_unit:inst1|reg:inst2|dr_out[14]~1009 at LC_X12_Y7_N5
--operation mode is normal

J1_reg_bank[4][14]_qfbk = J1_reg_bank[4][14];
J1L751 = E1_tmp[4] & (J1_reg_bank[5][14] # E1_tmp[5]) # !E1_tmp[4] & (J1_reg_bank[4][14]_qfbk & !E1_tmp[5]);

--J1_reg_bank[4][14] is exe_unit:inst1|reg:inst2|reg_bank[4][14] at LC_X12_Y7_N5
--operation mode is normal

J1_reg_bank[4][14] = DFFEAS(J1L751, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L864, , , VCC);


--J1L851 is exe_unit:inst1|reg:inst2|dr_out[14]~1010 at LC_X11_Y8_N3
--operation mode is normal

J1L851 = E1_tmp[5] & (J1L751 & (J1_reg_bank[7][14]) # !J1L751 & J1_reg_bank[6][14]) # !E1_tmp[5] & (J1L751);


--J1L951 is exe_unit:inst1|reg:inst2|dr_out[14]~1011 at LC_X15_Y9_N3
--operation mode is normal

J1_reg_bank[8][14]_qfbk = J1_reg_bank[8][14];
J1L951 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[10][14] # !E1_tmp[5] & (J1_reg_bank[8][14]_qfbk));

--J1_reg_bank[8][14] is exe_unit:inst1|reg:inst2|reg_bank[8][14] at LC_X15_Y9_N3
--operation mode is normal

J1_reg_bank[8][14] = DFFEAS(J1L951, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L864, , , VCC);


--J1L061 is exe_unit:inst1|reg:inst2|dr_out[14]~1012 at LC_X11_Y8_N4
--operation mode is normal

J1_reg_bank[11][14]_qfbk = J1_reg_bank[11][14];
J1L061 = E1_tmp[4] & (J1L951 & J1_reg_bank[11][14]_qfbk # !J1L951 & (J1_reg_bank[9][14])) # !E1_tmp[4] & J1L951;

--J1_reg_bank[11][14] is exe_unit:inst1|reg:inst2|reg_bank[11][14] at LC_X11_Y8_N4
--operation mode is normal

J1_reg_bank[11][14] = DFFEAS(J1L061, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L864, , , VCC);


--J1L161 is exe_unit:inst1|reg:inst2|dr_out[14]~1013 at LC_X15_Y8_N6
--operation mode is normal

J1_reg_bank[0][14]_qfbk = J1_reg_bank[0][14];
J1L161 = E1_tmp[4] & (J1_reg_bank[1][14] # E1_tmp[5]) # !E1_tmp[4] & (J1_reg_bank[0][14]_qfbk & !E1_tmp[5]);

--J1_reg_bank[0][14] is exe_unit:inst1|reg:inst2|reg_bank[0][14] at LC_X15_Y8_N6
--operation mode is normal

J1_reg_bank[0][14] = DFFEAS(J1L161, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L864, , , VCC);


--J1L261 is exe_unit:inst1|reg:inst2|dr_out[14]~1014 at LC_X14_Y9_N8
--operation mode is normal

J1_reg_bank[3][14]_qfbk = J1_reg_bank[3][14];
J1L261 = J1L161 & (J1_reg_bank[3][14]_qfbk # !E1_tmp[5]) # !J1L161 & J1_reg_bank[2][14] & (E1_tmp[5]);

--J1_reg_bank[3][14] is exe_unit:inst1|reg:inst2|reg_bank[3][14] at LC_X14_Y9_N8
--operation mode is normal

J1_reg_bank[3][14] = DFFEAS(J1L261, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L864, , , VCC);


--J1L361 is exe_unit:inst1|reg:inst2|dr_out[14]~1015 at LC_X11_Y8_N9
--operation mode is normal

J1L361 = E1_tmp[7] & (J1L061 # E1_tmp[6]) # !E1_tmp[7] & (J1L261 & !E1_tmp[6]);


--J1L461 is exe_unit:inst1|reg:inst2|dr_out[14]~1016 at LC_X12_Y7_N7
--operation mode is normal

J1_reg_bank[12][14]_qfbk = J1_reg_bank[12][14];
J1L461 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[14][14] # !E1_tmp[5] & (J1_reg_bank[12][14]_qfbk));

--J1_reg_bank[12][14] is exe_unit:inst1|reg:inst2|reg_bank[12][14] at LC_X12_Y7_N7
--operation mode is normal

J1_reg_bank[12][14] = DFFEAS(J1L461, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L864, , , VCC);


--J1L561 is exe_unit:inst1|reg:inst2|dr_out[14]~1017 at LC_X10_Y7_N9
--operation mode is normal

J1_reg_bank[15][14]_qfbk = J1_reg_bank[15][14];
J1L561 = E1_tmp[4] & (J1L461 & (J1_reg_bank[15][14]_qfbk) # !J1L461 & J1_reg_bank[13][14]) # !E1_tmp[4] & (J1L461);

--J1_reg_bank[15][14] is exe_unit:inst1|reg:inst2|reg_bank[15][14] at LC_X10_Y7_N9
--operation mode is normal

J1_reg_bank[15][14] = DFFEAS(J1L561, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L864, , , VCC);


--J1L661 is exe_unit:inst1|reg:inst2|dr_out[14]~1018 at LC_X11_Y8_N7
--operation mode is normal

J1L661 = J1L361 & (J1L561 # !E1_tmp[6]) # !J1L361 & (J1L851 & E1_tmp[6]);


--E1L84 is mem_unit:inst3|addr_bus[14]~1959 at LC_X11_Y17_N9
--operation mode is normal

E1L84 = E1L7 & (E1L74 & (J1L661) # !E1L74 & E1_sp[14]) # !E1L7 & (E1L74);


--E1L94 is mem_unit:inst3|addr_bus[14]~1960 at LC_X12_Y14_N9
--operation mode is normal

E1L94 = reset & (E1L3 & E1_pc[14] # !E1L3 & (E1L84));


--E1_pc[13] is mem_unit:inst3|pc[13] at LC_X9_Y17_N5
--operation mode is arithmetic

E1_pc[13]_carry_eqn = E1L061;
E1_pc[13]_lut_out = E1_pc[13] $ E1L69 $ E1_pc[13]_carry_eqn;
E1_pc[13] = DFFEAS(E1_pc[13]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L93, , , E1L431);

--E1L261 is mem_unit:inst3|pc[13]~184 at LC_X9_Y17_N5
--operation mode is arithmetic

E1L261_cout_0 = E1_pc[13] & !E1L69 & !E1L061 # !E1_pc[13] & (!E1L061 # !E1L69);
E1L261 = CARRY(E1L261_cout_0);

--E1L361 is mem_unit:inst3|pc[13]~184COUT1_253 at LC_X9_Y17_N5
--operation mode is arithmetic

E1L361_cout_1 = E1_pc[13] & !E1L69 & !E1L061 # !E1_pc[13] & (!E1L061 # !E1L69);
E1L361 = CARRY(E1L361_cout_1);


--J1L626 is exe_unit:inst1|reg:inst2|sr_out[13]~1038 at LC_X11_Y10_N6
--operation mode is normal

J1_reg_bank[10][13]_qfbk = J1_reg_bank[10][13];
J1L626 = E1_tmp[2] & E1_tmp[3] # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[10][13]_qfbk # !E1_tmp[3] & (J1_reg_bank[2][13]));

--J1_reg_bank[10][13] is exe_unit:inst1|reg:inst2|reg_bank[10][13] at LC_X11_Y10_N6
--operation mode is normal

J1_reg_bank[10][13] = DFFEAS(J1L626, GLOBAL(clk), GLOBAL(reset), , J1L473, J1L074, , , VCC);


--J1L726 is exe_unit:inst1|reg:inst2|sr_out[13]~1039 at LC_X10_Y10_N9
--operation mode is normal

J1_reg_bank[14][13]_qfbk = J1_reg_bank[14][13];
J1L726 = E1_tmp[2] & (J1L626 & (J1_reg_bank[14][13]_qfbk) # !J1L626 & J1_reg_bank[6][13]) # !E1_tmp[2] & (J1L626);

--J1_reg_bank[14][13] is exe_unit:inst1|reg:inst2|reg_bank[14][13] at LC_X10_Y10_N9
--operation mode is normal

J1_reg_bank[14][13] = DFFEAS(J1L726, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L074, , , VCC);


--J1L826 is exe_unit:inst1|reg:inst2|sr_out[13]~1040 at LC_X9_Y9_N6
--operation mode is normal

J1_reg_bank[5][13]_qfbk = J1_reg_bank[5][13];
J1L826 = E1_tmp[2] & (J1_reg_bank[5][13]_qfbk # E1_tmp[3]) # !E1_tmp[2] & J1_reg_bank[1][13] & (!E1_tmp[3]);

--J1_reg_bank[5][13] is exe_unit:inst1|reg:inst2|reg_bank[5][13] at LC_X9_Y9_N6
--operation mode is normal

J1_reg_bank[5][13] = DFFEAS(J1L826, GLOBAL(clk), GLOBAL(reset), , J1L272, J1L074, , , VCC);


--J1L926 is exe_unit:inst1|reg:inst2|sr_out[13]~1041 at LC_X9_Y11_N9
--operation mode is normal

J1_reg_bank[9][13]_qfbk = J1_reg_bank[9][13];
J1L926 = E1_tmp[3] & (J1L826 & (J1_reg_bank[13][13]) # !J1L826 & J1_reg_bank[9][13]_qfbk) # !E1_tmp[3] & J1L826;

--J1_reg_bank[9][13] is exe_unit:inst1|reg:inst2|reg_bank[9][13] at LC_X9_Y11_N9
--operation mode is normal

J1_reg_bank[9][13] = DFFEAS(J1L926, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L074, , , VCC);


--J1L036 is exe_unit:inst1|reg:inst2|sr_out[13]~1042 at LC_X6_Y9_N2
--operation mode is normal

J1_reg_bank[4][13]_qfbk = J1_reg_bank[4][13];
J1L036 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & (J1_reg_bank[4][13]_qfbk) # !E1_tmp[2] & J1_reg_bank[0][13]);

--J1_reg_bank[4][13] is exe_unit:inst1|reg:inst2|reg_bank[4][13] at LC_X6_Y9_N2
--operation mode is normal

J1_reg_bank[4][13] = DFFEAS(J1L036, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L074, , , VCC);


--J1L136 is exe_unit:inst1|reg:inst2|sr_out[13]~1043 at LC_X6_Y9_N3
--operation mode is normal

J1_reg_bank[8][13]_qfbk = J1_reg_bank[8][13];
J1L136 = E1_tmp[3] & (J1L036 & J1_reg_bank[12][13] # !J1L036 & (J1_reg_bank[8][13]_qfbk)) # !E1_tmp[3] & (J1L036);

--J1_reg_bank[8][13] is exe_unit:inst1|reg:inst2|reg_bank[8][13] at LC_X6_Y9_N3
--operation mode is normal

J1_reg_bank[8][13] = DFFEAS(J1L136, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L074, , , VCC);


--J1L236 is exe_unit:inst1|reg:inst2|sr_out[13]~1044 at LC_X6_Y9_N4
--operation mode is normal

J1L236 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1L926 # !E1_tmp[0] & (J1L136));


--J1L336 is exe_unit:inst1|reg:inst2|sr_out[13]~1045 at LC_X12_Y9_N2
--operation mode is normal

J1_reg_bank[11][13]_qfbk = J1_reg_bank[11][13];
J1L336 = E1_tmp[3] & (J1_reg_bank[11][13]_qfbk # E1_tmp[2]) # !E1_tmp[3] & J1_reg_bank[3][13] & (!E1_tmp[2]);

--J1_reg_bank[11][13] is exe_unit:inst1|reg:inst2|reg_bank[11][13] at LC_X12_Y9_N2
--operation mode is normal

J1_reg_bank[11][13] = DFFEAS(J1L336, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L074, , , VCC);


--J1L436 is exe_unit:inst1|reg:inst2|sr_out[13]~1046 at LC_X12_Y9_N9
--operation mode is normal

J1_reg_bank[7][13]_qfbk = J1_reg_bank[7][13];
J1L436 = E1_tmp[2] & (J1L336 & J1_reg_bank[15][13] # !J1L336 & (J1_reg_bank[7][13]_qfbk)) # !E1_tmp[2] & (J1L336);

--J1_reg_bank[7][13] is exe_unit:inst1|reg:inst2|reg_bank[7][13] at LC_X12_Y9_N9
--operation mode is normal

J1_reg_bank[7][13] = DFFEAS(J1L436, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L074, , , VCC);


--J1L536 is exe_unit:inst1|reg:inst2|sr_out[13]~1047 at LC_X6_Y9_N0
--operation mode is normal

J1L536 = E1_tmp[1] & (J1L236 & (J1L436) # !J1L236 & J1L726) # !E1_tmp[1] & J1L236;


--E1_sp[13] is mem_unit:inst3|sp[13] at LC_X13_Y17_N5
--operation mode is arithmetic

E1_sp[13]_carry_eqn = E1L402;
E1_sp[13]_lut_out = D1L21 $ E1_sp[13] $ E1_sp[13]_carry_eqn;
E1_sp[13] = DFFEAS(E1_sp[13]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );

--E1L602 is mem_unit:inst3|sp[13]~160 at LC_X13_Y17_N5
--operation mode is arithmetic

E1L602_cout_0 = D1L21 & !E1_sp[13] & !E1L402 # !D1L21 & (!E1L402 # !E1_sp[13]);
E1L602 = CARRY(E1L602_cout_0);

--E1L702 is mem_unit:inst3|sp[13]~160COUT1_226 at LC_X13_Y17_N5
--operation mode is arithmetic

E1L702_cout_1 = D1L21 & !E1_sp[13] & !E1L402 # !D1L21 & (!E1L402 # !E1_sp[13]);
E1L702 = CARRY(E1L702_cout_1);


--E1L75 is mem_unit:inst3|add~1643 at LC_X11_Y17_N5
--operation mode is arithmetic

E1L75_carry_eqn = E1L16;
E1L75 = E1_sp[13] $ (!E1L75_carry_eqn);

--E1L85 is mem_unit:inst3|add~1645 at LC_X11_Y17_N5
--operation mode is arithmetic

E1L85_cout_0 = !E1_sp[13] & (!E1L16);
E1L85 = CARRY(E1L85_cout_0);

--E1L95 is mem_unit:inst3|add~1645COUT1_1732 at LC_X11_Y17_N5
--operation mode is arithmetic

E1L95_cout_1 = !E1_sp[13] & (!E1L16);
E1L95 = CARRY(E1L95_cout_1);


--E1L44 is mem_unit:inst3|addr_bus[13]~1961 at LC_X13_Y17_N8
--operation mode is normal

E1L44 = E1L7 & (E1_sp[13] # !E1L1) # !E1L7 & (E1L1 & E1L75);


--J1L741 is exe_unit:inst1|reg:inst2|dr_out[13]~1019 at LC_X11_Y10_N3
--operation mode is normal

J1_reg_bank[2][13]_qfbk = J1_reg_bank[2][13];
J1L741 = E1_tmp[7] & (J1_reg_bank[10][13] # E1_tmp[6]) # !E1_tmp[7] & (J1_reg_bank[2][13]_qfbk & !E1_tmp[6]);

--J1_reg_bank[2][13] is exe_unit:inst1|reg:inst2|reg_bank[2][13] at LC_X11_Y10_N3
--operation mode is normal

J1_reg_bank[2][13] = DFFEAS(J1L741, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L074, , , VCC);


--J1L841 is exe_unit:inst1|reg:inst2|dr_out[13]~1020 at LC_X11_Y10_N4
--operation mode is normal

J1L841 = J1L741 & (J1_reg_bank[14][13] # !E1_tmp[6]) # !J1L741 & (J1_reg_bank[6][13] & E1_tmp[6]);


--J1L941 is exe_unit:inst1|reg:inst2|dr_out[13]~1021 at LC_X8_Y9_N0
--operation mode is normal

J1_reg_bank[1][13]_qfbk = J1_reg_bank[1][13];
J1L941 = E1_tmp[7] & (E1_tmp[6]) # !E1_tmp[7] & (E1_tmp[6] & J1_reg_bank[5][13] # !E1_tmp[6] & (J1_reg_bank[1][13]_qfbk));

--J1_reg_bank[1][13] is exe_unit:inst1|reg:inst2|reg_bank[1][13] at LC_X8_Y9_N0
--operation mode is normal

J1_reg_bank[1][13] = DFFEAS(J1L941, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L074, , , VCC);


--J1L051 is exe_unit:inst1|reg:inst2|dr_out[13]~1022 at LC_X8_Y7_N7
--operation mode is normal

J1_reg_bank[13][13]_qfbk = J1_reg_bank[13][13];
J1L051 = E1_tmp[7] & (J1L941 & (J1_reg_bank[13][13]_qfbk) # !J1L941 & J1_reg_bank[9][13]) # !E1_tmp[7] & (J1L941);

--J1_reg_bank[13][13] is exe_unit:inst1|reg:inst2|reg_bank[13][13] at LC_X8_Y7_N7
--operation mode is normal

J1_reg_bank[13][13] = DFFEAS(J1L051, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L074, , , VCC);


--J1L151 is exe_unit:inst1|reg:inst2|dr_out[13]~1023 at LC_X6_Y8_N1
--operation mode is normal

J1_reg_bank[0][13]_qfbk = J1_reg_bank[0][13];
J1L151 = E1_tmp[7] & E1_tmp[6] # !E1_tmp[7] & (E1_tmp[6] & (J1_reg_bank[4][13]) # !E1_tmp[6] & J1_reg_bank[0][13]_qfbk);

--J1_reg_bank[0][13] is exe_unit:inst1|reg:inst2|reg_bank[0][13] at LC_X6_Y8_N1
--operation mode is normal

J1_reg_bank[0][13] = DFFEAS(J1L151, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L074, , , VCC);


--J1L251 is exe_unit:inst1|reg:inst2|dr_out[13]~1024 at LC_X6_Y8_N9
--operation mode is normal

J1_reg_bank[12][13]_qfbk = J1_reg_bank[12][13];
J1L251 = E1_tmp[7] & (J1L151 & (J1_reg_bank[12][13]_qfbk) # !J1L151 & J1_reg_bank[8][13]) # !E1_tmp[7] & (J1L151);

--J1_reg_bank[12][13] is exe_unit:inst1|reg:inst2|reg_bank[12][13] at LC_X6_Y8_N9
--operation mode is normal

J1_reg_bank[12][13] = DFFEAS(J1L251, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L074, , , VCC);


--J1L351 is exe_unit:inst1|reg:inst2|dr_out[13]~1025 at LC_X6_Y8_N3
--operation mode is normal

J1L351 = E1_tmp[4] & (J1L051 # E1_tmp[5]) # !E1_tmp[4] & J1L251 & (!E1_tmp[5]);


--J1L451 is exe_unit:inst1|reg:inst2|dr_out[13]~1026 at LC_X11_Y9_N3
--operation mode is normal

J1_reg_bank[3][13]_qfbk = J1_reg_bank[3][13];
J1L451 = E1_tmp[6] & E1_tmp[7] # !E1_tmp[6] & (E1_tmp[7] & (J1_reg_bank[11][13]) # !E1_tmp[7] & J1_reg_bank[3][13]_qfbk);

--J1_reg_bank[3][13] is exe_unit:inst1|reg:inst2|reg_bank[3][13] at LC_X11_Y9_N3
--operation mode is normal

J1_reg_bank[3][13] = DFFEAS(J1L451, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L074, , , VCC);


--J1L551 is exe_unit:inst1|reg:inst2|dr_out[13]~1027 at LC_X11_Y9_N4
--operation mode is normal

J1_reg_bank[15][13]_qfbk = J1_reg_bank[15][13];
J1L551 = E1_tmp[6] & (J1L451 & (J1_reg_bank[15][13]_qfbk) # !J1L451 & J1_reg_bank[7][13]) # !E1_tmp[6] & (J1L451);

--J1_reg_bank[15][13] is exe_unit:inst1|reg:inst2|reg_bank[15][13] at LC_X11_Y9_N4
--operation mode is normal

J1_reg_bank[15][13] = DFFEAS(J1L551, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L074, , , VCC);


--J1L651 is exe_unit:inst1|reg:inst2|dr_out[13]~1028 at LC_X6_Y8_N4
--operation mode is normal

J1L651 = E1_tmp[5] & (J1L351 & (J1L551) # !J1L351 & J1L841) # !E1_tmp[5] & J1L351;


--E1L54 is mem_unit:inst3|addr_bus[13]~1962 at LC_X13_Y17_N9
--operation mode is normal

E1L54 = E1L1 & (E1L44) # !E1L1 & (E1L44 & (J1L651) # !E1L44 & J1L536);


--E1L64 is mem_unit:inst3|addr_bus[13]~1963 at LC_X12_Y17_N5
--operation mode is normal

E1L64 = reset & (E1L3 & (E1_pc[13]) # !E1L3 & E1L54);


--E1_pc[12] is mem_unit:inst3|pc[12] at LC_X9_Y17_N4
--operation mode is arithmetic

E1_pc[12]_carry_eqn = (!E1L641 & E1L751) # (E1L641 & E1L851);
E1_pc[12]_lut_out = E1_pc[12] $ E1L69 $ !E1_pc[12]_carry_eqn;
E1_pc[12] = DFFEAS(E1_pc[12]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L04, , , E1L431);

--E1L061 is mem_unit:inst3|pc[12]~188 at LC_X9_Y17_N4
--operation mode is arithmetic

E1L061 = CARRY(E1_pc[12] & (E1L69 # !E1L851) # !E1_pc[12] & E1L69 & !E1L851);


--E1_sp[12] is mem_unit:inst3|sp[12] at LC_X13_Y17_N4
--operation mode is arithmetic

E1_sp[12]_carry_eqn = (!E1L091 & E1L102) # (E1L091 & E1L202);
E1_sp[12]_lut_out = D1L21 $ E1_sp[12] $ !E1_sp[12]_carry_eqn;
E1_sp[12] = DFFEAS(E1_sp[12]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );

--E1L402 is mem_unit:inst3|sp[12]~164 at LC_X13_Y17_N4
--operation mode is arithmetic

E1L402 = CARRY(D1L21 & (E1_sp[12] # !E1L202) # !D1L21 & E1_sp[12] & !E1L202);


--J1L616 is exe_unit:inst1|reg:inst2|sr_out[12]~1048 at LC_X15_Y12_N6
--operation mode is normal

J1_reg_bank[9][12]_qfbk = J1_reg_bank[9][12];
J1L616 = E1_tmp[1] & E1_tmp[0] # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[9][12]_qfbk # !E1_tmp[0] & (J1_reg_bank[8][12]));

--J1_reg_bank[9][12] is exe_unit:inst1|reg:inst2|reg_bank[9][12] at LC_X15_Y12_N6
--operation mode is normal

J1_reg_bank[9][12] = DFFEAS(J1L616, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L274, , , VCC);


--J1L716 is exe_unit:inst1|reg:inst2|sr_out[12]~1049 at LC_X15_Y12_N9
--operation mode is normal

J1_reg_bank[11][12]_qfbk = J1_reg_bank[11][12];
J1L716 = J1L616 & (J1_reg_bank[11][12]_qfbk # !E1_tmp[1]) # !J1L616 & J1_reg_bank[10][12] & (E1_tmp[1]);

--J1_reg_bank[11][12] is exe_unit:inst1|reg:inst2|reg_bank[11][12] at LC_X15_Y12_N9
--operation mode is normal

J1_reg_bank[11][12] = DFFEAS(J1L716, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L274, , , VCC);


--J1L816 is exe_unit:inst1|reg:inst2|sr_out[12]~1050 at LC_X15_Y14_N8
--operation mode is normal

J1_reg_bank[6][12]_qfbk = J1_reg_bank[6][12];
J1L816 = E1_tmp[1] & (E1_tmp[0] # J1_reg_bank[6][12]_qfbk) # !E1_tmp[1] & !E1_tmp[0] & (J1_reg_bank[4][12]);

--J1_reg_bank[6][12] is exe_unit:inst1|reg:inst2|reg_bank[6][12] at LC_X15_Y14_N8
--operation mode is normal

J1_reg_bank[6][12] = DFFEAS(J1L816, GLOBAL(clk), GLOBAL(reset), , J1L492, J1L274, , , VCC);


--J1L916 is exe_unit:inst1|reg:inst2|sr_out[12]~1051 at LC_X14_Y14_N4
--operation mode is normal

J1_reg_bank[5][12]_qfbk = J1_reg_bank[5][12];
J1L916 = J1L816 & (J1_reg_bank[7][12] # !E1_tmp[0]) # !J1L816 & E1_tmp[0] & J1_reg_bank[5][12]_qfbk;

--J1_reg_bank[5][12] is exe_unit:inst1|reg:inst2|reg_bank[5][12] at LC_X14_Y14_N4
--operation mode is normal

J1_reg_bank[5][12] = DFFEAS(J1L916, GLOBAL(clk), GLOBAL(reset), , J1L272, J1L274, , , VCC);


--J1L026 is exe_unit:inst1|reg:inst2|sr_out[12]~1052 at LC_X16_Y13_N6
--operation mode is normal

J1_reg_bank[2][12]_qfbk = J1_reg_bank[2][12];
J1L026 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & (J1_reg_bank[2][12]_qfbk) # !E1_tmp[1] & J1_reg_bank[0][12]);

--J1_reg_bank[2][12] is exe_unit:inst1|reg:inst2|reg_bank[2][12] at LC_X16_Y13_N6
--operation mode is normal

J1_reg_bank[2][12] = DFFEAS(J1L026, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L274, , , VCC);


--J1L126 is exe_unit:inst1|reg:inst2|sr_out[12]~1053 at LC_X16_Y13_N0
--operation mode is normal

J1_reg_bank[1][12]_qfbk = J1_reg_bank[1][12];
J1L126 = E1_tmp[0] & (J1L026 & (J1_reg_bank[3][12]) # !J1L026 & J1_reg_bank[1][12]_qfbk) # !E1_tmp[0] & J1L026;

--J1_reg_bank[1][12] is exe_unit:inst1|reg:inst2|reg_bank[1][12] at LC_X16_Y13_N0
--operation mode is normal

J1_reg_bank[1][12] = DFFEAS(J1L126, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L274, , , VCC);


--J1L226 is exe_unit:inst1|reg:inst2|sr_out[12]~1054 at LC_X16_Y13_N9
--operation mode is normal

J1L226 = E1_tmp[2] & (J1L916 # E1_tmp[3]) # !E1_tmp[2] & (!E1_tmp[3] & J1L126);


--J1L326 is exe_unit:inst1|reg:inst2|sr_out[12]~1055 at LC_X16_Y14_N3
--operation mode is normal

J1_reg_bank[13][12]_qfbk = J1_reg_bank[13][12];
J1L326 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & (J1_reg_bank[13][12]_qfbk) # !E1_tmp[0] & J1_reg_bank[12][12]);

--J1_reg_bank[13][12] is exe_unit:inst1|reg:inst2|reg_bank[13][12] at LC_X16_Y14_N3
--operation mode is normal

J1_reg_bank[13][12] = DFFEAS(J1L326, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L274, , , VCC);


--J1L426 is exe_unit:inst1|reg:inst2|sr_out[12]~1056 at LC_X16_Y14_N4
--operation mode is normal

J1_reg_bank[14][12]_qfbk = J1_reg_bank[14][12];
J1L426 = E1_tmp[1] & (J1L326 & (J1_reg_bank[15][12]) # !J1L326 & J1_reg_bank[14][12]_qfbk) # !E1_tmp[1] & J1L326;

--J1_reg_bank[14][12] is exe_unit:inst1|reg:inst2|reg_bank[14][12] at LC_X16_Y14_N4
--operation mode is normal

J1_reg_bank[14][12] = DFFEAS(J1L426, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L274, , , VCC);


--J1L526 is exe_unit:inst1|reg:inst2|sr_out[12]~1057 at LC_X16_Y13_N4
--operation mode is normal

J1L526 = J1L226 & (J1L426 # !E1_tmp[3]) # !J1L226 & J1L716 & E1_tmp[3];


--E1L06 is mem_unit:inst3|add~1648 at LC_X11_Y17_N4
--operation mode is arithmetic

E1L06_carry_eqn = (!E1L57 & E1L36) # (E1L57 & E1L46);
E1L06 = E1_sp[12] $ (E1L06_carry_eqn);

--E1L16 is mem_unit:inst3|add~1650 at LC_X11_Y17_N4
--operation mode is arithmetic

E1L16 = CARRY(E1_sp[12] # !E1L46);


--E1L14 is mem_unit:inst3|addr_bus[12]~1964 at LC_X10_Y17_N1
--operation mode is normal

E1L14 = E1L1 & (!E1L7 & E1L06) # !E1L1 & (J1L526 # E1L7);


--J1L731 is exe_unit:inst1|reg:inst2|dr_out[12]~1029 at LC_X15_Y9_N6
--operation mode is normal

J1_reg_bank[8][12]_qfbk = J1_reg_bank[8][12];
J1L731 = E1_tmp[4] & (J1_reg_bank[9][12] # E1_tmp[5]) # !E1_tmp[4] & (J1_reg_bank[8][12]_qfbk & !E1_tmp[5]);

--J1_reg_bank[8][12] is exe_unit:inst1|reg:inst2|reg_bank[8][12] at LC_X15_Y9_N6
--operation mode is normal

J1_reg_bank[8][12] = DFFEAS(J1L731, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L274, , , VCC);


--J1L831 is exe_unit:inst1|reg:inst2|dr_out[12]~1030 at LC_X15_Y14_N5
--operation mode is normal

J1L831 = J1L731 & (J1_reg_bank[11][12] # !E1_tmp[5]) # !J1L731 & J1_reg_bank[10][12] & E1_tmp[5];


--J1L931 is exe_unit:inst1|reg:inst2|dr_out[12]~1031 at LC_X15_Y14_N6
--operation mode is normal

J1_reg_bank[4][12]_qfbk = J1_reg_bank[4][12];
J1L931 = E1_tmp[5] & (J1_reg_bank[6][12] # E1_tmp[4]) # !E1_tmp[5] & (J1_reg_bank[4][12]_qfbk & !E1_tmp[4]);

--J1_reg_bank[4][12] is exe_unit:inst1|reg:inst2|reg_bank[4][12] at LC_X15_Y14_N6
--operation mode is normal

J1_reg_bank[4][12] = DFFEAS(J1L931, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L274, , , VCC);


--J1L041 is exe_unit:inst1|reg:inst2|dr_out[12]~1032 at LC_X14_Y10_N8
--operation mode is normal

J1_reg_bank[7][12]_qfbk = J1_reg_bank[7][12];
J1L041 = J1L931 & (J1_reg_bank[7][12]_qfbk # !E1_tmp[4]) # !J1L931 & J1_reg_bank[5][12] & (E1_tmp[4]);

--J1_reg_bank[7][12] is exe_unit:inst1|reg:inst2|reg_bank[7][12] at LC_X14_Y10_N8
--operation mode is normal

J1_reg_bank[7][12] = DFFEAS(J1L041, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L274, , , VCC);


--J1L141 is exe_unit:inst1|reg:inst2|dr_out[12]~1033 at LC_X15_Y13_N0
--operation mode is normal

J1_reg_bank[0][12]_qfbk = J1_reg_bank[0][12];
J1L141 = E1_tmp[5] & (J1_reg_bank[2][12] # E1_tmp[4]) # !E1_tmp[5] & (J1_reg_bank[0][12]_qfbk & !E1_tmp[4]);

--J1_reg_bank[0][12] is exe_unit:inst1|reg:inst2|reg_bank[0][12] at LC_X15_Y13_N0
--operation mode is normal

J1_reg_bank[0][12] = DFFEAS(J1L141, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L274, , , VCC);


--J1L241 is exe_unit:inst1|reg:inst2|dr_out[12]~1034 at LC_X14_Y10_N6
--operation mode is normal

J1_reg_bank[3][12]_qfbk = J1_reg_bank[3][12];
J1L241 = E1_tmp[4] & (J1L141 & (J1_reg_bank[3][12]_qfbk) # !J1L141 & J1_reg_bank[1][12]) # !E1_tmp[4] & (J1L141);

--J1_reg_bank[3][12] is exe_unit:inst1|reg:inst2|reg_bank[3][12] at LC_X14_Y10_N6
--operation mode is normal

J1_reg_bank[3][12] = DFFEAS(J1L241, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L274, , , VCC);


--J1L341 is exe_unit:inst1|reg:inst2|dr_out[12]~1035 at LC_X14_Y10_N3
--operation mode is normal

J1L341 = E1_tmp[6] & (J1L041 # E1_tmp[7]) # !E1_tmp[6] & J1L241 & (!E1_tmp[7]);


--J1L441 is exe_unit:inst1|reg:inst2|dr_out[12]~1036 at LC_X15_Y13_N2
--operation mode is normal

J1_reg_bank[12][12]_qfbk = J1_reg_bank[12][12];
J1L441 = E1_tmp[4] & (E1_tmp[5] # J1_reg_bank[13][12]) # !E1_tmp[4] & !E1_tmp[5] & J1_reg_bank[12][12]_qfbk;

--J1_reg_bank[12][12] is exe_unit:inst1|reg:inst2|reg_bank[12][12] at LC_X15_Y13_N2
--operation mode is normal

J1_reg_bank[12][12] = DFFEAS(J1L441, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L274, , , VCC);


--J1L541 is exe_unit:inst1|reg:inst2|dr_out[12]~1037 at LC_X15_Y15_N6
--operation mode is normal

J1_reg_bank[15][12]_qfbk = J1_reg_bank[15][12];
J1L541 = E1_tmp[5] & (J1L441 & (J1_reg_bank[15][12]_qfbk) # !J1L441 & J1_reg_bank[14][12]) # !E1_tmp[5] & (J1L441);

--J1_reg_bank[15][12] is exe_unit:inst1|reg:inst2|reg_bank[15][12] at LC_X15_Y15_N6
--operation mode is normal

J1_reg_bank[15][12] = DFFEAS(J1L541, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L274, , , VCC);


--J1L641 is exe_unit:inst1|reg:inst2|dr_out[12]~1038 at LC_X14_Y14_N5
--operation mode is normal

J1L641 = E1_tmp[7] & (J1L341 & (J1L541) # !J1L341 & J1L831) # !E1_tmp[7] & (J1L341);


--E1L24 is mem_unit:inst3|addr_bus[12]~1965 at LC_X10_Y17_N2
--operation mode is normal

E1L24 = E1L7 & (E1L14 & (J1L641) # !E1L14 & E1_sp[12]) # !E1L7 & (E1L14);


--E1L34 is mem_unit:inst3|addr_bus[12]~1966 at LC_X10_Y17_N3
--operation mode is normal

E1L34 = reset & (E1L3 & E1_pc[12] # !E1L3 & (E1L24));


--E1_pc[11] is mem_unit:inst3|pc[11] at LC_X9_Y17_N3
--operation mode is arithmetic

E1_pc[11]_carry_eqn = (!E1L641 & E1L451) # (E1L641 & E1L551);
E1_pc[11]_lut_out = E1_pc[11] $ E1L69 $ E1_pc[11]_carry_eqn;
E1_pc[11] = DFFEAS(E1_pc[11]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L14, , , E1L431);

--E1L751 is mem_unit:inst3|pc[11]~192 at LC_X9_Y17_N3
--operation mode is arithmetic

E1L751_cout_0 = E1_pc[11] & !E1L69 & !E1L451 # !E1_pc[11] & (!E1L451 # !E1L69);
E1L751 = CARRY(E1L751_cout_0);

--E1L851 is mem_unit:inst3|pc[11]~192COUT1_252 at LC_X9_Y17_N3
--operation mode is arithmetic

E1L851_cout_1 = E1_pc[11] & !E1L69 & !E1L551 # !E1_pc[11] & (!E1L551 # !E1L69);
E1L851 = CARRY(E1L851_cout_1);


--J1L606 is exe_unit:inst1|reg:inst2|sr_out[11]~1058 at LC_X7_Y13_N7
--operation mode is normal

J1_reg_bank[9][11]_qfbk = J1_reg_bank[9][11];
J1L606 = E1_tmp[2] & E1_tmp[3] # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[9][11]_qfbk # !E1_tmp[3] & (J1_reg_bank[1][11]));

--J1_reg_bank[9][11] is exe_unit:inst1|reg:inst2|reg_bank[9][11] at LC_X7_Y13_N7
--operation mode is normal

J1_reg_bank[9][11] = DFFEAS(J1L606, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L474, , , VCC);


--J1L706 is exe_unit:inst1|reg:inst2|sr_out[11]~1059 at LC_X8_Y13_N8
--operation mode is normal

J1_reg_bank[13][11]_qfbk = J1_reg_bank[13][11];
J1L706 = J1L606 & (J1_reg_bank[13][11]_qfbk # !E1_tmp[2]) # !J1L606 & E1_tmp[2] & (J1_reg_bank[5][11]);

--J1_reg_bank[13][11] is exe_unit:inst1|reg:inst2|reg_bank[13][11] at LC_X8_Y13_N8
--operation mode is normal

J1_reg_bank[13][11] = DFFEAS(J1L706, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L474, , , VCC);


--J1L806 is exe_unit:inst1|reg:inst2|sr_out[11]~1060 at LC_X9_Y12_N4
--operation mode is normal

J1_reg_bank[6][11]_qfbk = J1_reg_bank[6][11];
J1L806 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & (J1_reg_bank[6][11]_qfbk) # !E1_tmp[2] & J1_reg_bank[2][11]);

--J1_reg_bank[6][11] is exe_unit:inst1|reg:inst2|reg_bank[6][11] at LC_X9_Y12_N4
--operation mode is normal

J1_reg_bank[6][11] = DFFEAS(J1L806, GLOBAL(clk), GLOBAL(reset), , J1L492, J1L474, , , VCC);


--J1L906 is exe_unit:inst1|reg:inst2|sr_out[11]~1061 at LC_X9_Y14_N9
--operation mode is normal

J1_reg_bank[10][11]_qfbk = J1_reg_bank[10][11];
J1L906 = J1L806 & (J1_reg_bank[14][11] # !E1_tmp[3]) # !J1L806 & (J1_reg_bank[10][11]_qfbk & E1_tmp[3]);

--J1_reg_bank[10][11] is exe_unit:inst1|reg:inst2|reg_bank[10][11] at LC_X9_Y14_N9
--operation mode is normal

J1_reg_bank[10][11] = DFFEAS(J1L906, GLOBAL(clk), GLOBAL(reset), , J1L473, J1L474, , , VCC);


--J1L016 is exe_unit:inst1|reg:inst2|sr_out[11]~1062 at LC_X8_Y10_N8
--operation mode is normal

J1_reg_bank[8][11]_qfbk = J1_reg_bank[8][11];
J1L016 = E1_tmp[2] & E1_tmp[3] # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[8][11]_qfbk # !E1_tmp[3] & (J1_reg_bank[0][11]));

--J1_reg_bank[8][11] is exe_unit:inst1|reg:inst2|reg_bank[8][11] at LC_X8_Y10_N8
--operation mode is normal

J1_reg_bank[8][11] = DFFEAS(J1L016, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L474, , , VCC);


--J1L116 is exe_unit:inst1|reg:inst2|sr_out[11]~1063 at LC_X8_Y10_N5
--operation mode is normal

J1_reg_bank[4][11]_qfbk = J1_reg_bank[4][11];
J1L116 = E1_tmp[2] & (J1L016 & (J1_reg_bank[12][11]) # !J1L016 & J1_reg_bank[4][11]_qfbk) # !E1_tmp[2] & J1L016;

--J1_reg_bank[4][11] is exe_unit:inst1|reg:inst2|reg_bank[4][11] at LC_X8_Y10_N5
--operation mode is normal

J1_reg_bank[4][11] = DFFEAS(J1L116, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L474, , , VCC);


--J1L216 is exe_unit:inst1|reg:inst2|sr_out[11]~1064 at LC_X8_Y10_N6
--operation mode is normal

J1L216 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1L906 # !E1_tmp[1] & (J1L116));


--J1L316 is exe_unit:inst1|reg:inst2|sr_out[11]~1065 at LC_X13_Y10_N1
--operation mode is normal

J1_reg_bank[7][11]_qfbk = J1_reg_bank[7][11];
J1L316 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & (J1_reg_bank[7][11]_qfbk) # !E1_tmp[2] & J1_reg_bank[3][11]);

--J1_reg_bank[7][11] is exe_unit:inst1|reg:inst2|reg_bank[7][11] at LC_X13_Y10_N1
--operation mode is normal

J1_reg_bank[7][11] = DFFEAS(J1L316, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L474, , , VCC);


--J1L416 is exe_unit:inst1|reg:inst2|sr_out[11]~1066 at LC_X13_Y10_N6
--operation mode is normal

J1_reg_bank[11][11]_qfbk = J1_reg_bank[11][11];
J1L416 = J1L316 & (J1_reg_bank[15][11] # !E1_tmp[3]) # !J1L316 & (J1_reg_bank[11][11]_qfbk & E1_tmp[3]);

--J1_reg_bank[11][11] is exe_unit:inst1|reg:inst2|reg_bank[11][11] at LC_X13_Y10_N6
--operation mode is normal

J1_reg_bank[11][11] = DFFEAS(J1L416, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L474, , , VCC);


--J1L516 is exe_unit:inst1|reg:inst2|sr_out[11]~1067 at LC_X8_Y10_N3
--operation mode is normal

J1L516 = J1L216 & (J1L416 # !E1_tmp[0]) # !J1L216 & J1L706 & E1_tmp[0];


--E1_sp[11] is mem_unit:inst3|sp[11] at LC_X13_Y17_N3
--operation mode is arithmetic

E1_sp[11]_carry_eqn = (!E1L091 & E1L891) # (E1L091 & E1L991);
E1_sp[11]_lut_out = D1L21 $ E1_sp[11] $ E1_sp[11]_carry_eqn;
E1_sp[11] = DFFEAS(E1_sp[11]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );

--E1L102 is mem_unit:inst3|sp[11]~168 at LC_X13_Y17_N3
--operation mode is arithmetic

E1L102_cout_0 = D1L21 & !E1_sp[11] & !E1L891 # !D1L21 & (!E1L891 # !E1_sp[11]);
E1L102 = CARRY(E1L102_cout_0);

--E1L202 is mem_unit:inst3|sp[11]~168COUT1_225 at LC_X13_Y17_N3
--operation mode is arithmetic

E1L202_cout_1 = D1L21 & !E1_sp[11] & !E1L991 # !D1L21 & (!E1L991 # !E1_sp[11]);
E1L202 = CARRY(E1L202_cout_1);


--E1L26 is mem_unit:inst3|add~1653 at LC_X11_Y17_N3
--operation mode is arithmetic

E1L26_carry_eqn = (!E1L57 & E1L66) # (E1L57 & E1L76);
E1L26 = E1_sp[11] $ (!E1L26_carry_eqn);

--E1L36 is mem_unit:inst3|add~1655 at LC_X11_Y17_N3
--operation mode is arithmetic

E1L36_cout_0 = !E1_sp[11] & (!E1L66);
E1L36 = CARRY(E1L36_cout_0);

--E1L46 is mem_unit:inst3|add~1655COUT1_1731 at LC_X11_Y17_N3
--operation mode is arithmetic

E1L46_cout_1 = !E1_sp[11] & (!E1L76);
E1L46 = CARRY(E1L46_cout_1);


--E1L83 is mem_unit:inst3|addr_bus[11]~1967 at LC_X12_Y18_N4
--operation mode is normal

E1L83 = E1L7 & (E1_sp[11] # !E1L1) # !E1L7 & (E1L1 & E1L26);


--J1L721 is exe_unit:inst1|reg:inst2|dr_out[11]~1039 at LC_X7_Y13_N3
--operation mode is normal

J1_reg_bank[1][11]_qfbk = J1_reg_bank[1][11];
J1L721 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[9][11] # !E1_tmp[7] & (J1_reg_bank[1][11]_qfbk));

--J1_reg_bank[1][11] is exe_unit:inst1|reg:inst2|reg_bank[1][11] at LC_X7_Y13_N3
--operation mode is normal

J1_reg_bank[1][11] = DFFEAS(J1L721, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L474, , , VCC);


--J1L821 is exe_unit:inst1|reg:inst2|dr_out[11]~1040 at LC_X7_Y13_N4
--operation mode is normal

J1L821 = E1_tmp[6] & (J1L721 & (J1_reg_bank[13][11]) # !J1L721 & J1_reg_bank[5][11]) # !E1_tmp[6] & (J1L721);


--J1L921 is exe_unit:inst1|reg:inst2|dr_out[11]~1041 at LC_X8_Y8_N3
--operation mode is normal

J1_reg_bank[2][11]_qfbk = J1_reg_bank[2][11];
J1L921 = E1_tmp[7] & E1_tmp[6] # !E1_tmp[7] & (E1_tmp[6] & (J1_reg_bank[6][11]) # !E1_tmp[6] & J1_reg_bank[2][11]_qfbk);

--J1_reg_bank[2][11] is exe_unit:inst1|reg:inst2|reg_bank[2][11] at LC_X8_Y8_N3
--operation mode is normal

J1_reg_bank[2][11] = DFFEAS(J1L921, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L474, , , VCC);


--J1L031 is exe_unit:inst1|reg:inst2|dr_out[11]~1042 at LC_X7_Y14_N3
--operation mode is normal

J1_reg_bank[14][11]_qfbk = J1_reg_bank[14][11];
J1L031 = E1_tmp[7] & (J1L921 & (J1_reg_bank[14][11]_qfbk) # !J1L921 & J1_reg_bank[10][11]) # !E1_tmp[7] & (J1L921);

--J1_reg_bank[14][11] is exe_unit:inst1|reg:inst2|reg_bank[14][11] at LC_X7_Y14_N3
--operation mode is normal

J1_reg_bank[14][11] = DFFEAS(J1L031, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L474, , , VCC);


--J1L131 is exe_unit:inst1|reg:inst2|dr_out[11]~1043 at LC_X8_Y8_N4
--operation mode is normal

J1_reg_bank[0][11]_qfbk = J1_reg_bank[0][11];
J1L131 = E1_tmp[7] & (J1_reg_bank[8][11] # E1_tmp[6]) # !E1_tmp[7] & (J1_reg_bank[0][11]_qfbk & !E1_tmp[6]);

--J1_reg_bank[0][11] is exe_unit:inst1|reg:inst2|reg_bank[0][11] at LC_X8_Y8_N4
--operation mode is normal

J1_reg_bank[0][11] = DFFEAS(J1L131, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L474, , , VCC);


--J1L231 is exe_unit:inst1|reg:inst2|dr_out[11]~1044 at LC_X10_Y9_N7
--operation mode is normal

J1_reg_bank[12][11]_qfbk = J1_reg_bank[12][11];
J1L231 = E1_tmp[6] & (J1L131 & (J1_reg_bank[12][11]_qfbk) # !J1L131 & J1_reg_bank[4][11]) # !E1_tmp[6] & (J1L131);

--J1_reg_bank[12][11] is exe_unit:inst1|reg:inst2|reg_bank[12][11] at LC_X10_Y9_N7
--operation mode is normal

J1_reg_bank[12][11] = DFFEAS(J1L231, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L474, , , VCC);


--J1L331 is exe_unit:inst1|reg:inst2|dr_out[11]~1045 at LC_X15_Y11_N4
--operation mode is normal

J1L331 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1L031 # !E1_tmp[5] & (J1L231));


--J1L431 is exe_unit:inst1|reg:inst2|dr_out[11]~1046 at LC_X11_Y9_N8
--operation mode is normal

J1_reg_bank[3][11]_qfbk = J1_reg_bank[3][11];
J1L431 = E1_tmp[6] & (E1_tmp[7] # J1_reg_bank[7][11]) # !E1_tmp[6] & !E1_tmp[7] & J1_reg_bank[3][11]_qfbk;

--J1_reg_bank[3][11] is exe_unit:inst1|reg:inst2|reg_bank[3][11] at LC_X11_Y9_N8
--operation mode is normal

J1_reg_bank[3][11] = DFFEAS(J1L431, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L474, , , VCC);


--J1L531 is exe_unit:inst1|reg:inst2|dr_out[11]~1047 at LC_X11_Y9_N6
--operation mode is normal

J1_reg_bank[15][11]_qfbk = J1_reg_bank[15][11];
J1L531 = E1_tmp[7] & (J1L431 & (J1_reg_bank[15][11]_qfbk) # !J1L431 & J1_reg_bank[11][11]) # !E1_tmp[7] & (J1L431);

--J1_reg_bank[15][11] is exe_unit:inst1|reg:inst2|reg_bank[15][11] at LC_X11_Y9_N6
--operation mode is normal

J1_reg_bank[15][11] = DFFEAS(J1L531, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L474, , , VCC);


--J1L631 is exe_unit:inst1|reg:inst2|dr_out[11]~1048 at LC_X9_Y14_N5
--operation mode is normal

J1L631 = J1L331 & (J1L531 # !E1_tmp[4]) # !J1L331 & (E1_tmp[4] & J1L821);


--E1L93 is mem_unit:inst3|addr_bus[11]~1968 at LC_X12_Y18_N5
--operation mode is normal

E1L93 = E1L1 & (E1L83) # !E1L1 & (E1L83 & J1L631 # !E1L83 & (J1L516));


--E1L04 is mem_unit:inst3|addr_bus[11]~1969 at LC_X9_Y17_N8
--operation mode is normal

E1L04 = reset & (E1L3 & E1_pc[11] # !E1L3 & (E1L93));


--E1_pc[10] is mem_unit:inst3|pc[10] at LC_X9_Y17_N2
--operation mode is arithmetic

E1_pc[10]_carry_eqn = (!E1L641 & E1L151) # (E1L641 & E1L251);
E1_pc[10]_lut_out = E1_pc[10] $ E1L69 $ !E1_pc[10]_carry_eqn;
E1_pc[10] = DFFEAS(E1_pc[10]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L24, , , E1L431);

--E1L451 is mem_unit:inst3|pc[10]~196 at LC_X9_Y17_N2
--operation mode is arithmetic

E1L451_cout_0 = E1_pc[10] & (E1L69 # !E1L151) # !E1_pc[10] & E1L69 & !E1L151;
E1L451 = CARRY(E1L451_cout_0);

--E1L551 is mem_unit:inst3|pc[10]~196COUT1_251 at LC_X9_Y17_N2
--operation mode is arithmetic

E1L551_cout_1 = E1_pc[10] & (E1L69 # !E1L251) # !E1_pc[10] & E1L69 & !E1L251;
E1L551 = CARRY(E1L551_cout_1);


--E1_sp[10] is mem_unit:inst3|sp[10] at LC_X13_Y17_N2
--operation mode is arithmetic

E1_sp[10]_carry_eqn = (!E1L091 & E1L591) # (E1L091 & E1L691);
E1_sp[10]_lut_out = D1L21 $ E1_sp[10] $ !E1_sp[10]_carry_eqn;
E1_sp[10] = DFFEAS(E1_sp[10]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );

--E1L891 is mem_unit:inst3|sp[10]~172 at LC_X13_Y17_N2
--operation mode is arithmetic

E1L891_cout_0 = D1L21 & (E1_sp[10] # !E1L591) # !D1L21 & E1_sp[10] & !E1L591;
E1L891 = CARRY(E1L891_cout_0);

--E1L991 is mem_unit:inst3|sp[10]~172COUT1_224 at LC_X13_Y17_N2
--operation mode is arithmetic

E1L991_cout_1 = D1L21 & (E1_sp[10] # !E1L691) # !D1L21 & E1_sp[10] & !E1L691;
E1L991 = CARRY(E1L991_cout_1);


--J1L695 is exe_unit:inst1|reg:inst2|sr_out[10]~1068 at LC_X12_Y8_N6
--operation mode is normal

J1_reg_bank[5][10]_qfbk = J1_reg_bank[5][10];
J1L695 = E1_tmp[1] & E1_tmp[0] # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[5][10]_qfbk # !E1_tmp[0] & (J1_reg_bank[4][10]));

--J1_reg_bank[5][10] is exe_unit:inst1|reg:inst2|reg_bank[5][10] at LC_X12_Y8_N6
--operation mode is normal

J1_reg_bank[5][10] = DFFEAS(J1L695, GLOBAL(clk), GLOBAL(reset), , J1L272, J1L674, , , VCC);


--J1L795 is exe_unit:inst1|reg:inst2|sr_out[10]~1069 at LC_X13_Y8_N9
--operation mode is normal

J1_reg_bank[7][10]_qfbk = J1_reg_bank[7][10];
J1L795 = E1_tmp[1] & (J1L695 & (J1_reg_bank[7][10]_qfbk) # !J1L695 & J1_reg_bank[6][10]) # !E1_tmp[1] & (J1L695);

--J1_reg_bank[7][10] is exe_unit:inst1|reg:inst2|reg_bank[7][10] at LC_X13_Y8_N9
--operation mode is normal

J1_reg_bank[7][10] = DFFEAS(J1L795, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L674, , , VCC);


--J1L895 is exe_unit:inst1|reg:inst2|sr_out[10]~1070 at LC_X13_Y14_N9
--operation mode is normal

J1_reg_bank[10][10]_qfbk = J1_reg_bank[10][10];
J1L895 = E1_tmp[1] & (E1_tmp[0] # J1_reg_bank[10][10]_qfbk) # !E1_tmp[1] & !E1_tmp[0] & (J1_reg_bank[8][10]);

--J1_reg_bank[10][10] is exe_unit:inst1|reg:inst2|reg_bank[10][10] at LC_X13_Y14_N9
--operation mode is normal

J1_reg_bank[10][10] = DFFEAS(J1L895, GLOBAL(clk), GLOBAL(reset), , J1L473, J1L674, , , VCC);


--J1L995 is exe_unit:inst1|reg:inst2|sr_out[10]~1071 at LC_X11_Y14_N2
--operation mode is normal

J1_reg_bank[9][10]_qfbk = J1_reg_bank[9][10];
J1L995 = E1_tmp[0] & (J1L895 & (J1_reg_bank[11][10]) # !J1L895 & J1_reg_bank[9][10]_qfbk) # !E1_tmp[0] & J1L895;

--J1_reg_bank[9][10] is exe_unit:inst1|reg:inst2|reg_bank[9][10] at LC_X11_Y14_N2
--operation mode is normal

J1_reg_bank[9][10] = DFFEAS(J1L995, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L674, , , VCC);


--J1L006 is exe_unit:inst1|reg:inst2|sr_out[10]~1072 at LC_X15_Y8_N4
--operation mode is normal

J1_reg_bank[1][10]_qfbk = J1_reg_bank[1][10];
J1L006 = E1_tmp[0] & (E1_tmp[1] # J1_reg_bank[1][10]_qfbk) # !E1_tmp[0] & !E1_tmp[1] & (J1_reg_bank[0][10]);

--J1_reg_bank[1][10] is exe_unit:inst1|reg:inst2|reg_bank[1][10] at LC_X15_Y8_N4
--operation mode is normal

J1_reg_bank[1][10] = DFFEAS(J1L006, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L674, , , VCC);


--J1L106 is exe_unit:inst1|reg:inst2|sr_out[10]~1073 at LC_X11_Y14_N0
--operation mode is normal

J1_reg_bank[2][10]_qfbk = J1_reg_bank[2][10];
J1L106 = E1_tmp[1] & (J1L006 & J1_reg_bank[3][10] # !J1L006 & (J1_reg_bank[2][10]_qfbk)) # !E1_tmp[1] & (J1L006);

--J1_reg_bank[2][10] is exe_unit:inst1|reg:inst2|reg_bank[2][10] at LC_X11_Y14_N0
--operation mode is normal

J1_reg_bank[2][10] = DFFEAS(J1L106, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L674, , , VCC);


--J1L206 is exe_unit:inst1|reg:inst2|sr_out[10]~1074 at LC_X11_Y14_N1
--operation mode is normal

J1L206 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & (J1L995) # !E1_tmp[3] & J1L106);


--J1L306 is exe_unit:inst1|reg:inst2|sr_out[10]~1075 at LC_X10_Y8_N5
--operation mode is normal

J1_reg_bank[14][10]_qfbk = J1_reg_bank[14][10];
J1L306 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & (J1_reg_bank[14][10]_qfbk) # !E1_tmp[1] & J1_reg_bank[12][10]);

--J1_reg_bank[14][10] is exe_unit:inst1|reg:inst2|reg_bank[14][10] at LC_X10_Y8_N5
--operation mode is normal

J1_reg_bank[14][10] = DFFEAS(J1L306, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L674, , , VCC);


--J1L406 is exe_unit:inst1|reg:inst2|sr_out[10]~1076 at LC_X10_Y8_N7
--operation mode is normal

J1_reg_bank[13][10]_qfbk = J1_reg_bank[13][10];
J1L406 = E1_tmp[0] & (J1L306 & (J1_reg_bank[15][10]) # !J1L306 & J1_reg_bank[13][10]_qfbk) # !E1_tmp[0] & J1L306;

--J1_reg_bank[13][10] is exe_unit:inst1|reg:inst2|reg_bank[13][10] at LC_X10_Y8_N7
--operation mode is normal

J1_reg_bank[13][10] = DFFEAS(J1L406, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L674, , , VCC);


--J1L506 is exe_unit:inst1|reg:inst2|sr_out[10]~1077 at LC_X11_Y14_N3
--operation mode is normal

J1L506 = E1_tmp[2] & (J1L206 & J1L406 # !J1L206 & (J1L795)) # !E1_tmp[2] & (J1L206);


--E1L56 is mem_unit:inst3|add~1658 at LC_X11_Y17_N2
--operation mode is arithmetic

E1L56_carry_eqn = (!E1L57 & E1L96) # (E1L57 & E1L07);
E1L56 = E1_sp[10] $ E1L56_carry_eqn;

--E1L66 is mem_unit:inst3|add~1660 at LC_X11_Y17_N2
--operation mode is arithmetic

E1L66_cout_0 = E1_sp[10] # !E1L96;
E1L66 = CARRY(E1L66_cout_0);

--E1L76 is mem_unit:inst3|add~1660COUT1_1730 at LC_X11_Y17_N2
--operation mode is arithmetic

E1L76_cout_1 = E1_sp[10] # !E1L07;
E1L76 = CARRY(E1L76_cout_1);


--E1L53 is mem_unit:inst3|addr_bus[10]~1970 at LC_X12_Y18_N9
--operation mode is normal

E1L53 = E1L7 & (!E1L1) # !E1L7 & (E1L1 & (E1L56) # !E1L1 & J1L506);


--J1L711 is exe_unit:inst1|reg:inst2|dr_out[10]~1049 at LC_X12_Y8_N0
--operation mode is normal

J1_reg_bank[4][10]_qfbk = J1_reg_bank[4][10];
J1L711 = E1_tmp[5] & E1_tmp[4] # !E1_tmp[5] & (E1_tmp[4] & (J1_reg_bank[5][10]) # !E1_tmp[4] & J1_reg_bank[4][10]_qfbk);

--J1_reg_bank[4][10] is exe_unit:inst1|reg:inst2|reg_bank[4][10] at LC_X12_Y8_N0
--operation mode is normal

J1_reg_bank[4][10] = DFFEAS(J1L711, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L674, , , VCC);


--J1L811 is exe_unit:inst1|reg:inst2|dr_out[10]~1050 at LC_X12_Y8_N8
--operation mode is normal

J1L811 = E1_tmp[5] & (J1L711 & (J1_reg_bank[7][10]) # !J1L711 & J1_reg_bank[6][10]) # !E1_tmp[5] & (J1L711);


--J1L911 is exe_unit:inst1|reg:inst2|dr_out[10]~1051 at LC_X15_Y9_N8
--operation mode is normal

J1_reg_bank[8][10]_qfbk = J1_reg_bank[8][10];
J1L911 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[10][10] # !E1_tmp[5] & (J1_reg_bank[8][10]_qfbk));

--J1_reg_bank[8][10] is exe_unit:inst1|reg:inst2|reg_bank[8][10] at LC_X15_Y9_N8
--operation mode is normal

J1_reg_bank[8][10] = DFFEAS(J1L911, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L674, , , VCC);


--J1L021 is exe_unit:inst1|reg:inst2|dr_out[10]~1052 at LC_X14_Y9_N0
--operation mode is normal

J1_reg_bank[11][10]_qfbk = J1_reg_bank[11][10];
J1L021 = J1L911 & (J1_reg_bank[11][10]_qfbk # !E1_tmp[4]) # !J1L911 & J1_reg_bank[9][10] & (E1_tmp[4]);

--J1_reg_bank[11][10] is exe_unit:inst1|reg:inst2|reg_bank[11][10] at LC_X14_Y9_N0
--operation mode is normal

J1_reg_bank[11][10] = DFFEAS(J1L021, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L674, , , VCC);


--J1L121 is exe_unit:inst1|reg:inst2|dr_out[10]~1053 at LC_X15_Y8_N5
--operation mode is normal

J1_reg_bank[0][10]_qfbk = J1_reg_bank[0][10];
J1L121 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[1][10] # !E1_tmp[4] & (J1_reg_bank[0][10]_qfbk));

--J1_reg_bank[0][10] is exe_unit:inst1|reg:inst2|reg_bank[0][10] at LC_X15_Y8_N5
--operation mode is normal

J1_reg_bank[0][10] = DFFEAS(J1L121, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L674, , , VCC);


--J1L221 is exe_unit:inst1|reg:inst2|dr_out[10]~1054 at LC_X14_Y9_N6
--operation mode is normal

J1_reg_bank[3][10]_qfbk = J1_reg_bank[3][10];
J1L221 = E1_tmp[5] & (J1L121 & (J1_reg_bank[3][10]_qfbk) # !J1L121 & J1_reg_bank[2][10]) # !E1_tmp[5] & (J1L121);

--J1_reg_bank[3][10] is exe_unit:inst1|reg:inst2|reg_bank[3][10] at LC_X14_Y9_N6
--operation mode is normal

J1_reg_bank[3][10] = DFFEAS(J1L221, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L674, , , VCC);


--J1L321 is exe_unit:inst1|reg:inst2|dr_out[10]~1055 at LC_X14_Y9_N7
--operation mode is normal

J1L321 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1L021 # !E1_tmp[7] & (J1L221));


--J1L421 is exe_unit:inst1|reg:inst2|dr_out[10]~1056 at LC_X10_Y7_N7
--operation mode is normal

J1_reg_bank[12][10]_qfbk = J1_reg_bank[12][10];
J1L421 = E1_tmp[4] & E1_tmp[5] # !E1_tmp[4] & (E1_tmp[5] & (J1_reg_bank[14][10]) # !E1_tmp[5] & J1_reg_bank[12][10]_qfbk);

--J1_reg_bank[12][10] is exe_unit:inst1|reg:inst2|reg_bank[12][10] at LC_X10_Y7_N7
--operation mode is normal

J1_reg_bank[12][10] = DFFEAS(J1L421, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L674, , , VCC);


--J1L521 is exe_unit:inst1|reg:inst2|dr_out[10]~1057 at LC_X10_Y7_N8
--operation mode is normal

J1_reg_bank[15][10]_qfbk = J1_reg_bank[15][10];
J1L521 = E1_tmp[4] & (J1L421 & (J1_reg_bank[15][10]_qfbk) # !J1L421 & J1_reg_bank[13][10]) # !E1_tmp[4] & (J1L421);

--J1_reg_bank[15][10] is exe_unit:inst1|reg:inst2|reg_bank[15][10] at LC_X10_Y7_N8
--operation mode is normal

J1_reg_bank[15][10] = DFFEAS(J1L521, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L674, , , VCC);


--J1L621 is exe_unit:inst1|reg:inst2|dr_out[10]~1058 at LC_X13_Y14_N4
--operation mode is normal

J1L621 = J1L321 & (J1L521 # !E1_tmp[6]) # !J1L321 & E1_tmp[6] & (J1L811);


--E1L63 is mem_unit:inst3|addr_bus[10]~1971 at LC_X10_Y18_N3
--operation mode is normal

E1L63 = E1L53 & (J1L621 # !E1L7) # !E1L53 & (E1_sp[10] & E1L7);


--E1L73 is mem_unit:inst3|addr_bus[10]~1972 at LC_X10_Y18_N9
--operation mode is normal

E1L73 = reset & (E1L3 & E1_pc[10] # !E1L3 & (E1L63));


--E1_pc[9] is mem_unit:inst3|pc[9] at LC_X9_Y17_N1
--operation mode is arithmetic

E1_pc[9]_carry_eqn = (!E1L641 & E1L841) # (E1L641 & E1L941);
E1_pc[9]_lut_out = E1_pc[9] $ E1L69 $ E1_pc[9]_carry_eqn;
E1_pc[9] = DFFEAS(E1_pc[9]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L34, , , E1L431);

--E1L151 is mem_unit:inst3|pc[9]~200 at LC_X9_Y17_N1
--operation mode is arithmetic

E1L151_cout_0 = E1_pc[9] & !E1L69 & !E1L841 # !E1_pc[9] & (!E1L841 # !E1L69);
E1L151 = CARRY(E1L151_cout_0);

--E1L251 is mem_unit:inst3|pc[9]~200COUT1_250 at LC_X9_Y17_N1
--operation mode is arithmetic

E1L251_cout_1 = E1_pc[9] & !E1L69 & !E1L941 # !E1_pc[9] & (!E1L941 # !E1L69);
E1L251 = CARRY(E1L251_cout_1);


--J1L685 is exe_unit:inst1|reg:inst2|sr_out[9]~1078 at LC_X10_Y10_N4
--operation mode is normal

J1_reg_bank[10][9]_qfbk = J1_reg_bank[10][9];
J1L685 = E1_tmp[2] & E1_tmp[3] # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[10][9]_qfbk # !E1_tmp[3] & (J1_reg_bank[2][9]));

--J1_reg_bank[10][9] is exe_unit:inst1|reg:inst2|reg_bank[10][9] at LC_X10_Y10_N4
--operation mode is normal

J1_reg_bank[10][9] = DFFEAS(J1L685, GLOBAL(clk), GLOBAL(reset), , J1L473, J1L874, , , VCC);


--J1L785 is exe_unit:inst1|reg:inst2|sr_out[9]~1079 at LC_X10_Y10_N7
--operation mode is normal

J1_reg_bank[14][9]_qfbk = J1_reg_bank[14][9];
J1L785 = E1_tmp[2] & (J1L685 & J1_reg_bank[14][9]_qfbk # !J1L685 & (J1_reg_bank[6][9])) # !E1_tmp[2] & J1L685;

--J1_reg_bank[14][9] is exe_unit:inst1|reg:inst2|reg_bank[14][9] at LC_X10_Y10_N7
--operation mode is normal

J1_reg_bank[14][9] = DFFEAS(J1L785, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L874, , , VCC);


--J1L885 is exe_unit:inst1|reg:inst2|sr_out[9]~1080 at LC_X9_Y8_N9
--operation mode is normal

J1_reg_bank[5][9]_qfbk = J1_reg_bank[5][9];
J1L885 = E1_tmp[3] & E1_tmp[2] # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[5][9]_qfbk # !E1_tmp[2] & (J1_reg_bank[1][9]));

--J1_reg_bank[5][9] is exe_unit:inst1|reg:inst2|reg_bank[5][9] at LC_X9_Y8_N9
--operation mode is normal

J1_reg_bank[5][9] = DFFEAS(J1L885, GLOBAL(clk), GLOBAL(reset), , J1L272, J1L874, , , VCC);


--J1L985 is exe_unit:inst1|reg:inst2|sr_out[9]~1081 at LC_X9_Y8_N3
--operation mode is normal

J1_reg_bank[9][9]_qfbk = J1_reg_bank[9][9];
J1L985 = J1L885 & (J1_reg_bank[13][9] # !E1_tmp[3]) # !J1L885 & (J1_reg_bank[9][9]_qfbk & E1_tmp[3]);

--J1_reg_bank[9][9] is exe_unit:inst1|reg:inst2|reg_bank[9][9] at LC_X9_Y8_N3
--operation mode is normal

J1_reg_bank[9][9] = DFFEAS(J1L985, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L874, , , VCC);


--J1L095 is exe_unit:inst1|reg:inst2|sr_out[9]~1082 at LC_X7_Y8_N9
--operation mode is normal

J1_reg_bank[4][9]_qfbk = J1_reg_bank[4][9];
J1L095 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & (J1_reg_bank[4][9]_qfbk) # !E1_tmp[2] & J1_reg_bank[0][9]);

--J1_reg_bank[4][9] is exe_unit:inst1|reg:inst2|reg_bank[4][9] at LC_X7_Y8_N9
--operation mode is normal

J1_reg_bank[4][9] = DFFEAS(J1L095, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L874, , , VCC);


--J1L195 is exe_unit:inst1|reg:inst2|sr_out[9]~1083 at LC_X7_Y8_N8
--operation mode is normal

J1_reg_bank[8][9]_qfbk = J1_reg_bank[8][9];
J1L195 = E1_tmp[3] & (J1L095 & (J1_reg_bank[12][9]) # !J1L095 & J1_reg_bank[8][9]_qfbk) # !E1_tmp[3] & J1L095;

--J1_reg_bank[8][9] is exe_unit:inst1|reg:inst2|reg_bank[8][9] at LC_X7_Y8_N8
--operation mode is normal

J1_reg_bank[8][9] = DFFEAS(J1L195, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L874, , , VCC);


--J1L295 is exe_unit:inst1|reg:inst2|sr_out[9]~1084 at LC_X9_Y8_N0
--operation mode is normal

J1L295 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & J1L985 # !E1_tmp[0] & (J1L195));


--J1L395 is exe_unit:inst1|reg:inst2|sr_out[9]~1085 at LC_X12_Y9_N6
--operation mode is normal

J1_reg_bank[11][9]_qfbk = J1_reg_bank[11][9];
J1L395 = E1_tmp[3] & (J1_reg_bank[11][9]_qfbk # E1_tmp[2]) # !E1_tmp[3] & J1_reg_bank[3][9] & (!E1_tmp[2]);

--J1_reg_bank[11][9] is exe_unit:inst1|reg:inst2|reg_bank[11][9] at LC_X12_Y9_N6
--operation mode is normal

J1_reg_bank[11][9] = DFFEAS(J1L395, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L874, , , VCC);


--J1L495 is exe_unit:inst1|reg:inst2|sr_out[9]~1086 at LC_X12_Y9_N4
--operation mode is normal

J1_reg_bank[7][9]_qfbk = J1_reg_bank[7][9];
J1L495 = J1L395 & (J1_reg_bank[15][9] # !E1_tmp[2]) # !J1L395 & E1_tmp[2] & J1_reg_bank[7][9]_qfbk;

--J1_reg_bank[7][9] is exe_unit:inst1|reg:inst2|reg_bank[7][9] at LC_X12_Y9_N4
--operation mode is normal

J1_reg_bank[7][9] = DFFEAS(J1L495, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L874, , , VCC);


--J1L595 is exe_unit:inst1|reg:inst2|sr_out[9]~1087 at LC_X9_Y8_N7
--operation mode is normal

J1L595 = E1_tmp[1] & (J1L295 & (J1L495) # !J1L295 & J1L785) # !E1_tmp[1] & J1L295;


--E1_sp[9] is mem_unit:inst3|sp[9] at LC_X13_Y17_N1
--operation mode is arithmetic

E1_sp[9]_carry_eqn = (!E1L091 & E1L291) # (E1L091 & E1L391);
E1_sp[9]_lut_out = D1L21 $ E1_sp[9] $ E1_sp[9]_carry_eqn;
E1_sp[9] = DFFEAS(E1_sp[9]_lut_out, GLOBAL(clk), VCC, , E1L1, VCC, !GLOBAL(reset), , );

--E1L591 is mem_unit:inst3|sp[9]~176 at LC_X13_Y17_N1
--operation mode is arithmetic

E1L591_cout_0 = D1L21 & !E1_sp[9] & !E1L291 # !D1L21 & (!E1L291 # !E1_sp[9]);
E1L591 = CARRY(E1L591_cout_0);

--E1L691 is mem_unit:inst3|sp[9]~176COUT1_223 at LC_X13_Y17_N1
--operation mode is arithmetic

E1L691_cout_1 = D1L21 & !E1_sp[9] & !E1L391 # !D1L21 & (!E1L391 # !E1_sp[9]);
E1L691 = CARRY(E1L691_cout_1);


--E1L86 is mem_unit:inst3|add~1663 at LC_X11_Y17_N1
--operation mode is arithmetic

E1L86_carry_eqn = (!E1L57 & E1L27) # (E1L57 & E1L37);
E1L86 = E1_sp[9] $ !E1L86_carry_eqn;

--E1L96 is mem_unit:inst3|add~1665 at LC_X11_Y17_N1
--operation mode is arithmetic

E1L96_cout_0 = !E1_sp[9] & !E1L27;
E1L96 = CARRY(E1L96_cout_0);

--E1L07 is mem_unit:inst3|add~1665COUT1_1729 at LC_X11_Y17_N1
--operation mode is arithmetic

E1L07_cout_1 = !E1_sp[9] & !E1L37;
E1L07 = CARRY(E1L07_cout_1);


--E1L23 is mem_unit:inst3|addr_bus[9]~1973 at LC_X10_Y18_N5
--operation mode is normal

E1L23 = E1L1 & (E1L7 & E1_sp[9] # !E1L7 & (E1L86)) # !E1L1 & (E1L7);


--J1L701 is exe_unit:inst1|reg:inst2|dr_out[9]~1059 at LC_X8_Y8_N0
--operation mode is normal

J1_reg_bank[2][9]_qfbk = J1_reg_bank[2][9];
J1L701 = E1_tmp[7] & (J1_reg_bank[10][9] # E1_tmp[6]) # !E1_tmp[7] & (J1_reg_bank[2][9]_qfbk & !E1_tmp[6]);

--J1_reg_bank[2][9] is exe_unit:inst1|reg:inst2|reg_bank[2][9] at LC_X8_Y8_N0
--operation mode is normal

J1_reg_bank[2][9] = DFFEAS(J1L701, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L874, , , VCC);


--J1L801 is exe_unit:inst1|reg:inst2|dr_out[9]~1060 at LC_X8_Y8_N6
--operation mode is normal

J1L801 = E1_tmp[6] & (J1L701 & (J1_reg_bank[14][9]) # !J1L701 & J1_reg_bank[6][9]) # !E1_tmp[6] & (J1L701);


--J1L901 is exe_unit:inst1|reg:inst2|dr_out[9]~1061 at LC_X9_Y10_N1
--operation mode is normal

J1_reg_bank[1][9]_qfbk = J1_reg_bank[1][9];
J1L901 = E1_tmp[7] & E1_tmp[6] # !E1_tmp[7] & (E1_tmp[6] & (J1_reg_bank[5][9]) # !E1_tmp[6] & J1_reg_bank[1][9]_qfbk);

--J1_reg_bank[1][9] is exe_unit:inst1|reg:inst2|reg_bank[1][9] at LC_X9_Y10_N1
--operation mode is normal

J1_reg_bank[1][9] = DFFEAS(J1L901, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L874, , , VCC);


--J1L011 is exe_unit:inst1|reg:inst2|dr_out[9]~1062 at LC_X8_Y7_N4
--operation mode is normal

J1_reg_bank[13][9]_qfbk = J1_reg_bank[13][9];
J1L011 = E1_tmp[7] & (J1L901 & (J1_reg_bank[13][9]_qfbk) # !J1L901 & J1_reg_bank[9][9]) # !E1_tmp[7] & (J1L901);

--J1_reg_bank[13][9] is exe_unit:inst1|reg:inst2|reg_bank[13][9] at LC_X8_Y7_N4
--operation mode is normal

J1_reg_bank[13][9] = DFFEAS(J1L011, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L874, , , VCC);


--J1L111 is exe_unit:inst1|reg:inst2|dr_out[9]~1063 at LC_X8_Y8_N2
--operation mode is normal

J1_reg_bank[0][9]_qfbk = J1_reg_bank[0][9];
J1L111 = E1_tmp[7] & E1_tmp[6] # !E1_tmp[7] & (E1_tmp[6] & (J1_reg_bank[4][9]) # !E1_tmp[6] & J1_reg_bank[0][9]_qfbk);

--J1_reg_bank[0][9] is exe_unit:inst1|reg:inst2|reg_bank[0][9] at LC_X8_Y8_N2
--operation mode is normal

J1_reg_bank[0][9] = DFFEAS(J1L111, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L874, , , VCC);


--J1L211 is exe_unit:inst1|reg:inst2|dr_out[9]~1064 at LC_X8_Y7_N8
--operation mode is normal

J1_reg_bank[12][9]_qfbk = J1_reg_bank[12][9];
J1L211 = E1_tmp[7] & (J1L111 & (J1_reg_bank[12][9]_qfbk) # !J1L111 & J1_reg_bank[8][9]) # !E1_tmp[7] & (J1L111);

--J1_reg_bank[12][9] is exe_unit:inst1|reg:inst2|reg_bank[12][9] at LC_X8_Y7_N8
--operation mode is normal

J1_reg_bank[12][9] = DFFEAS(J1L211, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L874, , , VCC);


--J1L311 is exe_unit:inst1|reg:inst2|dr_out[9]~1065 at LC_X8_Y7_N9
--operation mode is normal

J1L311 = E1_tmp[4] & (J1L011 # E1_tmp[5]) # !E1_tmp[4] & (J1L211 & !E1_tmp[5]);


--J1L411 is exe_unit:inst1|reg:inst2|dr_out[9]~1066 at LC_X14_Y10_N4
--operation mode is normal

J1_reg_bank[3][9]_qfbk = J1_reg_bank[3][9];
J1L411 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[11][9] # !E1_tmp[7] & (J1_reg_bank[3][9]_qfbk));

--J1_reg_bank[3][9] is exe_unit:inst1|reg:inst2|reg_bank[3][9] at LC_X14_Y10_N4
--operation mode is normal

J1_reg_bank[3][9] = DFFEAS(J1L411, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L874, , , VCC);


--J1L511 is exe_unit:inst1|reg:inst2|dr_out[9]~1067 at LC_X12_Y10_N5
--operation mode is normal

J1_reg_bank[15][9]_qfbk = J1_reg_bank[15][9];
J1L511 = E1_tmp[6] & (J1L411 & (J1_reg_bank[15][9]_qfbk) # !J1L411 & J1_reg_bank[7][9]) # !E1_tmp[6] & (J1L411);

--J1_reg_bank[15][9] is exe_unit:inst1|reg:inst2|reg_bank[15][9] at LC_X12_Y10_N5
--operation mode is normal

J1_reg_bank[15][9] = DFFEAS(J1L511, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L874, , , VCC);


--J1L611 is exe_unit:inst1|reg:inst2|dr_out[9]~1068 at LC_X9_Y10_N4
--operation mode is normal

J1L611 = J1L311 & (J1L511 # !E1_tmp[5]) # !J1L311 & J1L801 & E1_tmp[5];


--E1L33 is mem_unit:inst3|addr_bus[9]~1974 at LC_X10_Y18_N0
--operation mode is normal

E1L33 = E1L1 & (E1L23) # !E1L1 & (E1L23 & (J1L611) # !E1L23 & J1L595);


--E1L43 is mem_unit:inst3|addr_bus[9]~1975 at LC_X10_Y18_N2
--operation mode is normal

E1L43 = reset & (E1L3 & E1_pc[9] # !E1L3 & (E1L33));


--E1_pc[8] is mem_unit:inst3|pc[8] at LC_X9_Y17_N0
--operation mode is arithmetic

E1_pc[8]_carry_eqn = E1L641;
E1_pc[8]_lut_out = E1_pc[8] $ E1L69 $ !E1_pc[8]_carry_eqn;
E1_pc[8] = DFFEAS(E1_pc[8]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L44, , , E1L431);

--E1L841 is mem_unit:inst3|pc[8]~204 at LC_X9_Y17_N0
--operation mode is arithmetic

E1L841_cout_0 = E1_pc[8] & (E1L69 # !E1L641) # !E1_pc[8] & E1L69 & !E1L641;
E1L841 = CARRY(E1L841_cout_0);

--E1L941 is mem_unit:inst3|pc[8]~204COUT1_249 at LC_X9_Y17_N0
--operation mode is arithmetic

E1L941_cout_1 = E1_pc[8] & (E1L69 # !E1L641) # !E1_pc[8] & E1L69 & !E1L641;
E1L941 = CARRY(E1L941_cout_1);


--E1_sp[8] is mem_unit:inst3|sp[8] at LC_X13_Y17_N0
--operation mode is arithmetic

E1_sp[8]_carry_eqn = E1L091;
E1_sp[8]_lut_out = D1L21 $ E1_sp[8] $ !E1_sp[8]_carry_eqn;
E1_sp[8] = DFFEAS(E1_sp[8]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );

--E1L291 is mem_unit:inst3|sp[8]~180 at LC_X13_Y17_N0
--operation mode is arithmetic

E1L291_cout_0 = D1L21 & (E1_sp[8] # !E1L091) # !D1L21 & E1_sp[8] & !E1L091;
E1L291 = CARRY(E1L291_cout_0);

--E1L391 is mem_unit:inst3|sp[8]~180COUT1_222 at LC_X13_Y17_N0
--operation mode is arithmetic

E1L391_cout_1 = D1L21 & (E1_sp[8] # !E1L091) # !D1L21 & E1_sp[8] & !E1L091;
E1L391 = CARRY(E1L391_cout_1);


--J1L675 is exe_unit:inst1|reg:inst2|sr_out[8]~1088 at LC_X15_Y12_N8
--operation mode is normal

J1_reg_bank[9][8]_qfbk = J1_reg_bank[9][8];
J1L675 = E1_tmp[0] & (J1_reg_bank[9][8]_qfbk # E1_tmp[1]) # !E1_tmp[0] & J1_reg_bank[8][8] & (!E1_tmp[1]);

--J1_reg_bank[9][8] is exe_unit:inst1|reg:inst2|reg_bank[9][8] at LC_X15_Y12_N8
--operation mode is normal

J1_reg_bank[9][8] = DFFEAS(J1L675, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L084, , , VCC);


--J1L775 is exe_unit:inst1|reg:inst2|sr_out[8]~1089 at LC_X15_Y12_N7
--operation mode is normal

J1_reg_bank[11][8]_qfbk = J1_reg_bank[11][8];
J1L775 = E1_tmp[1] & (J1L675 & J1_reg_bank[11][8]_qfbk # !J1L675 & (J1_reg_bank[10][8])) # !E1_tmp[1] & J1L675;

--J1_reg_bank[11][8] is exe_unit:inst1|reg:inst2|reg_bank[11][8] at LC_X15_Y12_N7
--operation mode is normal

J1_reg_bank[11][8] = DFFEAS(J1L775, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L084, , , VCC);


--J1L875 is exe_unit:inst1|reg:inst2|sr_out[8]~1090 at LC_X14_Y12_N9
--operation mode is normal

J1_reg_bank[6][8]_qfbk = J1_reg_bank[6][8];
J1L875 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & (J1_reg_bank[6][8]_qfbk) # !E1_tmp[1] & J1_reg_bank[4][8]);

--J1_reg_bank[6][8] is exe_unit:inst1|reg:inst2|reg_bank[6][8] at LC_X14_Y12_N9
--operation mode is normal

J1_reg_bank[6][8] = DFFEAS(J1L875, GLOBAL(clk), GLOBAL(reset), , J1L492, J1L084, , , VCC);


--J1L975 is exe_unit:inst1|reg:inst2|sr_out[8]~1091 at LC_X15_Y10_N8
--operation mode is normal

J1_reg_bank[5][8]_qfbk = J1_reg_bank[5][8];
J1L975 = E1_tmp[0] & (J1L875 & J1_reg_bank[7][8] # !J1L875 & (J1_reg_bank[5][8]_qfbk)) # !E1_tmp[0] & (J1L875);

--J1_reg_bank[5][8] is exe_unit:inst1|reg:inst2|reg_bank[5][8] at LC_X15_Y10_N8
--operation mode is normal

J1_reg_bank[5][8] = DFFEAS(J1L975, GLOBAL(clk), GLOBAL(reset), , J1L272, J1L084, , , VCC);


--J1L085 is exe_unit:inst1|reg:inst2|sr_out[8]~1092 at LC_X16_Y12_N5
--operation mode is normal

J1_reg_bank[2][8]_qfbk = J1_reg_bank[2][8];
J1L085 = E1_tmp[1] & (E1_tmp[0] # J1_reg_bank[2][8]_qfbk) # !E1_tmp[1] & !E1_tmp[0] & (J1_reg_bank[0][8]);

--J1_reg_bank[2][8] is exe_unit:inst1|reg:inst2|reg_bank[2][8] at LC_X16_Y12_N5
--operation mode is normal

J1_reg_bank[2][8] = DFFEAS(J1L085, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L084, , , VCC);


--J1L185 is exe_unit:inst1|reg:inst2|sr_out[8]~1093 at LC_X16_Y12_N4
--operation mode is normal

J1_reg_bank[1][8]_qfbk = J1_reg_bank[1][8];
J1L185 = E1_tmp[0] & (J1L085 & J1_reg_bank[3][8] # !J1L085 & (J1_reg_bank[1][8]_qfbk)) # !E1_tmp[0] & (J1L085);

--J1_reg_bank[1][8] is exe_unit:inst1|reg:inst2|reg_bank[1][8] at LC_X16_Y12_N4
--operation mode is normal

J1_reg_bank[1][8] = DFFEAS(J1L185, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L084, , , VCC);


--J1L285 is exe_unit:inst1|reg:inst2|sr_out[8]~1094 at LC_X16_Y12_N6
--operation mode is normal

J1L285 = E1_tmp[2] & (E1_tmp[3] # J1L975) # !E1_tmp[2] & J1L185 & !E1_tmp[3];


--J1L385 is exe_unit:inst1|reg:inst2|sr_out[8]~1095 at LC_X16_Y14_N0
--operation mode is normal

J1_reg_bank[13][8]_qfbk = J1_reg_bank[13][8];
J1L385 = E1_tmp[0] & (E1_tmp[1] # J1_reg_bank[13][8]_qfbk) # !E1_tmp[0] & !E1_tmp[1] & (J1_reg_bank[12][8]);

--J1_reg_bank[13][8] is exe_unit:inst1|reg:inst2|reg_bank[13][8] at LC_X16_Y14_N0
--operation mode is normal

J1_reg_bank[13][8] = DFFEAS(J1L385, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L084, , , VCC);


--J1L485 is exe_unit:inst1|reg:inst2|sr_out[8]~1096 at LC_X16_Y14_N5
--operation mode is normal

J1_reg_bank[14][8]_qfbk = J1_reg_bank[14][8];
J1L485 = E1_tmp[1] & (J1L385 & (J1_reg_bank[15][8]) # !J1L385 & J1_reg_bank[14][8]_qfbk) # !E1_tmp[1] & J1L385;

--J1_reg_bank[14][8] is exe_unit:inst1|reg:inst2|reg_bank[14][8] at LC_X16_Y14_N5
--operation mode is normal

J1_reg_bank[14][8] = DFFEAS(J1L485, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L084, , , VCC);


--J1L585 is exe_unit:inst1|reg:inst2|sr_out[8]~1097 at LC_X16_Y12_N7
--operation mode is normal

J1L585 = J1L285 & (J1L485 # !E1_tmp[3]) # !J1L285 & J1L775 & E1_tmp[3];


--E1L17 is mem_unit:inst3|add~1668 at LC_X11_Y17_N0
--operation mode is arithmetic

E1L17_carry_eqn = E1L57;
E1L17 = E1_sp[8] $ (E1L17_carry_eqn);

--E1L27 is mem_unit:inst3|add~1670 at LC_X11_Y17_N0
--operation mode is arithmetic

E1L27_cout_0 = E1_sp[8] # !E1L57;
E1L27 = CARRY(E1L27_cout_0);

--E1L37 is mem_unit:inst3|add~1670COUT1_1728 at LC_X11_Y17_N0
--operation mode is arithmetic

E1L37_cout_1 = E1_sp[8] # !E1L57;
E1L37 = CARRY(E1L37_cout_1);


--E1L92 is mem_unit:inst3|addr_bus[8]~1976 at LC_X12_Y18_N8
--operation mode is normal

E1L92 = E1L1 & !E1L7 & (E1L17) # !E1L1 & (E1L7 # J1L585);


--J1L79 is exe_unit:inst1|reg:inst2|dr_out[8]~1069 at LC_X15_Y11_N3
--operation mode is normal

J1_reg_bank[8][8]_qfbk = J1_reg_bank[8][8];
J1L79 = E1_tmp[4] & (J1_reg_bank[9][8] # E1_tmp[5]) # !E1_tmp[4] & (J1_reg_bank[8][8]_qfbk & !E1_tmp[5]);

--J1_reg_bank[8][8] is exe_unit:inst1|reg:inst2|reg_bank[8][8] at LC_X15_Y11_N3
--operation mode is normal

J1_reg_bank[8][8] = DFFEAS(J1L79, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L084, , , VCC);


--J1L89 is exe_unit:inst1|reg:inst2|dr_out[8]~1070 at LC_X15_Y12_N0
--operation mode is normal

J1L89 = E1_tmp[5] & (J1L79 & (J1_reg_bank[11][8]) # !J1L79 & J1_reg_bank[10][8]) # !E1_tmp[5] & (J1L79);


--J1L99 is exe_unit:inst1|reg:inst2|dr_out[8]~1071 at LC_X12_Y7_N6
--operation mode is normal

J1_reg_bank[4][8]_qfbk = J1_reg_bank[4][8];
J1L99 = E1_tmp[5] & (E1_tmp[4] # J1_reg_bank[6][8]) # !E1_tmp[5] & !E1_tmp[4] & J1_reg_bank[4][8]_qfbk;

--J1_reg_bank[4][8] is exe_unit:inst1|reg:inst2|reg_bank[4][8] at LC_X12_Y7_N6
--operation mode is normal

J1_reg_bank[4][8] = DFFEAS(J1L99, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L084, , , VCC);


--J1L001 is exe_unit:inst1|reg:inst2|dr_out[8]~1072 at LC_X15_Y10_N9
--operation mode is normal

J1_reg_bank[7][8]_qfbk = J1_reg_bank[7][8];
J1L001 = J1L99 & (J1_reg_bank[7][8]_qfbk # !E1_tmp[4]) # !J1L99 & J1_reg_bank[5][8] & (E1_tmp[4]);

--J1_reg_bank[7][8] is exe_unit:inst1|reg:inst2|reg_bank[7][8] at LC_X15_Y10_N9
--operation mode is normal

J1_reg_bank[7][8] = DFFEAS(J1L001, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L084, , , VCC);


--J1L101 is exe_unit:inst1|reg:inst2|dr_out[8]~1073 at LC_X15_Y13_N5
--operation mode is normal

J1_reg_bank[0][8]_qfbk = J1_reg_bank[0][8];
J1L101 = E1_tmp[5] & (J1_reg_bank[2][8] # E1_tmp[4]) # !E1_tmp[5] & (J1_reg_bank[0][8]_qfbk & !E1_tmp[4]);

--J1_reg_bank[0][8] is exe_unit:inst1|reg:inst2|reg_bank[0][8] at LC_X15_Y13_N5
--operation mode is normal

J1_reg_bank[0][8] = DFFEAS(J1L101, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L084, , , VCC);


--J1L201 is exe_unit:inst1|reg:inst2|dr_out[8]~1074 at LC_X15_Y11_N2
--operation mode is normal

J1_reg_bank[3][8]_qfbk = J1_reg_bank[3][8];
J1L201 = J1L101 & (J1_reg_bank[3][8]_qfbk # !E1_tmp[4]) # !J1L101 & E1_tmp[4] & (J1_reg_bank[1][8]);

--J1_reg_bank[3][8] is exe_unit:inst1|reg:inst2|reg_bank[3][8] at LC_X15_Y11_N2
--operation mode is normal

J1_reg_bank[3][8] = DFFEAS(J1L201, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L084, , , VCC);


--J1L301 is exe_unit:inst1|reg:inst2|dr_out[8]~1075 at LC_X15_Y10_N7
--operation mode is normal

J1L301 = E1_tmp[6] & (E1_tmp[7] # J1L001) # !E1_tmp[6] & !E1_tmp[7] & J1L201;


--J1L401 is exe_unit:inst1|reg:inst2|dr_out[8]~1076 at LC_X15_Y13_N7
--operation mode is normal

J1_reg_bank[12][8]_qfbk = J1_reg_bank[12][8];
J1L401 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[13][8] # !E1_tmp[4] & (J1_reg_bank[12][8]_qfbk));

--J1_reg_bank[12][8] is exe_unit:inst1|reg:inst2|reg_bank[12][8] at LC_X15_Y13_N7
--operation mode is normal

J1_reg_bank[12][8] = DFFEAS(J1L401, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L084, , , VCC);


--J1L501 is exe_unit:inst1|reg:inst2|dr_out[8]~1077 at LC_X15_Y15_N9
--operation mode is normal

J1_reg_bank[15][8]_qfbk = J1_reg_bank[15][8];
J1L501 = E1_tmp[5] & (J1L401 & (J1_reg_bank[15][8]_qfbk) # !J1L401 & J1_reg_bank[14][8]) # !E1_tmp[5] & (J1L401);

--J1_reg_bank[15][8] is exe_unit:inst1|reg:inst2|reg_bank[15][8] at LC_X15_Y15_N9
--operation mode is normal

J1_reg_bank[15][8] = DFFEAS(J1L501, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L084, , , VCC);


--J1L601 is exe_unit:inst1|reg:inst2|dr_out[8]~1078 at LC_X14_Y12_N5
--operation mode is normal

J1L601 = E1_tmp[7] & (J1L301 & (J1L501) # !J1L301 & J1L89) # !E1_tmp[7] & (J1L301);


--E1L03 is mem_unit:inst3|addr_bus[8]~1977 at LC_X12_Y18_N7
--operation mode is normal

E1L03 = E1L7 & (E1L92 & J1L601 # !E1L92 & (E1_sp[8])) # !E1L7 & E1L92;


--E1L13 is mem_unit:inst3|addr_bus[8]~1978 at LC_X12_Y18_N3
--operation mode is normal

E1L13 = reset & (E1L3 & E1_pc[8] # !E1L3 & (E1L03));


--E1_pc[7] is mem_unit:inst3|pc[7] at LC_X9_Y18_N9
--operation mode is arithmetic

E1_pc[7]_carry_eqn = (!E1L921 & E1L341) # (E1L921 & E1L441);
E1_pc[7]_lut_out = E1_pc[7] $ E1L69 $ E1_pc[7]_carry_eqn;
E1_pc[7] = DFFEAS(E1_pc[7]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L54, , , E1L431);

--E1L641 is mem_unit:inst3|pc[7]~208 at LC_X9_Y18_N9
--operation mode is arithmetic

E1L641 = CARRY(E1_pc[7] & !E1L69 & !E1L441 # !E1_pc[7] & (!E1L441 # !E1L69));


--J1L665 is exe_unit:inst1|reg:inst2|sr_out[7]~1098 at LC_X8_Y9_N7
--operation mode is normal

J1_reg_bank[9][7]_qfbk = J1_reg_bank[9][7];
J1L665 = E1_tmp[2] & E1_tmp[3] # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[9][7]_qfbk # !E1_tmp[3] & (J1_reg_bank[1][7]));

--J1_reg_bank[9][7] is exe_unit:inst1|reg:inst2|reg_bank[9][7] at LC_X8_Y9_N7
--operation mode is normal

J1_reg_bank[9][7] = DFFEAS(J1L665, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L284, , , VCC);


--J1L765 is exe_unit:inst1|reg:inst2|sr_out[7]~1099 at LC_X8_Y14_N4
--operation mode is normal

J1_reg_bank[13][7]_qfbk = J1_reg_bank[13][7];
J1L765 = J1L665 & (J1_reg_bank[13][7]_qfbk # !E1_tmp[2]) # !J1L665 & J1_reg_bank[5][7] & (E1_tmp[2]);

--J1_reg_bank[13][7] is exe_unit:inst1|reg:inst2|reg_bank[13][7] at LC_X8_Y14_N4
--operation mode is normal

J1_reg_bank[13][7] = DFFEAS(J1L765, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L284, , , VCC);


--J1L865 is exe_unit:inst1|reg:inst2|sr_out[7]~1100 at LC_X9_Y12_N8
--operation mode is normal

J1_reg_bank[6][7]_qfbk = J1_reg_bank[6][7];
J1L865 = E1_tmp[3] & E1_tmp[2] # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[6][7]_qfbk # !E1_tmp[2] & (J1_reg_bank[2][7]));

--J1_reg_bank[6][7] is exe_unit:inst1|reg:inst2|reg_bank[6][7] at LC_X9_Y12_N8
--operation mode is normal

J1_reg_bank[6][7] = DFFEAS(J1L865, GLOBAL(clk), GLOBAL(reset), , J1L492, J1L284, , , VCC);


--J1L965 is exe_unit:inst1|reg:inst2|sr_out[7]~1101 at LC_X9_Y12_N5
--operation mode is normal

J1_reg_bank[10][7]_qfbk = J1_reg_bank[10][7];
J1L965 = E1_tmp[3] & (J1L865 & (J1_reg_bank[14][7]) # !J1L865 & J1_reg_bank[10][7]_qfbk) # !E1_tmp[3] & J1L865;

--J1_reg_bank[10][7] is exe_unit:inst1|reg:inst2|reg_bank[10][7] at LC_X9_Y12_N5
--operation mode is normal

J1_reg_bank[10][7] = DFFEAS(J1L965, GLOBAL(clk), GLOBAL(reset), , J1L473, J1L284, , , VCC);


--J1L075 is exe_unit:inst1|reg:inst2|sr_out[7]~1102 at LC_X8_Y10_N4
--operation mode is normal

J1_reg_bank[8][7]_qfbk = J1_reg_bank[8][7];
J1L075 = E1_tmp[2] & E1_tmp[3] # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[8][7]_qfbk # !E1_tmp[3] & (J1_reg_bank[0][7]));

--J1_reg_bank[8][7] is exe_unit:inst1|reg:inst2|reg_bank[8][7] at LC_X8_Y10_N4
--operation mode is normal

J1_reg_bank[8][7] = DFFEAS(J1L075, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L284, , , VCC);


--J1L175 is exe_unit:inst1|reg:inst2|sr_out[7]~1103 at LC_X8_Y10_N9
--operation mode is normal

J1_reg_bank[4][7]_qfbk = J1_reg_bank[4][7];
J1L175 = J1L075 & (J1_reg_bank[12][7] # !E1_tmp[2]) # !J1L075 & (J1_reg_bank[4][7]_qfbk & E1_tmp[2]);

--J1_reg_bank[4][7] is exe_unit:inst1|reg:inst2|reg_bank[4][7] at LC_X8_Y10_N9
--operation mode is normal

J1_reg_bank[4][7] = DFFEAS(J1L175, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L284, , , VCC);


--J1L275 is exe_unit:inst1|reg:inst2|sr_out[7]~1104 at LC_X9_Y12_N3
--operation mode is normal

J1L275 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & J1L965 # !E1_tmp[1] & (J1L175));


--J1L375 is exe_unit:inst1|reg:inst2|sr_out[7]~1105 at LC_X14_Y10_N7
--operation mode is normal

J1_reg_bank[7][7]_qfbk = J1_reg_bank[7][7];
J1L375 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & (J1_reg_bank[7][7]_qfbk) # !E1_tmp[2] & J1_reg_bank[3][7]);

--J1_reg_bank[7][7] is exe_unit:inst1|reg:inst2|reg_bank[7][7] at LC_X14_Y10_N7
--operation mode is normal

J1_reg_bank[7][7] = DFFEAS(J1L375, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L284, , , VCC);


--J1L475 is exe_unit:inst1|reg:inst2|sr_out[7]~1106 at LC_X13_Y9_N2
--operation mode is normal

J1_reg_bank[11][7]_qfbk = J1_reg_bank[11][7];
J1L475 = J1L375 & (J1_reg_bank[15][7] # !E1_tmp[3]) # !J1L375 & (J1_reg_bank[11][7]_qfbk & E1_tmp[3]);

--J1_reg_bank[11][7] is exe_unit:inst1|reg:inst2|reg_bank[11][7] at LC_X13_Y9_N2
--operation mode is normal

J1_reg_bank[11][7] = DFFEAS(J1L475, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L284, , , VCC);


--J1L575 is exe_unit:inst1|reg:inst2|sr_out[7]~1107 at LC_X9_Y12_N2
--operation mode is normal

J1L575 = J1L275 & (J1L475 # !E1_tmp[0]) # !J1L275 & J1L765 & E1_tmp[0];


--E1_sp[7] is mem_unit:inst3|sp[7] at LC_X13_Y18_N9
--operation mode is arithmetic

E1_sp[7]_carry_eqn = (!E1L671 & E1L781) # (E1L671 & E1L881);
E1_sp[7]_lut_out = E1_sp[7] $ D1L21 $ E1_sp[7]_carry_eqn;
E1_sp[7] = DFFEAS(E1_sp[7]_lut_out, GLOBAL(clk), VCC, , E1L1, VCC, !GLOBAL(reset), , );

--E1L091 is mem_unit:inst3|sp[7]~184 at LC_X13_Y18_N9
--operation mode is arithmetic

E1L091 = CARRY(E1_sp[7] & !D1L21 & !E1L881 # !E1_sp[7] & (!E1L881 # !D1L21));


--E1L47 is mem_unit:inst3|add~1673 at LC_X11_Y18_N9
--operation mode is arithmetic

E1L47_carry_eqn = (!E1L98 & E1L77) # (E1L98 & E1L87);
E1L47 = E1_sp[7] $ (!E1L47_carry_eqn);

--E1L57 is mem_unit:inst3|add~1675 at LC_X11_Y18_N9
--operation mode is arithmetic

E1L57 = CARRY(!E1_sp[7] & (!E1L87));


--E1L62 is mem_unit:inst3|addr_bus[7]~1979 at LC_X13_Y18_N1
--operation mode is normal

E1L62 = E1L1 & (E1L7 & (E1_sp[7]) # !E1L7 & E1L47) # !E1L1 & (E1L7);


--J1L78 is exe_unit:inst1|reg:inst2|dr_out[7]~1079 at LC_X8_Y9_N6
--operation mode is normal

J1_reg_bank[1][7]_qfbk = J1_reg_bank[1][7];
J1L78 = E1_tmp[7] & (J1_reg_bank[9][7] # E1_tmp[6]) # !E1_tmp[7] & (J1_reg_bank[1][7]_qfbk & !E1_tmp[6]);

--J1_reg_bank[1][7] is exe_unit:inst1|reg:inst2|reg_bank[1][7] at LC_X8_Y9_N6
--operation mode is normal

J1_reg_bank[1][7] = DFFEAS(J1L78, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L284, , , VCC);


--J1L88 is exe_unit:inst1|reg:inst2|dr_out[7]~1080 at LC_X8_Y11_N2
--operation mode is normal

J1L88 = E1_tmp[6] & (J1L78 & J1_reg_bank[13][7] # !J1L78 & (J1_reg_bank[5][7])) # !E1_tmp[6] & J1L78;


--J1L98 is exe_unit:inst1|reg:inst2|dr_out[7]~1081 at LC_X9_Y13_N2
--operation mode is normal

E1_tmp[7]_qfbk = E1_tmp[7];
J1L98 = E1_tmp[6] & (E1_tmp[7]_qfbk # J1_reg_bank[6][7]) # !E1_tmp[6] & J1_reg_bank[2][7] & !E1_tmp[7]_qfbk;

--E1_tmp[7] is mem_unit:inst3|tmp[7] at LC_X9_Y13_N2
--operation mode is normal

E1_tmp[7] = DFFEAS(J1L98, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L54, , , VCC);


--J1L09 is exe_unit:inst1|reg:inst2|dr_out[7]~1082 at LC_X8_Y11_N8
--operation mode is normal

J1_reg_bank[14][7]_qfbk = J1_reg_bank[14][7];
J1L09 = E1_tmp[7] & (J1L98 & (J1_reg_bank[14][7]_qfbk) # !J1L98 & J1_reg_bank[10][7]) # !E1_tmp[7] & (J1L98);

--J1_reg_bank[14][7] is exe_unit:inst1|reg:inst2|reg_bank[14][7] at LC_X8_Y11_N8
--operation mode is normal

J1_reg_bank[14][7] = DFFEAS(J1L09, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L284, , , VCC);


--J1L19 is exe_unit:inst1|reg:inst2|dr_out[7]~1083 at LC_X9_Y13_N7
--operation mode is normal

E1_tmp[6]_qfbk = E1_tmp[6];
J1L19 = E1_tmp[7] & (E1_tmp[6]_qfbk # J1_reg_bank[8][7]) # !E1_tmp[7] & J1_reg_bank[0][7] & !E1_tmp[6]_qfbk;

--E1_tmp[6] is mem_unit:inst3|tmp[6] at LC_X9_Y13_N7
--operation mode is normal

E1_tmp[6] = DFFEAS(J1L19, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L64, , , VCC);


--J1L29 is exe_unit:inst1|reg:inst2|dr_out[7]~1084 at LC_X8_Y11_N7
--operation mode is normal

J1_reg_bank[12][7]_qfbk = J1_reg_bank[12][7];
J1L29 = E1_tmp[6] & (J1L19 & (J1_reg_bank[12][7]_qfbk) # !J1L19 & J1_reg_bank[4][7]) # !E1_tmp[6] & (J1L19);

--J1_reg_bank[12][7] is exe_unit:inst1|reg:inst2|reg_bank[12][7] at LC_X8_Y11_N7
--operation mode is normal

J1_reg_bank[12][7] = DFFEAS(J1L29, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L284, , , VCC);


--J1L39 is exe_unit:inst1|reg:inst2|dr_out[7]~1085 at LC_X8_Y11_N6
--operation mode is normal

J1L39 = E1_tmp[5] & (J1L09 # E1_tmp[4]) # !E1_tmp[5] & (J1L29 & !E1_tmp[4]);


--J1L49 is exe_unit:inst1|reg:inst2|dr_out[7]~1086 at LC_X14_Y10_N9
--operation mode is normal

J1_reg_bank[3][7]_qfbk = J1_reg_bank[3][7];
J1L49 = E1_tmp[6] & (J1_reg_bank[7][7] # E1_tmp[7]) # !E1_tmp[6] & (J1_reg_bank[3][7]_qfbk & !E1_tmp[7]);

--J1_reg_bank[3][7] is exe_unit:inst1|reg:inst2|reg_bank[3][7] at LC_X14_Y10_N9
--operation mode is normal

J1_reg_bank[3][7] = DFFEAS(J1L49, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L284, , , VCC);


--J1L59 is exe_unit:inst1|reg:inst2|dr_out[7]~1087 at LC_X13_Y9_N7
--operation mode is normal

J1_reg_bank[15][7]_qfbk = J1_reg_bank[15][7];
J1L59 = E1_tmp[7] & (J1L49 & (J1_reg_bank[15][7]_qfbk) # !J1L49 & J1_reg_bank[11][7]) # !E1_tmp[7] & (J1L49);

--J1_reg_bank[15][7] is exe_unit:inst1|reg:inst2|reg_bank[15][7] at LC_X13_Y9_N7
--operation mode is normal

J1_reg_bank[15][7] = DFFEAS(J1L59, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L284, , , VCC);


--J1L69 is exe_unit:inst1|reg:inst2|dr_out[7]~1088 at LC_X8_Y11_N9
--operation mode is normal

J1L69 = E1_tmp[4] & (J1L39 & J1L59 # !J1L39 & (J1L88)) # !E1_tmp[4] & (J1L39);


--E1L72 is mem_unit:inst3|addr_bus[7]~1980 at LC_X13_Y18_N0
--operation mode is normal

E1L72 = E1L62 & (J1L69 # E1L1) # !E1L62 & (J1L575 & !E1L1);


--E1L82 is mem_unit:inst3|addr_bus[7]~1981 at LC_X13_Y15_N8
--operation mode is normal

E1L82 = reset & (E1L3 & (E1_pc[7]) # !E1L3 & E1L72);


--E1_pc[6] is mem_unit:inst3|pc[6] at LC_X9_Y18_N8
--operation mode is arithmetic

E1_pc[6]_carry_eqn = (!E1L921 & E1L041) # (E1L921 & E1L141);
E1_pc[6]_lut_out = E1L79 $ E1_pc[6] $ !E1_pc[6]_carry_eqn;
E1_pc[6] = DFFEAS(E1_pc[6]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L64, , , E1L431);

--E1L341 is mem_unit:inst3|pc[6]~212 at LC_X9_Y18_N8
--operation mode is arithmetic

E1L341_cout_0 = E1L79 & (E1_pc[6] # !E1L041) # !E1L79 & E1_pc[6] & !E1L041;
E1L341 = CARRY(E1L341_cout_0);

--E1L441 is mem_unit:inst3|pc[6]~212COUT1_248 at LC_X9_Y18_N8
--operation mode is arithmetic

E1L441_cout_1 = E1L79 & (E1_pc[6] # !E1L141) # !E1L79 & E1_pc[6] & !E1L141;
E1L441 = CARRY(E1L441_cout_1);


--E1_sp[6] is mem_unit:inst3|sp[6] at LC_X13_Y18_N8
--operation mode is arithmetic

E1_sp[6]_carry_eqn = (!E1L671 & E1L481) # (E1L671 & E1L581);
E1_sp[6]_lut_out = E1_sp[6] $ D1L21 $ !E1_sp[6]_carry_eqn;
E1_sp[6] = DFFEAS(E1_sp[6]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );

--E1L781 is mem_unit:inst3|sp[6]~188 at LC_X13_Y18_N8
--operation mode is arithmetic

E1L781_cout_0 = E1_sp[6] & (D1L21 # !E1L481) # !E1_sp[6] & D1L21 & !E1L481;
E1L781 = CARRY(E1L781_cout_0);

--E1L881 is mem_unit:inst3|sp[6]~188COUT1_221 at LC_X13_Y18_N8
--operation mode is arithmetic

E1L881_cout_1 = E1_sp[6] & (D1L21 # !E1L581) # !E1_sp[6] & D1L21 & !E1L581;
E1L881 = CARRY(E1L881_cout_1);


--J1L655 is exe_unit:inst1|reg:inst2|sr_out[6]~1108 at LC_X12_Y8_N4
--operation mode is normal

J1_reg_bank[5][6]_qfbk = J1_reg_bank[5][6];
J1L655 = E1_tmp[1] & E1_tmp[0] # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[5][6]_qfbk # !E1_tmp[0] & (J1_reg_bank[4][6]));

--J1_reg_bank[5][6] is exe_unit:inst1|reg:inst2|reg_bank[5][6] at LC_X12_Y8_N4
--operation mode is normal

J1_reg_bank[5][6] = DFFEAS(J1L655, GLOBAL(clk), GLOBAL(reset), , J1L272, J1L484, , , VCC);


--J1L755 is exe_unit:inst1|reg:inst2|sr_out[6]~1109 at LC_X13_Y8_N2
--operation mode is normal

J1_reg_bank[7][6]_qfbk = J1_reg_bank[7][6];
J1L755 = E1_tmp[1] & (J1L655 & J1_reg_bank[7][6]_qfbk # !J1L655 & (J1_reg_bank[6][6])) # !E1_tmp[1] & J1L655;

--J1_reg_bank[7][6] is exe_unit:inst1|reg:inst2|reg_bank[7][6] at LC_X13_Y8_N2
--operation mode is normal

J1_reg_bank[7][6] = DFFEAS(J1L755, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L484, , , VCC);


--J1L855 is exe_unit:inst1|reg:inst2|sr_out[6]~1110 at LC_X14_Y11_N7
--operation mode is normal

J1_reg_bank[10][6]_qfbk = J1_reg_bank[10][6];
J1L855 = E1_tmp[0] & E1_tmp[1] # !E1_tmp[0] & (E1_tmp[1] & J1_reg_bank[10][6]_qfbk # !E1_tmp[1] & (J1_reg_bank[8][6]));

--J1_reg_bank[10][6] is exe_unit:inst1|reg:inst2|reg_bank[10][6] at LC_X14_Y11_N7
--operation mode is normal

J1_reg_bank[10][6] = DFFEAS(J1L855, GLOBAL(clk), GLOBAL(reset), , J1L473, J1L484, , , VCC);


--J1L955 is exe_unit:inst1|reg:inst2|sr_out[6]~1111 at LC_X14_Y8_N7
--operation mode is normal

J1_reg_bank[9][6]_qfbk = J1_reg_bank[9][6];
J1L955 = E1_tmp[0] & (J1L855 & J1_reg_bank[11][6] # !J1L855 & (J1_reg_bank[9][6]_qfbk)) # !E1_tmp[0] & (J1L855);

--J1_reg_bank[9][6] is exe_unit:inst1|reg:inst2|reg_bank[9][6] at LC_X14_Y8_N7
--operation mode is normal

J1_reg_bank[9][6] = DFFEAS(J1L955, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L484, , , VCC);


--J1L065 is exe_unit:inst1|reg:inst2|sr_out[6]~1112 at LC_X15_Y8_N1
--operation mode is normal

J1_reg_bank[1][6]_qfbk = J1_reg_bank[1][6];
J1L065 = E1_tmp[0] & (E1_tmp[1] # J1_reg_bank[1][6]_qfbk) # !E1_tmp[0] & !E1_tmp[1] & (J1_reg_bank[0][6]);

--J1_reg_bank[1][6] is exe_unit:inst1|reg:inst2|reg_bank[1][6] at LC_X15_Y8_N1
--operation mode is normal

J1_reg_bank[1][6] = DFFEAS(J1L065, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L484, , , VCC);


--J1L165 is exe_unit:inst1|reg:inst2|sr_out[6]~1113 at LC_X14_Y8_N2
--operation mode is normal

J1_reg_bank[2][6]_qfbk = J1_reg_bank[2][6];
J1L165 = E1_tmp[1] & (J1L065 & J1_reg_bank[3][6] # !J1L065 & (J1_reg_bank[2][6]_qfbk)) # !E1_tmp[1] & (J1L065);

--J1_reg_bank[2][6] is exe_unit:inst1|reg:inst2|reg_bank[2][6] at LC_X14_Y8_N2
--operation mode is normal

J1_reg_bank[2][6] = DFFEAS(J1L165, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L484, , , VCC);


--J1L265 is exe_unit:inst1|reg:inst2|sr_out[6]~1114 at LC_X14_Y8_N6
--operation mode is normal

J1L265 = E1_tmp[3] & (E1_tmp[2] # J1L955) # !E1_tmp[3] & J1L165 & !E1_tmp[2];


--J1L365 is exe_unit:inst1|reg:inst2|sr_out[6]~1115 at LC_X10_Y8_N8
--operation mode is normal

J1_reg_bank[14][6]_qfbk = J1_reg_bank[14][6];
J1L365 = E1_tmp[1] & (J1_reg_bank[14][6]_qfbk # E1_tmp[0]) # !E1_tmp[1] & J1_reg_bank[12][6] & (!E1_tmp[0]);

--J1_reg_bank[14][6] is exe_unit:inst1|reg:inst2|reg_bank[14][6] at LC_X10_Y8_N8
--operation mode is normal

J1_reg_bank[14][6] = DFFEAS(J1L365, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L484, , , VCC);


--J1L465 is exe_unit:inst1|reg:inst2|sr_out[6]~1116 at LC_X10_Y8_N9
--operation mode is normal

J1_reg_bank[13][6]_qfbk = J1_reg_bank[13][6];
J1L465 = J1L365 & (J1_reg_bank[15][6] # !E1_tmp[0]) # !J1L365 & (J1_reg_bank[13][6]_qfbk & E1_tmp[0]);

--J1_reg_bank[13][6] is exe_unit:inst1|reg:inst2|reg_bank[13][6] at LC_X10_Y8_N9
--operation mode is normal

J1_reg_bank[13][6] = DFFEAS(J1L465, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L484, , , VCC);


--J1L565 is exe_unit:inst1|reg:inst2|sr_out[6]~1117 at LC_X14_Y11_N5
--operation mode is normal

J1L565 = E1_tmp[2] & (J1L265 & J1L465 # !J1L265 & (J1L755)) # !E1_tmp[2] & (J1L265);


--E1L67 is mem_unit:inst3|add~1678 at LC_X11_Y18_N8
--operation mode is arithmetic

E1L67_carry_eqn = (!E1L98 & E1L08) # (E1L98 & E1L18);
E1L67 = E1_sp[6] $ (E1L67_carry_eqn);

--E1L77 is mem_unit:inst3|add~1680 at LC_X11_Y18_N8
--operation mode is arithmetic

E1L77_cout_0 = E1_sp[6] # !E1L08;
E1L77 = CARRY(E1L77_cout_0);

--E1L87 is mem_unit:inst3|add~1680COUT1_1727 at LC_X11_Y18_N8
--operation mode is arithmetic

E1L87_cout_1 = E1_sp[6] # !E1L18;
E1L87 = CARRY(E1L87_cout_1);


--E1L32 is mem_unit:inst3|addr_bus[6]~1982 at LC_X12_Y14_N2
--operation mode is normal

E1L32 = E1L7 & (!E1L1) # !E1L7 & (E1L1 & E1L67 # !E1L1 & (J1L565));


--J1L77 is exe_unit:inst1|reg:inst2|dr_out[6]~1089 at LC_X12_Y7_N0
--operation mode is normal

J1_reg_bank[4][6]_qfbk = J1_reg_bank[4][6];
J1L77 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[5][6] # !E1_tmp[4] & (J1_reg_bank[4][6]_qfbk));

--J1_reg_bank[4][6] is exe_unit:inst1|reg:inst2|reg_bank[4][6] at LC_X12_Y7_N0
--operation mode is normal

J1_reg_bank[4][6] = DFFEAS(J1L77, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L484, , , VCC);


--J1L87 is exe_unit:inst1|reg:inst2|dr_out[6]~1090 at LC_X13_Y8_N6
--operation mode is normal

J1L87 = E1_tmp[5] & (J1L77 & J1_reg_bank[7][6] # !J1L77 & (J1_reg_bank[6][6])) # !E1_tmp[5] & J1L77;


--J1L97 is exe_unit:inst1|reg:inst2|dr_out[6]~1091 at LC_X15_Y11_N0
--operation mode is normal

J1_reg_bank[8][6]_qfbk = J1_reg_bank[8][6];
J1L97 = E1_tmp[4] & E1_tmp[5] # !E1_tmp[4] & (E1_tmp[5] & (J1_reg_bank[10][6]) # !E1_tmp[5] & J1_reg_bank[8][6]_qfbk);

--J1_reg_bank[8][6] is exe_unit:inst1|reg:inst2|reg_bank[8][6] at LC_X15_Y11_N0
--operation mode is normal

J1_reg_bank[8][6] = DFFEAS(J1L97, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L484, , , VCC);


--J1L08 is exe_unit:inst1|reg:inst2|dr_out[6]~1092 at LC_X13_Y9_N9
--operation mode is normal

J1_reg_bank[11][6]_qfbk = J1_reg_bank[11][6];
J1L08 = E1_tmp[4] & (J1L97 & J1_reg_bank[11][6]_qfbk # !J1L97 & (J1_reg_bank[9][6])) # !E1_tmp[4] & J1L97;

--J1_reg_bank[11][6] is exe_unit:inst1|reg:inst2|reg_bank[11][6] at LC_X13_Y9_N9
--operation mode is normal

J1_reg_bank[11][6] = DFFEAS(J1L08, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L484, , , VCC);


--J1L18 is exe_unit:inst1|reg:inst2|dr_out[6]~1093 at LC_X15_Y8_N3
--operation mode is normal

J1_reg_bank[0][6]_qfbk = J1_reg_bank[0][6];
J1L18 = E1_tmp[4] & (J1_reg_bank[1][6] # E1_tmp[5]) # !E1_tmp[4] & (J1_reg_bank[0][6]_qfbk & !E1_tmp[5]);

--J1_reg_bank[0][6] is exe_unit:inst1|reg:inst2|reg_bank[0][6] at LC_X15_Y8_N3
--operation mode is normal

J1_reg_bank[0][6] = DFFEAS(J1L18, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L484, , , VCC);


--J1L28 is exe_unit:inst1|reg:inst2|dr_out[6]~1094 at LC_X14_Y9_N5
--operation mode is normal

J1_reg_bank[3][6]_qfbk = J1_reg_bank[3][6];
J1L28 = J1L18 & (J1_reg_bank[3][6]_qfbk # !E1_tmp[5]) # !J1L18 & J1_reg_bank[2][6] & (E1_tmp[5]);

--J1_reg_bank[3][6] is exe_unit:inst1|reg:inst2|reg_bank[3][6] at LC_X14_Y9_N5
--operation mode is normal

J1_reg_bank[3][6] = DFFEAS(J1L28, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L484, , , VCC);


--J1L38 is exe_unit:inst1|reg:inst2|dr_out[6]~1095 at LC_X14_Y9_N1
--operation mode is normal

J1L38 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & (J1L08) # !E1_tmp[7] & J1L28);


--J1L48 is exe_unit:inst1|reg:inst2|dr_out[6]~1096 at LC_X10_Y9_N8
--operation mode is normal

J1_reg_bank[12][6]_qfbk = J1_reg_bank[12][6];
J1L48 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[14][6] # !E1_tmp[5] & (J1_reg_bank[12][6]_qfbk));

--J1_reg_bank[12][6] is exe_unit:inst1|reg:inst2|reg_bank[12][6] at LC_X10_Y9_N8
--operation mode is normal

J1_reg_bank[12][6] = DFFEAS(J1L48, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L484, , , VCC);


--J1L58 is exe_unit:inst1|reg:inst2|dr_out[6]~1097 at LC_X13_Y9_N8
--operation mode is normal

J1_reg_bank[15][6]_qfbk = J1_reg_bank[15][6];
J1L58 = E1_tmp[4] & (J1L48 & (J1_reg_bank[15][6]_qfbk) # !J1L48 & J1_reg_bank[13][6]) # !E1_tmp[4] & (J1L48);

--J1_reg_bank[15][6] is exe_unit:inst1|reg:inst2|reg_bank[15][6] at LC_X13_Y9_N8
--operation mode is normal

J1_reg_bank[15][6] = DFFEAS(J1L58, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L484, , , VCC);


--J1L68 is exe_unit:inst1|reg:inst2|dr_out[6]~1098 at LC_X14_Y9_N9
--operation mode is normal

J1L68 = E1_tmp[6] & (J1L38 & (J1L58) # !J1L38 & J1L87) # !E1_tmp[6] & (J1L38);


--E1L42 is mem_unit:inst3|addr_bus[6]~1983 at LC_X12_Y14_N1
--operation mode is normal

E1L42 = E1L7 & (E1L32 & J1L68 # !E1L32 & (E1_sp[6])) # !E1L7 & (E1L32);


--E1L52 is mem_unit:inst3|addr_bus[6]~1984 at LC_X12_Y14_N8
--operation mode is normal

E1L52 = reset & (E1L3 & E1_pc[6] # !E1L3 & (E1L42));


--E1_pc[5] is mem_unit:inst3|pc[5] at LC_X9_Y18_N7
--operation mode is arithmetic

E1_pc[5]_carry_eqn = (!E1L921 & E1L731) # (E1L921 & E1L831);
E1_pc[5]_lut_out = E1_pc[5] $ E1L89 $ E1_pc[5]_carry_eqn;
E1_pc[5] = DFFEAS(E1_pc[5]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L74, , , E1L431);

--E1L041 is mem_unit:inst3|pc[5]~216 at LC_X9_Y18_N7
--operation mode is arithmetic

E1L041_cout_0 = E1_pc[5] & !E1L89 & !E1L731 # !E1_pc[5] & (!E1L731 # !E1L89);
E1L041 = CARRY(E1L041_cout_0);

--E1L141 is mem_unit:inst3|pc[5]~216COUT1_247 at LC_X9_Y18_N7
--operation mode is arithmetic

E1L141_cout_1 = E1_pc[5] & !E1L89 & !E1L831 # !E1_pc[5] & (!E1L831 # !E1L89);
E1L141 = CARRY(E1L141_cout_1);


--J1L645 is exe_unit:inst1|reg:inst2|sr_out[5]~1118 at LC_X11_Y12_N4
--operation mode is normal

J1_reg_bank[10][5]_qfbk = J1_reg_bank[10][5];
J1L645 = E1_tmp[3] & (E1_tmp[2] # J1_reg_bank[10][5]_qfbk) # !E1_tmp[3] & !E1_tmp[2] & (J1_reg_bank[2][5]);

--J1_reg_bank[10][5] is exe_unit:inst1|reg:inst2|reg_bank[10][5] at LC_X11_Y12_N4
--operation mode is normal

J1_reg_bank[10][5] = DFFEAS(J1L645, GLOBAL(clk), GLOBAL(reset), , J1L473, J1L684, , , VCC);


--J1L745 is exe_unit:inst1|reg:inst2|sr_out[5]~1119 at LC_X10_Y10_N8
--operation mode is normal

J1_reg_bank[14][5]_qfbk = J1_reg_bank[14][5];
J1L745 = E1_tmp[2] & (J1L645 & J1_reg_bank[14][5]_qfbk # !J1L645 & (J1_reg_bank[6][5])) # !E1_tmp[2] & J1L645;

--J1_reg_bank[14][5] is exe_unit:inst1|reg:inst2|reg_bank[14][5] at LC_X10_Y10_N8
--operation mode is normal

J1_reg_bank[14][5] = DFFEAS(J1L745, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L684, , , VCC);


--J1L845 is exe_unit:inst1|reg:inst2|sr_out[5]~1120 at LC_X9_Y8_N5
--operation mode is normal

J1_reg_bank[5][5]_qfbk = J1_reg_bank[5][5];
J1L845 = E1_tmp[3] & E1_tmp[2] # !E1_tmp[3] & (E1_tmp[2] & J1_reg_bank[5][5]_qfbk # !E1_tmp[2] & (J1_reg_bank[1][5]));

--J1_reg_bank[5][5] is exe_unit:inst1|reg:inst2|reg_bank[5][5] at LC_X9_Y8_N5
--operation mode is normal

J1_reg_bank[5][5] = DFFEAS(J1L845, GLOBAL(clk), GLOBAL(reset), , J1L272, J1L684, , , VCC);


--J1L945 is exe_unit:inst1|reg:inst2|sr_out[5]~1121 at LC_X9_Y8_N6
--operation mode is normal

J1_reg_bank[9][5]_qfbk = J1_reg_bank[9][5];
J1L945 = E1_tmp[3] & (J1L845 & J1_reg_bank[13][5] # !J1L845 & (J1_reg_bank[9][5]_qfbk)) # !E1_tmp[3] & (J1L845);

--J1_reg_bank[9][5] is exe_unit:inst1|reg:inst2|reg_bank[9][5] at LC_X9_Y8_N6
--operation mode is normal

J1_reg_bank[9][5] = DFFEAS(J1L945, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L684, , , VCC);


--J1L055 is exe_unit:inst1|reg:inst2|sr_out[5]~1122 at LC_X7_Y8_N6
--operation mode is normal

J1_reg_bank[4][5]_qfbk = J1_reg_bank[4][5];
J1L055 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & (J1_reg_bank[4][5]_qfbk) # !E1_tmp[2] & J1_reg_bank[0][5]);

--J1_reg_bank[4][5] is exe_unit:inst1|reg:inst2|reg_bank[4][5] at LC_X7_Y8_N6
--operation mode is normal

J1_reg_bank[4][5] = DFFEAS(J1L055, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L684, , , VCC);


--J1L155 is exe_unit:inst1|reg:inst2|sr_out[5]~1123 at LC_X7_Y8_N7
--operation mode is normal

J1_reg_bank[8][5]_qfbk = J1_reg_bank[8][5];
J1L155 = E1_tmp[3] & (J1L055 & J1_reg_bank[12][5] # !J1L055 & (J1_reg_bank[8][5]_qfbk)) # !E1_tmp[3] & (J1L055);

--J1_reg_bank[8][5] is exe_unit:inst1|reg:inst2|reg_bank[8][5] at LC_X7_Y8_N7
--operation mode is normal

J1_reg_bank[8][5] = DFFEAS(J1L155, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L684, , , VCC);


--J1L255 is exe_unit:inst1|reg:inst2|sr_out[5]~1124 at LC_X12_Y12_N0
--operation mode is normal

J1L255 = E1_tmp[1] & E1_tmp[0] # !E1_tmp[1] & (E1_tmp[0] & J1L945 # !E1_tmp[0] & (J1L155));


--J1L355 is exe_unit:inst1|reg:inst2|sr_out[5]~1125 at LC_X12_Y9_N1
--operation mode is normal

J1_reg_bank[11][5]_qfbk = J1_reg_bank[11][5];
J1L355 = E1_tmp[2] & E1_tmp[3] # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[11][5]_qfbk # !E1_tmp[3] & (J1_reg_bank[3][5]));

--J1_reg_bank[11][5] is exe_unit:inst1|reg:inst2|reg_bank[11][5] at LC_X12_Y9_N1
--operation mode is normal

J1_reg_bank[11][5] = DFFEAS(J1L355, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L684, , , VCC);


--J1L455 is exe_unit:inst1|reg:inst2|sr_out[5]~1126 at LC_X12_Y9_N8
--operation mode is normal

J1_reg_bank[7][5]_qfbk = J1_reg_bank[7][5];
J1L455 = J1L355 & (J1_reg_bank[15][5] # !E1_tmp[2]) # !J1L355 & E1_tmp[2] & J1_reg_bank[7][5]_qfbk;

--J1_reg_bank[7][5] is exe_unit:inst1|reg:inst2|reg_bank[7][5] at LC_X12_Y9_N8
--operation mode is normal

J1_reg_bank[7][5] = DFFEAS(J1L455, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L684, , , VCC);


--J1L555 is exe_unit:inst1|reg:inst2|sr_out[5]~1127 at LC_X12_Y12_N6
--operation mode is normal

J1L555 = E1_tmp[1] & (J1L255 & (J1L455) # !J1L255 & J1L745) # !E1_tmp[1] & (J1L255);


--E1_sp[5] is mem_unit:inst3|sp[5] at LC_X13_Y18_N7
--operation mode is arithmetic

E1_sp[5]_carry_eqn = (!E1L671 & E1L181) # (E1L671 & E1L281);
E1_sp[5]_lut_out = E1_sp[5] $ D1L21 $ E1_sp[5]_carry_eqn;
E1_sp[5] = DFFEAS(E1_sp[5]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );

--E1L481 is mem_unit:inst3|sp[5]~192 at LC_X13_Y18_N7
--operation mode is arithmetic

E1L481_cout_0 = E1_sp[5] & !D1L21 & !E1L181 # !E1_sp[5] & (!E1L181 # !D1L21);
E1L481 = CARRY(E1L481_cout_0);

--E1L581 is mem_unit:inst3|sp[5]~192COUT1_220 at LC_X13_Y18_N7
--operation mode is arithmetic

E1L581_cout_1 = E1_sp[5] & !D1L21 & !E1L281 # !E1_sp[5] & (!E1L281 # !D1L21);
E1L581 = CARRY(E1L581_cout_1);


--E1L97 is mem_unit:inst3|add~1683 at LC_X11_Y18_N7
--operation mode is arithmetic

E1L97_carry_eqn = (!E1L98 & E1L38) # (E1L98 & E1L48);
E1L97 = E1_sp[5] $ (!E1L97_carry_eqn);

--E1L08 is mem_unit:inst3|add~1685 at LC_X11_Y18_N7
--operation mode is arithmetic

E1L08_cout_0 = !E1_sp[5] & (!E1L38);
E1L08 = CARRY(E1L08_cout_0);

--E1L18 is mem_unit:inst3|add~1685COUT1_1726 at LC_X11_Y18_N7
--operation mode is arithmetic

E1L18_cout_1 = !E1_sp[5] & (!E1L48);
E1L18 = CARRY(E1L18_cout_1);


--E1L02 is mem_unit:inst3|addr_bus[5]~1985 at LC_X11_Y17_N8
--operation mode is normal

E1L02 = E1L1 & (E1L7 & E1_sp[5] # !E1L7 & (E1L97)) # !E1L1 & E1L7;


--J1L76 is exe_unit:inst1|reg:inst2|dr_out[5]~1099 at LC_X11_Y10_N0
--operation mode is normal

J1_reg_bank[2][5]_qfbk = J1_reg_bank[2][5];
J1L76 = E1_tmp[7] & (J1_reg_bank[10][5] # E1_tmp[6]) # !E1_tmp[7] & (J1_reg_bank[2][5]_qfbk & !E1_tmp[6]);

--J1_reg_bank[2][5] is exe_unit:inst1|reg:inst2|reg_bank[2][5] at LC_X11_Y10_N0
--operation mode is normal

J1_reg_bank[2][5] = DFFEAS(J1L76, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L684, , , VCC);


--J1L86 is exe_unit:inst1|reg:inst2|dr_out[5]~1100 at LC_X12_Y13_N7
--operation mode is normal

J1L86 = E1_tmp[6] & (J1L76 & J1_reg_bank[14][5] # !J1L76 & (J1_reg_bank[6][5])) # !E1_tmp[6] & J1L76;


--J1L96 is exe_unit:inst1|reg:inst2|dr_out[5]~1101 at LC_X8_Y9_N5
--operation mode is normal

J1_reg_bank[1][5]_qfbk = J1_reg_bank[1][5];
J1L96 = E1_tmp[6] & (E1_tmp[7] # J1_reg_bank[5][5]) # !E1_tmp[6] & !E1_tmp[7] & J1_reg_bank[1][5]_qfbk;

--J1_reg_bank[1][5] is exe_unit:inst1|reg:inst2|reg_bank[1][5] at LC_X8_Y9_N5
--operation mode is normal

J1_reg_bank[1][5] = DFFEAS(J1L96, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L684, , , VCC);


--J1L07 is exe_unit:inst1|reg:inst2|dr_out[5]~1102 at LC_X12_Y11_N5
--operation mode is normal

J1_reg_bank[13][5]_qfbk = J1_reg_bank[13][5];
J1L07 = J1L96 & (J1_reg_bank[13][5]_qfbk # !E1_tmp[7]) # !J1L96 & E1_tmp[7] & (J1_reg_bank[9][5]);

--J1_reg_bank[13][5] is exe_unit:inst1|reg:inst2|reg_bank[13][5] at LC_X12_Y11_N5
--operation mode is normal

J1_reg_bank[13][5] = DFFEAS(J1L07, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L684, , , VCC);


--J1L17 is exe_unit:inst1|reg:inst2|dr_out[5]~1103 at LC_X12_Y14_N5
--operation mode is normal

J1_reg_bank[0][5]_qfbk = J1_reg_bank[0][5];
J1L17 = E1_tmp[6] & (E1_tmp[7] # J1_reg_bank[4][5]) # !E1_tmp[6] & !E1_tmp[7] & J1_reg_bank[0][5]_qfbk;

--J1_reg_bank[0][5] is exe_unit:inst1|reg:inst2|reg_bank[0][5] at LC_X12_Y14_N5
--operation mode is normal

J1_reg_bank[0][5] = DFFEAS(J1L17, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L684, , , VCC);


--J1L27 is exe_unit:inst1|reg:inst2|dr_out[5]~1104 at LC_X12_Y14_N6
--operation mode is normal

J1_reg_bank[12][5]_qfbk = J1_reg_bank[12][5];
J1L27 = E1_tmp[7] & (J1L17 & (J1_reg_bank[12][5]_qfbk) # !J1L17 & J1_reg_bank[8][5]) # !E1_tmp[7] & (J1L17);

--J1_reg_bank[12][5] is exe_unit:inst1|reg:inst2|reg_bank[12][5] at LC_X12_Y14_N6
--operation mode is normal

J1_reg_bank[12][5] = DFFEAS(J1L27, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L684, , , VCC);


--J1L37 is exe_unit:inst1|reg:inst2|dr_out[5]~1105 at LC_X12_Y13_N3
--operation mode is normal

J1L37 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & (J1L07) # !E1_tmp[4] & J1L27);


--J1L47 is exe_unit:inst1|reg:inst2|dr_out[5]~1106 at LC_X15_Y11_N5
--operation mode is normal

J1_reg_bank[3][5]_qfbk = J1_reg_bank[3][5];
J1L47 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[11][5] # !E1_tmp[7] & (J1_reg_bank[3][5]_qfbk));

--J1_reg_bank[3][5] is exe_unit:inst1|reg:inst2|reg_bank[3][5] at LC_X15_Y11_N5
--operation mode is normal

J1_reg_bank[3][5] = DFFEAS(J1L47, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L684, , , VCC);


--J1L57 is exe_unit:inst1|reg:inst2|dr_out[5]~1107 at LC_X12_Y10_N4
--operation mode is normal

J1_reg_bank[15][5]_qfbk = J1_reg_bank[15][5];
J1L57 = J1L47 & (J1_reg_bank[15][5]_qfbk # !E1_tmp[6]) # !J1L47 & J1_reg_bank[7][5] & (E1_tmp[6]);

--J1_reg_bank[15][5] is exe_unit:inst1|reg:inst2|reg_bank[15][5] at LC_X12_Y10_N4
--operation mode is normal

J1_reg_bank[15][5] = DFFEAS(J1L57, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L684, , , VCC);


--J1L67 is exe_unit:inst1|reg:inst2|dr_out[5]~1108 at LC_X12_Y13_N4
--operation mode is normal

J1L67 = J1L37 & (J1L57 # !E1_tmp[5]) # !J1L37 & (J1L86 & E1_tmp[5]);


--E1L12 is mem_unit:inst3|addr_bus[5]~1986 at LC_X13_Y15_N3
--operation mode is normal

E1L12 = E1L1 & (E1L02) # !E1L1 & (E1L02 & (J1L67) # !E1L02 & J1L555);


--E1L22 is mem_unit:inst3|addr_bus[5]~1987 at LC_X13_Y15_N4
--operation mode is normal

E1L22 = reset & (E1L3 & E1_pc[5] # !E1L3 & (E1L12));


--E1_pc[4] is mem_unit:inst3|pc[4] at LC_X9_Y18_N6
--operation mode is arithmetic

E1_pc[4]_carry_eqn = (!E1L921 & E1L131) # (E1L921 & E1L231);
E1_pc[4]_lut_out = E1_pc[4] $ E1L99 $ !E1_pc[4]_carry_eqn;
E1_pc[4] = DFFEAS(E1_pc[4]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L84, , , E1L431);

--E1L731 is mem_unit:inst3|pc[4]~220 at LC_X9_Y18_N6
--operation mode is arithmetic

E1L731_cout_0 = E1_pc[4] & (E1L99 # !E1L131) # !E1_pc[4] & E1L99 & !E1L131;
E1L731 = CARRY(E1L731_cout_0);

--E1L831 is mem_unit:inst3|pc[4]~220COUT1_246 at LC_X9_Y18_N6
--operation mode is arithmetic

E1L831_cout_1 = E1_pc[4] & (E1L99 # !E1L231) # !E1_pc[4] & E1L99 & !E1L231;
E1L831 = CARRY(E1L831_cout_1);


--E1_sp[4] is mem_unit:inst3|sp[4] at LC_X13_Y18_N6
--operation mode is arithmetic

E1_sp[4]_carry_eqn = (!E1L671 & E1L871) # (E1L671 & E1L971);
E1_sp[4]_lut_out = E1_sp[4] $ D1L21 $ !E1_sp[4]_carry_eqn;
E1_sp[4] = DFFEAS(E1_sp[4]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );

--E1L181 is mem_unit:inst3|sp[4]~196 at LC_X13_Y18_N6
--operation mode is arithmetic

E1L181_cout_0 = E1_sp[4] & (D1L21 # !E1L871) # !E1_sp[4] & D1L21 & !E1L871;
E1L181 = CARRY(E1L181_cout_0);

--E1L281 is mem_unit:inst3|sp[4]~196COUT1_219 at LC_X13_Y18_N6
--operation mode is arithmetic

E1L281_cout_1 = E1_sp[4] & (D1L21 # !E1L971) # !E1_sp[4] & D1L21 & !E1L971;
E1L281 = CARRY(E1L281_cout_1);


--J1L635 is exe_unit:inst1|reg:inst2|sr_out[4]~1128 at LC_X15_Y12_N5
--operation mode is normal

J1_reg_bank[9][4]_qfbk = J1_reg_bank[9][4];
J1L635 = E1_tmp[1] & E1_tmp[0] # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[9][4]_qfbk # !E1_tmp[0] & (J1_reg_bank[8][4]));

--J1_reg_bank[9][4] is exe_unit:inst1|reg:inst2|reg_bank[9][4] at LC_X15_Y12_N5
--operation mode is normal

J1_reg_bank[9][4] = DFFEAS(J1L635, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L884, , , VCC);


--J1L735 is exe_unit:inst1|reg:inst2|sr_out[4]~1129 at LC_X14_Y15_N2
--operation mode is normal

J1_reg_bank[11][4]_qfbk = J1_reg_bank[11][4];
J1L735 = J1L635 & (J1_reg_bank[11][4]_qfbk # !E1_tmp[1]) # !J1L635 & J1_reg_bank[10][4] & (E1_tmp[1]);

--J1_reg_bank[11][4] is exe_unit:inst1|reg:inst2|reg_bank[11][4] at LC_X14_Y15_N2
--operation mode is normal

J1_reg_bank[11][4] = DFFEAS(J1L735, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L884, , , VCC);


--J1L835 is exe_unit:inst1|reg:inst2|sr_out[4]~1130 at LC_X12_Y12_N5
--operation mode is normal

J1_reg_bank[6][4]_qfbk = J1_reg_bank[6][4];
J1L835 = E1_tmp[1] & (E1_tmp[0] # J1_reg_bank[6][4]_qfbk) # !E1_tmp[1] & !E1_tmp[0] & (J1_reg_bank[4][4]);

--J1_reg_bank[6][4] is exe_unit:inst1|reg:inst2|reg_bank[6][4] at LC_X12_Y12_N5
--operation mode is normal

J1_reg_bank[6][4] = DFFEAS(J1L835, GLOBAL(clk), GLOBAL(reset), , J1L492, J1L884, , , VCC);


--J1L935 is exe_unit:inst1|reg:inst2|sr_out[4]~1131 at LC_X14_Y13_N8
--operation mode is normal

J1_reg_bank[5][4]_qfbk = J1_reg_bank[5][4];
J1L935 = J1L835 & (J1_reg_bank[7][4] # !E1_tmp[0]) # !J1L835 & (J1_reg_bank[5][4]_qfbk & E1_tmp[0]);

--J1_reg_bank[5][4] is exe_unit:inst1|reg:inst2|reg_bank[5][4] at LC_X14_Y13_N8
--operation mode is normal

J1_reg_bank[5][4] = DFFEAS(J1L935, GLOBAL(clk), GLOBAL(reset), , J1L272, J1L884, , , VCC);


--J1L045 is exe_unit:inst1|reg:inst2|sr_out[4]~1132 at LC_X16_Y12_N8
--operation mode is normal

J1_reg_bank[2][4]_qfbk = J1_reg_bank[2][4];
J1L045 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & (J1_reg_bank[2][4]_qfbk) # !E1_tmp[1] & J1_reg_bank[0][4]);

--J1_reg_bank[2][4] is exe_unit:inst1|reg:inst2|reg_bank[2][4] at LC_X16_Y12_N8
--operation mode is normal

J1_reg_bank[2][4] = DFFEAS(J1L045, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L884, , , VCC);


--J1L145 is exe_unit:inst1|reg:inst2|sr_out[4]~1133 at LC_X16_Y12_N9
--operation mode is normal

J1_reg_bank[1][4]_qfbk = J1_reg_bank[1][4];
J1L145 = E1_tmp[0] & (J1L045 & J1_reg_bank[3][4] # !J1L045 & (J1_reg_bank[1][4]_qfbk)) # !E1_tmp[0] & (J1L045);

--J1_reg_bank[1][4] is exe_unit:inst1|reg:inst2|reg_bank[1][4] at LC_X16_Y12_N9
--operation mode is normal

J1_reg_bank[1][4] = DFFEAS(J1L145, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L884, , , VCC);


--J1L245 is exe_unit:inst1|reg:inst2|sr_out[4]~1134 at LC_X11_Y12_N0
--operation mode is normal

J1L245 = E1_tmp[3] & E1_tmp[2] # !E1_tmp[3] & (E1_tmp[2] & (J1L935) # !E1_tmp[2] & J1L145);


--J1L345 is exe_unit:inst1|reg:inst2|sr_out[4]~1135 at LC_X16_Y14_N9
--operation mode is normal

J1_reg_bank[13][4]_qfbk = J1_reg_bank[13][4];
J1L345 = E1_tmp[1] & (E1_tmp[0]) # !E1_tmp[1] & (E1_tmp[0] & (J1_reg_bank[13][4]_qfbk) # !E1_tmp[0] & J1_reg_bank[12][4]);

--J1_reg_bank[13][4] is exe_unit:inst1|reg:inst2|reg_bank[13][4] at LC_X16_Y14_N9
--operation mode is normal

J1_reg_bank[13][4] = DFFEAS(J1L345, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L884, , , VCC);


--J1L445 is exe_unit:inst1|reg:inst2|sr_out[4]~1136 at LC_X14_Y15_N5
--operation mode is normal

J1_reg_bank[14][4]_qfbk = J1_reg_bank[14][4];
J1L445 = E1_tmp[1] & (J1L345 & (J1_reg_bank[15][4]) # !J1L345 & J1_reg_bank[14][4]_qfbk) # !E1_tmp[1] & J1L345;

--J1_reg_bank[14][4] is exe_unit:inst1|reg:inst2|reg_bank[14][4] at LC_X14_Y15_N5
--operation mode is normal

J1_reg_bank[14][4] = DFFEAS(J1L445, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L884, , , VCC);


--J1L545 is exe_unit:inst1|reg:inst2|sr_out[4]~1137 at LC_X14_Y15_N6
--operation mode is normal

J1L545 = J1L245 & (J1L445 # !E1_tmp[3]) # !J1L245 & E1_tmp[3] & J1L735;


--E1L28 is mem_unit:inst3|add~1688 at LC_X11_Y18_N6
--operation mode is arithmetic

E1L28_carry_eqn = (!E1L98 & E1L68) # (E1L98 & E1L78);
E1L28 = E1_sp[4] $ (E1L28_carry_eqn);

--E1L38 is mem_unit:inst3|add~1690 at LC_X11_Y18_N6
--operation mode is arithmetic

E1L38_cout_0 = E1_sp[4] # !E1L68;
E1L38 = CARRY(E1L38_cout_0);

--E1L48 is mem_unit:inst3|add~1690COUT1_1725 at LC_X11_Y18_N6
--operation mode is arithmetic

E1L48_cout_1 = E1_sp[4] # !E1L78;
E1L48 = CARRY(E1L48_cout_1);


--E1L71 is mem_unit:inst3|addr_bus[4]~1988 at LC_X13_Y16_N3
--operation mode is normal

E1L71 = E1L7 & (!E1L1) # !E1L7 & (E1L1 & (E1L28) # !E1L1 & J1L545);


--J1L75 is exe_unit:inst1|reg:inst2|dr_out[4]~1109 at LC_X15_Y11_N7
--operation mode is normal

J1_reg_bank[8][4]_qfbk = J1_reg_bank[8][4];
J1L75 = E1_tmp[4] & (J1_reg_bank[9][4] # E1_tmp[5]) # !E1_tmp[4] & (J1_reg_bank[8][4]_qfbk & !E1_tmp[5]);

--J1_reg_bank[8][4] is exe_unit:inst1|reg:inst2|reg_bank[8][4] at LC_X15_Y11_N7
--operation mode is normal

J1_reg_bank[8][4] = DFFEAS(J1L75, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L884, , , VCC);


--J1L85 is exe_unit:inst1|reg:inst2|dr_out[4]~1110 at LC_X14_Y13_N9
--operation mode is normal

J1L85 = E1_tmp[5] & (J1L75 & (J1_reg_bank[11][4]) # !J1L75 & J1_reg_bank[10][4]) # !E1_tmp[5] & (J1L75);


--J1L95 is exe_unit:inst1|reg:inst2|dr_out[4]~1111 at LC_X12_Y13_N8
--operation mode is normal

J1_reg_bank[4][4]_qfbk = J1_reg_bank[4][4];
J1L95 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[6][4] # !E1_tmp[5] & (J1_reg_bank[4][4]_qfbk));

--J1_reg_bank[4][4] is exe_unit:inst1|reg:inst2|reg_bank[4][4] at LC_X12_Y13_N8
--operation mode is normal

J1_reg_bank[4][4] = DFFEAS(J1L95, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L884, , , VCC);


--J1L06 is exe_unit:inst1|reg:inst2|dr_out[4]~1112 at LC_X14_Y13_N5
--operation mode is normal

J1_reg_bank[7][4]_qfbk = J1_reg_bank[7][4];
J1L06 = J1L95 & (J1_reg_bank[7][4]_qfbk # !E1_tmp[4]) # !J1L95 & J1_reg_bank[5][4] & (E1_tmp[4]);

--J1_reg_bank[7][4] is exe_unit:inst1|reg:inst2|reg_bank[7][4] at LC_X14_Y13_N5
--operation mode is normal

J1_reg_bank[7][4] = DFFEAS(J1L06, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L884, , , VCC);


--J1L16 is exe_unit:inst1|reg:inst2|dr_out[4]~1113 at LC_X15_Y13_N4
--operation mode is normal

J1_reg_bank[0][4]_qfbk = J1_reg_bank[0][4];
J1L16 = E1_tmp[5] & (J1_reg_bank[2][4] # E1_tmp[4]) # !E1_tmp[5] & (J1_reg_bank[0][4]_qfbk & !E1_tmp[4]);

--J1_reg_bank[0][4] is exe_unit:inst1|reg:inst2|reg_bank[0][4] at LC_X15_Y13_N4
--operation mode is normal

J1_reg_bank[0][4] = DFFEAS(J1L16, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L884, , , VCC);


--J1L26 is exe_unit:inst1|reg:inst2|dr_out[4]~1114 at LC_X15_Y11_N6
--operation mode is normal

J1_reg_bank[3][4]_qfbk = J1_reg_bank[3][4];
J1L26 = J1L16 & (J1_reg_bank[3][4]_qfbk # !E1_tmp[4]) # !J1L16 & E1_tmp[4] & (J1_reg_bank[1][4]);

--J1_reg_bank[3][4] is exe_unit:inst1|reg:inst2|reg_bank[3][4] at LC_X15_Y11_N6
--operation mode is normal

J1_reg_bank[3][4] = DFFEAS(J1L26, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L884, , , VCC);


--J1L36 is exe_unit:inst1|reg:inst2|dr_out[4]~1115 at LC_X14_Y13_N1
--operation mode is normal

J1L36 = E1_tmp[6] & (E1_tmp[7] # J1L06) # !E1_tmp[6] & !E1_tmp[7] & J1L26;


--J1L46 is exe_unit:inst1|reg:inst2|dr_out[4]~1116 at LC_X15_Y13_N3
--operation mode is normal

J1_reg_bank[12][4]_qfbk = J1_reg_bank[12][4];
J1L46 = E1_tmp[4] & (E1_tmp[5] # J1_reg_bank[13][4]) # !E1_tmp[4] & !E1_tmp[5] & J1_reg_bank[12][4]_qfbk;

--J1_reg_bank[12][4] is exe_unit:inst1|reg:inst2|reg_bank[12][4] at LC_X15_Y13_N3
--operation mode is normal

J1_reg_bank[12][4] = DFFEAS(J1L46, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L884, , , VCC);


--J1L56 is exe_unit:inst1|reg:inst2|dr_out[4]~1117 at LC_X15_Y15_N1
--operation mode is normal

J1_reg_bank[15][4]_qfbk = J1_reg_bank[15][4];
J1L56 = J1L46 & (J1_reg_bank[15][4]_qfbk # !E1_tmp[5]) # !J1L46 & E1_tmp[5] & (J1_reg_bank[14][4]);

--J1_reg_bank[15][4] is exe_unit:inst1|reg:inst2|reg_bank[15][4] at LC_X15_Y15_N1
--operation mode is normal

J1_reg_bank[15][4] = DFFEAS(J1L56, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L884, , , VCC);


--J1L66 is exe_unit:inst1|reg:inst2|dr_out[4]~1118 at LC_X14_Y13_N2
--operation mode is normal

J1L66 = E1_tmp[7] & (J1L36 & (J1L56) # !J1L36 & J1L85) # !E1_tmp[7] & (J1L36);


--E1L81 is mem_unit:inst3|addr_bus[4]~1989 at LC_X13_Y15_N0
--operation mode is normal

E1L81 = E1L71 & (J1L66 # !E1L7) # !E1L71 & (E1_sp[4] & E1L7);


--E1L91 is mem_unit:inst3|addr_bus[4]~1990 at LC_X13_Y15_N6
--operation mode is normal

E1L91 = reset & (E1L3 & E1_pc[4] # !E1L3 & (E1L81));


--E1_pc[3] is mem_unit:inst3|pc[3] at LC_X9_Y18_N5
--operation mode is arithmetic

E1_pc[3]_carry_eqn = E1L921;
E1_pc[3]_lut_out = E1_pc[3] $ E1L001 $ E1_pc[3]_carry_eqn;
E1_pc[3] = DFFEAS(E1_pc[3]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L94, , , E1L431);

--E1L131 is mem_unit:inst3|pc[3]~224 at LC_X9_Y18_N5
--operation mode is arithmetic

E1L131_cout_0 = E1_pc[3] & !E1L001 & !E1L921 # !E1_pc[3] & (!E1L921 # !E1L001);
E1L131 = CARRY(E1L131_cout_0);

--E1L231 is mem_unit:inst3|pc[3]~224COUT1_245 at LC_X9_Y18_N5
--operation mode is arithmetic

E1L231_cout_1 = E1_pc[3] & !E1L001 & !E1L921 # !E1_pc[3] & (!E1L921 # !E1L001);
E1L231 = CARRY(E1L231_cout_1);


--J1L625 is exe_unit:inst1|reg:inst2|sr_out[3]~1138 at LC_X8_Y9_N9
--operation mode is normal

J1_reg_bank[9][3]_qfbk = J1_reg_bank[9][3];
J1L625 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & (J1_reg_bank[9][3]_qfbk) # !E1_tmp[3] & J1_reg_bank[1][3]);

--J1_reg_bank[9][3] is exe_unit:inst1|reg:inst2|reg_bank[9][3] at LC_X8_Y9_N9
--operation mode is normal

J1_reg_bank[9][3] = DFFEAS(J1L625, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L094, , , VCC);


--J1L725 is exe_unit:inst1|reg:inst2|sr_out[3]~1139 at LC_X8_Y13_N7
--operation mode is normal

J1_reg_bank[13][3]_qfbk = J1_reg_bank[13][3];
J1L725 = J1L625 & (J1_reg_bank[13][3]_qfbk # !E1_tmp[2]) # !J1L625 & E1_tmp[2] & (J1_reg_bank[5][3]);

--J1_reg_bank[13][3] is exe_unit:inst1|reg:inst2|reg_bank[13][3] at LC_X8_Y13_N7
--operation mode is normal

J1_reg_bank[13][3] = DFFEAS(J1L725, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L094, , , VCC);


--J1L825 is exe_unit:inst1|reg:inst2|sr_out[3]~1140 at LC_X11_Y12_N2
--operation mode is normal

E1_tmp[3]_qfbk = E1_tmp[3];
J1L825 = E1_tmp[3]_qfbk & (E1_tmp[2]) # !E1_tmp[3]_qfbk & (E1_tmp[2] & (J1_reg_bank[6][3]) # !E1_tmp[2] & J1_reg_bank[2][3]);

--E1_tmp[3] is mem_unit:inst3|tmp[3] at LC_X11_Y12_N2
--operation mode is normal

E1_tmp[3] = DFFEAS(J1L825, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L94, , , VCC);


--J1L925 is exe_unit:inst1|reg:inst2|sr_out[3]~1141 at LC_X11_Y12_N7
--operation mode is normal

J1_reg_bank[10][3]_qfbk = J1_reg_bank[10][3];
J1L925 = J1L825 & (J1_reg_bank[14][3] # !E1_tmp[3]) # !J1L825 & E1_tmp[3] & J1_reg_bank[10][3]_qfbk;

--J1_reg_bank[10][3] is exe_unit:inst1|reg:inst2|reg_bank[10][3] at LC_X11_Y12_N7
--operation mode is normal

J1_reg_bank[10][3] = DFFEAS(J1L925, GLOBAL(clk), GLOBAL(reset), , J1L473, J1L094, , , VCC);


--J1L035 is exe_unit:inst1|reg:inst2|sr_out[3]~1142 at LC_X11_Y12_N5
--operation mode is normal

E1_tmp[2]_qfbk = E1_tmp[2];
J1L035 = E1_tmp[3] & (J1_reg_bank[8][3] # E1_tmp[2]_qfbk) # !E1_tmp[3] & (!E1_tmp[2]_qfbk & J1_reg_bank[0][3]);

--E1_tmp[2] is mem_unit:inst3|tmp[2] at LC_X11_Y12_N5
--operation mode is normal

E1_tmp[2] = DFFEAS(J1L035, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L05, , , VCC);


--J1L135 is exe_unit:inst1|reg:inst2|sr_out[3]~1143 at LC_X10_Y12_N3
--operation mode is normal

J1_reg_bank[4][3]_qfbk = J1_reg_bank[4][3];
J1L135 = E1_tmp[2] & (J1L035 & J1_reg_bank[12][3] # !J1L035 & (J1_reg_bank[4][3]_qfbk)) # !E1_tmp[2] & (J1L035);

--J1_reg_bank[4][3] is exe_unit:inst1|reg:inst2|reg_bank[4][3] at LC_X10_Y12_N3
--operation mode is normal

J1_reg_bank[4][3] = DFFEAS(J1L135, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L094, , , VCC);


--J1L235 is exe_unit:inst1|reg:inst2|sr_out[3]~1144 at LC_X12_Y12_N7
--operation mode is normal

J1L235 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & (J1L925) # !E1_tmp[1] & J1L135);


--J1L335 is exe_unit:inst1|reg:inst2|sr_out[3]~1145 at LC_X13_Y10_N0
--operation mode is normal

J1_reg_bank[7][3]_qfbk = J1_reg_bank[7][3];
J1L335 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & (J1_reg_bank[7][3]_qfbk) # !E1_tmp[2] & J1_reg_bank[3][3]);

--J1_reg_bank[7][3] is exe_unit:inst1|reg:inst2|reg_bank[7][3] at LC_X13_Y10_N0
--operation mode is normal

J1_reg_bank[7][3] = DFFEAS(J1L335, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L094, , , VCC);


--J1L435 is exe_unit:inst1|reg:inst2|sr_out[3]~1146 at LC_X13_Y10_N8
--operation mode is normal

J1_reg_bank[11][3]_qfbk = J1_reg_bank[11][3];
J1L435 = E1_tmp[3] & (J1L335 & (J1_reg_bank[15][3]) # !J1L335 & J1_reg_bank[11][3]_qfbk) # !E1_tmp[3] & J1L335;

--J1_reg_bank[11][3] is exe_unit:inst1|reg:inst2|reg_bank[11][3] at LC_X13_Y10_N8
--operation mode is normal

J1_reg_bank[11][3] = DFFEAS(J1L435, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L094, , , VCC);


--J1L535 is exe_unit:inst1|reg:inst2|sr_out[3]~1147 at LC_X12_Y12_N2
--operation mode is normal

J1L535 = J1L235 & (J1L435 # !E1_tmp[0]) # !J1L235 & E1_tmp[0] & J1L725;


--E1_sp[3] is mem_unit:inst3|sp[3] at LC_X13_Y18_N5
--operation mode is arithmetic

E1_sp[3]_carry_eqn = E1L671;
E1_sp[3]_lut_out = E1_sp[3] $ D1L21 $ E1_sp[3]_carry_eqn;
E1_sp[3] = DFFEAS(E1_sp[3]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );

--E1L871 is mem_unit:inst3|sp[3]~200 at LC_X13_Y18_N5
--operation mode is arithmetic

E1L871_cout_0 = E1_sp[3] & !D1L21 & !E1L671 # !E1_sp[3] & (!E1L671 # !D1L21);
E1L871 = CARRY(E1L871_cout_0);

--E1L971 is mem_unit:inst3|sp[3]~200COUT1_218 at LC_X13_Y18_N5
--operation mode is arithmetic

E1L971_cout_1 = E1_sp[3] & !D1L21 & !E1L671 # !E1_sp[3] & (!E1L671 # !D1L21);
E1L971 = CARRY(E1L971_cout_1);


--E1L58 is mem_unit:inst3|add~1693 at LC_X11_Y18_N5
--operation mode is arithmetic

E1L58_carry_eqn = E1L98;
E1L58 = E1_sp[3] $ !E1L58_carry_eqn;

--E1L68 is mem_unit:inst3|add~1695 at LC_X11_Y18_N5
--operation mode is arithmetic

E1L68_cout_0 = !E1_sp[3] & !E1L98;
E1L68 = CARRY(E1L68_cout_0);

--E1L78 is mem_unit:inst3|add~1695COUT1_1724 at LC_X11_Y18_N5
--operation mode is arithmetic

E1L78_cout_1 = !E1_sp[3] & !E1L98;
E1L78 = CARRY(E1L78_cout_1);


--E1L41 is mem_unit:inst3|addr_bus[3]~1991 at LC_X13_Y16_N6
--operation mode is normal

E1L41 = E1L1 & (E1L7 & (E1_sp[3]) # !E1L7 & E1L58) # !E1L1 & E1L7;


--J1L74 is exe_unit:inst1|reg:inst2|dr_out[3]~1119 at LC_X8_Y9_N8
--operation mode is normal

J1_reg_bank[1][3]_qfbk = J1_reg_bank[1][3];
J1L74 = E1_tmp[7] & (J1_reg_bank[9][3] # E1_tmp[6]) # !E1_tmp[7] & (J1_reg_bank[1][3]_qfbk & !E1_tmp[6]);

--J1_reg_bank[1][3] is exe_unit:inst1|reg:inst2|reg_bank[1][3] at LC_X8_Y9_N8
--operation mode is normal

J1_reg_bank[1][3] = DFFEAS(J1L74, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L094, , , VCC);


--J1L84 is exe_unit:inst1|reg:inst2|dr_out[3]~1120 at LC_X10_Y12_N7
--operation mode is normal

J1L84 = J1L74 & (J1_reg_bank[13][3] # !E1_tmp[6]) # !J1L74 & (E1_tmp[6] & J1_reg_bank[5][3]);


--J1L94 is exe_unit:inst1|reg:inst2|dr_out[3]~1121 at LC_X10_Y11_N9
--operation mode is normal

J1_reg_bank[6][3]_qfbk = J1_reg_bank[6][3];
J1L94 = E1_tmp[6] & (J1_reg_bank[6][3]_qfbk # E1_tmp[7]) # !E1_tmp[6] & J1_reg_bank[2][3] & (!E1_tmp[7]);

--J1_reg_bank[6][3] is exe_unit:inst1|reg:inst2|reg_bank[6][3] at LC_X10_Y11_N9
--operation mode is normal

J1_reg_bank[6][3] = DFFEAS(J1L94, GLOBAL(clk), GLOBAL(reset), , J1L492, J1L094, , , VCC);


--J1L05 is exe_unit:inst1|reg:inst2|dr_out[3]~1122 at LC_X11_Y11_N2
--operation mode is normal

J1_reg_bank[14][3]_qfbk = J1_reg_bank[14][3];
J1L05 = J1L94 & (J1_reg_bank[14][3]_qfbk # !E1_tmp[7]) # !J1L94 & J1_reg_bank[10][3] & (E1_tmp[7]);

--J1_reg_bank[14][3] is exe_unit:inst1|reg:inst2|reg_bank[14][3] at LC_X11_Y11_N2
--operation mode is normal

J1_reg_bank[14][3] = DFFEAS(J1L05, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L094, , , VCC);


--J1L15 is exe_unit:inst1|reg:inst2|dr_out[3]~1123 at LC_X9_Y13_N9
--operation mode is normal

J1_reg_bank[8][3]_qfbk = J1_reg_bank[8][3];
J1L15 = E1_tmp[7] & (E1_tmp[6] # J1_reg_bank[8][3]_qfbk) # !E1_tmp[7] & !E1_tmp[6] & (J1_reg_bank[0][3]);

--J1_reg_bank[8][3] is exe_unit:inst1|reg:inst2|reg_bank[8][3] at LC_X9_Y13_N9
--operation mode is normal

J1_reg_bank[8][3] = DFFEAS(J1L15, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L094, , , VCC);


--J1L25 is exe_unit:inst1|reg:inst2|dr_out[3]~1124 at LC_X10_Y12_N2
--operation mode is normal

J1_reg_bank[12][3]_qfbk = J1_reg_bank[12][3];
J1L25 = E1_tmp[6] & (J1L15 & J1_reg_bank[12][3]_qfbk # !J1L15 & (J1_reg_bank[4][3])) # !E1_tmp[6] & J1L15;

--J1_reg_bank[12][3] is exe_unit:inst1|reg:inst2|reg_bank[12][3] at LC_X10_Y12_N2
--operation mode is normal

J1_reg_bank[12][3] = DFFEAS(J1L25, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L094, , , VCC);


--J1L35 is exe_unit:inst1|reg:inst2|dr_out[3]~1125 at LC_X10_Y12_N4
--operation mode is normal

J1L35 = E1_tmp[4] & E1_tmp[5] # !E1_tmp[4] & (E1_tmp[5] & (J1L05) # !E1_tmp[5] & J1L25);


--J1L45 is exe_unit:inst1|reg:inst2|dr_out[3]~1126 at LC_X13_Y11_N2
--operation mode is normal

J1_reg_bank[3][3]_qfbk = J1_reg_bank[3][3];
J1L45 = E1_tmp[6] & (E1_tmp[7] # J1_reg_bank[7][3]) # !E1_tmp[6] & !E1_tmp[7] & J1_reg_bank[3][3]_qfbk;

--J1_reg_bank[3][3] is exe_unit:inst1|reg:inst2|reg_bank[3][3] at LC_X13_Y11_N2
--operation mode is normal

J1_reg_bank[3][3] = DFFEAS(J1L45, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L094, , , VCC);


--J1L55 is exe_unit:inst1|reg:inst2|dr_out[3]~1127 at LC_X13_Y9_N4
--operation mode is normal

J1_reg_bank[15][3]_qfbk = J1_reg_bank[15][3];
J1L55 = E1_tmp[7] & (J1L45 & (J1_reg_bank[15][3]_qfbk) # !J1L45 & J1_reg_bank[11][3]) # !E1_tmp[7] & (J1L45);

--J1_reg_bank[15][3] is exe_unit:inst1|reg:inst2|reg_bank[15][3] at LC_X13_Y9_N4
--operation mode is normal

J1_reg_bank[15][3] = DFFEAS(J1L55, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L094, , , VCC);


--J1L65 is exe_unit:inst1|reg:inst2|dr_out[3]~1128 at LC_X10_Y12_N6
--operation mode is normal

J1L65 = E1_tmp[4] & (J1L35 & (J1L55) # !J1L35 & J1L84) # !E1_tmp[4] & J1L35;


--E1L51 is mem_unit:inst3|addr_bus[3]~1992 at LC_X13_Y16_N1
--operation mode is normal

E1L51 = E1L1 & (E1L41) # !E1L1 & (E1L41 & (J1L65) # !E1L41 & J1L535);


--E1L61 is mem_unit:inst3|addr_bus[3]~1993 at LC_X12_Y16_N2
--operation mode is normal

E1L61 = reset & (E1L3 & (E1_pc[3]) # !E1L3 & E1L51);


--E1_pc[2] is mem_unit:inst3|pc[2] at LC_X9_Y18_N4
--operation mode is arithmetic

E1_pc[2]_lut_out = E1L101 $ E1_pc[2] $ !E1L621;
E1_pc[2] = DFFEAS(E1_pc[2]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L05, , , E1L431);

--E1L921 is mem_unit:inst3|pc[2]~228 at LC_X9_Y18_N4
--operation mode is arithmetic

E1L921 = CARRY(E1L101 & (E1_pc[2] # !E1L721) # !E1L101 & E1_pc[2] & !E1L721);


--E1_sp[2] is mem_unit:inst3|sp[2] at LC_X13_Y18_N4
--operation mode is arithmetic

E1_sp[2]_lut_out = E1_sp[2] $ D1L21 $ !E1L371;
E1_sp[2] = DFFEAS(E1_sp[2]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );

--E1L671 is mem_unit:inst3|sp[2]~204 at LC_X13_Y18_N4
--operation mode is arithmetic

E1L671 = CARRY(E1_sp[2] & (D1L21 # !E1L471) # !E1_sp[2] & D1L21 & !E1L471);


--J1L615 is exe_unit:inst1|reg:inst2|sr_out[2]~1148 at LC_X12_Y8_N7
--operation mode is normal

J1_reg_bank[5][2]_qfbk = J1_reg_bank[5][2];
J1L615 = E1_tmp[1] & E1_tmp[0] # !E1_tmp[1] & (E1_tmp[0] & J1_reg_bank[5][2]_qfbk # !E1_tmp[0] & (J1_reg_bank[4][2]));

--J1_reg_bank[5][2] is exe_unit:inst1|reg:inst2|reg_bank[5][2] at LC_X12_Y8_N7
--operation mode is normal

J1_reg_bank[5][2] = DFFEAS(J1L615, GLOBAL(clk), GLOBAL(reset), , J1L272, J1L294, , , VCC);


--J1L715 is exe_unit:inst1|reg:inst2|sr_out[2]~1149 at LC_X12_Y15_N3
--operation mode is normal

J1_reg_bank[7][2]_qfbk = J1_reg_bank[7][2];
J1L715 = J1L615 & (J1_reg_bank[7][2]_qfbk # !E1_tmp[1]) # !J1L615 & J1_reg_bank[6][2] & (E1_tmp[1]);

--J1_reg_bank[7][2] is exe_unit:inst1|reg:inst2|reg_bank[7][2] at LC_X12_Y15_N3
--operation mode is normal

J1_reg_bank[7][2] = DFFEAS(J1L715, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L294, , , VCC);


--J1_reg_bank[8][2] is exe_unit:inst1|reg:inst2|reg_bank[8][2] at LC_X7_Y9_N0
--operation mode is normal

J1_reg_bank[8][2]_lut_out = J1L294;
J1_reg_bank[8][2] = DFFEAS(J1_reg_bank[8][2]_lut_out, GLOBAL(clk), GLOBAL(reset), , J1L433, , , , );


--J1L815 is exe_unit:inst1|reg:inst2|sr_out[2]~1150 at LC_X12_Y12_N3
--operation mode is normal

E1_tmp[0]_qfbk = E1_tmp[0];
J1L815 = E1_tmp[1] & (J1_reg_bank[10][2] # E1_tmp[0]_qfbk) # !E1_tmp[1] & (!E1_tmp[0]_qfbk & J1_reg_bank[8][2]);

--E1_tmp[0] is mem_unit:inst3|tmp[0] at LC_X12_Y12_N3
--operation mode is normal

E1_tmp[0] = DFFEAS(J1L815, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L25, , , VCC);


--J1L915 is exe_unit:inst1|reg:inst2|sr_out[2]~1151 at LC_X10_Y16_N6
--operation mode is normal

J1_reg_bank[9][2]_qfbk = J1_reg_bank[9][2];
J1L915 = E1_tmp[0] & (J1L815 & (J1_reg_bank[11][2]) # !J1L815 & J1_reg_bank[9][2]_qfbk) # !E1_tmp[0] & J1L815;

--J1_reg_bank[9][2] is exe_unit:inst1|reg:inst2|reg_bank[9][2] at LC_X10_Y16_N6
--operation mode is normal

J1_reg_bank[9][2] = DFFEAS(J1L915, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L294, , , VCC);


--J1_reg_bank[0][2] is exe_unit:inst1|reg:inst2|reg_bank[0][2] at LC_X8_Y12_N5
--operation mode is normal

J1_reg_bank[0][2]_lut_out = GND;
J1_reg_bank[0][2] = DFFEAS(J1_reg_bank[0][2]_lut_out, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L294, , , VCC);


--J1L025 is exe_unit:inst1|reg:inst2|sr_out[2]~1152 at LC_X12_Y12_N9
--operation mode is normal

E1_tmp[1]_qfbk = E1_tmp[1];
J1L025 = E1_tmp[0] & (E1_tmp[1]_qfbk # J1_reg_bank[1][2]) # !E1_tmp[0] & J1_reg_bank[0][2] & !E1_tmp[1]_qfbk;

--E1_tmp[1] is mem_unit:inst3|tmp[1] at LC_X12_Y12_N9
--operation mode is normal

E1_tmp[1] = DFFEAS(J1L025, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L15, , , VCC);


--J1L125 is exe_unit:inst1|reg:inst2|sr_out[2]~1153 at LC_X10_Y16_N4
--operation mode is normal

J1_reg_bank[2][2]_qfbk = J1_reg_bank[2][2];
J1L125 = E1_tmp[1] & (J1L025 & (J1_reg_bank[3][2]) # !J1L025 & J1_reg_bank[2][2]_qfbk) # !E1_tmp[1] & J1L025;

--J1_reg_bank[2][2] is exe_unit:inst1|reg:inst2|reg_bank[2][2] at LC_X10_Y16_N4
--operation mode is normal

J1_reg_bank[2][2] = DFFEAS(J1L125, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L294, , , VCC);


--J1L225 is exe_unit:inst1|reg:inst2|sr_out[2]~1154 at LC_X10_Y16_N1
--operation mode is normal

J1L225 = E1_tmp[3] & (J1L915 # E1_tmp[2]) # !E1_tmp[3] & (J1L125 & !E1_tmp[2]);


--J1L325 is exe_unit:inst1|reg:inst2|sr_out[2]~1155 at LC_X10_Y8_N4
--operation mode is normal

J1_reg_bank[14][2]_qfbk = J1_reg_bank[14][2];
J1L325 = E1_tmp[0] & (E1_tmp[1]) # !E1_tmp[0] & (E1_tmp[1] & (J1_reg_bank[14][2]_qfbk) # !E1_tmp[1] & J1_reg_bank[12][2]);

--J1_reg_bank[14][2] is exe_unit:inst1|reg:inst2|reg_bank[14][2] at LC_X10_Y8_N4
--operation mode is normal

J1_reg_bank[14][2] = DFFEAS(J1L325, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L294, , , VCC);


--J1L425 is exe_unit:inst1|reg:inst2|sr_out[2]~1156 at LC_X10_Y8_N6
--operation mode is normal

J1_reg_bank[13][2]_qfbk = J1_reg_bank[13][2];
J1L425 = E1_tmp[0] & (J1L325 & (J1_reg_bank[15][2]) # !J1L325 & J1_reg_bank[13][2]_qfbk) # !E1_tmp[0] & J1L325;

--J1_reg_bank[13][2] is exe_unit:inst1|reg:inst2|reg_bank[13][2] at LC_X10_Y8_N6
--operation mode is normal

J1_reg_bank[13][2] = DFFEAS(J1L425, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L294, , , VCC);


--J1L525 is exe_unit:inst1|reg:inst2|sr_out[2]~1157 at LC_X10_Y16_N9
--operation mode is normal

J1L525 = E1_tmp[2] & (J1L225 & (J1L425) # !J1L225 & J1L715) # !E1_tmp[2] & (J1L225);


--E1L88 is mem_unit:inst3|add~1698 at LC_X11_Y18_N4
--operation mode is arithmetic

E1L88 = E1_sp[2] $ E1L19;

--E1L98 is mem_unit:inst3|add~1700 at LC_X11_Y18_N4
--operation mode is arithmetic

E1L98 = CARRY(E1_sp[2] # !E1L29);


--E1L11 is mem_unit:inst3|addr_bus[2]~1994 at LC_X13_Y16_N9
--operation mode is normal

E1L11 = E1L1 & (!E1L7 & E1L88) # !E1L1 & (J1L525 # E1L7);


--J1L73 is exe_unit:inst1|reg:inst2|dr_out[2]~1129 at LC_X12_Y8_N1
--operation mode is normal

J1_reg_bank[4][2]_qfbk = J1_reg_bank[4][2];
J1L73 = E1_tmp[4] & (J1_reg_bank[5][2] # E1_tmp[5]) # !E1_tmp[4] & (J1_reg_bank[4][2]_qfbk & !E1_tmp[5]);

--J1_reg_bank[4][2] is exe_unit:inst1|reg:inst2|reg_bank[4][2] at LC_X12_Y8_N1
--operation mode is normal

J1_reg_bank[4][2] = DFFEAS(J1L73, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L294, , , VCC);


--J1L83 is exe_unit:inst1|reg:inst2|dr_out[2]~1130 at LC_X12_Y15_N9
--operation mode is normal

J1L83 = J1L73 & (J1_reg_bank[7][2] # !E1_tmp[5]) # !J1L73 & J1_reg_bank[6][2] & E1_tmp[5];


--J1L93 is exe_unit:inst1|reg:inst2|dr_out[2]~1131 at LC_X12_Y13_N9
--operation mode is normal

E1_tmp[4]_qfbk = E1_tmp[4];
J1L93 = E1_tmp[5] & (E1_tmp[4]_qfbk # J1_reg_bank[10][2]) # !E1_tmp[5] & J1_reg_bank[8][2] & !E1_tmp[4]_qfbk;

--E1_tmp[4] is mem_unit:inst3|tmp[4] at LC_X12_Y13_N9
--operation mode is normal

E1_tmp[4] = DFFEAS(J1L93, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L84, , , VCC);


--J1L04 is exe_unit:inst1|reg:inst2|dr_out[2]~1132 at LC_X10_Y13_N2
--operation mode is normal

J1_reg_bank[11][2]_qfbk = J1_reg_bank[11][2];
J1L04 = E1_tmp[4] & (J1L93 & (J1_reg_bank[11][2]_qfbk) # !J1L93 & J1_reg_bank[9][2]) # !E1_tmp[4] & (J1L93);

--J1_reg_bank[11][2] is exe_unit:inst1|reg:inst2|reg_bank[11][2] at LC_X10_Y13_N2
--operation mode is normal

J1_reg_bank[11][2] = DFFEAS(J1L04, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L294, , , VCC);


--J1L14 is exe_unit:inst1|reg:inst2|dr_out[2]~1133 at LC_X12_Y13_N6
--operation mode is normal

E1_tmp[5]_qfbk = E1_tmp[5];
J1L14 = E1_tmp[4] & (E1_tmp[5]_qfbk # J1_reg_bank[1][2]) # !E1_tmp[4] & J1_reg_bank[0][2] & !E1_tmp[5]_qfbk;

--E1_tmp[5] is mem_unit:inst3|tmp[5] at LC_X12_Y13_N6
--operation mode is normal

E1_tmp[5] = DFFEAS(J1L14, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L74, , , VCC);


--J1L24 is exe_unit:inst1|reg:inst2|dr_out[2]~1134 at LC_X10_Y13_N5
--operation mode is normal

J1_reg_bank[3][2]_qfbk = J1_reg_bank[3][2];
J1L24 = E1_tmp[5] & (J1L14 & J1_reg_bank[3][2]_qfbk # !J1L14 & (J1_reg_bank[2][2])) # !E1_tmp[5] & J1L14;

--J1_reg_bank[3][2] is exe_unit:inst1|reg:inst2|reg_bank[3][2] at LC_X10_Y13_N5
--operation mode is normal

J1_reg_bank[3][2] = DFFEAS(J1L24, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L294, , , VCC);


--J1L34 is exe_unit:inst1|reg:inst2|dr_out[2]~1135 at LC_X10_Y13_N6
--operation mode is normal

J1L34 = E1_tmp[7] & (J1L04 # E1_tmp[6]) # !E1_tmp[7] & (!E1_tmp[6] & J1L24);


--J1L44 is exe_unit:inst1|reg:inst2|dr_out[2]~1136 at LC_X10_Y9_N0
--operation mode is normal

J1_reg_bank[12][2]_qfbk = J1_reg_bank[12][2];
J1L44 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[14][2] # !E1_tmp[5] & (J1_reg_bank[12][2]_qfbk));

--J1_reg_bank[12][2] is exe_unit:inst1|reg:inst2|reg_bank[12][2] at LC_X10_Y9_N0
--operation mode is normal

J1_reg_bank[12][2] = DFFEAS(J1L44, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L294, , , VCC);


--J1L54 is exe_unit:inst1|reg:inst2|dr_out[2]~1137 at LC_X10_Y9_N2
--operation mode is normal

J1_reg_bank[15][2]_qfbk = J1_reg_bank[15][2];
J1L54 = E1_tmp[4] & (J1L44 & (J1_reg_bank[15][2]_qfbk) # !J1L44 & J1_reg_bank[13][2]) # !E1_tmp[4] & (J1L44);

--J1_reg_bank[15][2] is exe_unit:inst1|reg:inst2|reg_bank[15][2] at LC_X10_Y9_N2
--operation mode is normal

J1_reg_bank[15][2] = DFFEAS(J1L54, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L294, , , VCC);


--J1L64 is exe_unit:inst1|reg:inst2|dr_out[2]~1138 at LC_X10_Y13_N8
--operation mode is normal

J1L64 = J1L34 & (J1L54 # !E1_tmp[6]) # !J1L34 & J1L83 & E1_tmp[6];


--E1L21 is mem_unit:inst3|addr_bus[2]~1995 at LC_X13_Y16_N7
--operation mode is normal

E1L21 = E1L7 & (E1L11 & (J1L64) # !E1L11 & E1_sp[2]) # !E1L7 & (E1L11);


--E1L31 is mem_unit:inst3|addr_bus[2]~1996 at LC_X13_Y16_N8
--operation mode is normal

E1L31 = reset & (E1L3 & E1_pc[2] # !E1L3 & (E1L21));


--E1_pc[1] is mem_unit:inst3|pc[1] at LC_X9_Y18_N3
--operation mode is arithmetic

E1_pc[1]_lut_out = E1L201 $ E1_pc[1] $ E1L321;
E1_pc[1] = DFFEAS(E1_pc[1]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L15, , , E1L431);

--E1L621 is mem_unit:inst3|pc[1]~232 at LC_X9_Y18_N3
--operation mode is arithmetic

E1L621_cout_0 = E1L201 & !E1_pc[1] & !E1L321 # !E1L201 & (!E1L321 # !E1_pc[1]);
E1L621 = CARRY(E1L621_cout_0);

--E1L721 is mem_unit:inst3|pc[1]~232COUT1_244 at LC_X9_Y18_N3
--operation mode is arithmetic

E1L721_cout_1 = E1L201 & !E1_pc[1] & !E1L421 # !E1L201 & (!E1L421 # !E1_pc[1]);
E1L721 = CARRY(E1L721_cout_1);


--J1L605 is exe_unit:inst1|reg:inst2|sr_out[1]~1158 at LC_X10_Y10_N0
--operation mode is normal

J1_reg_bank[10][1]_qfbk = J1_reg_bank[10][1];
J1L605 = E1_tmp[2] & E1_tmp[3] # !E1_tmp[2] & (E1_tmp[3] & J1_reg_bank[10][1]_qfbk # !E1_tmp[3] & (J1_reg_bank[2][1]));

--J1_reg_bank[10][1] is exe_unit:inst1|reg:inst2|reg_bank[10][1] at LC_X10_Y10_N0
--operation mode is normal

J1_reg_bank[10][1] = DFFEAS(J1L605, GLOBAL(clk), GLOBAL(reset), , J1L473, J1L494, , , VCC);


--J1L705 is exe_unit:inst1|reg:inst2|sr_out[1]~1159 at LC_X10_Y10_N5
--operation mode is normal

J1_reg_bank[14][1]_qfbk = J1_reg_bank[14][1];
J1L705 = E1_tmp[2] & (J1L605 & (J1_reg_bank[14][1]_qfbk) # !J1L605 & J1_reg_bank[6][1]) # !E1_tmp[2] & (J1L605);

--J1_reg_bank[14][1] is exe_unit:inst1|reg:inst2|reg_bank[14][1] at LC_X10_Y10_N5
--operation mode is normal

J1_reg_bank[14][1] = DFFEAS(J1L705, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L494, , , VCC);


--J1L805 is exe_unit:inst1|reg:inst2|sr_out[1]~1160 at LC_X9_Y9_N4
--operation mode is normal

J1_reg_bank[5][1]_qfbk = J1_reg_bank[5][1];
J1L805 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & (J1_reg_bank[5][1]_qfbk) # !E1_tmp[2] & J1_reg_bank[1][1]);

--J1_reg_bank[5][1] is exe_unit:inst1|reg:inst2|reg_bank[5][1] at LC_X9_Y9_N4
--operation mode is normal

J1_reg_bank[5][1] = DFFEAS(J1L805, GLOBAL(clk), GLOBAL(reset), , J1L272, J1L494, , , VCC);


--J1L905 is exe_unit:inst1|reg:inst2|sr_out[1]~1161 at LC_X9_Y9_N5
--operation mode is normal

J1_reg_bank[9][1]_qfbk = J1_reg_bank[9][1];
J1L905 = E1_tmp[3] & (J1L805 & (J1_reg_bank[13][1]) # !J1L805 & J1_reg_bank[9][1]_qfbk) # !E1_tmp[3] & J1L805;

--J1_reg_bank[9][1] is exe_unit:inst1|reg:inst2|reg_bank[9][1] at LC_X9_Y9_N5
--operation mode is normal

J1_reg_bank[9][1] = DFFEAS(J1L905, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L494, , , VCC);


--J1L015 is exe_unit:inst1|reg:inst2|sr_out[1]~1162 at LC_X6_Y9_N1
--operation mode is normal

J1_reg_bank[4][1]_qfbk = J1_reg_bank[4][1];
J1L015 = E1_tmp[3] & (E1_tmp[2]) # !E1_tmp[3] & (E1_tmp[2] & (J1_reg_bank[4][1]_qfbk) # !E1_tmp[2] & J1_reg_bank[0][1]);

--J1_reg_bank[4][1] is exe_unit:inst1|reg:inst2|reg_bank[4][1] at LC_X6_Y9_N1
--operation mode is normal

J1_reg_bank[4][1] = DFFEAS(J1L015, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L494, , , VCC);


--J1L115 is exe_unit:inst1|reg:inst2|sr_out[1]~1163 at LC_X6_Y9_N8
--operation mode is normal

J1_reg_bank[8][1]_qfbk = J1_reg_bank[8][1];
J1L115 = E1_tmp[3] & (J1L015 & J1_reg_bank[12][1] # !J1L015 & (J1_reg_bank[8][1]_qfbk)) # !E1_tmp[3] & (J1L015);

--J1_reg_bank[8][1] is exe_unit:inst1|reg:inst2|reg_bank[8][1] at LC_X6_Y9_N8
--operation mode is normal

J1_reg_bank[8][1] = DFFEAS(J1L115, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L494, , , VCC);


--J1L215 is exe_unit:inst1|reg:inst2|sr_out[1]~1164 at LC_X9_Y9_N8
--operation mode is normal

J1L215 = E1_tmp[0] & (E1_tmp[1] # J1L905) # !E1_tmp[0] & J1L115 & !E1_tmp[1];


--J1L315 is exe_unit:inst1|reg:inst2|sr_out[1]~1165 at LC_X13_Y10_N4
--operation mode is normal

J1_reg_bank[11][1]_qfbk = J1_reg_bank[11][1];
J1L315 = E1_tmp[2] & (E1_tmp[3]) # !E1_tmp[2] & (E1_tmp[3] & (J1_reg_bank[11][1]_qfbk) # !E1_tmp[3] & J1_reg_bank[3][1]);

--J1_reg_bank[11][1] is exe_unit:inst1|reg:inst2|reg_bank[11][1] at LC_X13_Y10_N4
--operation mode is normal

J1_reg_bank[11][1] = DFFEAS(J1L315, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L494, , , VCC);


--J1L415 is exe_unit:inst1|reg:inst2|sr_out[1]~1166 at LC_X13_Y10_N5
--operation mode is normal

J1_reg_bank[7][1]_qfbk = J1_reg_bank[7][1];
J1L415 = E1_tmp[2] & (J1L315 & (J1_reg_bank[15][1]) # !J1L315 & J1_reg_bank[7][1]_qfbk) # !E1_tmp[2] & J1L315;

--J1_reg_bank[7][1] is exe_unit:inst1|reg:inst2|reg_bank[7][1] at LC_X13_Y10_N5
--operation mode is normal

J1_reg_bank[7][1] = DFFEAS(J1L415, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L494, , , VCC);


--J1L515 is exe_unit:inst1|reg:inst2|sr_out[1]~1167 at LC_X9_Y9_N9
--operation mode is normal

J1L515 = E1_tmp[1] & (J1L215 & (J1L415) # !J1L215 & J1L705) # !E1_tmp[1] & (J1L215);


--E1_sp[1] is mem_unit:inst3|sp[1] at LC_X13_Y18_N3
--operation mode is arithmetic

E1_sp[1]_lut_out = E1_sp[1] $ D1L21 $ E1L071;
E1_sp[1] = DFFEAS(E1_sp[1]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );

--E1L371 is mem_unit:inst3|sp[1]~208 at LC_X13_Y18_N3
--operation mode is arithmetic

E1L371_cout_0 = E1_sp[1] & !D1L21 & !E1L071 # !E1_sp[1] & (!E1L071 # !D1L21);
E1L371 = CARRY(E1L371_cout_0);

--E1L471 is mem_unit:inst3|sp[1]~208COUT1_217 at LC_X13_Y18_N3
--operation mode is arithmetic

E1L471_cout_1 = E1_sp[1] & !D1L21 & !E1L171 # !E1_sp[1] & (!E1L171 # !D1L21);
E1L471 = CARRY(E1L471_cout_1);


--E1L09 is mem_unit:inst3|add~1703 at LC_X11_Y18_N3
--operation mode is arithmetic

E1L09 = E1_sp[1] $ !E1L49;

--E1L19 is mem_unit:inst3|add~1705 at LC_X11_Y18_N3
--operation mode is arithmetic

E1L19_cout_0 = !E1_sp[1] & !E1L49;
E1L19 = CARRY(E1L19_cout_0);

--E1L29 is mem_unit:inst3|add~1705COUT1_1723 at LC_X11_Y18_N3
--operation mode is arithmetic

E1L29_cout_1 = !E1_sp[1] & !E1L59;
E1L29 = CARRY(E1L29_cout_1);


--E1L8 is mem_unit:inst3|addr_bus[1]~1997 at LC_X12_Y16_N5
--operation mode is normal

E1L8 = E1L7 & (E1_sp[1] # !E1L1) # !E1L7 & (E1L09 & E1L1);


--J1L72 is exe_unit:inst1|reg:inst2|dr_out[1]~1139 at LC_X11_Y10_N1
--operation mode is normal

J1_reg_bank[2][1]_qfbk = J1_reg_bank[2][1];
J1L72 = E1_tmp[7] & (E1_tmp[6] # J1_reg_bank[10][1]) # !E1_tmp[7] & !E1_tmp[6] & J1_reg_bank[2][1]_qfbk;

--J1_reg_bank[2][1] is exe_unit:inst1|reg:inst2|reg_bank[2][1] at LC_X11_Y10_N1
--operation mode is normal

J1_reg_bank[2][1] = DFFEAS(J1L72, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L494, , , VCC);


--J1L82 is exe_unit:inst1|reg:inst2|dr_out[1]~1140 at LC_X11_Y10_N8
--operation mode is normal

J1L82 = J1L72 & (J1_reg_bank[14][1] # !E1_tmp[6]) # !J1L72 & J1_reg_bank[6][1] & (E1_tmp[6]);


--J1L92 is exe_unit:inst1|reg:inst2|dr_out[1]~1141 at LC_X8_Y9_N4
--operation mode is normal

J1_reg_bank[1][1]_qfbk = J1_reg_bank[1][1];
J1L92 = E1_tmp[6] & (J1_reg_bank[5][1] # E1_tmp[7]) # !E1_tmp[6] & (J1_reg_bank[1][1]_qfbk & !E1_tmp[7]);

--J1_reg_bank[1][1] is exe_unit:inst1|reg:inst2|reg_bank[1][1] at LC_X8_Y9_N4
--operation mode is normal

J1_reg_bank[1][1] = DFFEAS(J1L92, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L494, , , VCC);


--J1L03 is exe_unit:inst1|reg:inst2|dr_out[1]~1142 at LC_X12_Y11_N1
--operation mode is normal

J1_reg_bank[13][1]_qfbk = J1_reg_bank[13][1];
J1L03 = E1_tmp[7] & (J1L92 & (J1_reg_bank[13][1]_qfbk) # !J1L92 & J1_reg_bank[9][1]) # !E1_tmp[7] & (J1L92);

--J1_reg_bank[13][1] is exe_unit:inst1|reg:inst2|reg_bank[13][1] at LC_X12_Y11_N1
--operation mode is normal

J1_reg_bank[13][1] = DFFEAS(J1L03, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L494, , , VCC);


--J1L13 is exe_unit:inst1|reg:inst2|dr_out[1]~1143 at LC_X5_Y9_N8
--operation mode is normal

J1_reg_bank[0][1]_qfbk = J1_reg_bank[0][1];
J1L13 = E1_tmp[7] & E1_tmp[6] # !E1_tmp[7] & (E1_tmp[6] & (J1_reg_bank[4][1]) # !E1_tmp[6] & J1_reg_bank[0][1]_qfbk);

--J1_reg_bank[0][1] is exe_unit:inst1|reg:inst2|reg_bank[0][1] at LC_X5_Y9_N8
--operation mode is normal

J1_reg_bank[0][1] = DFFEAS(J1L13, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L494, , , VCC);


--J1L23 is exe_unit:inst1|reg:inst2|dr_out[1]~1144 at LC_X5_Y9_N0
--operation mode is normal

J1_reg_bank[12][1]_qfbk = J1_reg_bank[12][1];
J1L23 = E1_tmp[7] & (J1L13 & (J1_reg_bank[12][1]_qfbk) # !J1L13 & J1_reg_bank[8][1]) # !E1_tmp[7] & (J1L13);

--J1_reg_bank[12][1] is exe_unit:inst1|reg:inst2|reg_bank[12][1] at LC_X5_Y9_N0
--operation mode is normal

J1_reg_bank[12][1] = DFFEAS(J1L23, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L494, , , VCC);


--J1L33 is exe_unit:inst1|reg:inst2|dr_out[1]~1145 at LC_X12_Y11_N2
--operation mode is normal

J1L33 = E1_tmp[4] & (E1_tmp[5] # J1L03) # !E1_tmp[4] & !E1_tmp[5] & J1L23;


--J1L43 is exe_unit:inst1|reg:inst2|dr_out[1]~1146 at LC_X13_Y11_N3
--operation mode is normal

J1_reg_bank[3][1]_qfbk = J1_reg_bank[3][1];
J1L43 = E1_tmp[6] & (E1_tmp[7]) # !E1_tmp[6] & (E1_tmp[7] & J1_reg_bank[11][1] # !E1_tmp[7] & (J1_reg_bank[3][1]_qfbk));

--J1_reg_bank[3][1] is exe_unit:inst1|reg:inst2|reg_bank[3][1] at LC_X13_Y11_N3
--operation mode is normal

J1_reg_bank[3][1] = DFFEAS(J1L43, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L494, , , VCC);


--J1L53 is exe_unit:inst1|reg:inst2|dr_out[1]~1147 at LC_X13_Y11_N9
--operation mode is normal

J1_reg_bank[15][1]_qfbk = J1_reg_bank[15][1];
J1L53 = J1L43 & (J1_reg_bank[15][1]_qfbk # !E1_tmp[6]) # !J1L43 & J1_reg_bank[7][1] & (E1_tmp[6]);

--J1_reg_bank[15][1] is exe_unit:inst1|reg:inst2|reg_bank[15][1] at LC_X13_Y11_N9
--operation mode is normal

J1_reg_bank[15][1] = DFFEAS(J1L53, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L494, , , VCC);


--J1L63 is exe_unit:inst1|reg:inst2|dr_out[1]~1148 at LC_X12_Y11_N4
--operation mode is normal

J1L63 = J1L33 & (J1L53 # !E1_tmp[5]) # !J1L33 & (E1_tmp[5] & J1L82);


--E1L9 is mem_unit:inst3|addr_bus[1]~1998 at LC_X12_Y16_N6
--operation mode is normal

E1L9 = E1L1 & (E1L8) # !E1L1 & (E1L8 & (J1L63) # !E1L8 & J1L515);


--E1L01 is mem_unit:inst3|addr_bus[1]~1999 at LC_X12_Y16_N7
--operation mode is normal

E1L01 = reset & (E1L3 & (E1_pc[1]) # !E1L3 & E1L9);


--E1_pc[0] is mem_unit:inst3|pc[0] at LC_X9_Y18_N2
--operation mode is arithmetic

E1_pc[0]_lut_out = E1_pc[0] $ E1L301;
E1_pc[0] = DFFEAS(E1_pc[0]_lut_out, GLOBAL(clk), GLOBAL(reset), , E1L531, A1L25, , , E1L431);

--E1L321 is mem_unit:inst3|pc[0]~236 at LC_X9_Y18_N2
--operation mode is arithmetic

E1L321_cout_0 = E1_pc[0] & E1L301;
E1L321 = CARRY(E1L321_cout_0);

--E1L421 is mem_unit:inst3|pc[0]~236COUT1_243 at LC_X9_Y18_N2
--operation mode is arithmetic

E1L421_cout_1 = E1_pc[0] & E1L301;
E1L421 = CARRY(E1L421_cout_1);


--E1_sp[0] is mem_unit:inst3|sp[0] at LC_X13_Y18_N2
--operation mode is arithmetic

E1_sp[0]_lut_out = !E1_sp[0];
E1_sp[0] = DFFEAS(E1_sp[0]_lut_out, GLOBAL(clk), VCC, , E1L1, ~GND, !GLOBAL(reset), , );

--E1L071 is mem_unit:inst3|sp[0]~212 at LC_X13_Y18_N2
--operation mode is arithmetic

E1L071_cout_0 = E1_sp[0];
E1L071 = CARRY(E1L071_cout_0);

--E1L171 is mem_unit:inst3|sp[0]~212COUT1_216 at LC_X13_Y18_N2
--operation mode is arithmetic

E1L171_cout_1 = E1_sp[0];
E1L171 = CARRY(E1L171_cout_1);


--J1L694 is exe_unit:inst1|reg:inst2|sr_out[0]~1168 at LC_X15_Y12_N4
--operation mode is normal

J1_reg_bank[9][0]_qfbk = J1_reg_bank[9][0];
J1L694 = E1_tmp[0] & (J1_reg_bank[9][0]_qfbk # E1_tmp[1]) # !E1_tmp[0] & J1_reg_bank[8][0] & (!E1_tmp[1]);

--J1_reg_bank[9][0] is exe_unit:inst1|reg:inst2|reg_bank[9][0] at LC_X15_Y12_N4
--operation mode is normal

J1_reg_bank[9][0] = DFFEAS(J1L694, GLOBAL(clk), GLOBAL(reset), , J1L753, J1L594, , , VCC);


--J1L794 is exe_unit:inst1|reg:inst2|sr_out[0]~1169 at LC_X8_Y15_N4
--operation mode is normal

J1_reg_bank[11][0]_qfbk = J1_reg_bank[11][0];
J1L794 = E1_tmp[1] & (J1L694 & J1_reg_bank[11][0]_qfbk # !J1L694 & (J1_reg_bank[10][0])) # !E1_tmp[1] & J1L694;

--J1_reg_bank[11][0] is exe_unit:inst1|reg:inst2|reg_bank[11][0] at LC_X8_Y15_N4
--operation mode is normal

J1_reg_bank[11][0] = DFFEAS(J1L794, GLOBAL(clk), GLOBAL(reset), , J1L293, J1L594, , , VCC);


--J1L894 is exe_unit:inst1|reg:inst2|sr_out[0]~1170 at LC_X12_Y12_N8
--operation mode is normal

J1_reg_bank[6][0]_qfbk = J1_reg_bank[6][0];
J1L894 = E1_tmp[1] & (J1_reg_bank[6][0]_qfbk # E1_tmp[0]) # !E1_tmp[1] & J1_reg_bank[4][0] & (!E1_tmp[0]);

--J1_reg_bank[6][0] is exe_unit:inst1|reg:inst2|reg_bank[6][0] at LC_X12_Y12_N8
--operation mode is normal

J1_reg_bank[6][0] = DFFEAS(J1L894, GLOBAL(clk), GLOBAL(reset), , J1L492, J1L594, , , VCC);


--J1L994 is exe_unit:inst1|reg:inst2|sr_out[0]~1171 at LC_X11_Y13_N2
--operation mode is normal

J1_reg_bank[5][0]_qfbk = J1_reg_bank[5][0];
J1L994 = E1_tmp[0] & (J1L894 & J1_reg_bank[7][0] # !J1L894 & (J1_reg_bank[5][0]_qfbk)) # !E1_tmp[0] & (J1L894);

--J1_reg_bank[5][0] is exe_unit:inst1|reg:inst2|reg_bank[5][0] at LC_X11_Y13_N2
--operation mode is normal

J1_reg_bank[5][0] = DFFEAS(J1L994, GLOBAL(clk), GLOBAL(reset), , J1L272, J1L594, , , VCC);


--J1L005 is exe_unit:inst1|reg:inst2|sr_out[0]~1172 at LC_X16_Y13_N3
--operation mode is normal

J1_reg_bank[2][0]_qfbk = J1_reg_bank[2][0];
J1L005 = E1_tmp[1] & (J1_reg_bank[2][0]_qfbk # E1_tmp[0]) # !E1_tmp[1] & J1_reg_bank[0][0] & (!E1_tmp[0]);

--J1_reg_bank[2][0] is exe_unit:inst1|reg:inst2|reg_bank[2][0] at LC_X16_Y13_N3
--operation mode is normal

J1_reg_bank[2][0] = DFFEAS(J1L005, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L594, , , VCC);


--J1L105 is exe_unit:inst1|reg:inst2|sr_out[0]~1173 at LC_X16_Y13_N5
--operation mode is normal

J1_reg_bank[1][0]_qfbk = J1_reg_bank[1][0];
J1L105 = J1L005 & (J1_reg_bank[3][0] # !E1_tmp[0]) # !J1L005 & (J1_reg_bank[1][0]_qfbk & E1_tmp[0]);

--J1_reg_bank[1][0] is exe_unit:inst1|reg:inst2|reg_bank[1][0] at LC_X16_Y13_N5
--operation mode is normal

J1_reg_bank[1][0] = DFFEAS(J1L105, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L594, , , VCC);


--J1L205 is exe_unit:inst1|reg:inst2|sr_out[0]~1174 at LC_X11_Y12_N3
--operation mode is normal

J1L205 = E1_tmp[2] & (J1L994 # E1_tmp[3]) # !E1_tmp[2] & (!E1_tmp[3] & J1L105);


--J1L305 is exe_unit:inst1|reg:inst2|sr_out[0]~1175 at LC_X12_Y11_N6
--operation mode is normal

J1_reg_bank[13][0]_qfbk = J1_reg_bank[13][0];
J1L305 = E1_tmp[0] & (E1_tmp[1] # J1_reg_bank[13][0]_qfbk) # !E1_tmp[0] & !E1_tmp[1] & (J1_reg_bank[12][0]);

--J1_reg_bank[13][0] is exe_unit:inst1|reg:inst2|reg_bank[13][0] at LC_X12_Y11_N6
--operation mode is normal

J1_reg_bank[13][0] = DFFEAS(J1L305, GLOBAL(clk), GLOBAL(reset), , J1L624, J1L594, , , VCC);


--J1L405 is exe_unit:inst1|reg:inst2|sr_out[0]~1176 at LC_X12_Y11_N9
--operation mode is normal

J1_reg_bank[14][0]_qfbk = J1_reg_bank[14][0];
J1L405 = J1L305 & (J1_reg_bank[15][0] # !E1_tmp[1]) # !J1L305 & E1_tmp[1] & J1_reg_bank[14][0]_qfbk;

--J1_reg_bank[14][0] is exe_unit:inst1|reg:inst2|reg_bank[14][0] at LC_X12_Y11_N9
--operation mode is normal

J1_reg_bank[14][0] = DFFEAS(J1L405, GLOBAL(clk), GLOBAL(reset), , J1L444, J1L594, , , VCC);


--J1L505 is exe_unit:inst1|reg:inst2|sr_out[0]~1177 at LC_X11_Y12_N6
--operation mode is normal

J1L505 = E1_tmp[3] & (J1L205 & (J1L405) # !J1L205 & J1L794) # !E1_tmp[3] & J1L205;


--E1L39 is mem_unit:inst3|add~1708 at LC_X11_Y18_N2
--operation mode is arithmetic

E1L39 = !E1_sp[0];

--E1L49 is mem_unit:inst3|add~1710 at LC_X11_Y18_N2
--operation mode is arithmetic

E1L49_cout_0 = E1_sp[0];
E1L49 = CARRY(E1L49_cout_0);

--E1L59 is mem_unit:inst3|add~1710COUT1_1722 at LC_X11_Y18_N2
--operation mode is arithmetic

E1L59_cout_1 = E1_sp[0];
E1L59 = CARRY(E1L59_cout_1);


--E1L4 is mem_unit:inst3|addr_bus[0]~2000 at LC_X12_Y16_N8
--operation mode is normal

E1L4 = E1L1 & (!E1L7 & E1L39) # !E1L1 & (J1L505 # E1L7);


--J1L71 is exe_unit:inst1|reg:inst2|dr_out[0]~1149 at LC_X13_Y13_N0
--operation mode is normal

J1_reg_bank[8][0]_qfbk = J1_reg_bank[8][0];
J1L71 = E1_tmp[4] & (J1_reg_bank[9][0] # E1_tmp[5]) # !E1_tmp[4] & (J1_reg_bank[8][0]_qfbk & !E1_tmp[5]);

--J1_reg_bank[8][0] is exe_unit:inst1|reg:inst2|reg_bank[8][0] at LC_X13_Y13_N0
--operation mode is normal

J1_reg_bank[8][0] = DFFEAS(J1L71, GLOBAL(clk), GLOBAL(reset), , J1L433, J1L594, , , VCC);


--J1L81 is exe_unit:inst1|reg:inst2|dr_out[0]~1150 at LC_X9_Y13_N0
--operation mode is normal

J1L81 = E1_tmp[5] & (J1L71 & J1_reg_bank[11][0] # !J1L71 & (J1_reg_bank[10][0])) # !E1_tmp[5] & J1L71;


--J1L91 is exe_unit:inst1|reg:inst2|dr_out[0]~1151 at LC_X12_Y13_N2
--operation mode is normal

J1_reg_bank[4][0]_qfbk = J1_reg_bank[4][0];
J1L91 = E1_tmp[4] & (E1_tmp[5]) # !E1_tmp[4] & (E1_tmp[5] & J1_reg_bank[6][0] # !E1_tmp[5] & (J1_reg_bank[4][0]_qfbk));

--J1_reg_bank[4][0] is exe_unit:inst1|reg:inst2|reg_bank[4][0] at LC_X12_Y13_N2
--operation mode is normal

J1_reg_bank[4][0] = DFFEAS(J1L91, GLOBAL(clk), GLOBAL(reset), , J1L752, J1L594, , , VCC);


--J1L02 is exe_unit:inst1|reg:inst2|dr_out[0]~1152 at LC_X11_Y13_N4
--operation mode is normal

J1_reg_bank[7][0]_qfbk = J1_reg_bank[7][0];
J1L02 = J1L91 & (J1_reg_bank[7][0]_qfbk # !E1_tmp[4]) # !J1L91 & E1_tmp[4] & (J1_reg_bank[5][0]);

--J1_reg_bank[7][0] is exe_unit:inst1|reg:inst2|reg_bank[7][0] at LC_X11_Y13_N4
--operation mode is normal

J1_reg_bank[7][0] = DFFEAS(J1L02, GLOBAL(clk), GLOBAL(reset), , J1L713, J1L594, , , VCC);


--J1L12 is exe_unit:inst1|reg:inst2|dr_out[0]~1153 at LC_X15_Y13_N8
--operation mode is normal

J1_reg_bank[0][0]_qfbk = J1_reg_bank[0][0];
J1L12 = E1_tmp[5] & (J1_reg_bank[2][0] # E1_tmp[4]) # !E1_tmp[5] & (J1_reg_bank[0][0]_qfbk & !E1_tmp[4]);

--J1_reg_bank[0][0] is exe_unit:inst1|reg:inst2|reg_bank[0][0] at LC_X15_Y13_N8
--operation mode is normal

J1_reg_bank[0][0] = DFFEAS(J1L12, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L594, , , VCC);


--J1L22 is exe_unit:inst1|reg:inst2|dr_out[0]~1154 at LC_X13_Y13_N9
--operation mode is normal

J1_reg_bank[3][0]_qfbk = J1_reg_bank[3][0];
J1L22 = E1_tmp[4] & (J1L12 & (J1_reg_bank[3][0]_qfbk) # !J1L12 & J1_reg_bank[1][0]) # !E1_tmp[4] & (J1L12);

--J1_reg_bank[3][0] is exe_unit:inst1|reg:inst2|reg_bank[3][0] at LC_X13_Y13_N9
--operation mode is normal

J1_reg_bank[3][0] = DFFEAS(J1L22, GLOBAL(clk), GLOBAL(reset), , J1L532, J1L594, , , VCC);


--J1L32 is exe_unit:inst1|reg:inst2|dr_out[0]~1155 at LC_X9_Y13_N1
--operation mode is normal

J1L32 = E1_tmp[6] & (J1L02 # E1_tmp[7]) # !E1_tmp[6] & (!E1_tmp[7] & J1L22);


--J1L42 is exe_unit:inst1|reg:inst2|dr_out[0]~1156 at LC_X15_Y13_N1
--operation mode is normal

J1_reg_bank[12][0]_qfbk = J1_reg_bank[12][0];
J1L42 = E1_tmp[5] & (E1_tmp[4]) # !E1_tmp[5] & (E1_tmp[4] & J1_reg_bank[13][0] # !E1_tmp[4] & (J1_reg_bank[12][0]_qfbk));

--J1_reg_bank[12][0] is exe_unit:inst1|reg:inst2|reg_bank[12][0] at LC_X15_Y13_N1
--operation mode is normal

J1_reg_bank[12][0] = DFFEAS(J1L42, GLOBAL(clk), GLOBAL(reset), , J1L104, J1L594, , , VCC);


--J1L52 is exe_unit:inst1|reg:inst2|dr_out[0]~1157 at LC_X13_Y11_N4
--operation mode is normal

J1_reg_bank[15][0]_qfbk = J1_reg_bank[15][0];
J1L52 = E1_tmp[5] & (J1L42 & (J1_reg_bank[15][0]_qfbk) # !J1L42 & J1_reg_bank[14][0]) # !E1_tmp[5] & (J1L42);

--J1_reg_bank[15][0] is exe_unit:inst1|reg:inst2|reg_bank[15][0] at LC_X13_Y11_N4
--operation mode is normal

J1_reg_bank[15][0] = DFFEAS(J1L52, GLOBAL(clk), GLOBAL(reset), , J1L164, J1L594, , , VCC);


--J1L62 is exe_unit:inst1|reg:inst2|dr_out[0]~1158 at LC_X9_Y13_N8
--operation mode is normal

J1L62 = J1L32 & (J1L52 # !E1_tmp[7]) # !J1L32 & J1L81 & E1_tmp[7];


--E1L5 is mem_unit:inst3|addr_bus[0]~2001 at LC_X12_Y16_N3
--operation mode is normal

E1L5 = E1L7 & (E1L4 & J1L62 # !E1L4 & (E1_sp[0])) # !E1L7 & (E1L4);


--E1L6 is mem_unit:inst3|addr_bus[0]~2002 at LC_X12_Y16_N4
--operation mode is normal

E1L6 = reset & (E1L3 & E1_pc[0] # !E1L3 & (E1L5));


--A1L67 is reg_sel[3]~100 at LC_X8_Y12_N8
--operation mode is normal

A1L67 = reg_sel[4] & reg_sel[2] & reg_sel[3] & reg_sel[5];


--B1L281 is debug_unit:inst|debug_out[15]~1044 at LC_X8_Y12_N1
--operation mode is normal

B1L281 = reg_sel[3] & (J1_reg_bank[9][15] # reg_sel[2]) # !reg_sel[3] & (J1_reg_bank[1][15] & !reg_sel[2]);


--B1L381 is debug_unit:inst|debug_out[15]~1045 at LC_X8_Y12_N3
--operation mode is normal

B1L381 = reg_sel[2] & (B1L281 & (J1_reg_bank[13][15]) # !B1L281 & J1_reg_bank[5][15]) # !reg_sel[2] & (B1L281);


--B1L481 is debug_unit:inst|debug_out[15]~1046 at LC_X7_Y9_N7
--operation mode is normal

B1L481 = reg_sel[2] & (reg_sel[3] # J1_reg_bank[6][15]) # !reg_sel[2] & !reg_sel[3] & (J1_reg_bank[2][15]);


--B1L581 is debug_unit:inst|debug_out[15]~1047 at LC_X7_Y9_N6
--operation mode is normal

B1L581 = reg_sel[3] & (B1L481 & (J1_reg_bank[14][15]) # !B1L481 & J1_reg_bank[10][15]) # !reg_sel[3] & (B1L481);


--B1L681 is debug_unit:inst|debug_out[15]~1048 at LC_X7_Y9_N1
--operation mode is normal

B1L681 = reg_sel[3] & (J1_reg_bank[8][15] # reg_sel[2]) # !reg_sel[3] & J1_reg_bank[0][15] & (!reg_sel[2]);


--B1L781 is debug_unit:inst|debug_out[15]~1049 at LC_X7_Y9_N5
--operation mode is normal

B1L781 = reg_sel[2] & (B1L681 & J1_reg_bank[12][15] # !B1L681 & (J1_reg_bank[4][15])) # !reg_sel[2] & (B1L681);


--B1L881 is debug_unit:inst|debug_out[15]~1050 at LC_X7_Y9_N9
--operation mode is normal

B1L881 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & (B1L581) # !reg_sel[1] & B1L781);


--B1L981 is debug_unit:inst|debug_out[15]~1051 at LC_X13_Y11_N5
--operation mode is normal

B1L981 = reg_sel[2] & (J1_reg_bank[7][15] # reg_sel[3]) # !reg_sel[2] & J1_reg_bank[3][15] & (!reg_sel[3]);


--B1L091 is debug_unit:inst|debug_out[15]~1052 at LC_X13_Y11_N8
--operation mode is normal

B1L091 = reg_sel[3] & (B1L981 & J1_reg_bank[15][15] # !B1L981 & (J1_reg_bank[11][15])) # !reg_sel[3] & (B1L981);


--B1L191 is debug_unit:inst|debug_out[15]~1053 at LC_X8_Y12_N2
--operation mode is normal

B1L191 = reg_sel[0] & (B1L881 & B1L091 # !B1L881 & (B1L381)) # !reg_sel[0] & B1L881;


--B1L291 is debug_unit:inst|debug_out[15]~1054 at LC_X8_Y12_N6
--operation mode is normal

B1L291 = !reg_sel[4] & (!reg_sel[5]);


--B1L391 is debug_unit:inst|debug_out[15]~1055 at LC_X10_Y7_N6
--operation mode is normal

B1L391 = B1L291 # !reg_sel[0] & A1L67 & reg_sel[1];


--B1L491 is debug_unit:inst|debug_out[15]~1056 at LC_X12_Y17_N3
--operation mode is normal

B1L491 = B1L391 & (B1L191 # B1L791) # !B1L391 & E1_sp[15] & (!B1L791);


--B1L591 is debug_unit:inst|debug_out[15]~1057 at LC_X12_Y17_N7
--operation mode is normal

B1L591 = B1L491 & (E1_pc[15] # !B1L691) # !B1L491 & (E1_tmp[15] & B1L691);


--B1L961 is debug_unit:inst|debug_out[14]~1058 at LC_X12_Y7_N3
--operation mode is normal

B1L961 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[5][14] # !reg_sel[0] & (J1_reg_bank[4][14]));


--B1L071 is debug_unit:inst|debug_out[14]~1059 at LC_X12_Y7_N8
--operation mode is normal

B1L071 = reg_sel[1] & (B1L961 & J1_reg_bank[7][14] # !B1L961 & (J1_reg_bank[6][14])) # !reg_sel[1] & (B1L961);


--B1L171 is debug_unit:inst|debug_out[14]~1060 at LC_X16_Y9_N5
--operation mode is normal

B1L171 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[10][14] # !reg_sel[1] & (J1_reg_bank[8][14]));


--B1L271 is debug_unit:inst|debug_out[14]~1061 at LC_X16_Y9_N6
--operation mode is normal

B1L271 = B1L171 & (J1_reg_bank[11][14] # !reg_sel[0]) # !B1L171 & (reg_sel[0] & J1_reg_bank[9][14]);


--B1L371 is debug_unit:inst|debug_out[14]~1062 at LC_X15_Y8_N2
--operation mode is normal

B1L371 = reg_sel[0] & (J1_reg_bank[1][14] # reg_sel[1]) # !reg_sel[0] & (!reg_sel[1] & J1_reg_bank[0][14]);


--B1L471 is debug_unit:inst|debug_out[14]~1063 at LC_X15_Y8_N0
--operation mode is normal

B1L471 = B1L371 & (J1_reg_bank[3][14] # !reg_sel[1]) # !B1L371 & J1_reg_bank[2][14] & reg_sel[1];


--B1L571 is debug_unit:inst|debug_out[14]~1064 at LC_X16_Y9_N7
--operation mode is normal

B1L571 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & (B1L271) # !reg_sel[3] & B1L471);


--B1L671 is debug_unit:inst|debug_out[14]~1065 at LC_X12_Y7_N1
--operation mode is normal

B1L671 = reg_sel[1] & (J1_reg_bank[14][14] # reg_sel[0]) # !reg_sel[1] & (J1_reg_bank[12][14] & !reg_sel[0]);


--B1L771 is debug_unit:inst|debug_out[14]~1066 at LC_X12_Y7_N2
--operation mode is normal

B1L771 = reg_sel[0] & (B1L671 & (J1_reg_bank[15][14]) # !B1L671 & J1_reg_bank[13][14]) # !reg_sel[0] & (B1L671);


--B1L871 is debug_unit:inst|debug_out[14]~1067 at LC_X12_Y7_N4
--operation mode is normal

B1L871 = B1L571 & (B1L771 # !reg_sel[2]) # !B1L571 & (B1L071 & reg_sel[2]);


--B1L971 is debug_unit:inst|debug_out[14]~1068 at LC_X12_Y17_N4
--operation mode is normal

B1L971 = B1L391 & (B1L871 # B1L791) # !B1L391 & E1_sp[14] & (!B1L791);


--B1L081 is debug_unit:inst|debug_out[14]~1069 at LC_X14_Y17_N4
--operation mode is normal

B1L081 = B1L971 & (E1_pc[14] # !B1L691) # !B1L971 & (!E1_tmp[14] & B1L691);


--B1L751 is debug_unit:inst|debug_out[13]~1070 at LC_X11_Y10_N9
--operation mode is normal

B1L751 = reg_sel[3] & (reg_sel[2] # J1_reg_bank[10][13]) # !reg_sel[3] & J1_reg_bank[2][13] & !reg_sel[2];


--B1L851 is debug_unit:inst|debug_out[13]~1071 at LC_X11_Y10_N5
--operation mode is normal

B1L851 = B1L751 & (J1_reg_bank[14][13] # !reg_sel[2]) # !B1L751 & (J1_reg_bank[6][13] & reg_sel[2]);


--B1L951 is debug_unit:inst|debug_out[13]~1072 at LC_X8_Y7_N5
--operation mode is normal

B1L951 = reg_sel[2] & (J1_reg_bank[5][13] # reg_sel[3]) # !reg_sel[2] & (!reg_sel[3] & J1_reg_bank[1][13]);


--B1L061 is debug_unit:inst|debug_out[13]~1073 at LC_X8_Y7_N6
--operation mode is normal

B1L061 = B1L951 & (J1_reg_bank[13][13] # !reg_sel[3]) # !B1L951 & (J1_reg_bank[9][13] & reg_sel[3]);


--B1L161 is debug_unit:inst|debug_out[13]~1074 at LC_X5_Y8_N1
--operation mode is normal

B1L161 = reg_sel[2] & (reg_sel[3] # J1_reg_bank[4][13]) # !reg_sel[2] & J1_reg_bank[0][13] & !reg_sel[3];


--B1L261 is debug_unit:inst|debug_out[13]~1075 at LC_X5_Y8_N2
--operation mode is normal

B1L261 = reg_sel[3] & (B1L161 & J1_reg_bank[12][13] # !B1L161 & (J1_reg_bank[8][13])) # !reg_sel[3] & (B1L161);


--B1L361 is debug_unit:inst|debug_out[13]~1076 at LC_X8_Y7_N2
--operation mode is normal

B1L361 = reg_sel[1] & reg_sel[0] # !reg_sel[1] & (reg_sel[0] & (B1L061) # !reg_sel[0] & B1L261);


--B1L461 is debug_unit:inst|debug_out[13]~1077 at LC_X12_Y9_N5
--operation mode is normal

B1L461 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & (J1_reg_bank[11][13]) # !reg_sel[3] & J1_reg_bank[3][13]);


--B1L561 is debug_unit:inst|debug_out[13]~1078 at LC_X12_Y9_N3
--operation mode is normal

B1L561 = B1L461 & (J1_reg_bank[15][13] # !reg_sel[2]) # !B1L461 & J1_reg_bank[7][13] & reg_sel[2];


--B1L661 is debug_unit:inst|debug_out[13]~1079 at LC_X12_Y17_N2
--operation mode is normal

B1L661 = reg_sel[1] & (B1L361 & B1L561 # !B1L361 & (B1L851)) # !reg_sel[1] & (B1L361);


--B1L761 is debug_unit:inst|debug_out[13]~1080 at LC_X12_Y17_N8
--operation mode is normal

B1L761 = B1L391 & (B1L661 # B1L791) # !B1L391 & (E1_sp[13] & !B1L791);


--B1L861 is debug_unit:inst|debug_out[13]~1081 at LC_X12_Y17_N9
--operation mode is normal

B1L861 = B1L691 & (B1L761 & (E1_pc[13]) # !B1L761 & E1_tmp[13]) # !B1L691 & (B1L761);


--B1L541 is debug_unit:inst|debug_out[12]~1082 at LC_X15_Y14_N9
--operation mode is normal

B1L541 = reg_sel[0] & (reg_sel[1] # J1_reg_bank[9][12]) # !reg_sel[0] & !reg_sel[1] & (J1_reg_bank[8][12]);


--B1L641 is debug_unit:inst|debug_out[12]~1083 at LC_X15_Y14_N3
--operation mode is normal

B1L641 = B1L541 & (J1_reg_bank[11][12] # !reg_sel[1]) # !B1L541 & J1_reg_bank[10][12] & reg_sel[1];


--B1L741 is debug_unit:inst|debug_out[12]~1084 at LC_X15_Y14_N4
--operation mode is normal

B1L741 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[6][12] # !reg_sel[1] & (J1_reg_bank[4][12]));


--B1L841 is debug_unit:inst|debug_out[12]~1085 at LC_X15_Y14_N0
--operation mode is normal

B1L841 = reg_sel[0] & (B1L741 & (J1_reg_bank[7][12]) # !B1L741 & J1_reg_bank[5][12]) # !reg_sel[0] & B1L741;


--B1L941 is debug_unit:inst|debug_out[12]~1086 at LC_X16_Y13_N2
--operation mode is normal

B1L941 = reg_sel[1] & (J1_reg_bank[2][12] # reg_sel[0]) # !reg_sel[1] & (J1_reg_bank[0][12] & !reg_sel[0]);


--B1L051 is debug_unit:inst|debug_out[12]~1087 at LC_X16_Y13_N1
--operation mode is normal

B1L051 = reg_sel[0] & (B1L941 & J1_reg_bank[3][12] # !B1L941 & (J1_reg_bank[1][12])) # !reg_sel[0] & (B1L941);


--B1L151 is debug_unit:inst|debug_out[12]~1088 at LC_X15_Y14_N1
--operation mode is normal

B1L151 = reg_sel[2] & (B1L841 # reg_sel[3]) # !reg_sel[2] & (!reg_sel[3] & B1L051);


--B1L251 is debug_unit:inst|debug_out[12]~1089 at LC_X16_Y14_N1
--operation mode is normal

B1L251 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & (J1_reg_bank[13][12]) # !reg_sel[0] & J1_reg_bank[12][12]);


--B1L351 is debug_unit:inst|debug_out[12]~1090 at LC_X16_Y14_N8
--operation mode is normal

B1L351 = B1L251 & (J1_reg_bank[15][12] # !reg_sel[1]) # !B1L251 & reg_sel[1] & J1_reg_bank[14][12];


--B1L451 is debug_unit:inst|debug_out[12]~1091 at LC_X15_Y14_N2
--operation mode is normal

B1L451 = B1L151 & (B1L351 # !reg_sel[3]) # !B1L151 & B1L641 & reg_sel[3];


--B1L551 is debug_unit:inst|debug_out[12]~1092 at LC_X14_Y17_N5
--operation mode is normal

B1L551 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L451) # !B1L391 & E1_sp[12]);


--B1L651 is debug_unit:inst|debug_out[12]~1093 at LC_X14_Y17_N8
--operation mode is normal

B1L651 = B1L691 & (B1L551 & (E1_pc[12]) # !B1L551 & E1_tmp[12]) # !B1L691 & (B1L551);


--B1L331 is debug_unit:inst|debug_out[11]~1094 at LC_X8_Y13_N5
--operation mode is normal

B1L331 = reg_sel[3] & (J1_reg_bank[9][11] # reg_sel[2]) # !reg_sel[3] & (J1_reg_bank[1][11] & !reg_sel[2]);


--B1L431 is debug_unit:inst|debug_out[11]~1095 at LC_X8_Y13_N2
--operation mode is normal

B1L431 = reg_sel[2] & (B1L331 & (J1_reg_bank[13][11]) # !B1L331 & J1_reg_bank[5][11]) # !reg_sel[2] & (B1L331);


--B1L531 is debug_unit:inst|debug_out[11]~1096 at LC_X8_Y8_N8
--operation mode is normal

B1L531 = reg_sel[2] & (J1_reg_bank[6][11] # reg_sel[3]) # !reg_sel[2] & (!reg_sel[3] & J1_reg_bank[2][11]);


--B1L631 is debug_unit:inst|debug_out[11]~1097 at LC_X7_Y14_N5
--operation mode is normal

B1L631 = reg_sel[3] & (B1L531 & (J1_reg_bank[14][11]) # !B1L531 & J1_reg_bank[10][11]) # !reg_sel[3] & (B1L531);


--B1L731 is debug_unit:inst|debug_out[11]~1098 at LC_X8_Y8_N5
--operation mode is normal

B1L731 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[8][11] # !reg_sel[3] & (J1_reg_bank[0][11]));


--B1L831 is debug_unit:inst|debug_out[11]~1099 at LC_X8_Y8_N9
--operation mode is normal

B1L831 = B1L731 & (J1_reg_bank[12][11] # !reg_sel[2]) # !B1L731 & J1_reg_bank[4][11] & reg_sel[2];


--B1L931 is debug_unit:inst|debug_out[11]~1100 at LC_X7_Y14_N0
--operation mode is normal

B1L931 = reg_sel[1] & (reg_sel[0] # B1L631) # !reg_sel[1] & !reg_sel[0] & B1L831;


--B1L041 is debug_unit:inst|debug_out[11]~1101 at LC_X13_Y10_N9
--operation mode is normal

B1L041 = reg_sel[3] & reg_sel[2] # !reg_sel[3] & (reg_sel[2] & (J1_reg_bank[7][11]) # !reg_sel[2] & J1_reg_bank[3][11]);


--B1L141 is debug_unit:inst|debug_out[11]~1102 at LC_X13_Y10_N7
--operation mode is normal

B1L141 = B1L041 & (J1_reg_bank[15][11] # !reg_sel[3]) # !B1L041 & (J1_reg_bank[11][11] & reg_sel[3]);


--B1L241 is debug_unit:inst|debug_out[11]~1103 at LC_X7_Y14_N6
--operation mode is normal

B1L241 = reg_sel[0] & (B1L931 & B1L141 # !B1L931 & (B1L431)) # !reg_sel[0] & (B1L931);


--B1L341 is debug_unit:inst|debug_out[11]~1104 at LC_X7_Y14_N7
--operation mode is normal

B1L341 = B1L391 & (B1L791 # B1L241) # !B1L391 & E1_sp[11] & !B1L791;


--B1L441 is debug_unit:inst|debug_out[11]~1105 at LC_X7_Y14_N9
--operation mode is normal

B1L441 = B1L341 & (E1_pc[11] # !B1L691) # !B1L341 & (B1L691 & E1_tmp[11]);


--B1L121 is debug_unit:inst|debug_out[10]~1106 at LC_X12_Y8_N9
--operation mode is normal

B1L121 = reg_sel[0] & (reg_sel[1] # J1_reg_bank[5][10]) # !reg_sel[0] & J1_reg_bank[4][10] & !reg_sel[1];


--B1L221 is debug_unit:inst|debug_out[10]~1107 at LC_X12_Y8_N5
--operation mode is normal

B1L221 = B1L121 & (J1_reg_bank[7][10] # !reg_sel[1]) # !B1L121 & J1_reg_bank[6][10] & reg_sel[1];


--B1L321 is debug_unit:inst|debug_out[10]~1108 at LC_X15_Y9_N9
--operation mode is normal

B1L321 = reg_sel[1] & (reg_sel[0] # J1_reg_bank[10][10]) # !reg_sel[1] & J1_reg_bank[8][10] & !reg_sel[0];


--B1L421 is debug_unit:inst|debug_out[10]~1109 at LC_X15_Y9_N7
--operation mode is normal

B1L421 = B1L321 & (J1_reg_bank[11][10] # !reg_sel[0]) # !B1L321 & J1_reg_bank[9][10] & reg_sel[0];


--B1L521 is debug_unit:inst|debug_out[10]~1110 at LC_X15_Y8_N8
--operation mode is normal

B1L521 = reg_sel[1] & reg_sel[0] # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[1][10] # !reg_sel[0] & (J1_reg_bank[0][10]));


--B1L621 is debug_unit:inst|debug_out[10]~1111 at LC_X15_Y9_N4
--operation mode is normal

B1L621 = reg_sel[1] & (B1L521 & (J1_reg_bank[3][10]) # !B1L521 & J1_reg_bank[2][10]) # !reg_sel[1] & B1L521;


--B1L721 is debug_unit:inst|debug_out[10]~1112 at LC_X15_Y9_N2
--operation mode is normal

B1L721 = reg_sel[3] & (B1L421 # reg_sel[2]) # !reg_sel[3] & B1L621 & (!reg_sel[2]);


--B1L821 is debug_unit:inst|debug_out[10]~1113 at LC_X10_Y7_N1
--operation mode is normal

B1L821 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[14][10] # !reg_sel[1] & (J1_reg_bank[12][10]));


--B1L921 is debug_unit:inst|debug_out[10]~1114 at LC_X10_Y7_N2
--operation mode is normal

B1L921 = reg_sel[0] & (B1L821 & J1_reg_bank[15][10] # !B1L821 & (J1_reg_bank[13][10])) # !reg_sel[0] & (B1L821);


--B1L031 is debug_unit:inst|debug_out[10]~1115 at LC_X10_Y7_N5
--operation mode is normal

B1L031 = B1L721 & (B1L921 # !reg_sel[2]) # !B1L721 & B1L221 & (reg_sel[2]);


--B1L131 is debug_unit:inst|debug_out[10]~1116 at LC_X10_Y7_N4
--operation mode is normal

B1L131 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L031) # !B1L391 & E1_sp[10]);


--B1L231 is debug_unit:inst|debug_out[10]~1117 at LC_X10_Y18_N8
--operation mode is normal

B1L231 = B1L691 & (B1L131 & E1_pc[10] # !B1L131 & (E1_tmp[10])) # !B1L691 & (B1L131);


--B1L901 is debug_unit:inst|debug_out[9]~1118 at LC_X8_Y8_N7
--operation mode is normal

B1L901 = reg_sel[2] & reg_sel[3] # !reg_sel[2] & (reg_sel[3] & (J1_reg_bank[10][9]) # !reg_sel[3] & J1_reg_bank[2][9]);


--B1L011 is debug_unit:inst|debug_out[9]~1119 at LC_X8_Y8_N1
--operation mode is normal

B1L011 = reg_sel[2] & (B1L901 & J1_reg_bank[14][9] # !B1L901 & (J1_reg_bank[6][9])) # !reg_sel[2] & (B1L901);


--B1L111 is debug_unit:inst|debug_out[9]~1120 at LC_X9_Y8_N1
--operation mode is normal

B1L111 = reg_sel[2] & (reg_sel[3] # J1_reg_bank[5][9]) # !reg_sel[2] & !reg_sel[3] & (J1_reg_bank[1][9]);


--B1L211 is debug_unit:inst|debug_out[9]~1121 at LC_X9_Y8_N2
--operation mode is normal

B1L211 = reg_sel[3] & (B1L111 & J1_reg_bank[13][9] # !B1L111 & (J1_reg_bank[9][9])) # !reg_sel[3] & (B1L111);


--B1L311 is debug_unit:inst|debug_out[9]~1122 at LC_X7_Y8_N0
--operation mode is normal

B1L311 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[4][9] # !reg_sel[2] & (J1_reg_bank[0][9]));


--B1L411 is debug_unit:inst|debug_out[9]~1123 at LC_X7_Y8_N1
--operation mode is normal

B1L411 = reg_sel[3] & (B1L311 & J1_reg_bank[12][9] # !B1L311 & (J1_reg_bank[8][9])) # !reg_sel[3] & (B1L311);


--B1L511 is debug_unit:inst|debug_out[9]~1124 at LC_X7_Y8_N5
--operation mode is normal

B1L511 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & B1L211 # !reg_sel[0] & (B1L411));


--B1L611 is debug_unit:inst|debug_out[9]~1125 at LC_X12_Y9_N7
--operation mode is normal

B1L611 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[11][9] # !reg_sel[3] & (J1_reg_bank[3][9]));


--B1L711 is debug_unit:inst|debug_out[9]~1126 at LC_X12_Y9_N0
--operation mode is normal

B1L711 = B1L611 & (J1_reg_bank[15][9] # !reg_sel[2]) # !B1L611 & J1_reg_bank[7][9] & reg_sel[2];


--B1L811 is debug_unit:inst|debug_out[9]~1127 at LC_X7_Y7_N4
--operation mode is normal

B1L811 = reg_sel[1] & (B1L511 & (B1L711) # !B1L511 & B1L011) # !reg_sel[1] & (B1L511);


--B1L911 is debug_unit:inst|debug_out[9]~1128 at LC_X10_Y18_N6
--operation mode is normal

B1L911 = B1L391 & (B1L811 # B1L791) # !B1L391 & (E1_sp[9] & !B1L791);


--B1L021 is debug_unit:inst|debug_out[9]~1129 at LC_X10_Y18_N7
--operation mode is normal

B1L021 = B1L691 & (B1L911 & E1_pc[9] # !B1L911 & (E1_tmp[9])) # !B1L691 & (B1L911);


--B1L79 is debug_unit:inst|debug_out[8]~1130 at LC_X15_Y12_N3
--operation mode is normal

B1L79 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & J1_reg_bank[9][8] # !reg_sel[0] & (J1_reg_bank[8][8]));


--B1L89 is debug_unit:inst|debug_out[8]~1131 at LC_X15_Y12_N1
--operation mode is normal

B1L89 = B1L79 & (J1_reg_bank[11][8] # !reg_sel[1]) # !B1L79 & (reg_sel[1] & J1_reg_bank[10][8]);


--B1L99 is debug_unit:inst|debug_out[8]~1132 at LC_X15_Y10_N6
--operation mode is normal

B1L99 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & (J1_reg_bank[6][8]) # !reg_sel[1] & J1_reg_bank[4][8]);


--B1L001 is debug_unit:inst|debug_out[8]~1133 at LC_X15_Y10_N2
--operation mode is normal

B1L001 = reg_sel[0] & (B1L99 & J1_reg_bank[7][8] # !B1L99 & (J1_reg_bank[5][8])) # !reg_sel[0] & (B1L99);


--B1L101 is debug_unit:inst|debug_out[8]~1134 at LC_X16_Y12_N3
--operation mode is normal

B1L101 = reg_sel[1] & (reg_sel[0] # J1_reg_bank[2][8]) # !reg_sel[1] & J1_reg_bank[0][8] & !reg_sel[0];


--B1L201 is debug_unit:inst|debug_out[8]~1135 at LC_X16_Y12_N2
--operation mode is normal

B1L201 = reg_sel[0] & (B1L101 & J1_reg_bank[3][8] # !B1L101 & (J1_reg_bank[1][8])) # !reg_sel[0] & (B1L101);


--B1L301 is debug_unit:inst|debug_out[8]~1136 at LC_X15_Y10_N3
--operation mode is normal

B1L301 = reg_sel[2] & (reg_sel[3] # B1L001) # !reg_sel[2] & B1L201 & !reg_sel[3];


--B1L401 is debug_unit:inst|debug_out[8]~1137 at LC_X16_Y14_N2
--operation mode is normal

B1L401 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & (J1_reg_bank[13][8]) # !reg_sel[0] & J1_reg_bank[12][8]);


--B1L501 is debug_unit:inst|debug_out[8]~1138 at LC_X16_Y14_N6
--operation mode is normal

B1L501 = reg_sel[1] & (B1L401 & (J1_reg_bank[15][8]) # !B1L401 & J1_reg_bank[14][8]) # !reg_sel[1] & (B1L401);


--B1L601 is debug_unit:inst|debug_out[8]~1139 at LC_X15_Y10_N4
--operation mode is normal

B1L601 = reg_sel[3] & (B1L301 & B1L501 # !B1L301 & (B1L89)) # !reg_sel[3] & (B1L301);


--B1L701 is debug_unit:inst|debug_out[8]~1140 at LC_X12_Y18_N2
--operation mode is normal

B1L701 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L601) # !B1L391 & E1_sp[8]);


--B1L801 is debug_unit:inst|debug_out[8]~1141 at LC_X12_Y18_N6
--operation mode is normal

B1L801 = B1L701 & (E1_pc[8] # !B1L691) # !B1L701 & B1L691 & E1_tmp[8];


--B1L58 is debug_unit:inst|debug_out[7]~1142 at LC_X8_Y9_N1
--operation mode is normal

B1L58 = reg_sel[3] & (reg_sel[2] # J1_reg_bank[9][7]) # !reg_sel[3] & !reg_sel[2] & (J1_reg_bank[1][7]);


--B1L68 is debug_unit:inst|debug_out[7]~1143 at LC_X8_Y11_N5
--operation mode is normal

B1L68 = reg_sel[2] & (B1L58 & J1_reg_bank[13][7] # !B1L58 & (J1_reg_bank[5][7])) # !reg_sel[2] & B1L58;


--B1L78 is debug_unit:inst|debug_out[7]~1144 at LC_X8_Y12_N7
--operation mode is normal

J1_reg_bank[2][7]_qfbk = J1_reg_bank[2][7];
B1L78 = reg_sel[3] & reg_sel[2] # !reg_sel[3] & (reg_sel[2] & (J1_reg_bank[6][7]) # !reg_sel[2] & J1_reg_bank[2][7]_qfbk);

--J1_reg_bank[2][7] is exe_unit:inst1|reg:inst2|reg_bank[2][7] at LC_X8_Y12_N7
--operation mode is normal

J1_reg_bank[2][7] = DFFEAS(B1L78, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L284, , , VCC);


--B1L88 is debug_unit:inst|debug_out[7]~1145 at LC_X8_Y11_N4
--operation mode is normal

B1L88 = reg_sel[3] & (B1L78 & (J1_reg_bank[14][7]) # !B1L78 & J1_reg_bank[10][7]) # !reg_sel[3] & (B1L78);


--B1L98 is debug_unit:inst|debug_out[7]~1146 at LC_X8_Y12_N0
--operation mode is normal

J1_reg_bank[0][7]_qfbk = J1_reg_bank[0][7];
B1L98 = reg_sel[3] & (J1_reg_bank[8][7] # reg_sel[2]) # !reg_sel[3] & (J1_reg_bank[0][7]_qfbk & !reg_sel[2]);

--J1_reg_bank[0][7] is exe_unit:inst1|reg:inst2|reg_bank[0][7] at LC_X8_Y12_N0
--operation mode is normal

J1_reg_bank[0][7] = DFFEAS(B1L98, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L284, , , VCC);


--B1L09 is debug_unit:inst|debug_out[7]~1147 at LC_X8_Y10_N7
--operation mode is normal

B1L09 = reg_sel[2] & (B1L98 & (J1_reg_bank[12][7]) # !B1L98 & J1_reg_bank[4][7]) # !reg_sel[2] & (B1L98);


--B1L19 is debug_unit:inst|debug_out[7]~1148 at LC_X13_Y12_N5
--operation mode is normal

B1L19 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & (B1L88) # !reg_sel[1] & B1L09);


--B1L29 is debug_unit:inst|debug_out[7]~1149 at LC_X14_Y10_N2
--operation mode is normal

B1L29 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[7][7] # !reg_sel[2] & (J1_reg_bank[3][7]));


--B1L39 is debug_unit:inst|debug_out[7]~1150 at LC_X14_Y10_N5
--operation mode is normal

B1L39 = reg_sel[3] & (B1L29 & (J1_reg_bank[15][7]) # !B1L29 & J1_reg_bank[11][7]) # !reg_sel[3] & (B1L29);


--B1L49 is debug_unit:inst|debug_out[7]~1151 at LC_X13_Y12_N7
--operation mode is normal

B1L49 = reg_sel[0] & (B1L19 & (B1L39) # !B1L19 & B1L68) # !reg_sel[0] & (B1L19);


--B1L59 is debug_unit:inst|debug_out[7]~1152 at LC_X13_Y12_N8
--operation mode is normal

B1L59 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L49) # !B1L391 & E1_sp[7]);


--B1L69 is debug_unit:inst|debug_out[7]~1153 at LC_X7_Y14_N2
--operation mode is normal

B1L69 = B1L59 & (E1_pc[7] # !B1L691) # !B1L59 & E1_tmp[7] & B1L691;


--B1L37 is debug_unit:inst|debug_out[6]~1154 at LC_X12_Y7_N9
--operation mode is normal

B1L37 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & (J1_reg_bank[5][6]) # !reg_sel[0] & J1_reg_bank[4][6]);


--B1L47 is debug_unit:inst|debug_out[6]~1155 at LC_X13_Y8_N5
--operation mode is normal

B1L47 = B1L37 & (J1_reg_bank[7][6] # !reg_sel[1]) # !B1L37 & reg_sel[1] & (J1_reg_bank[6][6]);


--B1L57 is debug_unit:inst|debug_out[6]~1156 at LC_X14_Y8_N4
--operation mode is normal

B1L57 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & (J1_reg_bank[10][6]) # !reg_sel[1] & J1_reg_bank[8][6]);


--B1L67 is debug_unit:inst|debug_out[6]~1157 at LC_X14_Y8_N8
--operation mode is normal

B1L67 = B1L57 & (J1_reg_bank[11][6] # !reg_sel[0]) # !B1L57 & (J1_reg_bank[9][6] & reg_sel[0]);


--B1L77 is debug_unit:inst|debug_out[6]~1158 at LC_X15_Y8_N7
--operation mode is normal

B1L77 = reg_sel[0] & (J1_reg_bank[1][6] # reg_sel[1]) # !reg_sel[0] & (!reg_sel[1] & J1_reg_bank[0][6]);


--B1L87 is debug_unit:inst|debug_out[6]~1159 at LC_X14_Y8_N5
--operation mode is normal

B1L87 = B1L77 & (J1_reg_bank[3][6] # !reg_sel[1]) # !B1L77 & J1_reg_bank[2][6] & (reg_sel[1]);


--B1L97 is debug_unit:inst|debug_out[6]~1160 at LC_X14_Y8_N9
--operation mode is normal

B1L97 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & (B1L67) # !reg_sel[3] & B1L87);


--B1L08 is debug_unit:inst|debug_out[6]~1161 at LC_X13_Y9_N6
--operation mode is normal

B1L08 = reg_sel[0] & reg_sel[1] # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[14][6] # !reg_sel[1] & (J1_reg_bank[12][6]));


--B1L18 is debug_unit:inst|debug_out[6]~1162 at LC_X13_Y9_N5
--operation mode is normal

B1L18 = reg_sel[0] & (B1L08 & J1_reg_bank[15][6] # !B1L08 & (J1_reg_bank[13][6])) # !reg_sel[0] & (B1L08);


--B1L28 is debug_unit:inst|debug_out[6]~1163 at LC_X13_Y8_N8
--operation mode is normal

B1L28 = reg_sel[2] & (B1L97 & B1L18 # !B1L97 & (B1L47)) # !reg_sel[2] & (B1L97);


--B1L38 is debug_unit:inst|debug_out[6]~1164 at LC_X13_Y8_N7
--operation mode is normal

B1L38 = B1L791 & (B1L391) # !B1L791 & (B1L391 & B1L28 # !B1L391 & (E1_sp[6]));


--B1L48 is debug_unit:inst|debug_out[6]~1165 at LC_X12_Y14_N4
--operation mode is normal

B1L48 = B1L691 & (B1L38 & (E1_pc[6]) # !B1L38 & E1_tmp[6]) # !B1L691 & (B1L38);


--B1L16 is debug_unit:inst|debug_out[5]~1166 at LC_X11_Y10_N2
--operation mode is normal

B1L16 = reg_sel[3] & (J1_reg_bank[10][5] # reg_sel[2]) # !reg_sel[3] & J1_reg_bank[2][5] & (!reg_sel[2]);


--B1L26 is debug_unit:inst|debug_out[5]~1167 at LC_X11_Y10_N7
--operation mode is normal

B1L26 = B1L16 & (J1_reg_bank[14][5] # !reg_sel[2]) # !B1L16 & J1_reg_bank[6][5] & (reg_sel[2]);


--B1L36 is debug_unit:inst|debug_out[5]~1168 at LC_X9_Y8_N8
--operation mode is normal

B1L36 = reg_sel[2] & (reg_sel[3] # J1_reg_bank[5][5]) # !reg_sel[2] & J1_reg_bank[1][5] & !reg_sel[3];


--B1L46 is debug_unit:inst|debug_out[5]~1169 at LC_X9_Y8_N4
--operation mode is normal

B1L46 = reg_sel[3] & (B1L36 & (J1_reg_bank[13][5]) # !B1L36 & J1_reg_bank[9][5]) # !reg_sel[3] & (B1L36);


--B1L56 is debug_unit:inst|debug_out[5]~1170 at LC_X7_Y8_N2
--operation mode is normal

B1L56 = reg_sel[3] & reg_sel[2] # !reg_sel[3] & (reg_sel[2] & (J1_reg_bank[4][5]) # !reg_sel[2] & J1_reg_bank[0][5]);


--B1L66 is debug_unit:inst|debug_out[5]~1171 at LC_X7_Y8_N3
--operation mode is normal

B1L66 = reg_sel[3] & (B1L56 & J1_reg_bank[12][5] # !B1L56 & (J1_reg_bank[8][5])) # !reg_sel[3] & (B1L56);


--B1L76 is debug_unit:inst|debug_out[5]~1172 at LC_X7_Y8_N4
--operation mode is normal

B1L76 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & B1L46 # !reg_sel[0] & (B1L66));


--B1L86 is debug_unit:inst|debug_out[5]~1173 at LC_X12_Y10_N6
--operation mode is normal

B1L86 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & (J1_reg_bank[11][5]) # !reg_sel[3] & J1_reg_bank[3][5]);


--B1L96 is debug_unit:inst|debug_out[5]~1174 at LC_X12_Y10_N1
--operation mode is normal

B1L96 = reg_sel[2] & (B1L86 & (J1_reg_bank[15][5]) # !B1L86 & J1_reg_bank[7][5]) # !reg_sel[2] & (B1L86);


--B1L07 is debug_unit:inst|debug_out[5]~1175 at LC_X12_Y10_N7
--operation mode is normal

B1L07 = reg_sel[1] & (B1L76 & B1L96 # !B1L76 & (B1L26)) # !reg_sel[1] & (B1L76);


--B1L17 is debug_unit:inst|debug_out[5]~1176 at LC_X13_Y15_N5
--operation mode is normal

B1L17 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L07) # !B1L391 & E1_sp[5]);


--B1L27 is debug_unit:inst|debug_out[5]~1177 at LC_X13_Y15_N7
--operation mode is normal

B1L27 = B1L691 & (B1L17 & (E1_pc[5]) # !B1L17 & E1_tmp[5]) # !B1L691 & (B1L17);


--B1L94 is debug_unit:inst|debug_out[4]~1178 at LC_X15_Y12_N2
--operation mode is normal

B1L94 = reg_sel[0] & (J1_reg_bank[9][4] # reg_sel[1]) # !reg_sel[0] & (!reg_sel[1] & J1_reg_bank[8][4]);


--B1L05 is debug_unit:inst|debug_out[4]~1179 at LC_X7_Y7_N2
--operation mode is normal

B1L05 = reg_sel[1] & (B1L94 & (J1_reg_bank[11][4]) # !B1L94 & J1_reg_bank[10][4]) # !reg_sel[1] & (B1L94);


--B1L15 is debug_unit:inst|debug_out[4]~1180 at LC_X13_Y12_N4
--operation mode is normal

B1L15 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[6][4] # !reg_sel[1] & (J1_reg_bank[4][4]));


--B1L25 is debug_unit:inst|debug_out[4]~1181 at LC_X13_Y12_N6
--operation mode is normal

B1L25 = reg_sel[0] & (B1L15 & (J1_reg_bank[7][4]) # !B1L15 & J1_reg_bank[5][4]) # !reg_sel[0] & (B1L15);


--B1L35 is debug_unit:inst|debug_out[4]~1182 at LC_X16_Y12_N0
--operation mode is normal

B1L35 = reg_sel[1] & (reg_sel[0] # J1_reg_bank[2][4]) # !reg_sel[1] & !reg_sel[0] & J1_reg_bank[0][4];


--B1L45 is debug_unit:inst|debug_out[4]~1183 at LC_X16_Y12_N1
--operation mode is normal

B1L45 = reg_sel[0] & (B1L35 & (J1_reg_bank[3][4]) # !B1L35 & J1_reg_bank[1][4]) # !reg_sel[0] & (B1L35);


--B1L55 is debug_unit:inst|debug_out[4]~1184 at LC_X13_Y12_N1
--operation mode is normal

B1L55 = reg_sel[2] & (reg_sel[3] # B1L25) # !reg_sel[2] & B1L45 & !reg_sel[3];


--B1L65 is debug_unit:inst|debug_out[4]~1185 at LC_X16_Y14_N7
--operation mode is normal

B1L65 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & (J1_reg_bank[13][4]) # !reg_sel[0] & J1_reg_bank[12][4]);


--B1L75 is debug_unit:inst|debug_out[4]~1186 at LC_X15_Y15_N5
--operation mode is normal

B1L75 = reg_sel[1] & (B1L65 & (J1_reg_bank[15][4]) # !B1L65 & J1_reg_bank[14][4]) # !reg_sel[1] & B1L65;


--B1L85 is debug_unit:inst|debug_out[4]~1187 at LC_X15_Y15_N4
--operation mode is normal

B1L85 = reg_sel[3] & (B1L55 & (B1L75) # !B1L55 & B1L05) # !reg_sel[3] & (B1L55);


--B1L95 is debug_unit:inst|debug_out[4]~1188 at LC_X14_Y17_N7
--operation mode is normal

B1L95 = B1L791 & (B1L391) # !B1L791 & (B1L391 & (B1L85) # !B1L391 & E1_sp[4]);


--B1L06 is debug_unit:inst|debug_out[4]~1189 at LC_X14_Y17_N6
--operation mode is normal

B1L06 = B1L95 & (E1_pc[4] # !B1L691) # !B1L95 & E1_tmp[4] & (B1L691);


--B1L73 is debug_unit:inst|debug_out[3]~1190 at LC_X8_Y9_N2
--operation mode is normal

B1L73 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[9][3] # !reg_sel[3] & (J1_reg_bank[1][3]));


--B1L83 is debug_unit:inst|debug_out[3]~1191 at LC_X8_Y9_N3
--operation mode is normal

B1L83 = reg_sel[2] & (B1L73 & (J1_reg_bank[13][3]) # !B1L73 & J1_reg_bank[5][3]) # !reg_sel[2] & (B1L73);


--B1L93 is debug_unit:inst|debug_out[3]~1192 at LC_X11_Y11_N8
--operation mode is normal

J1_reg_bank[2][3]_qfbk = J1_reg_bank[2][3];
B1L93 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[6][3] # !reg_sel[2] & (J1_reg_bank[2][3]_qfbk));

--J1_reg_bank[2][3] is exe_unit:inst1|reg:inst2|reg_bank[2][3] at LC_X11_Y11_N8
--operation mode is normal

J1_reg_bank[2][3] = DFFEAS(B1L93, GLOBAL(clk), GLOBAL(reset), , J1L722, J1L094, , , VCC);


--B1L04 is debug_unit:inst|debug_out[3]~1193 at LC_X11_Y11_N9
--operation mode is normal

B1L04 = reg_sel[3] & (B1L93 & (J1_reg_bank[14][3]) # !B1L93 & J1_reg_bank[10][3]) # !reg_sel[3] & (B1L93);


--B1L14 is debug_unit:inst|debug_out[3]~1194 at LC_X8_Y12_N9
--operation mode is normal

J1_reg_bank[0][3]_qfbk = J1_reg_bank[0][3];
B1L14 = reg_sel[3] & (reg_sel[2] # J1_reg_bank[8][3]) # !reg_sel[3] & !reg_sel[2] & J1_reg_bank[0][3]_qfbk;

--J1_reg_bank[0][3] is exe_unit:inst1|reg:inst2|reg_bank[0][3] at LC_X8_Y12_N9
--operation mode is normal

J1_reg_bank[0][3] = DFFEAS(B1L14, GLOBAL(clk), GLOBAL(reset), , J1L481, J1L094, , , VCC);


--B1L24 is debug_unit:inst|debug_out[3]~1195 at LC_X11_Y11_N1
--operation mode is normal

B1L24 = reg_sel[2] & (B1L14 & J1_reg_bank[12][3] # !B1L14 & (J1_reg_bank[4][3])) # !reg_sel[2] & B1L14;


--B1L34 is debug_unit:inst|debug_out[3]~1196 at LC_X11_Y11_N5
--operation mode is normal

B1L34 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & (B1L04) # !reg_sel[1] & B1L24);


--B1L44 is debug_unit:inst|debug_out[3]~1197 at LC_X13_Y10_N2
--operation mode is normal

B1L44 = reg_sel[2] & (J1_reg_bank[7][3] # reg_sel[3]) # !reg_sel[2] & (J1_reg_bank[3][3] & !reg_sel[3]);


--B1L54 is debug_unit:inst|debug_out[3]~1198 at LC_X13_Y10_N3
--operation mode is normal

B1L54 = reg_sel[3] & (B1L44 & (J1_reg_bank[15][3]) # !B1L44 & J1_reg_bank[11][3]) # !reg_sel[3] & (B1L44);


--B1L64 is debug_unit:inst|debug_out[3]~1199 at LC_X11_Y11_N6
--operation mode is normal

B1L64 = reg_sel[0] & (B1L34 & (B1L54) # !B1L34 & B1L83) # !reg_sel[0] & (B1L34);


--B1L74 is debug_unit:inst|debug_out[3]~1200 at LC_X11_Y11_N7
--operation mode is normal

B1L74 = B1L791 & B1L391 # !B1L791 & (B1L391 & (B1L64) # !B1L391 & E1_sp[3]);


--B1L84 is debug_unit:inst|debug_out[3]~1201 at LC_X12_Y16_N9
--operation mode is normal

B1L84 = B1L691 & (B1L74 & E1_pc[3] # !B1L74 & (E1_tmp[3])) # !B1L691 & (B1L74);


--B1L52 is debug_unit:inst|debug_out[2]~1202 at LC_X12_Y8_N2
--operation mode is normal

B1L52 = reg_sel[0] & (reg_sel[1] # J1_reg_bank[5][2]) # !reg_sel[0] & !reg_sel[1] & (J1_reg_bank[4][2]);


--B1L62 is debug_unit:inst|debug_out[2]~1203 at LC_X12_Y8_N3
--operation mode is normal

B1L62 = reg_sel[1] & (B1L52 & (J1_reg_bank[7][2]) # !B1L52 & J1_reg_bank[6][2]) # !reg_sel[1] & (B1L52);


--B1L72 is debug_unit:inst|debug_out[2]~1204 at LC_X7_Y9_N2
--operation mode is normal

J1_reg_bank[10][2]_qfbk = J1_reg_bank[10][2];
B1L72 = reg_sel[1] & (J1_reg_bank[10][2]_qfbk # reg_sel[0]) # !reg_sel[1] & J1_reg_bank[8][2] & (!reg_sel[0]);

--J1_reg_bank[10][2] is exe_unit:inst1|reg:inst2|reg_bank[10][2] at LC_X7_Y9_N2
--operation mode is normal

J1_reg_bank[10][2] = DFFEAS(B1L72, GLOBAL(clk), GLOBAL(reset), , J1L473, J1L294, , , VCC);


--B1L82 is debug_unit:inst|debug_out[2]~1205 at LC_X7_Y9_N3
--operation mode is normal

B1L82 = reg_sel[0] & (B1L72 & (J1_reg_bank[11][2]) # !B1L72 & J1_reg_bank[9][2]) # !reg_sel[0] & (B1L72);


--B1L92 is debug_unit:inst|debug_out[2]~1206 at LC_X13_Y12_N2
--operation mode is normal

J1_reg_bank[1][2]_qfbk = J1_reg_bank[1][2];
B1L92 = reg_sel[0] & (reg_sel[1] # J1_reg_bank[1][2]_qfbk) # !reg_sel[0] & !reg_sel[1] & (J1_reg_bank[0][2]);

--J1_reg_bank[1][2] is exe_unit:inst1|reg:inst2|reg_bank[1][2] at LC_X13_Y12_N2
--operation mode is normal

J1_reg_bank[1][2] = DFFEAS(B1L92, GLOBAL(clk), GLOBAL(reset), , J1L602, J1L294, , , VCC);


--B1L03 is debug_unit:inst|debug_out[2]~1207 at LC_X7_Y9_N8
--operation mode is normal

B1L03 = reg_sel[1] & (B1L92 & (J1_reg_bank[3][2]) # !B1L92 & J1_reg_bank[2][2]) # !reg_sel[1] & (B1L92);


--B1L13 is debug_unit:inst|debug_out[2]~1208 at LC_X7_Y9_N4
--operation mode is normal

B1L13 = reg_sel[2] & reg_sel[3] # !reg_sel[2] & (reg_sel[3] & (B1L82) # !reg_sel[3] & B1L03);


--B1L23 is debug_unit:inst|debug_out[2]~1209 at LC_X10_Y9_N5
--operation mode is normal

B1L23 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[14][2] # !reg_sel[1] & (J1_reg_bank[12][2]));


--B1L33 is debug_unit:inst|debug_out[2]~1210 at LC_X10_Y9_N9
--operation mode is normal

B1L33 = reg_sel[0] & (B1L23 & J1_reg_bank[15][2] # !B1L23 & (J1_reg_bank[13][2])) # !reg_sel[0] & (B1L23);


--B1L43 is debug_unit:inst|debug_out[2]~1211 at LC_X10_Y9_N6
--operation mode is normal

B1L43 = reg_sel[2] & (B1L13 & B1L33 # !B1L13 & (B1L62)) # !reg_sel[2] & (B1L13);


--B1L53 is debug_unit:inst|debug_out[2]~1212 at LC_X13_Y16_N5
--operation mode is normal

B1L53 = B1L391 & (B1L43 # B1L791) # !B1L391 & (!B1L791 & E1_sp[2]);


--B1L63 is debug_unit:inst|debug_out[2]~1213 at LC_X13_Y16_N4
--operation mode is normal

B1L63 = B1L691 & (B1L53 & (E1_pc[2]) # !B1L53 & E1_tmp[2]) # !B1L691 & (B1L53);


--B1L31 is debug_unit:inst|debug_out[1]~1214 at LC_X10_Y10_N2
--operation mode is normal

B1L31 = reg_sel[2] & reg_sel[3] # !reg_sel[2] & (reg_sel[3] & J1_reg_bank[10][1] # !reg_sel[3] & (J1_reg_bank[2][1]));


--B1L41 is debug_unit:inst|debug_out[1]~1215 at LC_X10_Y10_N6
--operation mode is normal

B1L41 = reg_sel[2] & (B1L31 & (J1_reg_bank[14][1]) # !B1L31 & J1_reg_bank[6][1]) # !reg_sel[2] & (B1L31);


--B1L51 is debug_unit:inst|debug_out[1]~1216 at LC_X5_Y9_N5
--operation mode is normal

B1L51 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[5][1] # !reg_sel[2] & (J1_reg_bank[1][1]));


--B1L61 is debug_unit:inst|debug_out[1]~1217 at LC_X5_Y9_N6
--operation mode is normal

B1L61 = reg_sel[3] & (B1L51 & J1_reg_bank[13][1] # !B1L51 & (J1_reg_bank[9][1])) # !reg_sel[3] & (B1L51);


--B1L71 is debug_unit:inst|debug_out[1]~1218 at LC_X5_Y9_N9
--operation mode is normal

B1L71 = reg_sel[3] & (reg_sel[2]) # !reg_sel[3] & (reg_sel[2] & J1_reg_bank[4][1] # !reg_sel[2] & (J1_reg_bank[0][1]));


--B1L81 is debug_unit:inst|debug_out[1]~1219 at LC_X5_Y9_N3
--operation mode is normal

B1L81 = B1L71 & (J1_reg_bank[12][1] # !reg_sel[3]) # !B1L71 & (reg_sel[3] & J1_reg_bank[8][1]);


--B1L91 is debug_unit:inst|debug_out[1]~1220 at LC_X5_Y9_N7
--operation mode is normal

B1L91 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & (B1L61) # !reg_sel[0] & B1L81);


--B1L02 is debug_unit:inst|debug_out[1]~1221 at LC_X13_Y11_N7
--operation mode is normal

B1L02 = reg_sel[2] & (reg_sel[3]) # !reg_sel[2] & (reg_sel[3] & (J1_reg_bank[11][1]) # !reg_sel[3] & J1_reg_bank[3][1]);


--B1L12 is debug_unit:inst|debug_out[1]~1222 at LC_X5_Y9_N4
--operation mode is normal

B1L12 = B1L02 & (J1_reg_bank[15][1] # !reg_sel[2]) # !B1L02 & J1_reg_bank[7][1] & (reg_sel[2]);


--B1L22 is debug_unit:inst|debug_out[1]~1223 at LC_X5_Y9_N2
--operation mode is normal

B1L22 = B1L91 & (B1L12 # !reg_sel[1]) # !B1L91 & B1L41 & (reg_sel[1]);


--B1L32 is debug_unit:inst|debug_out[1]~1224 at LC_X14_Y17_N2
--operation mode is normal

B1L32 = B1L791 & (B1L391) # !B1L791 & (B1L391 & B1L22 # !B1L391 & (E1_sp[1]));


--B1L42 is debug_unit:inst|debug_out[1]~1225 at LC_X14_Y17_N3
--operation mode is normal

B1L42 = B1L32 & (E1_pc[1] # !B1L691) # !B1L32 & E1_tmp[1] & (B1L691);


--B1L1 is debug_unit:inst|debug_out[0]~1226 at LC_X13_Y13_N5
--operation mode is normal

B1L1 = reg_sel[0] & (J1_reg_bank[9][0] # reg_sel[1]) # !reg_sel[0] & (!reg_sel[1] & J1_reg_bank[8][0]);


--B1L2 is debug_unit:inst|debug_out[0]~1227 at LC_X13_Y13_N7
--operation mode is normal

B1L2 = B1L1 & (J1_reg_bank[11][0] # !reg_sel[1]) # !B1L1 & (reg_sel[1] & J1_reg_bank[10][0]);


--B1L3 is debug_unit:inst|debug_out[0]~1228 at LC_X13_Y13_N6
--operation mode is normal

B1L3 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & J1_reg_bank[6][0] # !reg_sel[1] & (J1_reg_bank[4][0]));


--B1L4 is debug_unit:inst|debug_out[0]~1229 at LC_X13_Y13_N2
--operation mode is normal

B1L4 = B1L3 & (J1_reg_bank[7][0] # !reg_sel[0]) # !B1L3 & (reg_sel[0] & J1_reg_bank[5][0]);


--B1L5 is debug_unit:inst|debug_out[0]~1230 at LC_X16_Y13_N7
--operation mode is normal

B1L5 = reg_sel[1] & (reg_sel[0] # J1_reg_bank[2][0]) # !reg_sel[1] & !reg_sel[0] & J1_reg_bank[0][0];


--B1L6 is debug_unit:inst|debug_out[0]~1231 at LC_X16_Y13_N8
--operation mode is normal

B1L6 = reg_sel[0] & (B1L5 & J1_reg_bank[3][0] # !B1L5 & (J1_reg_bank[1][0])) # !reg_sel[0] & (B1L5);


--B1L7 is debug_unit:inst|debug_out[0]~1232 at LC_X13_Y13_N3
--operation mode is normal

B1L7 = reg_sel[2] & (reg_sel[3] # B1L4) # !reg_sel[2] & !reg_sel[3] & B1L6;


--B1L8 is debug_unit:inst|debug_out[0]~1233 at LC_X15_Y13_N9
--operation mode is normal

B1L8 = reg_sel[0] & (reg_sel[1] # J1_reg_bank[13][0]) # !reg_sel[0] & J1_reg_bank[12][0] & !reg_sel[1];


--B1L9 is debug_unit:inst|debug_out[0]~1234 at LC_X15_Y13_N6
--operation mode is normal

B1L9 = reg_sel[1] & (B1L8 & (J1_reg_bank[15][0]) # !B1L8 & J1_reg_bank[14][0]) # !reg_sel[1] & (B1L8);


--B1L01 is debug_unit:inst|debug_out[0]~1235 at LC_X13_Y13_N8
--operation mode is normal

B1L01 = reg_sel[3] & (B1L7 & B1L9 # !B1L7 & (B1L2)) # !reg_sel[3] & (B1L7);


--B1L11 is debug_unit:inst|debug_out[0]~1236 at LC_X14_Y17_N9
--operation mode is normal

B1L11 = B1L791 & (B1L391) # !B1L791 & (B1L391 & B1L01 # !B1L391 & (E1_sp[0]));


--B1L21 is debug_unit:inst|debug_out[0]~1237 at LC_X15_Y16_N2
--operation mode is normal

B1L21 = B1L691 & (B1L11 & (E1_pc[0]) # !B1L11 & E1_tmp[0]) # !B1L691 & (B1L11);


--F1L2 is timer:inst4|process0~66 at LC_X7_Y16_N0
--operation mode is normal

F1L2 = E1_tmp[14] # E1_tmp[15] # E1_tmp[2] # !E1_tmp[12];


--F1L3 is timer:inst4|process0~67 at LC_X11_Y14_N6
--operation mode is normal

F1L3 = E1_tmp[3] # E1_tmp[1] # E1_tmp[0] # E1_tmp[6];


--F1L4 is timer:inst4|process0~68 at LC_X7_Y16_N5
--operation mode is normal

F1L4 = E1_tmp[13] # F1L3 # F1L2 # !D1L31;


--F1_s is timer:inst4|s at LC_X7_Y16_N8
--operation mode is normal

F1_s_lut_out = E1_tmp[4] # E1_tmp[5] # E1_tmp[7] # F1L4;
F1_s = DFFEAS(F1_s_lut_out, GLOBAL(clk), GLOBAL(reset), , , , , F1_s, );


--D1L71 is id_unit:inst2|reduce_or~186 at LC_X9_Y16_N6
--operation mode is normal

E1_tmp[8]_qfbk = E1_tmp[8];
D1L71 = !E1_tmp[10] & !E1_tmp[11] & E1_tmp[8]_qfbk & !E1_tmp[9];

--E1_tmp[8] is mem_unit:inst3|tmp[8] at LC_X9_Y16_N6
--operation mode is normal

E1_tmp[8] = DFFEAS(D1L71, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L44, , , VCC);


--G1L1 is exe_unit:inst1|alu:inst|addsub_b[0]~1229 at LC_X9_Y16_N9
--operation mode is normal

E1_tmp[9]_qfbk = E1_tmp[9];
G1L1 = !E1_tmp[11] & !E1_tmp[8] & (E1_tmp[10] $ E1_tmp[9]_qfbk);

--E1_tmp[9] is mem_unit:inst3|tmp[9] at LC_X9_Y16_N9
--operation mode is normal

E1_tmp[9] = DFFEAS(G1L1, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L34, , , VCC);


--G1L2 is exe_unit:inst1|alu:inst|addsub_b[0]~1230 at LC_X10_Y16_N0
--operation mode is normal

G1L2 = E1_tmp[11] # E1_tmp[10] # E1_tmp[8] $ E1_tmp[9];


--G1L91 is exe_unit:inst1|alu:inst|addsub_b[15]~1231 at LC_X8_Y16_N3
--operation mode is normal

G1L91 = G1L2 & !J1L556 & (D1L71 # G1L1) # !G1L2 & (J1L556);


--N3L1 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~525 at LC_X10_Y14_N8
--operation mode is normal

N3L1_carry_eqn = (!N3L51 & N3L6) # (N3L51 & N3L7);
N3L1 = !N3L1_carry_eqn;


--G1L79 is exe_unit:inst1|alu:inst|o~802 at LC_X10_Y16_N2
--operation mode is normal

G1L79 = E1_tmp[11] # E1_tmp[8] & (E1_tmp[9] $ !E1_tmp[10]);


--G1L89 is exe_unit:inst1|alu:inst|o~803 at LC_X8_Y16_N5
--operation mode is normal

G1L89 = !G1L79 & (J1L671 & G1L91 & !N3L1 # !J1L671 & !G1L91 & N3L1);


--D1L81 is id_unit:inst2|reduce_or~187 at LC_X7_Y15_N3
--operation mode is normal

D1L81 = E1_tmp[11] & E1_tmp[8] & !E1_tmp[10] & !E1_tmp[9];


--D1L91 is id_unit:inst2|reduce_or~188 at LC_X7_Y15_N8
--operation mode is normal

D1L91 = !E1_tmp[11] & E1_tmp[8] & E1_tmp[10] & E1_tmp[9];


--G1L99 is exe_unit:inst1|alu:inst|o~804 at LC_X6_Y13_N2
--operation mode is normal

G1L99 = D1L91 & (J1L661 $ J1L671) # !D1L91 & (J1L671 & D1L81);


--D1L02 is id_unit:inst2|reduce_or~189 at LC_X6_Y16_N6
--operation mode is normal

D1L02 = !E1_tmp[10] & !E1_tmp[11] & !E1_tmp[8] & E1_tmp[9];


--D1L12 is id_unit:inst2|reduce_or~190 at LC_X11_Y16_N3
--operation mode is normal

D1L12 = E1_tmp[8] & !E1_tmp[11] & !E1_tmp[9] & E1_tmp[10];


--D1L22 is id_unit:inst2|reduce_or~191 at LC_X11_Y16_N6
--operation mode is normal

D1L22 = E1_tmp[8] & !E1_tmp[11] & E1_tmp[9] & !E1_tmp[10];


--D1L32 is id_unit:inst2|reduce_or~192 at LC_X11_Y16_N0
--operation mode is normal

D1L32 = !E1_tmp[8] & !E1_tmp[11] & !E1_tmp[9] & !E1_tmp[10];


--G1L001 is exe_unit:inst1|alu:inst|o~805 at LC_X7_Y15_N2
--operation mode is normal

G1L001 = !D1L32 & (!D1L22 & G1L101);


--D1L1 is id_unit:inst2|flag_en~2 at LC_X7_Y16_N7
--operation mode is normal

D1L1 = F1_s # E1_tmp[15] # E1_tmp[12] # !D1L61;


--D1L13 is id_unit:inst2|reg_en[0]~61 at LC_X6_Y16_N4
--operation mode is normal

D1L13 = E1_tmp[14] & !F1_s & !E1_tmp[13] & !E1_tmp[15];


--D1L42 is id_unit:inst2|reduce_or~193 at LC_X7_Y15_N9
--operation mode is normal

D1L42 = E1_tmp[11] & E1_tmp[8] & E1_tmp[10] & E1_tmp[9];


--D1L52 is id_unit:inst2|reduce_or~194 at LC_X6_Y15_N9
--operation mode is normal

D1L52 = !E1_tmp[10] & E1_tmp[11] & E1_tmp[9] & !E1_tmp[8];


--D1L2 is id_unit:inst2|flag_en~117 at LC_X6_Y15_N7
--operation mode is normal

D1L2 = !E1_tmp[12] & D1L13 & !D1L52 & !D1L42;


--H1L2 is exe_unit:inst1|flagreg:inst1|c_flag~485 at LC_X6_Y15_N8
--operation mode is normal

H1L2 = !D1L2 & (!D1L31 # !D1L13 # !E1_tmp[12]);


--H1L5 is exe_unit:inst1|flagreg:inst1|reduce_nor~35 at LC_X8_Y16_N9
--operation mode is normal

H1L5 = !D1L1 # !H1L2;


--N3L2 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~530 at LC_X10_Y15_N3
--operation mode is arithmetic

N3L2 = J1L62 $ G1L4 $ N3L54;

--N3L3 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~532 at LC_X10_Y15_N3
--operation mode is arithmetic

N3L3_cout_0 = J1L62 & !G1L4 & !N3L54 # !J1L62 & (!N3L54 # !G1L4);
N3L3 = CARRY(N3L3_cout_0);

--N3L4 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~532COUT1_614 at LC_X10_Y15_N3
--operation mode is arithmetic

N3L4_cout_1 = J1L62 & !G1L4 & !N3L64 # !J1L62 & (!N3L64 # !G1L4);
N3L4 = CARRY(N3L4_cout_1);


--G1L12 is exe_unit:inst1|alu:inst|alu_o[0]~2179 at LC_X8_Y15_N3
--operation mode is normal

G1L12 = !G1L79 & (N3L2);


--G1L411 is exe_unit:inst1|alu:inst|r~1887 at LC_X6_Y15_N6
--operation mode is normal

G1L411 = E1_tmp[10] & E1_tmp[11] & (E1_tmp[9] $ E1_tmp[8]);


--G1L22 is exe_unit:inst1|alu:inst|alu_o[0]~2180 at LC_X6_Y15_N4
--operation mode is normal

G1L22 = !J1L62 & (J1L505 # !G1L411 & !D1L52);


--D1L62 is id_unit:inst2|reduce_or~195 at LC_X11_Y16_N7
--operation mode is normal

D1L62 = E1_tmp[8] & E1_tmp[11] & !E1_tmp[9] & E1_tmp[10];


--D1L72 is id_unit:inst2|reduce_or~196 at LC_X6_Y16_N0
--operation mode is normal

D1L72 = E1_tmp[10] & E1_tmp[11] & !E1_tmp[8] & !E1_tmp[9];


--D1L82 is id_unit:inst2|reduce_or~197 at LC_X6_Y15_N2
--operation mode is normal

D1L82 = !E1_tmp[10] & E1_tmp[11] & E1_tmp[9] & E1_tmp[8];


--G1L32 is exe_unit:inst1|alu:inst|alu_o[0]~2181 at LC_X6_Y15_N5
--operation mode is normal

G1L32 = !D1L82 & J1L62 & !D1L52 & !D1L72;


--G1L18 is exe_unit:inst1|alu:inst|alu_o[15]~2182 at LC_X6_Y15_N0
--operation mode is normal

G1L18 = !D1L82 & !D1L72;


--G1L42 is exe_unit:inst1|alu:inst|alu_o[0]~2183 at LC_X8_Y15_N2
--operation mode is normal

G1L42 = G1L18 & (G1L22 # D1L62 & G1L32) # !G1L18 & (D1L62 & G1L32);


--G1L86 is exe_unit:inst1|alu:inst|alu_o[14]~2184 at LC_X9_Y16_N4
--operation mode is normal

E1_tmp[11]_qfbk = E1_tmp[11];
G1L86 = E1_tmp[11]_qfbk & (E1_tmp[10] & !E1_tmp[8] & !E1_tmp[9] # !E1_tmp[10] & E1_tmp[8] & E1_tmp[9]);

--E1_tmp[11] is mem_unit:inst3|tmp[11] at LC_X9_Y16_N4
--operation mode is normal

E1_tmp[11] = DFFEAS(G1L86, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L14, , , VCC);


--G1L52 is exe_unit:inst1|alu:inst|alu_o[0]~2185 at LC_X6_Y15_N1
--operation mode is normal

G1L52 = J1L505 & (D1L52 # J1L62 & G1L86);


--D1L92 is id_unit:inst2|reduce_or~198 at LC_X11_Y16_N5
--operation mode is normal

E1_tmp[10]_qfbk = E1_tmp[10];
D1L92 = E1_tmp[9] & E1_tmp[11] & E1_tmp[10]_qfbk & !E1_tmp[8];

--E1_tmp[10] is mem_unit:inst3|tmp[10] at LC_X11_Y16_N5
--operation mode is normal

E1_tmp[10] = DFFEAS(D1L92, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L24, , , VCC);


--G1L62 is exe_unit:inst1|alu:inst|alu_o[0]~2186 at LC_X8_Y15_N5
--operation mode is normal

G1L62 = G1L52 # G1L32 & !J1L505 & D1L92;


--G1L96 is exe_unit:inst1|alu:inst|alu_o[14]~2187 at LC_X11_Y16_N9
--operation mode is normal

G1L96 = E1_tmp[11] & !E1_tmp[9] & !E1_tmp[10];


--G1L72 is exe_unit:inst1|alu:inst|alu_o[0]~2188 at LC_X8_Y15_N6
--operation mode is normal

G1L72 = G1L96 & (J1L63) # !G1L96 & (G1L42 # G1L62);


--G1L82 is exe_unit:inst1|alu:inst|alu_o[0]~2189 at LC_X8_Y15_N8
--operation mode is normal

G1L82 = G1L12 # G1L001 & !D1L91 & G1L72;


--G1L07 is exe_unit:inst1|alu:inst|alu_o[14]~2190 at LC_X14_Y15_N9
--operation mode is normal

G1L07 = D1L91 # !G1L96 & (D1L52);


--G1L17 is exe_unit:inst1|alu:inst|alu_o[14]~2191 at LC_X10_Y12_N8
--operation mode is normal

G1L17 = D1L62 & G1L86 & (D1L92) # !D1L62 & (G1L86 # D1L92);


--G1L27 is exe_unit:inst1|alu:inst|alu_o[14]~2192 at LC_X10_Y12_N5
--operation mode is normal

G1L27 = D1L62 $ (G1L86);


--G1L74 is exe_unit:inst1|alu:inst|alu_o[7]~2193 at LC_X9_Y12_N9
--operation mode is normal

G1L74 = G1L27 & (J1L575 & (J1L69 # !G1L17) # !J1L575 & J1L69 & !G1L17) # !G1L27 & (J1L69 $ (J1L575 # !G1L17));


--G1L84 is exe_unit:inst1|alu:inst|alu_o[7]~2194 at LC_X8_Y14_N5
--operation mode is normal

G1L84 = G1L97 & (G1L07 # J1L601) # !G1L97 & G1L74 & !G1L07;


--G1L94 is exe_unit:inst1|alu:inst|alu_o[7]~2195 at LC_X8_Y14_N6
--operation mode is normal

G1L94 = G1L84 & (J1L68 # !G1L07) # !G1L84 & (G1L07 & J1L575);


--G1L35 is exe_unit:inst1|alu:inst|alu_o[9]~2196 at LC_X9_Y10_N6
--operation mode is normal

G1L35 = J1L611 & (G1L27 $ (G1L17 & !J1L595)) # !J1L611 & (G1L17 & !G1L27 & J1L595 # !G1L17 & (J1L595 # !G1L27));


--G1L45 is exe_unit:inst1|alu:inst|alu_o[9]~2197 at LC_X9_Y10_N9
--operation mode is normal

G1L45 = G1L97 & (G1L07 # J1L621) # !G1L97 & !G1L07 & (G1L35);


--G1L55 is exe_unit:inst1|alu:inst|alu_o[9]~2198 at LC_X9_Y10_N8
--operation mode is normal

G1L55 = G1L07 & (G1L45 & J1L601 # !G1L45 & (J1L595)) # !G1L07 & (G1L45);


--G1L37 is exe_unit:inst1|alu:inst|alu_o[14]~2199 at LC_X11_Y16_N2
--operation mode is normal

G1L37 = E1_tmp[8] & !E1_tmp[11] & (E1_tmp[9] $ E1_tmp[10]);


--G1L47 is exe_unit:inst1|alu:inst|alu_o[14]~2200 at LC_X7_Y15_N4
--operation mode is normal

G1L47 = G1L37 # D1L32;


--G1L201 is exe_unit:inst1|alu:inst|reduce_nor~275 at LC_X8_Y14_N7
--operation mode is normal

G1L201 = !G1L08 & !G1L47 & (G1L94 # G1L55);


--G1L26 is exe_unit:inst1|alu:inst|alu_o[12]~2201 at LC_X14_Y14_N6
--operation mode is normal

G1L26 = J1L641 & (G1L27 $ (!J1L526 & G1L17)) # !J1L641 & (J1L526 & (!G1L17 # !G1L27) # !J1L526 & !G1L27 & !G1L17);


--G1L36 is exe_unit:inst1|alu:inst|alu_o[12]~2202 at LC_X14_Y14_N7
--operation mode is normal

G1L36 = G1L07 & (G1L97 # J1L526) # !G1L07 & !G1L97 & (G1L26);


--G1L46 is exe_unit:inst1|alu:inst|alu_o[12]~2203 at LC_X14_Y14_N8
--operation mode is normal

G1L46 = G1L97 & (G1L36 & (J1L631) # !G1L36 & J1L651) # !G1L97 & (G1L36);


--G1L92 is exe_unit:inst1|alu:inst|alu_o[1]~2204 at LC_X9_Y9_N3
--operation mode is normal

G1L92 = J1L63 & (G1L27 $ (G1L17 & !J1L515)) # !J1L63 & (G1L17 & J1L515 & !G1L27 # !G1L17 & (J1L515 # !G1L27));


--G1L03 is exe_unit:inst1|alu:inst|alu_o[1]~2205 at LC_X10_Y13_N1
--operation mode is normal

G1L03 = G1L97 & (J1L64 # G1L07) # !G1L97 & (!G1L07 & G1L92);


--G1L13 is exe_unit:inst1|alu:inst|alu_o[1]~2206 at LC_X10_Y13_N4
--operation mode is normal

G1L13 = G1L07 & (G1L03 & (J1L62) # !G1L03 & J1L515) # !G1L07 & (G1L03);


--G1L57 is exe_unit:inst1|alu:inst|alu_o[14]~2207 at LC_X11_Y16_N8
--operation mode is normal

G1L57 = G1L37 # G1L08 # D1L32;


--G1L301 is exe_unit:inst1|alu:inst|reduce_nor~276 at LC_X8_Y14_N2
--operation mode is normal

G1L301 = G1L201 # !G1L57 & (G1L46 # G1L13);


--N3L5 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~535 at LC_X10_Y14_N7
--operation mode is arithmetic

N3L5_carry_eqn = (!N3L51 & N3L9) # (N3L51 & N3L01);
N3L5 = G1L81 $ J1L661 $ N3L5_carry_eqn;

--N3L6 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~537 at LC_X10_Y14_N7
--operation mode is arithmetic

N3L6_cout_0 = G1L81 & !J1L661 & !N3L9 # !G1L81 & (!N3L9 # !J1L661);
N3L6 = CARRY(N3L6_cout_0);

--N3L7 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~537COUT1_625 at LC_X10_Y14_N7
--operation mode is arithmetic

N3L7_cout_1 = G1L81 & !J1L661 & !N3L01 # !G1L81 & (!N3L01 # !J1L661);
N3L7 = CARRY(N3L7_cout_1);


--N3L8 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~540 at LC_X10_Y14_N6
--operation mode is arithmetic

N3L8_carry_eqn = (!N3L51 & N3L21) # (N3L51 & N3L31);
N3L8 = J1L651 $ G1L71 $ !N3L8_carry_eqn;

--N3L9 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~542 at LC_X10_Y14_N6
--operation mode is arithmetic

N3L9_cout_0 = J1L651 & (G1L71 # !N3L21) # !J1L651 & G1L71 & !N3L21;
N3L9 = CARRY(N3L9_cout_0);

--N3L01 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~542COUT1_624 at LC_X10_Y14_N6
--operation mode is arithmetic

N3L01_cout_1 = J1L651 & (G1L71 # !N3L31) # !J1L651 & G1L71 & !N3L31;
N3L01 = CARRY(N3L01_cout_1);


--N3L11 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~545 at LC_X10_Y14_N5
--operation mode is arithmetic

N3L11_carry_eqn = N3L51;
N3L11 = J1L641 $ G1L61 $ N3L11_carry_eqn;

--N3L21 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~547 at LC_X10_Y14_N5
--operation mode is arithmetic

N3L21_cout_0 = J1L641 & !G1L61 & !N3L51 # !J1L641 & (!N3L51 # !G1L61);
N3L21 = CARRY(N3L21_cout_0);

--N3L31 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~547COUT1_623 at LC_X10_Y14_N5
--operation mode is arithmetic

N3L31_cout_1 = J1L641 & !G1L61 & !N3L51 # !J1L641 & (!N3L51 # !G1L61);
N3L31 = CARRY(N3L31_cout_1);


--N3L41 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~550 at LC_X10_Y14_N4
--operation mode is arithmetic

N3L41_carry_eqn = (!N3L92 & N3L71) # (N3L92 & N3L81);
N3L41 = G1L51 $ J1L631 $ !N3L41_carry_eqn;

--N3L51 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~552 at LC_X10_Y14_N4
--operation mode is arithmetic

N3L51 = CARRY(G1L51 & (J1L631 # !N3L81) # !G1L51 & J1L631 & !N3L81);


--G1L401 is exe_unit:inst1|alu:inst|reduce_nor~277 at LC_X9_Y15_N2
--operation mode is normal

G1L401 = N3L11 # N3L8 # N3L5 # N3L41;


--N3L61 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~555 at LC_X10_Y14_N3
--operation mode is arithmetic

N3L61_carry_eqn = (!N3L92 & N3L02) # (N3L92 & N3L12);
N3L61 = J1L621 $ G1L41 $ N3L61_carry_eqn;

--N3L71 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~557 at LC_X10_Y14_N3
--operation mode is arithmetic

N3L71_cout_0 = J1L621 & !G1L41 & !N3L02 # !J1L621 & (!N3L02 # !G1L41);
N3L71 = CARRY(N3L71_cout_0);

--N3L81 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~557COUT1_622 at LC_X10_Y14_N3
--operation mode is arithmetic

N3L81_cout_1 = J1L621 & !G1L41 & !N3L12 # !J1L621 & (!N3L12 # !G1L41);
N3L81 = CARRY(N3L81_cout_1);


--N3L91 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~560 at LC_X10_Y14_N2
--operation mode is arithmetic

N3L91_carry_eqn = (!N3L92 & N3L32) # (N3L92 & N3L42);
N3L91 = J1L611 $ G1L31 $ !N3L91_carry_eqn;

--N3L02 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~562 at LC_X10_Y14_N2
--operation mode is arithmetic

N3L02_cout_0 = J1L611 & (G1L31 # !N3L32) # !J1L611 & G1L31 & !N3L32;
N3L02 = CARRY(N3L02_cout_0);

--N3L12 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~562COUT1_621 at LC_X10_Y14_N2
--operation mode is arithmetic

N3L12_cout_1 = J1L611 & (G1L31 # !N3L42) # !J1L611 & G1L31 & !N3L42;
N3L12 = CARRY(N3L12_cout_1);


--N3L22 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~565 at LC_X10_Y14_N1
--operation mode is arithmetic

N3L22_carry_eqn = (!N3L92 & N3L62) # (N3L92 & N3L72);
N3L22 = G1L21 $ J1L601 $ N3L22_carry_eqn;

--N3L32 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~567 at LC_X10_Y14_N1
--operation mode is arithmetic

N3L32_cout_0 = G1L21 & !J1L601 & !N3L62 # !G1L21 & (!N3L62 # !J1L601);
N3L32 = CARRY(N3L32_cout_0);

--N3L42 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~567COUT1_620 at LC_X10_Y14_N1
--operation mode is arithmetic

N3L42_cout_1 = G1L21 & !J1L601 & !N3L72 # !G1L21 & (!N3L72 # !J1L601);
N3L42 = CARRY(N3L42_cout_1);


--N3L52 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~570 at LC_X10_Y14_N0
--operation mode is arithmetic

N3L52_carry_eqn = N3L92;
N3L52 = G1L11 $ J1L69 $ !N3L52_carry_eqn;

--N3L62 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~572 at LC_X10_Y14_N0
--operation mode is arithmetic

N3L62_cout_0 = G1L11 & (J1L69 # !N3L92) # !G1L11 & J1L69 & !N3L92;
N3L62 = CARRY(N3L62_cout_0);

--N3L72 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~572COUT1_619 at LC_X10_Y14_N0
--operation mode is arithmetic

N3L72_cout_1 = G1L11 & (J1L69 # !N3L92) # !G1L11 & J1L69 & !N3L92;
N3L72 = CARRY(N3L72_cout_1);


--G1L501 is exe_unit:inst1|alu:inst|reduce_nor~278 at LC_X9_Y15_N5
--operation mode is normal

G1L501 = N3L61 # N3L22 # N3L91 # N3L52;


--N3L82 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~575 at LC_X10_Y15_N9
--operation mode is arithmetic

N3L82_carry_eqn = (!N3L34 & N3L13) # (N3L34 & N3L23);
N3L82 = J1L68 $ G1L01 $ N3L82_carry_eqn;

--N3L92 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~577 at LC_X10_Y15_N9
--operation mode is arithmetic

N3L92 = CARRY(J1L68 & !G1L01 & !N3L23 # !J1L68 & (!N3L23 # !G1L01));


--N3L03 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 at LC_X10_Y15_N8
--operation mode is arithmetic

N3L03_carry_eqn = (!N3L34 & N3L43) # (N3L34 & N3L53);
N3L03 = J1L67 $ G1L9 $ !N3L03_carry_eqn;

--N3L13 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 at LC_X10_Y15_N8
--operation mode is arithmetic

N3L13_cout_0 = J1L67 & (G1L9 # !N3L43) # !J1L67 & G1L9 & !N3L43;
N3L13 = CARRY(N3L13_cout_0);

--N3L23 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582COUT1_618 at LC_X10_Y15_N8
--operation mode is arithmetic

N3L23_cout_1 = J1L67 & (G1L9 # !N3L53) # !J1L67 & G1L9 & !N3L53;
N3L23 = CARRY(N3L23_cout_1);


--N3L33 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 at LC_X10_Y15_N7
--operation mode is arithmetic

N3L33_carry_eqn = (!N3L34 & N3L73) # (N3L34 & N3L83);
N3L33 = G1L8 $ J1L66 $ N3L33_carry_eqn;

--N3L43 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~587 at LC_X10_Y15_N7
--operation mode is arithmetic

N3L43_cout_0 = G1L8 & !J1L66 & !N3L73 # !G1L8 & (!N3L73 # !J1L66);
N3L43 = CARRY(N3L43_cout_0);

--N3L53 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~587COUT1_617 at LC_X10_Y15_N7
--operation mode is arithmetic

N3L53_cout_1 = G1L8 & !J1L66 & !N3L83 # !G1L8 & (!N3L83 # !J1L66);
N3L53 = CARRY(N3L53_cout_1);


--N3L63 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~590 at LC_X10_Y15_N6
--operation mode is arithmetic

N3L63_carry_eqn = (!N3L34 & N3L04) # (N3L34 & N3L14);
N3L63 = G1L7 $ J1L65 $ !N3L63_carry_eqn;

--N3L73 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~592 at LC_X10_Y15_N6
--operation mode is arithmetic

N3L73_cout_0 = G1L7 & (J1L65 # !N3L04) # !G1L7 & J1L65 & !N3L04;
N3L73 = CARRY(N3L73_cout_0);

--N3L83 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~592COUT1_616 at LC_X10_Y15_N6
--operation mode is arithmetic

N3L83_cout_1 = G1L7 & (J1L65 # !N3L14) # !G1L7 & J1L65 & !N3L14;
N3L83 = CARRY(N3L83_cout_1);


--G1L601 is exe_unit:inst1|alu:inst|reduce_nor~279 at LC_X9_Y15_N6
--operation mode is normal

G1L601 = N3L03 # N3L82 # N3L33 # N3L63;


--N3L93 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~595 at LC_X10_Y15_N5
--operation mode is arithmetic

N3L93_carry_eqn = N3L34;
N3L93 = J1L64 $ G1L6 $ N3L93_carry_eqn;

--N3L04 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~597 at LC_X10_Y15_N5
--operation mode is arithmetic

N3L04_cout_0 = J1L64 & !G1L6 & !N3L34 # !J1L64 & (!N3L34 # !G1L6);
N3L04 = CARRY(N3L04_cout_0);

--N3L14 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~597COUT1_615 at LC_X10_Y15_N5
--operation mode is arithmetic

N3L14_cout_1 = J1L64 & !G1L6 & !N3L34 # !J1L64 & (!N3L34 # !G1L6);
N3L14 = CARRY(N3L14_cout_1);


--N3L24 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~600 at LC_X10_Y15_N4
--operation mode is arithmetic

N3L24 = J1L63 $ G1L5 $ !N3L3;

--N3L34 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~602 at LC_X10_Y15_N4
--operation mode is arithmetic

N3L34 = CARRY(J1L63 & (G1L5 # !N3L4) # !J1L63 & G1L5 & !N3L4);


--G1L701 is exe_unit:inst1|alu:inst|reduce_nor~280 at LC_X12_Y15_N4
--operation mode is normal

G1L701 = N3L24 # N3L93;


--G1L801 is exe_unit:inst1|alu:inst|reduce_nor~281 at LC_X9_Y15_N4
--operation mode is normal

G1L801 = G1L601 # G1L501 # G1L401 # G1L701;


--G1L901 is exe_unit:inst1|alu:inst|reduce_nor~282 at LC_X9_Y15_N8
--operation mode is normal

G1L901 = G1L82 # G1L301 # G1L801 & G1L57;


--G1L28 is exe_unit:inst1|alu:inst|alu_o[15]~2208 at LC_X6_Y15_N3
--operation mode is normal

G1L28 = !D1L72 & (!D1L52 & !D1L82);


--G1L38 is exe_unit:inst1|alu:inst|alu_o[15]~2209 at LC_X6_Y13_N9
--operation mode is normal

G1L38 = !D1L91 & !D1L81;


--G1L48 is exe_unit:inst1|alu:inst|alu_o[15]~2210 at LC_X6_Y14_N5
--operation mode is normal

G1L48 = !J1L556 & D1L92 & J1L671;


--D1L03 is id_unit:inst2|reduce_or~199 at LC_X7_Y15_N7
--operation mode is normal

D1L03 = E1_tmp[11] & !E1_tmp[8] & !E1_tmp[10] & !E1_tmp[9];


--G1L58 is exe_unit:inst1|alu:inst|alu_o[15]~2211 at LC_X6_Y14_N3
--operation mode is normal

G1L58 = J1L671 & (D1L62) # !J1L671 & !G1L411 & !D1L03;


--G1L68 is exe_unit:inst1|alu:inst|alu_o[15]~2212 at LC_X6_Y14_N7
--operation mode is normal

G1L68 = G1L28 & G1L38 & (G1L58 # G1L48);


--G1L78 is exe_unit:inst1|alu:inst|alu_o[15]~2213 at LC_X6_Y13_N0
--operation mode is normal

G1L78 = D1L91 & J1L661 # !D1L91 & (!D1L81 & J1L556);


--G1L88 is exe_unit:inst1|alu:inst|alu_o[15]~2214 at LC_X6_Y13_N5
--operation mode is normal

G1L88 = D1L52 # J1L671 & G1L86;


--G1L98 is exe_unit:inst1|alu:inst|alu_o[15]~2215 at LC_X6_Y13_N6
--operation mode is normal

G1L98 = D1L03 & (J1L671) # !D1L03 & (G1L88 # !J1L671 & G1L18);


--G1L09 is exe_unit:inst1|alu:inst|alu_o[15]~2216 at LC_X6_Y13_N7
--operation mode is normal

G1L09 = D1L91 & (G1L78) # !D1L91 & G1L98 & (D1L03 # G1L78);


--G1L19 is exe_unit:inst1|alu:inst|alu_o[15]~2217 at LC_X6_Y14_N8
--operation mode is normal

G1L19 = G1L101 & G1L2 & (G1L68 # G1L09);


--N3L74 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~605 at LC_X10_Y14_N9
--operation mode is normal

N3L74 = N3L1 $ G1L91 $ J1L671;


--G1L511 is exe_unit:inst1|alu:inst|r~1888 at LC_X7_Y15_N1
--operation mode is normal

G1L511 = !E1_tmp[11] & (E1_tmp[9] & !E1_tmp[8] # !E1_tmp[9] & (E1_tmp[10]));


--G1L29 is exe_unit:inst1|alu:inst|alu_o[15]~2218 at LC_X9_Y16_N3
--operation mode is normal

G1L29 = G1L19 # N3L74 & (G1L511 # !G1L2);

--H1_s_flag is exe_unit:inst1|flagreg:inst1|s_flag at LC_X9_Y16_N3
--operation mode is normal

H1_s_flag = DFFEAS(G1L29, GLOBAL(clk), GLOBAL(reset), , H1L5, , , , );


--G1L67 is exe_unit:inst1|alu:inst|alu_o[14]~2219 at LC_X11_Y15_N6
--operation mode is normal

G1L67 = G1L27 & (G1L17 & J1L546 & J1L661 # !G1L17 & (J1L546 # J1L661)) # !G1L27 & (J1L661 $ (J1L546 # !G1L17));


--G1L77 is exe_unit:inst1|alu:inst|alu_o[14]~2220 at LC_X11_Y15_N4
--operation mode is normal

G1L77 = G1L07 & (G1L97 # J1L546) # !G1L07 & !G1L97 & (G1L67);


--G1L87 is exe_unit:inst1|alu:inst|alu_o[14]~2221 at LC_X10_Y11_N2
--operation mode is normal

G1L87 = G1L77 & (J1L651 # !G1L97) # !G1L77 & (G1L97 & J1L671);


--G1L95 is exe_unit:inst1|alu:inst|alu_o[11]~2222 at LC_X9_Y14_N3
--operation mode is normal

G1L95 = G1L27 & (J1L631 & (J1L516 # !G1L17) # !J1L631 & J1L516 & !G1L17) # !G1L27 & (J1L631 $ (J1L516 # !G1L17));


--G1L06 is exe_unit:inst1|alu:inst|alu_o[11]~2223 at LC_X9_Y14_N7
--operation mode is normal

G1L06 = G1L07 & (G1L97) # !G1L07 & (G1L97 & J1L641 # !G1L97 & (G1L95));


--G1L16 is exe_unit:inst1|alu:inst|alu_o[11]~2224 at LC_X9_Y14_N8
--operation mode is normal

G1L16 = G1L07 & (G1L06 & (J1L621) # !G1L06 & J1L516) # !G1L07 & (G1L06);


--G1L56 is exe_unit:inst1|alu:inst|alu_o[13]~2225 at LC_X9_Y11_N5
--operation mode is normal

G1L56 = J1L651 & (G1L27 $ (!J1L536 & G1L17)) # !J1L651 & (J1L536 & (!G1L17 # !G1L27) # !J1L536 & !G1L27 & !G1L17);


--G1L66 is exe_unit:inst1|alu:inst|alu_o[13]~2226 at LC_X9_Y11_N0
--operation mode is normal

G1L66 = G1L97 & (J1L661 # G1L07) # !G1L97 & (!G1L07 & G1L56);


--G1L76 is exe_unit:inst1|alu:inst|alu_o[13]~2227 at LC_X9_Y11_N6
--operation mode is normal

G1L76 = G1L66 & (J1L641 # !G1L07) # !G1L66 & G1L07 & (J1L536);


--G1L05 is exe_unit:inst1|alu:inst|alu_o[8]~2228 at LC_X14_Y12_N8
--operation mode is normal

G1L05 = G1L27 & (J1L585 & (J1L601 # !G1L17) # !J1L585 & !G1L17 & J1L601) # !G1L27 & (J1L601 $ (J1L585 # !G1L17));


--G1L15 is exe_unit:inst1|alu:inst|alu_o[8]~2229 at LC_X14_Y12_N0
--operation mode is normal

G1L15 = G1L97 & (G1L07) # !G1L97 & (G1L07 & (J1L585) # !G1L07 & G1L05);


--G1L25 is exe_unit:inst1|alu:inst|alu_o[8]~2230 at LC_X14_Y12_N2
--operation mode is normal

G1L25 = G1L97 & (G1L15 & J1L69 # !G1L15 & (J1L611)) # !G1L97 & (G1L15);


--G1L011 is exe_unit:inst1|alu:inst|reduce_nor~283 at LC_X9_Y11_N8
--operation mode is normal

G1L011 = G1L16 # G1L25 # G1L76 # G1L87;


--G1L53 is exe_unit:inst1|alu:inst|alu_o[3]~2231 at LC_X10_Y12_N0
--operation mode is normal

G1L53 = G1L27 & (G1L17 & J1L535 & J1L65 # !G1L17 & (J1L535 # J1L65)) # !G1L27 & (J1L65 $ (J1L535 # !G1L17));


--G1L63 is exe_unit:inst1|alu:inst|alu_o[3]~2232 at LC_X11_Y15_N9
--operation mode is normal

G1L63 = G1L07 & (G1L97) # !G1L07 & (G1L97 & (J1L66) # !G1L97 & G1L53);


--G1L73 is exe_unit:inst1|alu:inst|alu_o[3]~2233 at LC_X10_Y13_N9
--operation mode is normal

G1L73 = G1L63 & (J1L64 # !G1L07) # !G1L63 & (G1L07 & J1L535);


--G1L83 is exe_unit:inst1|alu:inst|alu_o[4]~2234 at LC_X14_Y13_N3
--operation mode is normal

G1L83 = G1L27 & (J1L545 & (J1L66 # !G1L17) # !J1L545 & J1L66 & !G1L17) # !G1L27 & (J1L66 $ (J1L545 # !G1L17));


--G1L93 is exe_unit:inst1|alu:inst|alu_o[4]~2235 at LC_X14_Y15_N3
--operation mode is normal

G1L93 = G1L07 & (G1L97 # J1L545) # !G1L07 & G1L83 & !G1L97;


--G1L04 is exe_unit:inst1|alu:inst|alu_o[4]~2236 at LC_X14_Y15_N8
--operation mode is normal

G1L04 = G1L97 & (G1L93 & J1L65 # !G1L93 & (J1L67)) # !G1L97 & (G1L93);


--G1L14 is exe_unit:inst1|alu:inst|alu_o[5]~2237 at LC_X11_Y15_N2
--operation mode is normal

G1L14 = J1L67 & (G1L27 $ (G1L17 & !J1L555)) # !J1L67 & (G1L17 & !G1L27 & J1L555 # !G1L17 & (J1L555 # !G1L27));


--G1L24 is exe_unit:inst1|alu:inst|alu_o[5]~2238 at LC_X11_Y15_N3
--operation mode is normal

G1L24 = G1L07 & (G1L97) # !G1L07 & (G1L97 & J1L68 # !G1L97 & (G1L14));


--G1L34 is exe_unit:inst1|alu:inst|alu_o[5]~2239 at LC_X11_Y15_N0
--operation mode is normal

G1L34 = G1L07 & (G1L24 & (J1L66) # !G1L24 & J1L555) # !G1L07 & (G1L24);


--G1L44 is exe_unit:inst1|alu:inst|alu_o[6]~2240 at LC_X14_Y11_N2
--operation mode is normal

G1L44 = J1L68 & (G1L27 $ (G1L17 & !J1L565)) # !J1L68 & (G1L17 & !G1L27 & J1L565 # !G1L17 & (J1L565 # !G1L27));


--G1L54 is exe_unit:inst1|alu:inst|alu_o[6]~2241 at LC_X14_Y11_N3
--operation mode is normal

G1L54 = G1L97 & (G1L07) # !G1L97 & (G1L07 & J1L565 # !G1L07 & (G1L44));


--G1L64 is exe_unit:inst1|alu:inst|alu_o[6]~2242 at LC_X14_Y11_N4
--operation mode is normal

G1L64 = G1L54 & (J1L67 # !G1L97) # !G1L54 & J1L69 & (G1L97);


--G1L111 is exe_unit:inst1|alu:inst|reduce_nor~284 at LC_X11_Y15_N7
--operation mode is normal

G1L111 = G1L73 # G1L64 # G1L04 # G1L34;


--G1L211 is exe_unit:inst1|alu:inst|reduce_nor~285 at LC_X11_Y15_N1
--operation mode is normal

G1L211 = !G1L08 & !G1L47 & (G1L111 # G1L011);


--G1L23 is exe_unit:inst1|alu:inst|alu_o[2]~2243 at LC_X12_Y15_N5
--operation mode is normal

G1L23 = G1L27 & (G1L17 & J1L525 & J1L64 # !G1L17 & (J1L525 # J1L64)) # !G1L27 & (J1L64 $ (J1L525 # !G1L17));


--G1L33 is exe_unit:inst1|alu:inst|alu_o[2]~2244 at LC_X12_Y15_N2
--operation mode is normal

G1L33 = G1L97 & G1L07 # !G1L97 & (G1L07 & J1L525 # !G1L07 & (G1L23));


--G1L43 is exe_unit:inst1|alu:inst|alu_o[2]~2245 at LC_X12_Y15_N6
--operation mode is normal

G1L43 = G1L97 & (G1L33 & J1L63 # !G1L33 & (J1L65)) # !G1L97 & (G1L33);


--G1L65 is exe_unit:inst1|alu:inst|alu_o[10]~2246 at LC_X13_Y14_N5
--operation mode is normal

G1L65 = J1L621 & (G1L27 $ (!J1L506 & G1L17)) # !J1L621 & (J1L506 & (!G1L27 # !G1L17) # !J1L506 & !G1L17 & !G1L27);


--G1L75 is exe_unit:inst1|alu:inst|alu_o[10]~2247 at LC_X13_Y14_N6
--operation mode is normal

G1L75 = G1L97 & (G1L07) # !G1L97 & (G1L07 & J1L506 # !G1L07 & (G1L65));


--G1L85 is exe_unit:inst1|alu:inst|alu_o[10]~2248 at LC_X13_Y14_N7
--operation mode is normal

G1L85 = G1L75 & (J1L611 # !G1L97) # !G1L75 & J1L631 & G1L97;


--G1L311 is exe_unit:inst1|alu:inst|reduce_nor~286 at LC_X7_Y15_N5
--operation mode is normal

G1L311 = !G1L08 & !G1L47 & (G1L85 # G1L43);


--H1L3 is exe_unit:inst1|flagreg:inst1|c_flag~486 at LC_X8_Y17_N2
--operation mode is normal

H1L3 = H1_c_flag & H1L2;


--G1L39 is exe_unit:inst1|alu:inst|c~965 at LC_X8_Y16_N8
--operation mode is normal

G1L39 = D1L91 & J1L671 # !D1L91 & (J1L62 & G1L96);


--G1L49 is exe_unit:inst1|alu:inst|c~966 at LC_X7_Y15_N0
--operation mode is normal

G1L49 = !E1_tmp[11] & E1_tmp[10] & (E1_tmp[8] $ E1_tmp[9]);


--G1L59 is exe_unit:inst1|alu:inst|c~967 at LC_X8_Y16_N1
--operation mode is normal

G1L59 = G1L49 & H1_c_flag # !G1L49 & (G1L39);


--N3L84 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~606 at LC_X8_Y16_N0
--operation mode is normal

N3L84 = G1L91 & (N3L1 # J1L671) # !G1L91 & N3L1 & J1L671;


--G1L69 is exe_unit:inst1|alu:inst|c~968 at LC_X8_Y16_N2
--operation mode is normal

G1L69 = G1L2 & (G1L1 & (!N3L84) # !G1L1 & G1L59) # !G1L2 & (N3L84);


--D1L3 is id_unit:inst2|jmp_relv~1110 at LC_X7_Y17_N1
--operation mode is normal

E1_tmp[13]_qfbk = E1_tmp[13];
D1L3 = E1_tmp[14] & !E1_tmp[15] & E1_tmp[13]_qfbk & E1_tmp[12];

--E1_tmp[13] is mem_unit:inst3|tmp[13] at LC_X7_Y17_N1
--operation mode is normal

E1_tmp[13] = DFFEAS(D1L3, GLOBAL(clk), GLOBAL(reset), , F1_s, A1L93, , , VCC);


--D1L4 is id_unit:inst2|jmp_relv~1111 at LC_X9_Y16_N5
--operation mode is normal

D1L4 = !E1_tmp[8] & G1L96 & (!H1_o_flag);


--D1L5 is id_unit:inst2|jmp_relv~1112 at LC_X9_Y16_N8
--operation mode is normal

D1L5 = E1_tmp[8] & (E1_tmp[9] & H1_s_flag # !E1_tmp[9] & (H1_c_flag)) # !E1_tmp[8] & (!E1_tmp[9] # !H1_c_flag);


--D1L6 is id_unit:inst2|jmp_relv~1113 at LC_X9_Y16_N7
--operation mode is normal

D1L6 = !E1_tmp[9] & (E1_tmp[8] & (H1_z_flag) # !E1_tmp[8] & !H1_s_flag);


--D1L7 is id_unit:inst2|jmp_relv~1114 at LC_X9_Y16_N0
--operation mode is normal

D1L7 = E1_tmp[9] & (E1_tmp[8] & H1_o_flag # !E1_tmp[8] & (!H1_z_flag));


--D1L8 is id_unit:inst2|jmp_relv~1115 at LC_X9_Y16_N1
--operation mode is normal

D1L8 = E1_tmp[10] & (D1L6 # D1L7) # !E1_tmp[10] & D1L5;


--D1L9 is id_unit:inst2|jmp_relv~1116 at LC_X9_Y16_N2
--operation mode is normal

D1L9 = D1L3 & (D1L4 # D1L8 & !E1_tmp[11]);


--E1L69 is mem_unit:inst3|add~1713 at LC_X9_Y13_N3
--operation mode is normal

E1L69 = E1_tmp[7] & !F1_s & (D1L9);


--E1L331 is mem_unit:inst3|pc[3]~239 at LC_X11_Y12_N1
--operation mode is normal

E1L331 = !D1L9 & !F1_s;


--E1L431 is mem_unit:inst3|pc[3]~240 at LC_X7_Y17_N9
--operation mode is normal

E1L431 = D1L41 & !E1_tmp[12] & !E1_tmp[14] & E1L331;


--D1L23 is id_unit:inst2|reg_en[0]~62 at LC_X6_Y16_N5
--operation mode is normal

D1L23 = !D1L02 & !D1L72 & D1L13 & !E1_tmp[12];


--J1L664 is exe_unit:inst1|reg:inst2|reg_bank~6703 at LC_X6_Y16_N8
--operation mode is normal

J1L664 = D1L23 & G1L29 # !D1L23 & (E1_mem_data[15]);

--J1_reg_bank[5][15] is exe_unit:inst1|reg:inst2|reg_bank[5][15] at LC_X6_Y16_N8
--operation mode is normal

J1_reg_bank[5][15] = DFFEAS(J1L664, GLOBAL(clk), GLOBAL(reset), , J1L272, , , , );


--J1L381 is exe_unit:inst1|reg:inst2|reg_bank[0][4]~6704 at LC_X6_Y16_N7
--operation mode is normal

J1L381 = E1_tmp[12] & !D1L51 & (E1_tmp[14] # !D1L41) # !E1_tmp[12] & (!E1_tmp[14] # !D1L41);


--J1L1 is exe_unit:inst1|reg:inst2|Decoder~305 at LC_X10_Y12_N1
--operation mode is normal

J1L1 = E1_tmp[4] & !E1_tmp[5] & E1_tmp[6] & !E1_tmp[7];


--J1L272 is exe_unit:inst1|reg:inst2|reg_bank[5][2]~6705 at LC_X11_Y13_N9
--operation mode is normal

J1L272 = J1L1 & (D1L23 # !F1_s & !J1L381);


--J1L2 is exe_unit:inst1|reg:inst2|Decoder~306 at LC_X7_Y13_N8
--operation mode is normal

J1L2 = E1_tmp[4] & E1_tmp[7] & !E1_tmp[6] & !E1_tmp[5];


--J1L753 is exe_unit:inst1|reg:inst2|reg_bank[9][15]~6706 at LC_X7_Y13_N9
--operation mode is normal

J1L753 = J1L2 & (D1L23 # !F1_s & !J1L381);


--J1L3 is exe_unit:inst1|reg:inst2|Decoder~307 at LC_X7_Y13_N1
--operation mode is normal

J1L3 = E1_tmp[4] & !E1_tmp[7] & !E1_tmp[6] & !E1_tmp[5];


--J1L602 is exe_unit:inst1|reg:inst2|reg_bank[1][8]~6707 at LC_X7_Y13_N0
--operation mode is normal

J1L602 = J1L3 & (D1L23 # !F1_s & !J1L381);


--J1L4 is exe_unit:inst1|reg:inst2|Decoder~308 at LC_X10_Y12_N9
--operation mode is normal

J1L4 = E1_tmp[4] & !E1_tmp[5] & E1_tmp[6] & E1_tmp[7];


--J1L624 is exe_unit:inst1|reg:inst2|reg_bank[13][12]~6708 at LC_X10_Y8_N1
--operation mode is normal

J1L624 = J1L4 & (D1L23 # !J1L381 & !F1_s);


--J1L5 is exe_unit:inst1|reg:inst2|Decoder~309 at LC_X10_Y11_N3
--operation mode is normal

J1L5 = E1_tmp[5] & E1_tmp[7] & !E1_tmp[6] & !E1_tmp[4];


--J1L473 is exe_unit:inst1|reg:inst2|reg_bank[10][14]~6709 at LC_X10_Y11_N0
--operation mode is normal

J1L473 = J1L5 & (D1L23 # !F1_s & !J1L381);


--J1L6 is exe_unit:inst1|reg:inst2|Decoder~310 at LC_X10_Y11_N4
--operation mode is normal

J1L6 = E1_tmp[5] & !E1_tmp[7] & E1_tmp[6] & !E1_tmp[4];


--J1L492 is exe_unit:inst1|reg:inst2|reg_bank[6][6]~6710 at LC_X10_Y11_N6
--operation mode is normal

J1L492 = J1L6 & (D1L23 # !F1_s & !J1L381);


--J1L7 is exe_unit:inst1|reg:inst2|Decoder~311 at LC_X14_Y13_N4
--operation mode is normal

J1L7 = !E1_tmp[6] & E1_tmp[5] & !E1_tmp[7] & !E1_tmp[4];


--J1L722 is exe_unit:inst1|reg:inst2|reg_bank[2][11]~6711 at LC_X6_Y16_N1
--operation mode is normal

J1L722 = J1L7 & (D1L23 # !F1_s & !J1L381);


--J1L8 is exe_unit:inst1|reg:inst2|Decoder~312 at LC_X14_Y13_N6
--operation mode is normal

J1L8 = E1_tmp[6] & E1_tmp[5] & E1_tmp[7] & !E1_tmp[4];


--J1L444 is exe_unit:inst1|reg:inst2|reg_bank[14][12]~6712 at LC_X10_Y8_N2
--operation mode is normal

J1L444 = J1L8 & (D1L23 # !J1L381 & !F1_s);


--J1L9 is exe_unit:inst1|reg:inst2|Decoder~313 at LC_X6_Y9_N5
--operation mode is normal

J1L9 = !E1_tmp[5] & !E1_tmp[7] & !E1_tmp[4] & E1_tmp[6];


--J1L752 is exe_unit:inst1|reg:inst2|reg_bank[4][5]~6713 at LC_X6_Y9_N9
--operation mode is normal

J1L752 = J1L9 & (D1L23 # !F1_s & !J1L381);


--J1L01 is exe_unit:inst1|reg:inst2|Decoder~314 at LC_X6_Y9_N6
--operation mode is normal

J1L01 = !E1_tmp[5] & E1_tmp[7] & !E1_tmp[4] & !E1_tmp[6];


--J1L433 is exe_unit:inst1|reg:inst2|reg_bank[8][10]~6714 at LC_X6_Y9_N7
--operation mode is normal

J1L433 = J1L01 & (D1L23 # !F1_s & !J1L381);


--J1L11 is exe_unit:inst1|reg:inst2|Decoder~315 at LC_X6_Y8_N0
--operation mode is normal

J1L11 = !E1_tmp[5] & !E1_tmp[4] & !E1_tmp[6] & !E1_tmp[7];


--J1L481 is exe_unit:inst1|reg:inst2|reg_bank[0][4]~6715 at LC_X6_Y8_N8
--operation mode is normal

J1L481 = J1L11 & (D1L23 # !F1_s & !J1L381);


--J1L21 is exe_unit:inst1|reg:inst2|Decoder~316 at LC_X6_Y8_N6
--operation mode is normal

J1L21 = !E1_tmp[5] & !E1_tmp[4] & E1_tmp[6] & E1_tmp[7];


--J1L104 is exe_unit:inst1|reg:inst2|reg_bank[12][5]~6716 at LC_X6_Y8_N7
--operation mode is normal

J1L104 = J1L21 & (D1L23 # !F1_s & !J1L381);


--J1L31 is exe_unit:inst1|reg:inst2|Decoder~317 at LC_X11_Y8_N6
--operation mode is normal

J1L31 = E1_tmp[5] & E1_tmp[7] & E1_tmp[4] & !E1_tmp[6];


--J1L293 is exe_unit:inst1|reg:inst2|reg_bank[11][14]~6717 at LC_X11_Y8_N8
--operation mode is normal

J1L293 = J1L31 & (D1L23 # !J1L381 & !F1_s);


--J1L41 is exe_unit:inst1|reg:inst2|Decoder~318 at LC_X11_Y8_N0
--operation mode is normal

J1L41 = E1_tmp[5] & !E1_tmp[7] & E1_tmp[4] & E1_tmp[6];


--J1L713 is exe_unit:inst1|reg:inst2|reg_bank[7][11]~6718 at LC_X11_Y8_N1
--operation mode is normal

J1L713 = J1L41 & (D1L23 # !J1L381 & !F1_s);


--J1L51 is exe_unit:inst1|reg:inst2|Decoder~319 at LC_X11_Y9_N1
--operation mode is normal

J1L51 = !E1_tmp[6] & !E1_tmp[7] & E1_tmp[5] & E1_tmp[4];


--J1L532 is exe_unit:inst1|reg:inst2|reg_bank[3][1]~6719 at LC_X11_Y9_N2
--operation mode is normal

J1L532 = J1L51 & (D1L23 # !F1_s & !J1L381);


--J1L61 is exe_unit:inst1|reg:inst2|Decoder~320 at LC_X11_Y9_N7
--operation mode is normal

J1L61 = E1_tmp[6] & E1_tmp[7] & E1_tmp[5] & E1_tmp[4];


--J1L164 is exe_unit:inst1|reg:inst2|reg_bank[15][11]~6720 at LC_X11_Y9_N9
--operation mode is normal

J1L164 = J1L61 & (D1L23 # !F1_s & !J1L381);


--J1L764 is exe_unit:inst1|reg:inst2|reg_bank~6721 at LC_X10_Y11_N7
--operation mode is normal

J1L764 = D1L23 & (G1L57 & (N3L5) # !G1L57 & G1L87);


--J1L864 is exe_unit:inst1|reg:inst2|reg_bank~6722 at LC_X10_Y11_N5
--operation mode is normal

J1L864 = J1L764 # E1_mem_data[14] & !D1L23;

--J1_reg_bank[6][14] is exe_unit:inst1|reg:inst2|reg_bank[6][14] at LC_X10_Y11_N5
--operation mode is normal

J1_reg_bank[6][14] = DFFEAS(J1L864, GLOBAL(clk), GLOBAL(reset), , J1L492, , , , );


--J1L964 is exe_unit:inst1|reg:inst2|reg_bank~6723 at LC_X9_Y11_N7
--operation mode is normal

J1L964 = D1L23 & (G1L57 & N3L8 # !G1L57 & (G1L76));


--J1L074 is exe_unit:inst1|reg:inst2|reg_bank~6724 at LC_X9_Y11_N4
--operation mode is normal

J1L074 = J1L964 # E1_mem_data[13] & !D1L23;

--J1_reg_bank[6][13] is exe_unit:inst1|reg:inst2|reg_bank[6][13] at LC_X9_Y11_N4
--operation mode is normal

J1_reg_bank[6][13] = DFFEAS(J1L074, GLOBAL(clk), GLOBAL(reset), , J1L492, , , , );


--J1L174 is exe_unit:inst1|reg:inst2|reg_bank~6725 at LC_X14_Y14_N2
--operation mode is normal

J1L174 = D1L23 & (G1L57 & N3L11 # !G1L57 & (G1L46));


--J1L274 is exe_unit:inst1|reg:inst2|reg_bank~6726 at LC_X14_Y14_N9
--operation mode is normal

J1L274 = J1L174 # E1_mem_data[12] & (!D1L23);

--J1_reg_bank[10][12] is exe_unit:inst1|reg:inst2|reg_bank[10][12] at LC_X14_Y14_N9
--operation mode is normal

J1_reg_bank[10][12] = DFFEAS(J1L274, GLOBAL(clk), GLOBAL(reset), , J1L473, , , , );


--J1L374 is exe_unit:inst1|reg:inst2|reg_bank~6727 at LC_X9_Y14_N6
--operation mode is normal

J1L374 = D1L23 & (G1L57 & N3L41 # !G1L57 & (G1L16));


--J1L474 is exe_unit:inst1|reg:inst2|reg_bank~6728 at LC_X9_Y14_N2
--operation mode is normal

J1L474 = J1L374 # E1_mem_data[11] & (!D1L23);

--J1_reg_bank[5][11] is exe_unit:inst1|reg:inst2|reg_bank[5][11] at LC_X9_Y14_N2
--operation mode is normal

J1_reg_bank[5][11] = DFFEAS(J1L474, GLOBAL(clk), GLOBAL(reset), , J1L272, , , , );


--J1L574 is exe_unit:inst1|reg:inst2|reg_bank~6729 at LC_X13_Y14_N8
--operation mode is normal

J1L574 = D1L23 & (G1L57 & N3L61 # !G1L57 & (G1L85));


--J1L674 is exe_unit:inst1|reg:inst2|reg_bank~6730 at LC_X13_Y14_N2
--operation mode is normal

J1L674 = J1L574 # E1_mem_data[10] & !D1L23;

--J1_reg_bank[6][10] is exe_unit:inst1|reg:inst2|reg_bank[6][10] at LC_X13_Y14_N2
--operation mode is normal

J1_reg_bank[6][10] = DFFEAS(J1L674, GLOBAL(clk), GLOBAL(reset), , J1L492, , , , );


--J1L774 is exe_unit:inst1|reg:inst2|reg_bank~6731 at LC_X9_Y10_N5
--operation mode is normal

J1L774 = D1L23 & (G1L57 & (N3L91) # !G1L57 & G1L55);


--J1L874 is exe_unit:inst1|reg:inst2|reg_bank~6732 at LC_X9_Y10_N2
--operation mode is normal

J1L874 = J1L774 # !D1L23 & E1_mem_data[9];

--J1_reg_bank[6][9] is exe_unit:inst1|reg:inst2|reg_bank[6][9] at LC_X9_Y10_N2
--operation mode is normal

J1_reg_bank[6][9] = DFFEAS(J1L874, GLOBAL(clk), GLOBAL(reset), , J1L492, , , , );


--J1L974 is exe_unit:inst1|reg:inst2|reg_bank~6733 at LC_X14_Y12_N7
--operation mode is normal

J1L974 = D1L23 & (G1L57 & (N3L22) # !G1L57 & G1L25);


--J1L084 is exe_unit:inst1|reg:inst2|reg_bank~6734 at LC_X14_Y12_N4
--operation mode is normal

J1L084 = J1L974 # E1_mem_data[8] & !D1L23;

--J1_reg_bank[10][8] is exe_unit:inst1|reg:inst2|reg_bank[10][8] at LC_X14_Y12_N4
--operation mode is normal

J1_reg_bank[10][8] = DFFEAS(J1L084, GLOBAL(clk), GLOBAL(reset), , J1L473, , , , );


--J1L184 is exe_unit:inst1|reg:inst2|reg_bank~6735 at LC_X8_Y14_N8
--operation mode is normal

J1L184 = D1L23 & (G1L57 & N3L52 # !G1L57 & (G1L94));


--J1L284 is exe_unit:inst1|reg:inst2|reg_bank~6736 at LC_X8_Y14_N9
--operation mode is normal

J1L284 = J1L184 # !D1L23 & E1_mem_data[7];

--J1_reg_bank[5][7] is exe_unit:inst1|reg:inst2|reg_bank[5][7] at LC_X8_Y14_N9
--operation mode is normal

J1_reg_bank[5][7] = DFFEAS(J1L284, GLOBAL(clk), GLOBAL(reset), , J1L272, , , , );


--E1L79 is mem_unit:inst3|add~1714 at LC_X9_Y13_N4
--operation mode is normal

E1L79 = E1_tmp[6] & D1L9 & !F1_s;


--J1L384 is exe_unit:inst1|reg:inst2|reg_bank~6737 at LC_X14_Y11_N6
--operation mode is normal

J1L384 = D1L23 & (G1L57 & N3L82 # !G1L57 & (G1L64));


--J1L484 is exe_unit:inst1|reg:inst2|reg_bank~6738 at LC_X14_Y11_N9
--operation mode is normal

J1L484 = J1L384 # E1_mem_data[6] & !D1L23;

--J1_reg_bank[6][6] is exe_unit:inst1|reg:inst2|reg_bank[6][6] at LC_X14_Y11_N9
--operation mode is normal

J1_reg_bank[6][6] = DFFEAS(J1L484, GLOBAL(clk), GLOBAL(reset), , J1L492, , , , );


--E1L89 is mem_unit:inst3|add~1715 at LC_X9_Y13_N6
--operation mode is normal

E1L89 = E1_tmp[5] & (!F1_s & D1L9);


--J1L584 is exe_unit:inst1|reg:inst2|reg_bank~6739 at LC_X8_Y13_N4
--operation mode is normal

J1L584 = D1L23 & (G1L57 & (N3L03) # !G1L57 & G1L34);


--J1L684 is exe_unit:inst1|reg:inst2|reg_bank~6740 at LC_X12_Y10_N8
--operation mode is normal

J1L684 = J1L584 # E1_mem_data[5] & !D1L23;

--J1_reg_bank[6][5] is exe_unit:inst1|reg:inst2|reg_bank[6][5] at LC_X12_Y10_N8
--operation mode is normal

J1_reg_bank[6][5] = DFFEAS(J1L684, GLOBAL(clk), GLOBAL(reset), , J1L492, , , , );


--E1L99 is mem_unit:inst3|add~1716 at LC_X12_Y13_N1
--operation mode is normal

E1L99 = E1_tmp[4] & !F1_s & D1L9;


--J1L784 is exe_unit:inst1|reg:inst2|reg_bank~6741 at LC_X14_Y15_N4
--operation mode is normal

J1L784 = D1L23 & (G1L57 & N3L33 # !G1L57 & (G1L04));


--J1L884 is exe_unit:inst1|reg:inst2|reg_bank~6742 at LC_X15_Y15_N2
--operation mode is normal

J1L884 = J1L784 # !D1L23 & E1_mem_data[4];

--J1_reg_bank[10][4] is exe_unit:inst1|reg:inst2|reg_bank[10][4] at LC_X15_Y15_N2
--operation mode is normal

J1_reg_bank[10][4] = DFFEAS(J1L884, GLOBAL(clk), GLOBAL(reset), , J1L473, , , , );


--E1L001 is mem_unit:inst3|add~1717 at LC_X11_Y12_N8
--operation mode is normal

E1L001 = D1L9 & E1_tmp[3] & !F1_s;


--J1L984 is exe_unit:inst1|reg:inst2|reg_bank~6743 at LC_X8_Y13_N9
--operation mode is normal

J1L984 = D1L23 & (G1L57 & N3L63 # !G1L57 & (G1L73));


--J1L094 is exe_unit:inst1|reg:inst2|reg_bank~6744 at LC_X8_Y13_N6
--operation mode is normal

J1L094 = J1L984 # !D1L23 & E1_mem_data[3];

--J1_reg_bank[5][3] is exe_unit:inst1|reg:inst2|reg_bank[5][3] at LC_X8_Y13_N6
--operation mode is normal

J1_reg_bank[5][3] = DFFEAS(J1L094, GLOBAL(clk), GLOBAL(reset), , J1L272, , , , );


--E1L101 is mem_unit:inst3|add~1718 at LC_X11_Y12_N9
--operation mode is normal

E1L101 = !F1_s & (D1L9 & E1_tmp[2]);


--J1L194 is exe_unit:inst1|reg:inst2|reg_bank~6745 at LC_X12_Y15_N7
--operation mode is normal

J1L194 = D1L23 & (G1L57 & N3L93 # !G1L57 & (G1L43));


--J1L294 is exe_unit:inst1|reg:inst2|reg_bank~6746 at LC_X12_Y15_N8
--operation mode is normal

J1L294 = J1L194 # E1_mem_data[2] & !D1L23;

--J1_reg_bank[6][2] is exe_unit:inst1|reg:inst2|reg_bank[6][2] at LC_X12_Y15_N8
--operation mode is normal

J1_reg_bank[6][2] = DFFEAS(J1L294, GLOBAL(clk), GLOBAL(reset), , J1L492, , , , );


--E1L201 is mem_unit:inst3|add~1719 at LC_X13_Y8_N4
--operation mode is normal

E1L201 = !F1_s & (E1_tmp[1] & D1L9);


--J1L394 is exe_unit:inst1|reg:inst2|reg_bank~6747 at LC_X14_Y16_N2
--operation mode is normal

J1L394 = D1L23 & (G1L57 & N3L24 # !G1L57 & (G1L13));


--J1L494 is exe_unit:inst1|reg:inst2|reg_bank~6748 at LC_X14_Y16_N5
--operation mode is normal

J1L494 = J1L394 # E1_mem_data[1] & !D1L23;

--J1_reg_bank[6][1] is exe_unit:inst1|reg:inst2|reg_bank[6][1] at LC_X14_Y16_N5
--operation mode is normal

J1_reg_bank[6][1] = DFFEAS(J1L494, GLOBAL(clk), GLOBAL(reset), , J1L492, , , , );


--E1L301 is mem_unit:inst3|add~1720 at LC_X7_Y16_N6
--operation mode is normal

E1L301 = F1_s # E1_tmp[0] # !D1L9;


--J1L594 is exe_unit:inst1|reg:inst2|reg_bank~6749 at LC_X8_Y15_N9
--operation mode is normal

J1L594 = D1L23 & (G1L82) # !D1L23 & E1_mem_data[0];

--J1_reg_bank[10][0] is exe_unit:inst1|reg:inst2|reg_bank[10][0] at LC_X8_Y15_N9
--operation mode is normal

J1_reg_bank[10][0] = DFFEAS(J1L594, GLOBAL(clk), GLOBAL(reset), , J1L473, , , , );


--G1L3 is exe_unit:inst1|alu:inst|addsub_b[0]~1232 at LC_X10_Y16_N7
--operation mode is normal

G1L3 = G1L1 # D1L71;


--G1L4 is exe_unit:inst1|alu:inst|addsub_b[0]~1233 at LC_X10_Y15_N0
--operation mode is normal

G1L4 = G1L2 & (G1L3 & (!J1L505) # !G1L3 & !D1L12) # !G1L2 & (J1L505);


--N3L54 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~609 at LC_X10_Y15_N2
--operation mode is arithmetic

N3L54_cout_0 = !D1L32 & G1L02;
N3L54 = CARRY(N3L54_cout_0);

--N3L64 is exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~609COUT1_613 at LC_X10_Y15_N2
--operation mode is arithmetic

N3L64_cout_1 = !D1L32 & G1L02;
N3L64 = CARRY(N3L64_cout_1);


--G1L81 is exe_unit:inst1|alu:inst|addsub_b[14]~1234 at LC_X11_Y13_N3
--operation mode is normal

G1L81 = J1L546 & !G1L2 # !J1L546 & G1L2 & (G1L1 # D1L71);


--G1L71 is exe_unit:inst1|alu:inst|addsub_b[13]~1235 at LC_X11_Y14_N4
--operation mode is normal

G1L71 = J1L536 & (!G1L2) # !J1L536 & G1L2 & (D1L71 # G1L1);


--G1L61 is exe_unit:inst1|alu:inst|addsub_b[12]~1236 at LC_X10_Y17_N9
--operation mode is normal

G1L61 = G1L2 & (G1L3 & !J1L526 # !G1L3 & (!D1L12)) # !G1L2 & (J1L526);


--G1L51 is exe_unit:inst1|alu:inst|addsub_b[11]~1237 at LC_X8_Y10_N2
--operation mode is normal

G1L51 = J1L516 & (!G1L2) # !J1L516 & G1L2 & (D1L71 # G1L1);


--G1L41 is exe_unit:inst1|alu:inst|addsub_b[10]~1238 at LC_X11_Y14_N5
--operation mode is normal

G1L41 = J1L506 & (!G1L2) # !J1L506 & G1L2 & (D1L71 # G1L1);


--G1L31 is exe_unit:inst1|alu:inst|addsub_b[9]~1239 at LC_X11_Y14_N9
--operation mode is normal

G1L31 = J1L595 & (!G1L2) # !J1L595 & G1L2 & (D1L71 # G1L1);


--G1L21 is exe_unit:inst1|alu:inst|addsub_b[8]~1240 at LC_X11_Y16_N4
--operation mode is normal

G1L21 = G1L2 & (G1L3 & !J1L585 # !G1L3 & (!D1L12)) # !G1L2 & (J1L585);


--G1L11 is exe_unit:inst1|alu:inst|addsub_b[7]~1241 at LC_X9_Y12_N7
--operation mode is normal

G1L11 = G1L2 & !J1L575 & (D1L71 # G1L1) # !G1L2 & J1L575;


--G1L01 is exe_unit:inst1|alu:inst|addsub_b[6]~1242 at LC_X11_Y14_N8
--operation mode is normal

G1L01 = J1L565 & (!G1L2) # !J1L565 & G1L2 & (D1L71 # G1L1);


--G1L9 is exe_unit:inst1|alu:inst|addsub_b[5]~1243 at LC_X8_Y16_N4
--operation mode is normal

G1L9 = J1L555 & (!G1L2) # !J1L555 & G1L2 & (G1L1 # D1L71);


--G1L8 is exe_unit:inst1|alu:inst|addsub_b[4]~1244 at LC_X10_Y15_N1
--operation mode is normal

G1L8 = G1L2 & (G1L3 & (!J1L545) # !G1L3 & !D1L12) # !G1L2 & (J1L545);


--G1L7 is exe_unit:inst1|alu:inst|addsub_b[3]~1245 at LC_X10_Y16_N5
--operation mode is normal

G1L7 = G1L2 & !J1L535 & (G1L1 # D1L71) # !G1L2 & (J1L535);


--G1L6 is exe_unit:inst1|alu:inst|addsub_b[2]~1246 at LC_X10_Y16_N8
--operation mode is normal

G1L6 = G1L2 & !J1L525 & (G1L1 # D1L71) # !G1L2 & (J1L525);


--G1L5 is exe_unit:inst1|alu:inst|addsub_b[1]~1247 at LC_X9_Y9_N2
--operation mode is normal

G1L5 = J1L515 & (!G1L2) # !J1L515 & G1L2 & (G1L1 # D1L71);


--D1L11 is id_unit:inst2|mem_wr~67 at LC_X7_Y17_N5
--operation mode is normal

D1L11 = D1L51 & !E1_tmp[12] & F1_s # !D1L01;


--E1_mem_data[15] is mem_unit:inst3|mem_data[15] at LC_X6_Y16_N3
--operation mode is normal

E1_mem_data[15] = GLOBAL(D1L11) & (E1_mem_data[15]) # !GLOBAL(D1L11) & A1L73;


--E1_mem_data[14] is mem_unit:inst3|mem_data[14] at LC_X10_Y19_N2
--operation mode is normal

E1_mem_data[14] = GLOBAL(D1L11) & E1_mem_data[14] # !GLOBAL(D1L11) & (A1L83);


--E1_mem_data[13] is mem_unit:inst3|mem_data[13] at LC_X7_Y19_N3
--operation mode is normal

E1_mem_data[13] = GLOBAL(D1L11) & (E1_mem_data[13]) # !GLOBAL(D1L11) & A1L93;


--E1_mem_data[12] is mem_unit:inst3|mem_data[12] at LC_X8_Y18_N3
--operation mode is normal

E1_mem_data[12] = GLOBAL(D1L11) & (E1_mem_data[12]) # !GLOBAL(D1L11) & A1L04;


--E1_mem_data[11] is mem_unit:inst3|mem_data[11] at LC_X9_Y17_N9
--operation mode is normal

E1_mem_data[11] = GLOBAL(D1L11) & E1_mem_data[11] # !GLOBAL(D1L11) & (A1L14);


--E1_mem_data[10] is mem_unit:inst3|mem_data[10] at LC_X13_Y19_N2
--operation mode is normal

E1_mem_data[10] = GLOBAL(D1L11) & E1_mem_data[10] # !GLOBAL(D1L11) & (A1L24);


--E1_mem_data[9] is mem_unit:inst3|mem_data[9] at LC_X9_Y19_N2
--operation mode is normal

E1_mem_data[9] = GLOBAL(D1L11) & E1_mem_data[9] # !GLOBAL(D1L11) & (A1L34);


--E1_mem_data[8] is mem_unit:inst3|mem_data[8] at LC_X14_Y18_N3
--operation mode is normal

E1_mem_data[8] = GLOBAL(D1L11) & (E1_mem_data[8]) # !GLOBAL(D1L11) & A1L44;


--E1_mem_data[7] is mem_unit:inst3|mem_data[7] at LC_X8_Y19_N2
--operation mode is normal

E1_mem_data[7] = GLOBAL(D1L11) & E1_mem_data[7] # !GLOBAL(D1L11) & (A1L54);


--E1_mem_data[6] is mem_unit:inst3|mem_data[6] at LC_X16_Y11_N3
--operation mode is normal

E1_mem_data[6] = GLOBAL(D1L11) & (E1_mem_data[6]) # !GLOBAL(D1L11) & A1L64;


--E1_mem_data[5] is mem_unit:inst3|mem_data[5] at LC_X12_Y10_N9
--operation mode is normal

E1_mem_data[5] = GLOBAL(D1L11) & (E1_mem_data[5]) # !GLOBAL(D1L11) & A1L74;


--E1_mem_data[4] is mem_unit:inst3|mem_data[4] at LC_X15_Y15_N8
--operation mode is normal

E1_mem_data[4] = GLOBAL(D1L11) & E1_mem_data[4] # !GLOBAL(D1L11) & (A1L84);


--E1_mem_data[3] is mem_unit:inst3|mem_data[3] at LC_X8_Y13_N3
--operation mode is normal

E1_mem_data[3] = GLOBAL(D1L11) & (E1_mem_data[3]) # !GLOBAL(D1L11) & A1L94;


--E1_mem_data[2] is mem_unit:inst3|mem_data[2] at LC_X9_Y18_N0
--operation mode is normal

E1_mem_data[2] = GLOBAL(D1L11) & E1_mem_data[2] # !GLOBAL(D1L11) & (A1L05);


--E1_mem_data[1] is mem_unit:inst3|mem_data[1] at LC_X14_Y16_N8
--operation mode is normal

E1_mem_data[1] = GLOBAL(D1L11) & (E1_mem_data[1]) # !GLOBAL(D1L11) & A1L15;


--E1_mem_data[0] is mem_unit:inst3|mem_data[0] at LC_X9_Y18_N1
--operation mode is normal

E1_mem_data[0] = GLOBAL(D1L11) & E1_mem_data[0] # !GLOBAL(D1L11) & (A1L25);


--G1L02 is exe_unit:inst1|alu:inst|addsub_cin~62 at LC_X11_Y16_N1
--operation mode is normal

G1L02 = D1L22 & (H1_c_flag) # !D1L22 & (G1L1 # D1L12);


--E1L7 is mem_unit:inst3|addr_bus[0]~2003 at LC_X7_Y16_N1
--operation mode is normal

E1L7 = !F1_s & !E1_tmp[12] & D1L51 # !D1L01;


--B1L691 is debug_unit:inst|debug_out[15]~1238 at LC_X16_Y9_N0
--operation mode is normal

B1L691 = reg_sel[1] & A1L67;


--G1L97 is exe_unit:inst1|alu:inst|alu_o[14]~2249 at LC_X11_Y15_N8
--operation mode is normal

G1L97 = E1_tmp[10] & E1_tmp[8] & !E1_tmp[11] & E1_tmp[9] # !E1_tmp[10] & (E1_tmp[11] & !E1_tmp[9]);


--G1L08 is exe_unit:inst1|alu:inst|alu_o[14]~2250 at LC_X11_Y15_N5
--operation mode is normal

G1L08 = !E1_tmp[8] & !E1_tmp[11] & (E1_tmp[10] # E1_tmp[9]);


--E1L531 is mem_unit:inst3|pc[3]~241 at LC_X7_Y17_N4
--operation mode is normal

E1L531 = F1_s # D1L9 # !E1_tmp[14] & D1L41;


--G1L101 is exe_unit:inst1|alu:inst|o~807 at LC_X7_Y15_N6
--operation mode is normal

G1L101 = E1_tmp[11] # E1_tmp[9] & E1_tmp[8] # !E1_tmp[9] & (!E1_tmp[10]);


--B1L791 is debug_unit:inst|debug_out[15]~1239 at LC_X8_Y12_N4
--operation mode is normal

B1L791 = reg_sel[5] # reg_sel[4] & (reg_sel[3] # B1L181);


--B1L181 is debug_unit:inst|debug_out[15]~1035 at LC_X15_Y10_N5
--operation mode is normal

B1L181 = reg_sel[1] # reg_sel[0] # reg_sel[2];


--~GND is ~GND at LC_X13_Y7_N2
--operation mode is normal

~GND = GND;


--clk is clk at PIN_29
--operation mode is input

clk = INPUT();


--reset is reset at PIN_240
--operation mode is input

reset = INPUT();


--reg_sel[3] is reg_sel[3] at PIN_15
--operation mode is input

reg_sel[3] = INPUT();


--reg_sel[4] is reg_sel[4] at PIN_16
--operation mode is input

reg_sel[4] = INPUT();


--reg_sel[5] is reg_sel[5] at PIN_17
--operation mode is input

reg_sel[5] = INPUT();


--reg_sel[2] is reg_sel[2] at PIN_14
--operation mode is input

reg_sel[2] = INPUT();


--reg_sel[1] is reg_sel[1] at PIN_13
--operation mode is input

reg_sel[1] = INPUT();


--reg_sel[0] is reg_sel[0] at PIN_12
--operation mode is input

reg_sel[0] = INPUT();


--wr is wr at PIN_75
--operation mode is output

wr = OUTPUT(E1L922);


--c_flag is c_flag at PIN_86
--operation mode is output

c_flag = OUTPUT(H1_o_flag);


--s_flag is s_flag at PIN_83
--operation mode is output

s_flag = OUTPUT(H1_z_flag);


--z_flag is z_flag at PIN_85
--operation mode is output

z_flag = OUTPUT(H1_s_flag);


--o_flag is o_flag at PIN_84
--operation mode is output

o_flag = OUTPUT(H1_c_flag);


--addr_bus[15] is addr_bus[15] at PIN_64
--operation mode is output

addr_bus[15] = OUTPUT(E1L25);


--addr_bus[14] is addr_bus[14] at PIN_63
--operation mode is output

addr_bus[14] = OUTPUT(E1L94);


--addr_bus[13] is addr_bus[13] at PIN_62
--operation mode is output

addr_bus[13] = OUTPUT(E1L64);


--addr_bus[12] is addr_bus[12] at PIN_61
--operation mode is output

addr_bus[12] = OUTPUT(E1L34);


--addr_bus[11] is addr_bus[11] at PIN_60
--operation mode is output

addr_bus[11] = OUTPUT(E1L04);


--addr_bus[10] is addr_bus[10] at PIN_59
--operation mode is output

addr_bus[10] = OUTPUT(E1L73);


--addr_bus[9] is addr_bus[9] at PIN_58
--operation mode is output

addr_bus[9] = OUTPUT(E1L43);


--addr_bus[8] is addr_bus[8] at PIN_57
--operation mode is output

addr_bus[8] = OUTPUT(E1L13);


--addr_bus[7] is addr_bus[7] at PIN_48
--operation mode is output

addr_bus[7] = OUTPUT(E1L82);


--addr_bus[6] is addr_bus[6] at PIN_47
--operation mode is output

addr_bus[6] = OUTPUT(E1L52);


--addr_bus[5] is addr_bus[5] at PIN_46
--operation mode is output

addr_bus[5] = OUTPUT(E1L22);


--addr_bus[4] is addr_bus[4] at PIN_45
--operation mode is output

addr_bus[4] = OUTPUT(E1L91);


--addr_bus[3] is addr_bus[3] at PIN_44
--operation mode is output

addr_bus[3] = OUTPUT(E1L61);


--addr_bus[2] is addr_bus[2] at PIN_43
--operation mode is output

addr_bus[2] = OUTPUT(E1L31);


--addr_bus[1] is addr_bus[1] at PIN_42
--operation mode is output

addr_bus[1] = OUTPUT(E1L01);


--addr_bus[0] is addr_bus[0] at PIN_41
--operation mode is output

addr_bus[0] = OUTPUT(E1L6);


--debug_out[15] is debug_out[15] at PIN_181
--operation mode is output

debug_out[15] = OUTPUT(B1L591);


--debug_out[14] is debug_out[14] at PIN_180
--operation mode is output

debug_out[14] = OUTPUT(B1L081);


--debug_out[13] is debug_out[13] at PIN_179
--operation mode is output

debug_out[13] = OUTPUT(B1L861);


--debug_out[12] is debug_out[12] at PIN_178
--operation mode is output

debug_out[12] = OUTPUT(B1L651);


--debug_out[11] is debug_out[11] at PIN_177
--operation mode is output

debug_out[11] = OUTPUT(B1L441);


--debug_out[10] is debug_out[10] at PIN_175
--operation mode is output

debug_out[10] = OUTPUT(B1L231);


--debug_out[9] is debug_out[9] at PIN_174
--operation mode is output

debug_out[9] = OUTPUT(B1L021);


--debug_out[8] is debug_out[8] at PIN_173
--operation mode is output

debug_out[8] = OUTPUT(B1L801);


--debug_out[7] is debug_out[7] at PIN_165
--operation mode is output

debug_out[7] = OUTPUT(B1L69);


--debug_out[6] is debug_out[6] at PIN_164
--operation mode is output

debug_out[6] = OUTPUT(B1L48);


--debug_out[5] is debug_out[5] at PIN_163
--operation mode is output

debug_out[5] = OUTPUT(B1L27);


--debug_out[4] is debug_out[4] at PIN_162
--operation mode is output

debug_out[4] = OUTPUT(B1L06);


--debug_out[3] is debug_out[3] at PIN_161
--operation mode is output

debug_out[3] = OUTPUT(B1L84);


--debug_out[2] is debug_out[2] at PIN_160
--operation mode is output

debug_out[2] = OUTPUT(B1L63);


--debug_out[1] is debug_out[1] at PIN_159
--operation mode is output

debug_out[1] = OUTPUT(B1L42);


--debug_out[0] is debug_out[0] at PIN_158
--operation mode is output

debug_out[0] = OUTPUT(B1L21);


--A1L73 is data_bus~0 at PIN_237
--operation mode is bidir

A1L73 = data_bus[15];

--data_bus[15] is data_bus[15] at PIN_237
--operation mode is bidir

data_bus[15]_tri_out = TRI(J1L556, D1L11);
data_bus[15] = BIDIR(data_bus[15]_tri_out);


--A1L83 is data_bus~1 at PIN_236
--operation mode is bidir

A1L83 = data_bus[14];

--data_bus[14] is data_bus[14] at PIN_236
--operation mode is bidir

data_bus[14]_tri_out = TRI(J1L546, D1L11);
data_bus[14] = BIDIR(data_bus[14]_tri_out);


--A1L93 is data_bus~2 at PIN_235
--operation mode is bidir

A1L93 = data_bus[13];

--data_bus[13] is data_bus[13] at PIN_235
--operation mode is bidir

data_bus[13]_tri_out = TRI(J1L536, D1L11);
data_bus[13] = BIDIR(data_bus[13]_tri_out);


--A1L04 is data_bus~3 at PIN_234
--operation mode is bidir

A1L04 = data_bus[12];

--data_bus[12] is data_bus[12] at PIN_234
--operation mode is bidir

data_bus[12]_tri_out = TRI(J1L526, D1L11);
data_bus[12] = BIDIR(data_bus[12]_tri_out);


--A1L14 is data_bus~4 at PIN_226
--operation mode is bidir

A1L14 = data_bus[11];

--data_bus[11] is data_bus[11] at PIN_226
--operation mode is bidir

data_bus[11]_tri_out = TRI(J1L516, D1L11);
data_bus[11] = BIDIR(data_bus[11]_tri_out);


--A1L24 is data_bus~5 at PIN_225
--operation mode is bidir

A1L24 = data_bus[10];

--data_bus[10] is data_bus[10] at PIN_225
--operation mode is bidir

data_bus[10]_tri_out = TRI(J1L506, D1L11);
data_bus[10] = BIDIR(data_bus[10]_tri_out);


--A1L34 is data_bus~6 at PIN_224
--operation mode is bidir

A1L34 = data_bus[9];

--data_bus[9] is data_bus[9] at PIN_224
--operation mode is bidir

data_bus[9]_tri_out = TRI(J1L595, D1L11);
data_bus[9] = BIDIR(data_bus[9]_tri_out);


--A1L44 is data_bus~7 at PIN_233
--operation mode is bidir

A1L44 = data_bus[8];

--data_bus[8] is data_bus[8] at PIN_233
--operation mode is bidir

data_bus[8]_tri_out = TRI(J1L585, D1L11);
data_bus[8] = BIDIR(data_bus[8]_tri_out);


--A1L54 is data_bus~8 at PIN_217
--operation mode is bidir

A1L54 = data_bus[7];

--data_bus[7] is data_bus[7] at PIN_217
--operation mode is bidir

data_bus[7]_tri_out = TRI(J1L575, D1L11);
data_bus[7] = BIDIR(data_bus[7]_tri_out);


--A1L64 is data_bus~9 at PIN_216
--operation mode is bidir

A1L64 = data_bus[6];

--data_bus[6] is data_bus[6] at PIN_216
--operation mode is bidir

data_bus[6]_tri_out = TRI(J1L565, D1L11);
data_bus[6] = BIDIR(data_bus[6]_tri_out);


--A1L74 is data_bus~10 at PIN_215
--operation mode is bidir

A1L74 = data_bus[5];

--data_bus[5] is data_bus[5] at PIN_215
--operation mode is bidir

data_bus[5]_tri_out = TRI(J1L555, D1L11);
data_bus[5] = BIDIR(data_bus[5]_tri_out);


--A1L84 is data_bus~11 at PIN_214
--operation mode is bidir

A1L84 = data_bus[4];

--data_bus[4] is data_bus[4] at PIN_214
--operation mode is bidir

data_bus[4]_tri_out = TRI(J1L545, D1L11);
data_bus[4] = BIDIR(data_bus[4]_tri_out);


--A1L94 is data_bus~12 at PIN_203
--operation mode is bidir

A1L94 = data_bus[3];

--data_bus[3] is data_bus[3] at PIN_203
--operation mode is bidir

data_bus[3]_tri_out = TRI(J1L535, D1L11);
data_bus[3] = BIDIR(data_bus[3]_tri_out);


--A1L05 is data_bus~13 at PIN_202
--operation mode is bidir

A1L05 = data_bus[2];

--data_bus[2] is data_bus[2] at PIN_202
--operation mode is bidir

data_bus[2]_tri_out = TRI(J1L525, D1L11);
data_bus[2] = BIDIR(data_bus[2]_tri_out);


--A1L15 is data_bus~14 at PIN_201
--operation mode is bidir

A1L15 = data_bus[1];

--data_bus[1] is data_bus[1] at PIN_201
--operation mode is bidir

data_bus[1]_tri_out = TRI(J1L515, D1L11);
data_bus[1] = BIDIR(data_bus[1]_tri_out);


--A1L25 is data_bus~15 at PIN_200
--operation mode is bidir

A1L25 = data_bus[0];

--data_bus[0] is data_bus[0] at PIN_200
--operation mode is bidir

data_bus[0]_tri_out = TRI(J1L505, D1L11);
data_bus[0] = BIDIR(data_bus[0]_tri_out);




