#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Aug 27 14:06:50 2024
# Process ID: 3991744
# Current directory: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.runs/clk_wizard_0_synth_1
# Command line: vivado -log clk_wizard_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wizard_0.tcl
# Log file: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.runs/clk_wizard_0_synth_1/clk_wizard_0.vds
# Journal file: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.runs/clk_wizard_0_synth_1/vivado.jou
# Running On: iitg-Precision-3660, OS: Linux, CPU Frequency: 2159.419 MHz, CPU Physical cores: 16, Host memory: 33317 MB
#-----------------------------------------------------------
source clk_wizard_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wizard_0
Command: synth_design -top clk_wizard_0 -part xcvc1902-vsva2197-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3991803
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.852 ; gain = 405.777 ; free physical = 17057 ; free virtual = 21353
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DCO_DCLK_DIV' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:52]
WARNING: [Synth 8-11065] parameter 'DCNT_B' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:54]
WARNING: [Synth 8-11065] parameter 'DCO_CODE_INIT' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:56]
WARNING: [Synth 8-11065] parameter 'DCO_CODE_FINAL' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:57]
WARNING: [Synth 8-11065] parameter 'BCODE_B' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:58]
WARNING: [Synth 8-11065] parameter 'T_RST' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:60]
WARNING: [Synth 8-11065] parameter 'T1_RST' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:61]
WARNING: [Synth 8-11065] parameter 'RCNT_B' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:62]
WARNING: [Synth 8-11065] parameter 'T_DCO' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:66]
WARNING: [Synth 8-11065] parameter 'T_DCO_SYN' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:70]
WARNING: [Synth 8-11065] parameter 'T_CAL_STEP' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:74]
WARNING: [Synth 8-11065] parameter 'SESSION_END' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:76]
WARNING: [Synth 8-11065] parameter 'S_RST' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:80]
WARNING: [Synth 8-11065] parameter 'S_1' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:81]
WARNING: [Synth 8-11065] parameter 'S_2' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:82]
WARNING: [Synth 8-11065] parameter 'S_3' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:83]
WARNING: [Synth 8-11065] parameter 'S_4' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:84]
WARNING: [Synth 8-11065] parameter 'S_5' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:85]
WARNING: [Synth 8-11065] parameter 'S_6' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:86]
WARNING: [Synth 8-11065] parameter 'S_7' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:87]
WARNING: [Synth 8-11065] parameter 'S_8' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:88]
WARNING: [Synth 8-11065] parameter 'S_9' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:89]
WARNING: [Synth 8-11065] parameter 'S_10' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:90]
WARNING: [Synth 8-11065] parameter 'S_11' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:91]
WARNING: [Synth 8-11065] parameter 'S_12' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:92]
WARNING: [Synth 8-11065] parameter 'S_13' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:93]
WARNING: [Synth 8-11065] parameter 'S_14' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:94]
WARNING: [Synth 8-11065] parameter 'S_15' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:95]
WARNING: [Synth 8-11065] parameter 'S_FINISH' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:96]
WARNING: [Synth 8-11065] parameter 'DONT_CARE_STATE' becomes localparam in 'clk_wizard_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv:97]
INFO: [Synth 8-6157] synthesizing module 'clk_wizard_0' [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/synth/clk_wizard_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'clk_wizard_0_clk_wiz_top' [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:47]
INFO: [Synth 8-6157] synthesizing module 'clk_wizard_0_clocking_structure' [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_structure.v:47]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/iitg/VivadoFull/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/home/iitg/VivadoFull/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6157] synthesizing module 'MMCME5' [/home/iitg/VivadoFull/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82769]
INFO: [Synth 8-6155] done synthesizing module 'MMCME5' (0#1) [/home/iitg/VivadoFull/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82769]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/iitg/VivadoFull/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/iitg/VivadoFull/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'clk_wizard_0_clocking_structure' (0#1) [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_structure.v:47]
INFO: [Synth 8-6155] done synthesizing module 'clk_wizard_0_clk_wiz_top' (0#1) [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:47]
INFO: [Synth 8-6155] done synthesizing module 'clk_wizard_0' (0#1) [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/synth/clk_wizard_0.v:53]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:342]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:343]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:344]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:345]
WARNING: [Synth 8-3848] Net s_axi_arready in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:346]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:347]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:348]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:349]
WARNING: [Synth 8-3848] Net clk_stop in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:378]
WARNING: [Synth 8-3848] Net clk_glitch in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:379]
WARNING: [Synth 8-3848] Net clk_oor in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:380]
WARNING: [Synth 8-3848] Net interrupt in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:381]
WARNING: [Synth 8-3848] Net locked_fb in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:398]
WARNING: [Synth 8-3848] Net clkfb_out_p in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:403]
WARNING: [Synth 8-3848] Net clkfb_out_n in module/entity clk_wizard_0_clk_wiz_top does not have driver. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v:404]
WARNING: [Synth 8-7129] Port clkin1_deskew in module clk_wizard_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkin2_deskew in module clk_wizard_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb1_deskew in module clk_wizard_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb2_deskew in module clk_wizard_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awready in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wready in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[1] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[0] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bvalid in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arready in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[31] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[30] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[29] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[28] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[27] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[26] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[25] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[24] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[23] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[22] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[21] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[20] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[19] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[18] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[17] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[16] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[15] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[14] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[13] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[12] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[11] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[10] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[9] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[8] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[7] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[6] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[5] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[4] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[3] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[2] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[1] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[0] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[1] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[0] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rvalid in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[3] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[2] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[1] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[0] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[3] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[2] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[1] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[0] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[3] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[2] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[1] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[0] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port locked_fb in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb_out_p in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb_out_n in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aclk in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aresetn in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[4] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[3] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[2] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awvalid in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[7] in module clk_wizard_0_clk_wiz_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2686.789 ; gain = 484.715 ; free physical = 16954 ; free virtual = 21253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2695.695 ; gain = 493.621 ; free physical = 16952 ; free virtual = 21251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2695.695 ; gain = 493.621 ; free physical = 16952 ; free virtual = 21251
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.664 ; gain = 0.000 ; free physical = 16945 ; free virtual = 21245
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wizard_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wizard_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.runs/clk_wizard_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.runs/clk_wizard_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.570 ; gain = 0.000 ; free physical = 16896 ; free virtual = 21189
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2829.605 ; gain = 0.000 ; free physical = 16896 ; free virtual = 21189
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2829.605 ; gain = 627.531 ; free physical = 16892 ; free virtual = 21188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2829.605 ; gain = 627.531 ; free physical = 16892 ; free virtual = 21188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.runs/clk_wizard_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP = true for clk_in1_n. (constraint file  auto generated constraint).
Applied set_property KEEP = true for clk_in1_p. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2829.605 ; gain = 627.531 ; free physical = 16892 ; free virtual = 21188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2829.605 ; gain = 627.531 ; free physical = 16892 ; free virtual = 21188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2829.605 ; gain = 627.531 ; free physical = 16892 ; free virtual = 21187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3528.379 ; gain = 1326.305 ; free physical = 16184 ; free virtual = 20467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3528.379 ; gain = 1326.305 ; free physical = 16184 ; free virtual = 20467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `clk_wizard_0_clk_wiz_top`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `clk_wizard_0_clk_wiz_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `clk_wizard_0`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `clk_wizard_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3537.395 ; gain = 1335.320 ; free physical = 16176 ; free virtual = 20459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3552.270 ; gain = 1350.195 ; free physical = 16175 ; free virtual = 20458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3552.270 ; gain = 1350.195 ; free physical = 16175 ; free virtual = 20458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3552.270 ; gain = 1350.195 ; free physical = 16175 ; free virtual = 20458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3552.270 ; gain = 1350.195 ; free physical = 16175 ; free virtual = 20458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3552.270 ; gain = 1350.195 ; free physical = 16175 ; free virtual = 20458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3552.270 ; gain = 1350.195 ; free physical = 16175 ; free virtual = 20458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |MMCME5 |     1|
|3     |IBUFDS |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3552.270 ; gain = 1350.195 ; free physical = 16175 ; free virtual = 20458
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3552.270 ; gain = 1216.285 ; free physical = 16175 ; free virtual = 20458
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3552.277 ; gain = 1350.195 ; free physical = 16175 ; free virtual = 20458
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3552.277 ; gain = 0.000 ; free physical = 16175 ; free virtual = 20458
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/clock_primitive_inst/MMCME5_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3598.051 ; gain = 0.000 ; free physical = 16421 ; free virtual = 20704
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instance 

Synth Design complete | Checksum: 3b99658
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 3598.086 ; gain = 2173.469 ; free physical = 16418 ; free virtual = 20701
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2979.248; main = 2979.248; forked = 410.043
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3786.859; main = 3598.055; forked = 989.301
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3598.086 ; gain = 0.000 ; free physical = 16418 ; free virtual = 20701
INFO: [Common 17-1381] The checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.runs/clk_wizard_0_synth_1/clk_wizard_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_wizard_0, cache-ID = c739d3888cf8260b
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3654.078 ; gain = 0.000 ; free physical = 16424 ; free virtual = 20708
INFO: [Common 17-1381] The checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.runs/clk_wizard_0_synth_1/clk_wizard_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_wizard_0_utilization_synth.rpt -pb clk_wizard_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 14:07:20 2024...
