\hypertarget{group__flags}{}\section{Flags}
\label{group__flags}\index{Flags@{Flags}}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
const unsigned int \hyperlink{group__flags_gae4f56c2a60bbe4bd2e44c5b19cbe8762}{Eigen\+::\+Row\+Major\+Bit} = 0x1
\item 
const unsigned int \hyperlink{group__flags_gaa34e83bae46a8eeae4e69ebe3aaecbed}{Eigen\+::\+Eval\+Before\+Nesting\+Bit} = 0x2
\item 
E\+I\+G\+E\+N\+\_\+\+D\+E\+P\+R\+E\+C\+A\+T\+ED const unsigned int \hyperlink{group__flags_ga0972b20dc004d13984e642b3bd12532e}{Eigen\+::\+Eval\+Before\+Assigning\+Bit} = 0x4
\item 
const unsigned int \hyperlink{group__flags_ga1a306a438e1ab074e8be59512e887b9f}{Eigen\+::\+Packet\+Access\+Bit} = 0x8
\item 
const unsigned int \hyperlink{group__flags_ga4b983a15d57cd55806df618ac544d09e}{Eigen\+::\+Linear\+Access\+Bit} = 0x10
\item 
const unsigned int \hyperlink{group__flags_gae2c323957f20dfdc6cb8f44428eaec1a}{Eigen\+::\+Lvalue\+Bit} = 0x20
\item 
const unsigned int \hyperlink{group__flags_gabf1e9d0516a933445a4c307ad8f14915}{Eigen\+::\+Direct\+Access\+Bit} = 0x40
\item 
E\+I\+G\+E\+N\+\_\+\+D\+E\+P\+R\+E\+C\+A\+T\+ED const unsigned int \hyperlink{group__flags_gac5795adacd266512a26890973503ed88}{Eigen\+::\+Aligned\+Bit} = 0x80
\item 
const unsigned int \hyperlink{group__flags_ga3c186ad80ddcf5e2ed3d7ee31cca1860}{Eigen\+::\+No\+Preferred\+Storage\+Order\+Bit} = 0x200
\item 
const unsigned int \hyperlink{group__flags_gaed0244284da47a2b8661261431173caf}{Eigen\+::\+Compressed\+Access\+Bit} = 0x400
\end{DoxyCompactItemize}


\subsection{Detailed Description}
These are the possible bits which can be OR\textquotesingle{}ed to constitute the flags of a matrix or expression.

It is important to note that these flags are a purely compile-\/time notion. They are a compile-\/time property of an expression type, implemented as enum\textquotesingle{}s. They are not stored in memory at runtime, and they do not incur any runtime overhead.

\begin{DoxySeeAlso}{See also}
\hyperlink{group___core___module_a9784b8701c2d1c79fa8000e1b3ebdb8baba17ecd6acac1351b99647317b211148}{Matrix\+Base\+::\+Flags} 
\end{DoxySeeAlso}


\subsection{Variable Documentation}
\mbox{\Hypertarget{group__flags_gac5795adacd266512a26890973503ed88}\label{group__flags_gac5795adacd266512a26890973503ed88}} 
\index{Flags@{Flags}!Aligned\+Bit@{Aligned\+Bit}}
\index{Aligned\+Bit@{Aligned\+Bit}!Flags@{Flags}}
\subsubsection{\texorpdfstring{Aligned\+Bit}{AlignedBit}}
{\footnotesize\ttfamily E\+I\+G\+E\+N\+\_\+\+D\+E\+P\+R\+E\+C\+A\+T\+ED const unsigned int Eigen\+::\+Aligned\+Bit = 0x80}

\begin{DoxyRefDesc}{Deprecated}
\item[\hyperlink{deprecated__deprecated000013}{Deprecated}]means the first coefficient packet is guaranteed to be aligned. An expression cannot has the Aligned\+Bit without the Packet\+Access\+Bit flag. In other words, this means we are allow to perform an aligned packet access to the first element regardless of the expression kind\+: \end{DoxyRefDesc}

\begin{DoxyCode}
expression.packet<\hyperlink{group__enums_gga45fe06e29902b7a2773de05ba27b47a1ad37d4c71425bb286e9b4103830538fbf}{Aligned}>(0);
\end{DoxyCode}


\begin{DoxyRefDesc}{Deprecated}
\item[\hyperlink{deprecated__deprecated000057}{Deprecated}]means the first coefficient packet is guaranteed to be aligned. An expression cannot has the Aligned\+Bit without the Packet\+Access\+Bit flag. In other words, this means we are allow to perform an aligned packet access to the first element regardless of the expression kind\+: \end{DoxyRefDesc}

\begin{DoxyCode}
expression.packet<\hyperlink{group__enums_gga45fe06e29902b7a2773de05ba27b47a1ad37d4c71425bb286e9b4103830538fbf}{Aligned}>(0);
\end{DoxyCode}
 

Definition at line \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source_l00162}{162} of file \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source}{eigen/\+Eigen/src/\+Core/util/\+Constants.\+h}.

\mbox{\Hypertarget{group__flags_gaed0244284da47a2b8661261431173caf}\label{group__flags_gaed0244284da47a2b8661261431173caf}} 
\index{Flags@{Flags}!Compressed\+Access\+Bit@{Compressed\+Access\+Bit}}
\index{Compressed\+Access\+Bit@{Compressed\+Access\+Bit}!Flags@{Flags}}
\subsubsection{\texorpdfstring{Compressed\+Access\+Bit}{CompressedAccessBit}}
{\footnotesize\ttfamily const unsigned int Eigen\+::\+Compressed\+Access\+Bit = 0x400}

Means that the underlying coefficients can be accessed through pointers to the sparse (un)compressed storage format, that is, the expression provides\+: 
\begin{DoxyCode}
\textcolor{keyword}{inline} \textcolor{keyword}{const} Scalar* valuePtr() \textcolor{keyword}{const};
\textcolor{keyword}{inline} \textcolor{keyword}{const} \hyperlink{namespace_eigen_a62e77e0933482dafde8fe197d9a2cfde}{Index}* innerIndexPtr() \textcolor{keyword}{const};
\textcolor{keyword}{inline} \textcolor{keyword}{const} \hyperlink{namespace_eigen_a62e77e0933482dafde8fe197d9a2cfde}{Index}* outerIndexPtr() \textcolor{keyword}{const};
\textcolor{keyword}{inline} \textcolor{keyword}{const} \hyperlink{namespace_eigen_a62e77e0933482dafde8fe197d9a2cfde}{Index}* innerNonZeroPtr() \textcolor{keyword}{const};
\end{DoxyCode}
 

Definition at line \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source_l00186}{186} of file \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source}{eigen/\+Eigen/src/\+Core/util/\+Constants.\+h}.

\mbox{\Hypertarget{group__flags_gabf1e9d0516a933445a4c307ad8f14915}\label{group__flags_gabf1e9d0516a933445a4c307ad8f14915}} 
\index{Flags@{Flags}!Direct\+Access\+Bit@{Direct\+Access\+Bit}}
\index{Direct\+Access\+Bit@{Direct\+Access\+Bit}!Flags@{Flags}}
\subsubsection{\texorpdfstring{Direct\+Access\+Bit}{DirectAccessBit}}
{\footnotesize\ttfamily const unsigned int Eigen\+::\+Direct\+Access\+Bit = 0x40}

Means that the underlying array of coefficients can be directly accessed as a plain strided array. The memory layout of the array of coefficients must be exactly the natural one suggested by rows(), cols(), outer\+Stride(), inner\+Stride(), and the Row\+Major\+Bit. This rules out expressions such as \hyperlink{group___core___module_class_eigen_1_1_diagonal}{Diagonal}, whose coefficients, though referencable, do not have such a regular memory layout.

See the comment on Lvalue\+Bit for an explanation of how Lvalue\+Bit and Direct\+Access\+Bit are mutually orthogonal. 

Definition at line \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source_l00150}{150} of file \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source}{eigen/\+Eigen/src/\+Core/util/\+Constants.\+h}.

\mbox{\Hypertarget{group__flags_ga0972b20dc004d13984e642b3bd12532e}\label{group__flags_ga0972b20dc004d13984e642b3bd12532e}} 
\index{Flags@{Flags}!Eval\+Before\+Assigning\+Bit@{Eval\+Before\+Assigning\+Bit}}
\index{Eval\+Before\+Assigning\+Bit@{Eval\+Before\+Assigning\+Bit}!Flags@{Flags}}
\subsubsection{\texorpdfstring{Eval\+Before\+Assigning\+Bit}{EvalBeforeAssigningBit}}
{\footnotesize\ttfamily E\+I\+G\+E\+N\+\_\+\+D\+E\+P\+R\+E\+C\+A\+T\+ED const unsigned int Eigen\+::\+Eval\+Before\+Assigning\+Bit = 0x4}

\begin{DoxyRefDesc}{Deprecated}
\item[\hyperlink{deprecated__deprecated000012}{Deprecated}]means the expression should be evaluated before any assignment \end{DoxyRefDesc}


\begin{DoxyRefDesc}{Deprecated}
\item[\hyperlink{deprecated__deprecated000056}{Deprecated}]means the expression should be evaluated before any assignment \end{DoxyRefDesc}


Definition at line \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source_l00071}{71} of file \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source}{eigen/\+Eigen/src/\+Core/util/\+Constants.\+h}.

\mbox{\Hypertarget{group__flags_gaa34e83bae46a8eeae4e69ebe3aaecbed}\label{group__flags_gaa34e83bae46a8eeae4e69ebe3aaecbed}} 
\index{Flags@{Flags}!Eval\+Before\+Nesting\+Bit@{Eval\+Before\+Nesting\+Bit}}
\index{Eval\+Before\+Nesting\+Bit@{Eval\+Before\+Nesting\+Bit}!Flags@{Flags}}
\subsubsection{\texorpdfstring{Eval\+Before\+Nesting\+Bit}{EvalBeforeNestingBit}}
{\footnotesize\ttfamily const unsigned int Eigen\+::\+Eval\+Before\+Nesting\+Bit = 0x2}

means the expression should be evaluated by the calling expression 

Definition at line \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source_l00065}{65} of file \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source}{eigen/\+Eigen/src/\+Core/util/\+Constants.\+h}.

\mbox{\Hypertarget{group__flags_ga4b983a15d57cd55806df618ac544d09e}\label{group__flags_ga4b983a15d57cd55806df618ac544d09e}} 
\index{Flags@{Flags}!Linear\+Access\+Bit@{Linear\+Access\+Bit}}
\index{Linear\+Access\+Bit@{Linear\+Access\+Bit}!Flags@{Flags}}
\subsubsection{\texorpdfstring{Linear\+Access\+Bit}{LinearAccessBit}}
{\footnotesize\ttfamily const unsigned int Eigen\+::\+Linear\+Access\+Bit = 0x10}

Short version\+: means the expression can be seen as 1D vector.

Long version\+: means that one can access the coefficients of this expression by coeff(int), and coeff\+Ref(int) in the case of a lvalue expression. These index-\/based access methods are guaranteed to not have to do any runtime computation of a (row, col)-\/pair from the index, so that it is guaranteed that whenever it is available, index-\/based access is at least as fast as (row,col)-\/based access. Expressions for which that isn\textquotesingle{}t possible don\textquotesingle{}t have the Linear\+Access\+Bit.

If both Packet\+Access\+Bit and Linear\+Access\+Bit are set, then the packets of this expression can be accessed by packet(int), and write\+Packet(int) in the case of a lvalue expression.

Typically, all vector expressions have the Linear\+Access\+Bit, but there is one exception\+: \hyperlink{group___core___module_class_eigen_1_1_product}{Product} expressions don\textquotesingle{}t have it, because it would be troublesome for vectorization, even when the \hyperlink{group___core___module_class_eigen_1_1_product}{Product} is a vector expression. Thus, vector \hyperlink{group___core___module_class_eigen_1_1_product}{Product} expressions allow index-\/based coefficient access but not index-\/based packet access, so they don\textquotesingle{}t have the Linear\+Access\+Bit. 

Definition at line \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source_l00125}{125} of file \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source}{eigen/\+Eigen/src/\+Core/util/\+Constants.\+h}.

\mbox{\Hypertarget{group__flags_gae2c323957f20dfdc6cb8f44428eaec1a}\label{group__flags_gae2c323957f20dfdc6cb8f44428eaec1a}} 
\index{Flags@{Flags}!Lvalue\+Bit@{Lvalue\+Bit}}
\index{Lvalue\+Bit@{Lvalue\+Bit}!Flags@{Flags}}
\subsubsection{\texorpdfstring{Lvalue\+Bit}{LvalueBit}}
{\footnotesize\ttfamily const unsigned int Eigen\+::\+Lvalue\+Bit = 0x20}

Means the expression has a coeff\+Ref() method, i.\+e. is writable as its individual coefficients are directly addressable. This rules out read-\/only expressions.

Note that Direct\+Access\+Bit and Lvalue\+Bit are mutually orthogonal, as there are examples of expression having one but note the other\+: \begin{DoxyItemize}
\item writable expressions that don\textquotesingle{}t have a very simple memory layout as a strided array, have Lvalue\+Bit but not Direct\+Access\+Bit \item Map-\/to-\/const expressions, for example Map$<$const Matrix$>$, have Direct\+Access\+Bit but not Lvalue\+Bit\end{DoxyItemize}
Expressions having Lvalue\+Bit also have their coeff() method returning a const reference instead of returning a new value. 

Definition at line \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source_l00139}{139} of file \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source}{eigen/\+Eigen/src/\+Core/util/\+Constants.\+h}.

\mbox{\Hypertarget{group__flags_ga3c186ad80ddcf5e2ed3d7ee31cca1860}\label{group__flags_ga3c186ad80ddcf5e2ed3d7ee31cca1860}} 
\index{Flags@{Flags}!No\+Preferred\+Storage\+Order\+Bit@{No\+Preferred\+Storage\+Order\+Bit}}
\index{No\+Preferred\+Storage\+Order\+Bit@{No\+Preferred\+Storage\+Order\+Bit}!Flags@{Flags}}
\subsubsection{\texorpdfstring{No\+Preferred\+Storage\+Order\+Bit}{NoPreferredStorageOrderBit}}
{\footnotesize\ttfamily const unsigned int Eigen\+::\+No\+Preferred\+Storage\+Order\+Bit = 0x200}

for an expression, this means that the storage order can be either row-\/major or column-\/major. The precise choice will be decided at evaluation time or when combined with other expressions. \begin{DoxySeeAlso}{See also}
\hyperlink{group__flags_gae4f56c2a60bbe4bd2e44c5b19cbe8762}{Row\+Major\+Bit}, \hyperlink{group___topic_storage_orders}{Topic\+Storage\+Orders} 
\end{DoxySeeAlso}


Definition at line \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source_l00173}{173} of file \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source}{eigen/\+Eigen/src/\+Core/util/\+Constants.\+h}.

\mbox{\Hypertarget{group__flags_ga1a306a438e1ab074e8be59512e887b9f}\label{group__flags_ga1a306a438e1ab074e8be59512e887b9f}} 
\index{Flags@{Flags}!Packet\+Access\+Bit@{Packet\+Access\+Bit}}
\index{Packet\+Access\+Bit@{Packet\+Access\+Bit}!Flags@{Flags}}
\subsubsection{\texorpdfstring{Packet\+Access\+Bit}{PacketAccessBit}}
{\footnotesize\ttfamily const unsigned int Eigen\+::\+Packet\+Access\+Bit = 0x8}

Short version\+: means the expression might be vectorized

Long version\+: means that the coefficients can be handled by packets and start at a memory location whose alignment meets the requirements of the present C\+PU architecture for optimized packet access. In the fixed-\/size case, there is the additional condition that it be possible to access all the coefficients by packets (this implies the requirement that the size be a multiple of 16 bytes, and that any nontrivial strides don\textquotesingle{}t break the alignment). In the dynamic-\/size case, there is no such condition on the total size and strides, so it might not be possible to access all coeffs by packets.

\begin{DoxyNote}{Note}
This bit can be set regardless of whether vectorization is actually enabled. To check for actual vectorizability, see {\itshape Actual\+Packet\+Access\+Bit}. 
\end{DoxyNote}


Definition at line \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source_l00089}{89} of file \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source}{eigen/\+Eigen/src/\+Core/util/\+Constants.\+h}.

\mbox{\Hypertarget{group__flags_gae4f56c2a60bbe4bd2e44c5b19cbe8762}\label{group__flags_gae4f56c2a60bbe4bd2e44c5b19cbe8762}} 
\index{Flags@{Flags}!Row\+Major\+Bit@{Row\+Major\+Bit}}
\index{Row\+Major\+Bit@{Row\+Major\+Bit}!Flags@{Flags}}
\subsubsection{\texorpdfstring{Row\+Major\+Bit}{RowMajorBit}}
{\footnotesize\ttfamily const unsigned int Eigen\+::\+Row\+Major\+Bit = 0x1}

for a matrix, this means that the storage order is row-\/major. If this bit is not set, the storage order is column-\/major. For an expression, this determines the storage order of the matrix created by evaluation of that expression. \begin{DoxySeeAlso}{See also}
\hyperlink{group___topic_storage_orders}{Topic\+Storage\+Orders} 
\end{DoxySeeAlso}


Definition at line \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source_l00061}{61} of file \hyperlink{eigen_2_eigen_2src_2_core_2util_2_constants_8h_source}{eigen/\+Eigen/src/\+Core/util/\+Constants.\+h}.

