[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2847697 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2847697 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2847697 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11348437 heartbeat IPC: 1.176 cumulative IPC: 1.176 (Simulation time: 00 hr 01 min 46 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18438302 heartbeat IPC: 1.41 cumulative IPC: 1.283 (Simulation time: 00 hr 02 min 44 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 26283827 heartbeat IPC: 1.275 cumulative IPC: 1.28 (Simulation time: 00 hr 03 min 46 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 33713680 heartbeat IPC: 1.346 cumulative IPC: 1.296 (Simulation time: 00 hr 04 min 45 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 30865983 cumulative IPC: 1.296 (Simulation time: 00 hr 04 min 45 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 30865983 cumulative IPC: 1.296 (Simulation time: 00 hr 04 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.296 instructions: 40000002 cycles: 30865983
CPU 0 Branch Prediction Accuracy: 95.57% MPKI: 10.01 Average ROB Occupancy at Mispredict: 47.94
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 8.139
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197787 HIT:     194178 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197787 HIT:     194178 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568465 HIT:     460793 MISS:     107672 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430567 HIT:     343482 MISS:      87085 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35375 HIT:      21825 MISS:      13550 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95446 HIT:      95215 MISS:        231 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        271 MISS:       6806 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.08 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3347243 HIT:    3075762 MISS:     271481 MSHR_MERGE:      71781
cpu0->cpu0_L1I LOAD         ACCESS:    3347243 HIT:    3075762 MISS:     271481 MSHR_MERGE:      71781
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.423 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13239190 HIT:   12820242 MISS:     418948 MSHR_MERGE:     145625
cpu0->cpu0_L1D LOAD         ACCESS:    7346463 HIT:    7048604 MISS:     297859 MSHR_MERGE:      66992
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884987 HIT:    5770992 MISS:     113995 MSHR_MERGE:      78616
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        646 MISS:       7094 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.75 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2958544 HIT:    2913587 MISS:      44957 MSHR_MERGE:      29084
cpu0->cpu0_ITLB LOAD         ACCESS:    2958544 HIT:    2913587 MISS:      44957 MSHR_MERGE:      29084
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.36 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12510047 HIT:   12268554 MISS:     241493 MSHR_MERGE:      59579
cpu0->cpu0_DTLB LOAD         ACCESS:   12510047 HIT:   12268554 MISS:     241493 MSHR_MERGE:      59579
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.838 cycles
cpu0->LLC TOTAL        ACCESS:     135940 HIT:     128607 MISS:       7333 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87085 HIT:      83915 MISS:       3170 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13550 HIT:      10835 MISS:       2715 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28499 HIT:      28398 MISS:        101 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6806 HIT:       5459 MISS:       1347 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        490
  ROW_BUFFER_MISS:       6742
  AVG DBUS CONGESTED CYCLE: 5.261
Channel 0 WQ ROW_BUFFER_HIT:         10
  ROW_BUFFER_MISS:        123
  FULL:          0
Channel 0 REFRESHES ISSUED:       2572
