- ğŸ‘‹ Hi, Iâ€™m @ITSSHUBHAMSR
- ğŸ‘€ Iâ€™m interested in Frontend VLSI Design
- ğŸŒ± Iâ€™m currently learning Verilog HDL, System Verilog, UVM & Phython Scripting.
- ğŸ’ï¸ Iâ€™m looking to collaborate on RTL Design
- ğŸ“« Itsshubhamsr@gmail.com
  

<!---
ITSSHUBHAMSR/ITSSHUBHAMSR is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
