Layer Pairs Export File for PCB: C:\Users\jeqi\Documents\GD_Power_Meter\GD_Power_Meter_Draft.PCBDOC
LayersSetName=Top_Bot_Plated_Thru_Holes|DrillFile=gd_power_meter_draft-plated.txt|LayerPairs=gtl,gbl
