{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529492015792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529492015793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 13:53:35 2018 " "Processing started: Wed Jun 20 13:53:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529492015793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529492015793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Top -c VGA_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Top -c VGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529492015794 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529492016064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Top " "Found entity 1: VGA_Top" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529492016155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529492016155 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_Freq_Div.v(7) " "Verilog HDL information at VGA_Freq_Div.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_Freq_Div.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Freq_Div.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529492016156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Freq_Div.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Freq_Div.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Freq_Div " "Found entity 1: VGA_Freq_Div" {  } { { "VGA_Freq_Div.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Freq_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529492016156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529492016156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.v" "" { Text "/home/student/scoalafpga/VGA/Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529492016157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529492016157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Sync_Calc.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Sync_Calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Sync_Calc " "Found entity 1: VGA_Sync_Calc" {  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529492016158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529492016158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Colour_Mem.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Colour_Mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Colour_Mem " "Found entity 1: VGA_Colour_Mem" {  } { { "VGA_Colour_Mem.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Colour_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529492016158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529492016158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Top " "Elaborating entity \"VGA_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529492016225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Colour_Mem VGA_Colour_Mem:DUT0 " "Elaborating entity \"VGA_Colour_Mem\" for hierarchy \"VGA_Colour_Mem:DUT0\"" {  } { { "VGA_Top.v" "DUT0" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529492016244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Freq_Div VGA_Freq_Div:DUT1 " "Elaborating entity \"VGA_Freq_Div\" for hierarchy \"VGA_Freq_Div:DUT1\"" {  } { { "VGA_Top.v" "DUT1" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529492016246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Sync_Calc VGA_Sync_Calc:DUT2 " "Elaborating entity \"VGA_Sync_Calc\" for hierarchy \"VGA_Sync_Calc:DUT2\"" {  } { { "VGA_Top.v" "DUT2" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529492016248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Sync_Calc.v(28) " "Verilog HDL assignment warning at VGA_Sync_Calc.v(28): truncated value with size 32 to match size of target (12)" {  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529492016249 "|VGA_Top|VGA_Sync_Calc:DUT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Sync_Calc.v(33) " "Verilog HDL assignment warning at VGA_Sync_Calc.v(33): truncated value with size 32 to match size of target (12)" {  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529492016249 "|VGA_Top|VGA_Sync_Calc:DUT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Sync_Calc.v(39) " "Verilog HDL assignment warning at VGA_Sync_Calc.v(39): truncated value with size 32 to match size of target (12)" {  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529492016249 "|VGA_Top|VGA_Sync_Calc:DUT2"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/scoalafpga/VGA/output_files/VGA_Top.map.smsg " "Generated suppressed messages file /home/student/scoalafpga/VGA/output_files/VGA_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529492017000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529492017106 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529492017106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529492017178 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529492017178 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529492017178 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529492017178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529492017191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 13:53:37 2018 " "Processing ended: Wed Jun 20 13:53:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529492017191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529492017191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529492017191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529492017191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529492019030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529492019031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 13:53:38 2018 " "Processing started: Wed Jun 20 13:53:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529492019031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529492019031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_Top -c VGA_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_Top -c VGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529492019031 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529492019055 ""}
{ "Info" "0" "" "Project  = VGA_Top" {  } {  } 0 0 "Project  = VGA_Top" 0 0 "Fitter" 0 0 1529492019056 ""}
{ "Info" "0" "" "Revision = VGA_Top" {  } {  } 0 0 "Revision = VGA_Top" 0 0 "Fitter" 0 0 1529492019056 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1529492019163 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_Top EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"VGA_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529492019167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529492019206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529492019206 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529492019434 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529492019451 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529492019774 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529492019774 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529492019774 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529492019774 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529492019787 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529492019787 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529492019787 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529492019787 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 49 " "No exact pin location assignment(s) for 24 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XPOS\[0\] " "Pin XPOS\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { XPOS[0] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { XPOS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XPOS\[1\] " "Pin XPOS\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { XPOS[1] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { XPOS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XPOS\[2\] " "Pin XPOS\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { XPOS[2] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { XPOS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XPOS\[3\] " "Pin XPOS\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { XPOS[3] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { XPOS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XPOS\[4\] " "Pin XPOS\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { XPOS[4] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { XPOS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XPOS\[5\] " "Pin XPOS\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { XPOS[5] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { XPOS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XPOS\[6\] " "Pin XPOS\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { XPOS[6] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { XPOS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XPOS\[7\] " "Pin XPOS\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { XPOS[7] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { XPOS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XPOS\[8\] " "Pin XPOS\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { XPOS[8] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { XPOS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XPOS\[9\] " "Pin XPOS\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { XPOS[9] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { XPOS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XPOS\[10\] " "Pin XPOS\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { XPOS[10] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { XPOS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XPOS\[11\] " "Pin XPOS\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { XPOS[11] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { XPOS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YPOS\[0\] " "Pin YPOS\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { YPOS[0] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { YPOS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YPOS\[1\] " "Pin YPOS\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { YPOS[1] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { YPOS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YPOS\[2\] " "Pin YPOS\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { YPOS[2] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { YPOS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YPOS\[3\] " "Pin YPOS\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { YPOS[3] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { YPOS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YPOS\[4\] " "Pin YPOS\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { YPOS[4] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { YPOS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YPOS\[5\] " "Pin YPOS\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { YPOS[5] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { YPOS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YPOS\[6\] " "Pin YPOS\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { YPOS[6] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { YPOS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YPOS\[7\] " "Pin YPOS\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { YPOS[7] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { YPOS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YPOS\[8\] " "Pin YPOS\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { YPOS[8] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { YPOS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YPOS\[9\] " "Pin YPOS\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { YPOS[9] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { YPOS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YPOS\[10\] " "Pin YPOS\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { YPOS[10] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { YPOS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YPOS\[11\] " "Pin YPOS\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { YPOS[11] } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 8 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { YPOS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1529492019847 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1529492019847 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Top.sdc " "Synopsys Design Constraints File file not found: 'VGA_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529492019972 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529492019973 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1529492019978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529492020006 ""}  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "/opt/altera/13.01sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.01sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 1 0 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529492020006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Freq_Div:DUT1\|P_CLK  " "Automatically promoted node VGA_Freq_Div:DUT1\|P_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529492020006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Freq_Div:DUT1\|P_CLK~0 " "Destination node VGA_Freq_Div:DUT1\|P_CLK~0" {  } { { "VGA_Freq_Div.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Freq_Div.v" 3 -1 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_Freq_Div:DUT1|P_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529492020006 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529492020006 ""}  } { { "VGA_Freq_Div.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Freq_Div.v" 3 -1 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_Freq_Div:DUT1|P_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529492020006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Sync_Calc:DUT2\|OUT_SYNC  " "Automatically promoted node VGA_Sync_Calc:DUT2\|OUT_SYNC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529492020006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HSYNC~0 " "Destination node HSYNC~0" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 7 -1 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSYNC~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529492020006 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529492020006 ""}  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 4 -1 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_Sync_Calc:DUT2|OUT_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529492020006 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529492020076 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529492020077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529492020077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529492020079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529492020080 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529492020080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529492020080 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529492020081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529492020097 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1529492020098 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529492020098 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1529492020101 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1529492020101 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1529492020101 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529492020102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 29 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529492020102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 14 29 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529492020102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529492020102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529492020102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 29 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529492020102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 39 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529492020102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529492020102 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1529492020102 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1529492020102 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529492020114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529492020844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529492020982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529492020990 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529492021581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529492021581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529492021650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1529492022364 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529492022364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529492022525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1529492022527 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529492022527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1529492022539 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529492022543 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISP_ACTIVE 0 " "Pin \"DISP_ACTIVE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HSYNC 0 " "Pin \"HSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSYNC 0 " "Pin \"VSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XPOS\[0\] 0 " "Pin \"XPOS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XPOS\[1\] 0 " "Pin \"XPOS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XPOS\[2\] 0 " "Pin \"XPOS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XPOS\[3\] 0 " "Pin \"XPOS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XPOS\[4\] 0 " "Pin \"XPOS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XPOS\[5\] 0 " "Pin \"XPOS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XPOS\[6\] 0 " "Pin \"XPOS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XPOS\[7\] 0 " "Pin \"XPOS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XPOS\[8\] 0 " "Pin \"XPOS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XPOS\[9\] 0 " "Pin \"XPOS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XPOS\[10\] 0 " "Pin \"XPOS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XPOS\[11\] 0 " "Pin \"XPOS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YPOS\[0\] 0 " "Pin \"YPOS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YPOS\[1\] 0 " "Pin \"YPOS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YPOS\[2\] 0 " "Pin \"YPOS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YPOS\[3\] 0 " "Pin \"YPOS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YPOS\[4\] 0 " "Pin \"YPOS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YPOS\[5\] 0 " "Pin \"YPOS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YPOS\[6\] 0 " "Pin \"YPOS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YPOS\[7\] 0 " "Pin \"YPOS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YPOS\[8\] 0 " "Pin \"YPOS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YPOS\[9\] 0 " "Pin \"YPOS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YPOS\[10\] 0 " "Pin \"YPOS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YPOS\[11\] 0 " "Pin \"YPOS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ro\[0\] 0 " "Pin \"Ro\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ro\[1\] 0 " "Pin \"Ro\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ro\[2\] 0 " "Pin \"Ro\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ro\[3\] 0 " "Pin \"Ro\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Go\[0\] 0 " "Pin \"Go\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Go\[1\] 0 " "Pin \"Go\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Go\[2\] 0 " "Pin \"Go\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Go\[3\] 0 " "Pin \"Go\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bo\[0\] 0 " "Pin \"Bo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bo\[1\] 0 " "Pin \"Bo\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bo\[2\] 0 " "Pin \"Bo\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bo\[3\] 0 " "Pin \"Bo\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529492022550 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1529492022550 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529492022717 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529492022733 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529492022873 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529492023107 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1529492023131 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/scoalafpga/VGA/output_files/VGA_Top.fit.smsg " "Generated suppressed messages file /home/student/scoalafpga/VGA/output_files/VGA_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529492023221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529492023333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 13:53:43 2018 " "Processing ended: Wed Jun 20 13:53:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529492023333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529492023333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529492023333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529492023333 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529492025251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529492025252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 13:53:45 2018 " "Processing started: Wed Jun 20 13:53:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529492025252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1529492025252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_Top -c VGA_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_Top -c VGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1529492025253 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1529492026081 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1529492026123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529492026382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 13:53:46 2018 " "Processing ended: Wed Jun 20 13:53:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529492026382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529492026382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529492026382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1529492026382 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1529492026504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1529492027972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529492027973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 13:53:47 2018 " "Processing started: Wed Jun 20 13:53:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529492027973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529492027973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_Top -c VGA_Top " "Command: quartus_sta VGA_Top -c VGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529492027973 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1529492028003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529492028147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529492028190 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529492028190 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Top.sdc " "Synopsys Design Constraints File file not found: 'VGA_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1529492028294 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1529492028294 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028296 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Freq_Div:DUT1\|P_CLK VGA_Freq_Div:DUT1\|P_CLK " "create_clock -period 1.000 -name VGA_Freq_Div:DUT1\|P_CLK VGA_Freq_Div:DUT1\|P_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028296 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Sync_Calc:DUT2\|OUT_SYNC VGA_Sync_Calc:DUT2\|OUT_SYNC " "create_clock -period 1.000 -name VGA_Sync_Calc:DUT2\|OUT_SYNC VGA_Sync_Calc:DUT2\|OUT_SYNC" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028296 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028296 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1529492028299 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1529492028305 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529492028309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.636 " "Worst-case setup slack is -3.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.636      -112.473 CLK  " "   -3.636      -112.473 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.827       -64.868 VGA_Sync_Calc:DUT2\|OUT_SYNC  " "   -2.827       -64.868 VGA_Sync_Calc:DUT2\|OUT_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.516       -58.446 VGA_Freq_Div:DUT1\|P_CLK  " "   -2.516       -58.446 VGA_Freq_Div:DUT1\|P_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529492028310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.693 " "Worst-case hold slack is -2.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693        -2.693 CLK  " "   -2.693        -2.693 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.421         0.000 VGA_Freq_Div:DUT1\|P_CLK  " "    1.421         0.000 VGA_Freq_Div:DUT1\|P_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.438         0.000 VGA_Sync_Calc:DUT2\|OUT_SYNC  " "    1.438         0.000 VGA_Sync_Calc:DUT2\|OUT_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529492028311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529492028312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529492028313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -56.621 CLK  " "   -1.631       -56.621 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -31.772 VGA_Freq_Div:DUT1\|P_CLK  " "   -0.611       -31.772 VGA_Freq_Div:DUT1\|P_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -31.772 VGA_Sync_Calc:DUT2\|OUT_SYNC  " "   -0.611       -31.772 VGA_Sync_Calc:DUT2\|OUT_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529492028313 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1529492028359 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1529492028360 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529492028373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.835 " "Worst-case setup slack is -0.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.835       -24.329 CLK  " "   -0.835       -24.329 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483        -8.684 VGA_Sync_Calc:DUT2\|OUT_SYNC  " "   -0.483        -8.684 VGA_Sync_Calc:DUT2\|OUT_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367        -5.995 VGA_Freq_Div:DUT1\|P_CLK  " "   -0.367        -5.995 VGA_Freq_Div:DUT1\|P_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529492028375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.723 " "Worst-case hold slack is -1.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.723        -1.723 CLK  " "   -1.723        -1.723 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542         0.000 VGA_Sync_Calc:DUT2\|OUT_SYNC  " "    0.542         0.000 VGA_Sync_Calc:DUT2\|OUT_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546         0.000 VGA_Freq_Div:DUT1\|P_CLK  " "    0.546         0.000 VGA_Freq_Div:DUT1\|P_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529492028380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529492028383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529492028386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -46.380 CLK  " "   -1.380       -46.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -26.000 VGA_Freq_Div:DUT1\|P_CLK  " "   -0.500       -26.000 VGA_Freq_Div:DUT1\|P_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -26.000 VGA_Sync_Calc:DUT2\|OUT_SYNC  " "   -0.500       -26.000 VGA_Sync_Calc:DUT2\|OUT_SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529492028389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529492028389 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1529492028462 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529492028488 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529492028488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529492028541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 13:53:48 2018 " "Processing ended: Wed Jun 20 13:53:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529492028541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529492028541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529492028541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529492028541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529492030874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529492030875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 13:53:50 2018 " "Processing started: Wed Jun 20 13:53:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529492030875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529492030875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA_Top -c VGA_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA_Top -c VGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529492030876 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "VGA_Top.vo\", \"VGA_Top_fast.vo VGA_Top_v.sdo VGA_Top_v_fast.sdo /home/student/scoalafpga/VGA/simulation/modelsim/ simulation " "Generated files \"VGA_Top.vo\", \"VGA_Top_fast.vo\", \"VGA_Top_v.sdo\" and \"VGA_Top_v_fast.sdo\" in directory \"/home/student/scoalafpga/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1529492031213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "813 " "Peak virtual memory: 813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529492031251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 13:53:51 2018 " "Processing ended: Wed Jun 20 13:53:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529492031251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529492031251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529492031251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529492031251 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529492031368 ""}
