<stg><name>fir</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %hwin_V = alloca [31 x i32], align 4

]]></Node>
<StgValue><ssdm name="hwin_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i5 [ 0, %0 ], [ %j, %2 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln39 = icmp eq i5 %j_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln41 = zext i5 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %x_V_addr = getelementptr [100000 x i32]* %x_V, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="x_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="17">
<![CDATA[
:2  %x_V_load = load i32* %x_V_addr, align 4

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="17">
<![CDATA[
:2  %x_V_load = load i32* %x_V_addr, align 4

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %y_V_addr = getelementptr [100000 x i32]* %y_V, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="y_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
:4  store i32 %x_V_load, i32* %y_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %hwin_V_addr = getelementptr [31 x i32]* %hwin_V, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="hwin_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store i32 %x_V_load, i32* %hwin_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader:0  %l_0 = phi i17 [ %l, %4 ], [ 31, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l_0"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader:1  %icmp_ln44 = icmp eq i17 %l_0, -31072

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 99969, i64 99969, i64 99969)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln44, label %5, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  %zext_ln46 = zext i17 %l_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  %x_V_addr_1 = getelementptr [100000 x i32]* %x_V, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="x_V_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  %in_val_V = load i32* %x_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_val_V"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln55"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  %in_val_V = load i32* %x_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_val_V"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:3  br label %3

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %p_Val2_s = phi i32 [ 0, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %out_val_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i5 [ 0, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %i, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln48 = icmp eq i5 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln48, label %4, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:1  %zext_ln49 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2  %icmp_ln49 = icmp ult i5 %i_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:3  %zext_ln49_1 = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %hwin_V_addr_1 = getelementptr [31 x i32]* %hwin_V, i64 0, i64 %zext_ln49_1

]]></Node>
<StgValue><ssdm name="hwin_V_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:5  %hwin_V_load = load i32* %hwin_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="hwin_V_load"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %coef_addr = getelementptr [31 x i12]* @coef, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="coef_addr"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="5">
<![CDATA[
_ifconv:11  %coef_load = load i12* %coef_addr, align 2

]]></Node>
<StgValue><ssdm name="coef_load"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %y_V_addr_1 = getelementptr [100000 x i32]* %y_V, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="y_V_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
:1  store i32 %p_Val2_s, i32* %y_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %l = add i17 %l_0, 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:5  %hwin_V_load = load i32* %hwin_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="hwin_V_load"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:6  %select_ln49 = select i1 %icmp_ln49, i32 %hwin_V_load, i32 %in_val_V

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %hwin_V_addr_2 = getelementptr [31 x i32]* %hwin_V, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="hwin_V_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:8  store i32 %select_ln49, i32* %hwin_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="5">
<![CDATA[
_ifconv:11  %coef_load = load i12* %coef_addr, align 2

]]></Node>
<StgValue><ssdm name="coef_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="44" op_0_bw="32">
<![CDATA[
_ifconv:9  %sext_ln1116 = sext i32 %select_ln49 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="44" op_0_bw="12">
<![CDATA[
_ifconv:12  %zext_ln1118 = zext i12 %coef_load to i44

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ifconv:13  %r_V = mul i44 %zext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
_ifconv:14  %lhs_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_s, i16 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="48" op_0_bw="44">
<![CDATA[
_ifconv:15  %sext_ln1192 = sext i44 %r_V to i48

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:16  %ret_V = add i48 %sext_ln1192, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:17  %out_val_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="out_val_V"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:18  br label %3

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="80" name="x_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="y_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="y_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="coef" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="coef"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="StgValue_83" to="hwin_V" fromId="83" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_85" to="j_0" fromId="85" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="87" from="br_ln39" to="j_0" fromId="10" toId="11">
</dataflow>
<dataflow id="88" from="j" to="j_0" fromId="14" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="br_ln39" to="j_0" fromId="25" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="90" from="j_0" to="icmp_ln39" fromId="11" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_91" to="icmp_ln39" fromId="91" toId="12">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="93" toId="13">
</dataflow>
<dataflow id="96" from="StgValue_95" to="empty" fromId="95" toId="13">
</dataflow>
<dataflow id="97" from="StgValue_95" to="empty" fromId="95" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_95" to="empty" fromId="95" toId="13">
</dataflow>
<dataflow id="99" from="j_0" to="j" fromId="11" toId="14">
</dataflow>
<dataflow id="101" from="StgValue_100" to="j" fromId="100" toId="14">
</dataflow>
<dataflow id="102" from="icmp_ln39" to="br_ln39" fromId="12" toId="15">
</dataflow>
<dataflow id="103" from="j_0" to="zext_ln41" fromId="11" toId="16">
</dataflow>
<dataflow id="104" from="x_V" to="x_V_addr" fromId="80" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_105" to="x_V_addr" fromId="105" toId="17">
</dataflow>
<dataflow id="107" from="zext_ln41" to="x_V_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="108" from="x_V_addr" to="x_V_load" fromId="17" toId="18">
</dataflow>
<dataflow id="109" from="x_V_addr" to="x_V_load" fromId="17" toId="20">
</dataflow>
<dataflow id="110" from="y_V" to="y_V_addr" fromId="81" toId="21">
</dataflow>
<dataflow id="111" from="StgValue_105" to="y_V_addr" fromId="105" toId="21">
</dataflow>
<dataflow id="112" from="zext_ln41" to="y_V_addr" fromId="16" toId="21">
</dataflow>
<dataflow id="113" from="x_V_load" to="store_ln41" fromId="20" toId="22">
</dataflow>
<dataflow id="114" from="y_V_addr" to="store_ln41" fromId="21" toId="22">
</dataflow>
<dataflow id="115" from="hwin_V" to="hwin_V_addr" fromId="9" toId="23">
</dataflow>
<dataflow id="116" from="StgValue_105" to="hwin_V_addr" fromId="105" toId="23">
</dataflow>
<dataflow id="117" from="zext_ln41" to="hwin_V_addr" fromId="16" toId="23">
</dataflow>
<dataflow id="118" from="x_V_load" to="store_ln42" fromId="20" toId="24">
</dataflow>
<dataflow id="119" from="hwin_V_addr" to="store_ln42" fromId="23" toId="24">
</dataflow>
<dataflow id="120" from="l" to="l_0" fromId="51" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="br_ln44" to="l_0" fromId="52" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="123" from="StgValue_122" to="l_0" fromId="122" toId="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="br_ln44" to="l_0" fromId="19" toId="26">
</dataflow>
<dataflow id="125" from="l_0" to="icmp_ln44" fromId="26" toId="27">
</dataflow>
<dataflow id="127" from="StgValue_126" to="icmp_ln44" fromId="126" toId="27">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="93" toId="28">
</dataflow>
<dataflow id="130" from="StgValue_129" to="empty_19" fromId="129" toId="28">
</dataflow>
<dataflow id="131" from="StgValue_129" to="empty_19" fromId="129" toId="28">
</dataflow>
<dataflow id="132" from="StgValue_129" to="empty_19" fromId="129" toId="28">
</dataflow>
<dataflow id="133" from="icmp_ln44" to="br_ln44" fromId="27" toId="29">
</dataflow>
<dataflow id="134" from="l_0" to="zext_ln46" fromId="26" toId="30">
</dataflow>
<dataflow id="135" from="x_V" to="x_V_addr_1" fromId="80" toId="31">
</dataflow>
<dataflow id="136" from="StgValue_105" to="x_V_addr_1" fromId="105" toId="31">
</dataflow>
<dataflow id="137" from="zext_ln46" to="x_V_addr_1" fromId="30" toId="31">
</dataflow>
<dataflow id="138" from="x_V_addr_1" to="in_val_V" fromId="31" toId="32">
</dataflow>
<dataflow id="139" from="x_V_addr_1" to="in_val_V" fromId="31" toId="34">
</dataflow>
<dataflow id="141" from="StgValue_140" to="p_Val2_s" fromId="140" toId="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="br_ln48" to="p_Val2_s" fromId="35" toId="36">
</dataflow>
<dataflow id="143" from="out_val_V" to="p_Val2_s" fromId="65" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="br_ln48" to="p_Val2_s" fromId="66" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="145" from="StgValue_85" to="i_0" fromId="85" toId="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="br_ln48" to="i_0" fromId="35" toId="37">
</dataflow>
<dataflow id="147" from="i" to="i_0" fromId="40" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="br_ln48" to="i_0" fromId="66" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="149" from="i_0" to="icmp_ln48" fromId="37" toId="38">
</dataflow>
<dataflow id="150" from="StgValue_91" to="icmp_ln48" fromId="91" toId="38">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="93" toId="39">
</dataflow>
<dataflow id="152" from="StgValue_95" to="empty_20" fromId="95" toId="39">
</dataflow>
<dataflow id="153" from="StgValue_95" to="empty_20" fromId="95" toId="39">
</dataflow>
<dataflow id="154" from="StgValue_95" to="empty_20" fromId="95" toId="39">
</dataflow>
<dataflow id="155" from="i_0" to="i" fromId="37" toId="40">
</dataflow>
<dataflow id="156" from="StgValue_100" to="i" fromId="100" toId="40">
</dataflow>
<dataflow id="157" from="icmp_ln48" to="br_ln48" fromId="38" toId="41">
</dataflow>
<dataflow id="158" from="i_0" to="zext_ln49" fromId="37" toId="42">
</dataflow>
<dataflow id="159" from="i_0" to="icmp_ln49" fromId="37" toId="43">
</dataflow>
<dataflow id="161" from="StgValue_160" to="icmp_ln49" fromId="160" toId="43">
</dataflow>
<dataflow id="162" from="i" to="zext_ln49_1" fromId="40" toId="44">
</dataflow>
<dataflow id="163" from="hwin_V" to="hwin_V_addr_1" fromId="9" toId="45">
</dataflow>
<dataflow id="164" from="StgValue_105" to="hwin_V_addr_1" fromId="105" toId="45">
</dataflow>
<dataflow id="165" from="zext_ln49_1" to="hwin_V_addr_1" fromId="44" toId="45">
</dataflow>
<dataflow id="166" from="hwin_V_addr_1" to="hwin_V_load" fromId="45" toId="46">
</dataflow>
<dataflow id="167" from="coef" to="coef_addr" fromId="82" toId="47">
</dataflow>
<dataflow id="168" from="StgValue_105" to="coef_addr" fromId="105" toId="47">
</dataflow>
<dataflow id="169" from="zext_ln49" to="coef_addr" fromId="42" toId="47">
</dataflow>
<dataflow id="170" from="coef_addr" to="coef_load" fromId="47" toId="48">
</dataflow>
<dataflow id="171" from="y_V" to="y_V_addr_1" fromId="81" toId="49">
</dataflow>
<dataflow id="172" from="StgValue_105" to="y_V_addr_1" fromId="105" toId="49">
</dataflow>
<dataflow id="173" from="zext_ln46" to="y_V_addr_1" fromId="30" toId="49">
</dataflow>
<dataflow id="174" from="p_Val2_s" to="store_ln53" fromId="36" toId="50">
</dataflow>
<dataflow id="175" from="y_V_addr_1" to="store_ln53" fromId="49" toId="50">
</dataflow>
<dataflow id="176" from="l_0" to="l" fromId="26" toId="51">
</dataflow>
<dataflow id="178" from="StgValue_177" to="l" fromId="177" toId="51">
</dataflow>
<dataflow id="179" from="hwin_V_addr_1" to="hwin_V_load" fromId="45" toId="53">
</dataflow>
<dataflow id="180" from="icmp_ln49" to="select_ln49" fromId="43" toId="54">
</dataflow>
<dataflow id="181" from="hwin_V_load" to="select_ln49" fromId="53" toId="54">
</dataflow>
<dataflow id="182" from="in_val_V" to="select_ln49" fromId="34" toId="54">
</dataflow>
<dataflow id="183" from="hwin_V" to="hwin_V_addr_2" fromId="9" toId="55">
</dataflow>
<dataflow id="184" from="StgValue_105" to="hwin_V_addr_2" fromId="105" toId="55">
</dataflow>
<dataflow id="185" from="zext_ln49" to="hwin_V_addr_2" fromId="42" toId="55">
</dataflow>
<dataflow id="186" from="select_ln49" to="store_ln49" fromId="54" toId="56">
</dataflow>
<dataflow id="187" from="hwin_V_addr_2" to="store_ln49" fromId="55" toId="56">
</dataflow>
<dataflow id="188" from="coef_addr" to="coef_load" fromId="47" toId="57">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecLoopName" to="specloopname_ln48" fromId="189" toId="58">
</dataflow>
<dataflow id="192" from="p_str" to="specloopname_ln48" fromId="191" toId="58">
</dataflow>
<dataflow id="193" from="select_ln49" to="sext_ln1116" fromId="54" toId="59">
</dataflow>
<dataflow id="194" from="coef_load" to="zext_ln1118" fromId="57" toId="60">
</dataflow>
<dataflow id="195" from="zext_ln1118" to="r_V" fromId="60" toId="61">
</dataflow>
<dataflow id="196" from="sext_ln1116" to="r_V" fromId="59" toId="61">
</dataflow>
<dataflow id="198" from="_ssdm_op_BitConcatenate.i48.i32.i16" to="lhs_V" fromId="197" toId="62">
</dataflow>
<dataflow id="199" from="p_Val2_s" to="lhs_V" fromId="36" toId="62">
</dataflow>
<dataflow id="201" from="StgValue_200" to="lhs_V" fromId="200" toId="62">
</dataflow>
<dataflow id="202" from="r_V" to="sext_ln1192" fromId="61" toId="63">
</dataflow>
<dataflow id="203" from="sext_ln1192" to="ret_V" fromId="63" toId="64">
</dataflow>
<dataflow id="204" from="lhs_V" to="ret_V" fromId="62" toId="64">
</dataflow>
<dataflow id="206" from="_ssdm_op_PartSelect.i32.i48.i32.i32" to="out_val_V" fromId="205" toId="65">
</dataflow>
<dataflow id="207" from="ret_V" to="out_val_V" fromId="64" toId="65">
</dataflow>
<dataflow id="209" from="StgValue_208" to="out_val_V" fromId="208" toId="65">
</dataflow>
<dataflow id="211" from="StgValue_210" to="out_val_V" fromId="210" toId="65">
</dataflow>
<dataflow id="212" from="icmp_ln39" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="213" from="icmp_ln44" to="StgValue_4" fromId="27" toId="4">
</dataflow>
<dataflow id="214" from="icmp_ln48" to="StgValue_6" fromId="38" toId="6">
</dataflow>
</dataflows>


</stg>
