// Seed: 3162796953
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  reg [-1 : !  1] id_3;
  always id_3 <= -1;
  struct packed {logic id_4;} id_5;
  wire id_6;
  always_ff wait (id_6) id_5.id_4 <= -1;
  assign module_1.id_7 = 0;
  parameter id_7 = -1;
  assign id_2 = !-1'b0;
endmodule
module module_1 #(
    parameter id_6 = 32'd45,
    parameter id_7 = 32'd72
) (
    inout tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri id_3,
    input wire id_4,
    output uwire id_5[id_7 : id_6],
    input tri0 _id_6,
    input supply1 _id_7,
    output wire id_8
);
  parameter id_10 = 1'h0;
  for (id_11 = -1; 1; id_11 = id_3) wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
