============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 22 2026  04:39:07 pm
  Module:                 counter
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2037 ps)
           View: view_wcl_slow
          Group: cg_enable_group_clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) RC_CG_HIER_INST1/enl_reg/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
     Time Borrowed:+       0                  
     Required Time:=    3000                  
      Launch Clock:-       0                  
         Data Path:-     963                  
             Slack:=    2037                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[0]/CK              -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q               -       CK->Q R     DFFRX1         3 19.8   282   781     781    (-,-) 
  RC_CG_HIER_INST1/g18__5107/Y -       A->Y  R     OR2X2          1 10.6   112   182     963    (-,-) 
  RC_CG_HIER_INST1/enl_reg/D   -       -     R     TLATNX1        1    -     -     0     963    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 2: MET (2606 ps) Clock Gating Setup Check at pin RC_CG_HIER_INST1/g16__2398/A
           View: view_wcl_slow
          Group: clk
     Startpoint: (F) RC_CG_HIER_INST1/enl_reg/GN
          Clock: (F) clk
       Endpoint: (F) RC_CG_HIER_INST1/g16__2398/A
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000         3000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000         3000     
                                              
  Gate Check Setup:-       0                  
     Required Time:=    6000                  
      Launch Clock:-    3000                  
         Data Path:-     394                  
             Slack:=    2606                  

Exceptions/Constraints:
  output_delay              0              clk_gating_check_6 

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST1/enl_reg/GN  -       -     F     (arrival)      3    -     0     0    3000    (-,-) 
  RC_CG_HIER_INST1/enl_reg/Q   -       GN->Q F     TLATNX1        1  8.6   121   394    3394    (-,-) 
  RC_CG_HIER_INST1/g16__2398/A (b)     -     F     AND2X1         -    -     -     0    3394    (-,-) 
#-----------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 3: MET (3500 ps) Setup Check with Pin count_reg[6]/CK->D
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     259                  
     Required Time:=    5741                  
      Launch Clock:-       0                  
         Data Path:-    2241                  
             Slack:=    3500                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 19.8   282   781     781    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.6   146   213     993    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 22.9   189   224    1217    (-,-) 
  g188__2802/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1447    (-,-) 
  g185__3680/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1676    (-,-) 
  g182__5526/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1906    (-,-) 
  g179__4319/Y    -       A->Y  R     AND2X2         3 22.5   186   228    2134    (-,-) 
  g177__6260/Y    -       B0->Y F     AOI2BB1X1      1  8.8   136   106    2240    (-,-) 
  count_reg[6]/D  -       -     F     DFFRX1         1    -     -     0    2241    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: MET (3579 ps) Setup Check with Pin count_reg[7]/CK->K
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_reg[7]/K
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     287                  
     Required Time:=    5713                  
      Launch Clock:-       0                  
         Data Path:-    2134                  
             Slack:=    3579                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 19.8   282   781     781    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.6   146   213     993    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 22.9   189   224    1217    (-,-) 
  g188__2802/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1447    (-,-) 
  g185__3680/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1676    (-,-) 
  g182__5526/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1906    (-,-) 
  g179__4319/Y    -       A->Y  R     AND2X2         3 22.5   186   228    2134    (-,-) 
  count_reg[7]/K  -       -     R     JKFFRXL        3    -     -     0    2134    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (3632 ps) Setup Check with Pin count_reg[7]/CK->J
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_reg[7]/J
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     234                  
     Required Time:=    5766                  
      Launch Clock:-       0                  
         Data Path:-    2134                  
             Slack:=    3632                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 19.8   282   781     781    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.6   146   213     993    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 22.9   189   224    1217    (-,-) 
  g188__2802/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1447    (-,-) 
  g185__3680/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1676    (-,-) 
  g182__5526/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1906    (-,-) 
  g179__4319/Y    -       A->Y  R     AND2X2         3 22.5   186   228    2134    (-,-) 
  count_reg[7]/J  -       -     R     JKFFRXL        3    -     -     0    2134    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (3728 ps) Setup Check with Pin count_reg[5]/CK->D
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     259                  
     Required Time:=    5741                  
      Launch Clock:-       0                  
         Data Path:-    2013                  
             Slack:=    3728                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 19.8   282   781     781    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.6   146   213     993    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 22.9   189   224    1217    (-,-) 
  g188__2802/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1447    (-,-) 
  g185__3680/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1676    (-,-) 
  g182__5526/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1906    (-,-) 
  g180__8428/Y    -       B0->Y F     AOI2BB1X1      1  8.8   136   106    2012    (-,-) 
  count_reg[5]/D  -       -     F     DFFRX1         1    -     -     0    2013    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: MET (3958 ps) Setup Check with Pin count_reg[4]/CK->D
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     259                  
     Required Time:=    5741                  
      Launch Clock:-       0                  
         Data Path:-    1783                  
             Slack:=    3958                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 19.8   282   781     781    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.6   146   213     993    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 22.9   189   224    1217    (-,-) 
  g188__2802/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1447    (-,-) 
  g185__3680/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1676    (-,-) 
  g183__6783/Y    -       B0->Y F     AOI2BB1X1      1  8.8   136   106    1783    (-,-) 
  count_reg[4]/D  -       -     F     DFFRX1         1    -     -     0    1783    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: MET (4188 ps) Setup Check with Pin count_reg[3]/CK->D
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     259                  
     Required Time:=    5741                  
      Launch Clock:-       0                  
         Data Path:-    1553                  
             Slack:=    4188                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 19.8   282   781     781    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.6   146   213     993    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 22.9   189   224    1217    (-,-) 
  g188__2802/Y    -       A->Y  R     AND2X2         3 22.9   189   230    1447    (-,-) 
  g186__1617/Y    -       B0->Y F     AOI2BB1X1      1  8.8   136   106    1553    (-,-) 
  count_reg[3]/D  -       -     F     DFFRX1         1    -     -     0    1553    (-,-) 
#----------------------------------------------------------------------------------------



Path 9: MET (4417 ps) Setup Check with Pin count_reg[2]/CK->D
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     259                  
     Required Time:=    5741                  
      Launch Clock:-       0                  
         Data Path:-    1324                  
             Slack:=    4417                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 19.8   282   781     781    (-,-) 
  g192__8246/Y    -       B->Y  R     AND2X2         2 15.6   146   213     993    (-,-) 
  g190__5122/Y    -       A->Y  R     AND2X2         3 22.9   189   224    1217    (-,-) 
  g189__1705/Y    -       B0->Y F     AOI2BB1X1      1  8.8   136   106    1323    (-,-) 
  count_reg[2]/D  -       -     F     DFFRX1         1    -     -     0    1324    (-,-) 
#----------------------------------------------------------------------------------------



Path 10: MET (4544 ps) Late External Delay Assertion at pin count[7]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) count[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     856                  
             Slack:=    4544                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[7]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[7]/Q  -       CK->Q R     JKFFRXL        1  6.7   177   856     856    (-,-) 
  count[7]        -       -     R     (port)         -    -     -     0     856    (-,-) 
#----------------------------------------------------------------------------------------



Path 11: MET (4619 ps) Late External Delay Assertion at pin count[0]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     781                  
             Slack:=    4619                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_7_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFRX1         3 19.8   282   781     781    (-,-) 
  count[0]        -       -     R     (port)         -    -     -     0     781    (-,-) 
#----------------------------------------------------------------------------------------



Path 12: MET (4626 ps) Late External Delay Assertion at pin count[2]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) count[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     774                  
             Slack:=    4626                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_5_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[2]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[2]/Q  -       CK->Q R     DFFRX1         3 18.8   270   774     774    (-,-) 
  count[2]        -       -     R     (port)         -    -     -     0     774    (-,-) 
#----------------------------------------------------------------------------------------



Path 13: MET (4626 ps) Late External Delay Assertion at pin count[3]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) count[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     774                  
             Slack:=    4626                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_4_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[3]/Q  -       CK->Q R     DFFRX1         3 18.8   270   774     774    (-,-) 
  count[3]        -       -     R     (port)         -    -     -     0     774    (-,-) 
#----------------------------------------------------------------------------------------



Path 14: MET (4626 ps) Late External Delay Assertion at pin count[4]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) count[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     774                  
             Slack:=    4626                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_3_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[4]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[4]/Q  -       CK->Q R     DFFRX1         3 18.8   270   774     774    (-,-) 
  count[4]        -       -     R     (port)         -    -     -     0     774    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: MET (4626 ps) Late External Delay Assertion at pin count[5]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) count[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     774                  
             Slack:=    4626                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_2_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[5]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[5]/Q  -       CK->Q R     DFFRX1         3 18.8   270   774     774    (-,-) 
  count[5]        -       -     R     (port)         -    -     -     0     774    (-,-) 
#----------------------------------------------------------------------------------------



Path 16: MET (4626 ps) Late External Delay Assertion at pin count[6]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) count[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     774                  
             Slack:=    4626                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_1_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[6]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[6]/Q  -       CK->Q R     DFFRX1         3 18.8   270   774     774    (-,-) 
  count[6]        -       -     R     (port)         -    -     -     0     774    (-,-) 
#----------------------------------------------------------------------------------------



Path 17: MET (4666 ps) Late External Delay Assertion at pin count[1]
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) count[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
      Output Delay:-     600                  
     Required Time:=    5400                  
      Launch Clock:-       0                  
         Data Path:-     734                  
             Slack:=    4666                  

Exceptions/Constraints:
  output_delay             600             counter_slow.sdc_line_4_6_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[1]/CK -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[1]/Q  -       CK->Q R     DFFRX1         2 13.2   206   734     734    (-,-) 
  count[1]        -       -     R     (port)         -    -     -     0     734    (-,-) 
#----------------------------------------------------------------------------------------



Path 18: MET (5138 ps) Setup Check with Pin count_reg[1]/CK->D
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     258                  
     Required Time:=    5742                  
      Launch Clock:-       0                  
         Data Path:-     604                  
             Slack:=    5138                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  count_reg[1]/CK -       -      R     (arrival)      7    -     0     0       0    (-,-) 
  count_reg[1]/QN -       CK->QN F     DFFRX1         1  8.8   128   604     604    (-,-) 
  count_reg[1]/D  -       -      F     DFFRX1         1    -     -     0     604    (-,-) 
#-----------------------------------------------------------------------------------------



Path 19: MET (5138 ps) Setup Check with Pin count_reg[0]/CK->D
           View: view_wcl_slow
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     258                  
     Required Time:=    5742                  
      Launch Clock:-       0                  
         Data Path:-     604                  
             Slack:=    5138                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  count_reg[0]/QN -       CK->QN F     DFFRX1         1  8.8   128   604     604    (-,-) 
  count_reg[0]/D  -       -      F     DFFRX1         1    -     -     0     604    (-,-) 
#-----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

