[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"SpiControllerG4$State",
    "definition":{
      "deassertCS":5,
      "loadData":1,
      "idle":0,
      "assertCS":2,
      "receiveData":4,
      "sendData":3
    }
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]