# VerilogNotes
Notes for a tutorial on Verilog

# Useful Documentation Links

## Ice40 FPGAs

https://www.latticesemi.com/Products/FPGAandCPLD/iCE40

## Verilog

- https://en.wikipedia.org/wiki/Verilog
- https://github.com/YosysHQ
- http://www.sunburst-design.com/papers/CummingsSNUG2006Boston_SystemVerilog_Events.pdf

You are supposed to pay for the official Verilog std-1364-2005 specification: https://standards.ieee.org/ieee/1364/3641/

Many Universities tend to leave copies of std-1364-2005 laying around for the world to see.
Find one for yourself: https://www.google.com/search?q=1364-2005+pdf

# Other YouTube Resources

Peter Mathy's YouTube series on Verilog: https://www.youtube.com/user/mathys2000yt/videos
He uses an older style module declaration (akin to the K&R vs ANSI C function definition styles.)  I prefer the modern style where we need not type the names of the ports twice.

- https://www.youtube.com/watch?v=0age83XI8Z4
- https://www.youtube.com/watch?v=IREjtgG33hQ
- https://www.youtube.com/watch?v=yr3Hk8Cnl3Y
- https://www.youtube.com/watch?v=311tqcyJ2SQ
- https://youtu.be/wf-QMMsj850
- https://www.youtube.com/watch?v=f7DSYhEGXFA
