# ğŸ” Synchronous FIFO â€“ Design & Verification using Verilog
Verilog-based design and verification of a parameterized synchronous FIFO with full/empty detection and overflow/underflow handling.

This repository contains the RTL design, testbench, and simulation results for a **Synchronous FIFO (First-In-First-Out)** memory buffer, implemented using **Verilog HDL** and tested in **Vivado**.

A FIFO is an essential component in digital systems where **order-preserving, temporary storage** is required â€” such as data pipelines, communication interfaces, and memory controllers.

---

## ğŸ§  Project Overview

This project includes:

- âœ… **Parametric Verilog design** of a synchronous FIFO with customizable depth and data width
- ğŸ§ª **Testbench** with exhaustive test cases (reset, full/empty, overflow, underflow, etc.)
- ğŸ“Š **Waveform analysis** using Vivado simulator
- ğŸ“„ **Formal report** covering architecture, test methodology, and results

---

## ğŸ“ Repository Structure
sync_fifo
â”œâ”€â”€ fifo.v
â”œâ”€â”€ fifo_tb.v 

â”œâ”€â”€ sim/ 
 â”œâ”€â”€ waveforms.vcd # Dump file for waveform viewing
 â””â”€â”€ test_results.txt # Summary of test case outputs
 
â”œâ”€â”€ docs/
â”‚ â””â”€â”€ Design_Report.pdf

â”œâ”€â”€ vivado_project/ 
    â”œâ”€â”€ README.md 
    â””â”€â”€ .gitignore 

---

## ğŸ”§ FIFO Design Summary

**File:** `fifo.v`  
**Language:** Verilog HDL  
**Top Module:** `sync_fifo`

## ğŸ§± Design Goals & Highlights

This FIFO design was created with modularity, scalability, and correctness in mind. Key features include:

- ğŸ“Œ **Clear Module Interface:**  
  All inputs, outputs, and parameters are cleanly defined to ensure smooth integration with other components.

- âš™ï¸ **Parameterization:**  
  Both FIFO depth and data width are parameterized, making the design easily configurable for different applications.

- ğŸš¦ **Status Flag Control:**  
  Implements logic for `full` and `empty` flags based on read/write pointers, preventing illegal operations.

- ğŸ” **Pointer Management:**  
  Carefully manages read and write pointers using circular addressing to efficiently use memory.

- ğŸ”„ **Synchronized Read/Write:**  
  All operations are synchronous, triggered by a common clock for reliable timing and behavior.

- ğŸ›¡ï¸ **Robust Error Handling:**  
  Built-in handling for overflow and underflow conditions ensures safe operation during corner cases.



---

## ğŸ”¬ Testbench & Verification

**File:** `fifo_tb.v`  
**Tool:** Vivado Simulator  
**Approach:** Stimulus-based testing with waveform observation

### ğŸ§ª Test Cases:
| Test Case                | Purpose                                 |
|--------------------------|-----------------------------------------|
| Reset Test               | Ensure FIFO resets correctly            |
| Write Test               | Check data write functionality          |
| Read Test                | Check data read functionality           |
| Full Condition           | Validate full flag and block writes     |
| Empty Condition          | Validate empty flag and block reads     |
| Simultaneous R/W         | Test FIFO with both read & write active |
| Alternating R/W          | Verify pointer wrapping behavior        |
| Overflow Test            | Ensure FIFO doesnâ€™t corrupt on overflow |
| Underflow Test           | Ensure safe behavior on underflow       |


ğŸ“œ Documentation
For detailed design specifications, block diagrams, waveforms and testbench results:

ğŸ”— Download Project PDF
(https://github.com/kranthiuppada/synchronous-fifo/blob/main/Design%20%26%20Verification%20of%20Synchronous%20FIFO%20using%20Verilog.pdf)

---

## ğŸ› ï¸ Technologies Used

- ğŸ–¥ï¸ **Vivado Design Suite** â€“ RTL simulation & synthesis  
- ğŸ“œ **Verilog HDL** â€“ Hardware design  
- ğŸ“ˆ **VCD/GTKWAVE** â€“ Optional for waveform analysis  
- ğŸ§ª Manual Testbench â€“ No UVM or formal verification

---
---

## ğŸ“œ License

This project is licensed under the [MIT License](LICENSE).  


---

## ğŸ‘©â€ğŸ’» Author

**Kranthi Uppada**  
B.Tech ECE | Digital Design Enthusiast  
[GitHub Profile](https://github.com/kranthiuppada)

---



Thank you for viewing this project.  


