<BaliSimProject version="1.3" path="." stage="0" language="-1" name="ahdl_test" simType="Active-HDL">
    <Source worklib="work" path="impl1/source/skid.v" type="VERILOG" include="none"/>
    <SimLib value="pmi_work ovi_ecp5um"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="" name=""/>
</BaliSimProject>
