Classic Timing Analyzer report for course_work
Wed Mar 13 13:03:41 2024
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.847 ns   ; data_b[2] ; result[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+-----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To        ;
+-------+-------------------+-----------------+-----------+-----------+
; N/A   ; None              ; 10.847 ns       ; data_b[2] ; result[2] ;
; N/A   ; None              ; 10.746 ns       ; data_b[2] ; result[3] ;
; N/A   ; None              ; 10.321 ns       ; data_b[1] ; result[2] ;
; N/A   ; None              ; 10.241 ns       ; data_b[2] ; borrow_in ;
; N/A   ; None              ; 10.227 ns       ; data_a[0] ; result[2] ;
; N/A   ; None              ; 10.206 ns       ; data_b[1] ; result[3] ;
; N/A   ; None              ; 10.115 ns       ; data_b[1] ; result[1] ;
; N/A   ; None              ; 10.112 ns       ; data_a[0] ; result[3] ;
; N/A   ; None              ; 10.037 ns       ; data_a[0] ; result[1] ;
; N/A   ; None              ; 9.958 ns        ; data_a[3] ; result[3] ;
; N/A   ; None              ; 9.857 ns        ; data_b[2] ; overflow  ;
; N/A   ; None              ; 9.819 ns        ; data_b[0] ; result[2] ;
; N/A   ; None              ; 9.783 ns        ; data_a[1] ; result[2] ;
; N/A   ; None              ; 9.722 ns        ; data_a[2] ; result[2] ;
; N/A   ; None              ; 9.704 ns        ; data_b[0] ; result[3] ;
; N/A   ; None              ; 9.701 ns        ; data_b[1] ; borrow_in ;
; N/A   ; None              ; 9.668 ns        ; data_a[1] ; result[3] ;
; N/A   ; None              ; 9.660 ns        ; data_a[0] ; result[0] ;
; N/A   ; None              ; 9.635 ns        ; data_a[2] ; result[3] ;
; N/A   ; None              ; 9.629 ns        ; data_b[0] ; result[1] ;
; N/A   ; None              ; 9.607 ns        ; data_a[0] ; borrow_in ;
; N/A   ; None              ; 9.565 ns        ; data_a[1] ; result[1] ;
; N/A   ; None              ; 9.558 ns        ; data_b[3] ; result[3] ;
; N/A   ; None              ; 9.488 ns        ; data_a[3] ; borrow_in ;
; N/A   ; None              ; 9.317 ns        ; data_b[1] ; overflow  ;
; N/A   ; None              ; 9.259 ns        ; data_b[0] ; result[0] ;
; N/A   ; None              ; 9.223 ns        ; data_a[0] ; overflow  ;
; N/A   ; None              ; 9.199 ns        ; data_b[0] ; borrow_in ;
; N/A   ; None              ; 9.163 ns        ; data_a[1] ; borrow_in ;
; N/A   ; None              ; 9.130 ns        ; data_a[2] ; borrow_in ;
; N/A   ; None              ; 9.104 ns        ; data_a[3] ; overflow  ;
; N/A   ; None              ; 9.081 ns        ; data_b[3] ; borrow_in ;
; N/A   ; None              ; 8.815 ns        ; data_b[0] ; overflow  ;
; N/A   ; None              ; 8.779 ns        ; data_a[1] ; overflow  ;
; N/A   ; None              ; 8.746 ns        ; data_a[2] ; overflow  ;
; N/A   ; None              ; 8.697 ns        ; data_b[3] ; overflow  ;
+-------+-------------------+-----------------+-----------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Mar 13 13:03:41 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only
Info: Longest tpd from source pin "data_b[2]" to destination pin "result[2]" is 10.847 ns
    Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; PIN Node = 'data_b[2]'
    Info: 2: + IC(4.603 ns) + CELL(0.592 ns) = 6.032 ns; Loc. = LCCOMB_X21_Y1_N4; Fanout = 1; COMB Node = 'lpm_add_sub6:inst|lpm_add_sub:lpm_add_sub_component|add_sub_p0j:auto_generated|op_1~9'
    Info: 3: + IC(2.833 ns) + CELL(1.982 ns) = 10.847 ns; Loc. = PIN_A15; Fanout = 0; PIN Node = 'result[2]'
    Info: Total cell delay = 3.411 ns ( 31.45 % )
    Info: Total interconnect delay = 7.436 ns ( 68.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Wed Mar 13 13:03:41 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


