static void F_1 ( void )\r\n{\r\nif ( ! V_1 )\r\nreturn;\r\nwhile ( ( V_1 ( V_2 ) & V_3 ) == 0 )\r\nF_2 () ;\r\n}\r\nstatic void F_3 ( char V_4 )\r\n{\r\nif ( ! V_5 )\r\nreturn;\r\nif ( V_4 == '\n' )\r\nF_3 ( '\r' ) ;\r\nF_1 () ;\r\nV_5 ( V_6 , V_4 ) ;\r\n}\r\nstatic int F_4 ( void )\r\n{\r\nif ( ! V_1 || ! ( V_1 ( V_2 ) & V_7 ) )\r\nreturn V_1 ( V_8 ) ;\r\nreturn - 1 ;\r\n}\r\nstatic int F_5 ( void )\r\n{\r\nif ( ! V_1 )\r\nreturn - 1 ;\r\nwhile ( ! ( V_1 ( V_2 ) & V_7 ) )\r\nF_2 () ;\r\nreturn V_1 ( V_8 ) ;\r\n}\r\nstatic void F_6 ( void )\r\n{\r\nV_9 = F_3 ;\r\nV_10 = F_1 ;\r\nV_11 = F_5 ;\r\nV_12 = F_4 ;\r\n}\r\nvoid F_7 ( unsigned int V_13 , unsigned int clock )\r\n{\r\nunsigned int V_14 , V_15 ;\r\nif ( ! V_5 )\r\nreturn;\r\nif ( clock == 0 )\r\nclock = 1843200 ;\r\nif ( V_13 == 0 )\r\nV_13 = 9600 ;\r\nV_15 = clock / 16 ;\r\nV_14 = V_15 / V_13 ;\r\nV_5 ( V_16 , 0x00 ) ;\r\nV_5 ( V_17 , 0xff ) ;\r\nV_5 ( V_17 , 0x00 ) ;\r\nV_5 ( V_16 , V_18 ) ;\r\nV_5 ( V_19 , V_14 & 0xff ) ;\r\nV_5 ( V_20 , V_14 >> 8 ) ;\r\nV_5 ( V_16 , 0x3 ) ;\r\nV_5 ( V_21 , 0x3 ) ;\r\nV_5 ( V_22 , 0x7 ) ;\r\n}\r\nunsigned int F_8 ( unsigned int clock )\r\n{\r\nunsigned int V_14 , V_23 , V_24 , V_25 , V_13 ;\r\nT_1 V_26 ;\r\nV_26 = V_1 ( V_16 ) ;\r\nV_5 ( V_16 , V_26 | V_18 ) ;\r\nV_14 = V_1 ( V_19 ) ;\r\nV_23 = V_1 ( V_20 ) ;\r\nV_24 = V_23 << 8 | V_14 ;\r\nif ( V_1 ( V_21 ) & 0x80 )\r\nV_25 = 4 ;\r\nelse\r\nV_25 = 1 ;\r\nV_5 ( V_16 , V_26 ) ;\r\nV_13 = ( clock / V_25 ) / ( V_24 * 16 ) ;\r\nif ( V_13 > ( clock / 16 ) )\r\nV_13 = 9600 ;\r\nreturn V_13 ;\r\n}\r\nstatic T_1 F_9 ( unsigned int V_27 )\r\n{\r\nreturn F_10 ( V_28 . V_29 + ( V_27 * V_30 ) ) ;\r\n}\r\nstatic void F_11 ( unsigned int V_27 , T_1 V_31 )\r\n{\r\nF_12 ( V_31 , V_28 . V_29 + ( V_27 * V_30 ) ) ;\r\n}\r\nvoid F_13 ( unsigned long V_32 , unsigned int V_33 )\r\n{\r\nif ( ! V_32 )\r\nreturn;\r\nV_28 . V_29 = V_32 ;\r\nV_30 = V_33 ;\r\nV_1 = F_9 ;\r\nV_5 = F_11 ;\r\nF_6 () ;\r\n}\r\nstatic T_1 F_14 ( unsigned int V_27 )\r\n{\r\nreturn F_15 ( V_28 . V_34 + ( V_27 * V_30 ) ) ;\r\n}\r\nstatic void F_16 ( unsigned int V_27 , T_1 V_31 )\r\n{\r\nF_17 ( V_28 . V_34 + ( V_27 * V_30 ) , V_31 ) ;\r\n}\r\nvoid F_18 ( void T_2 * V_35 , unsigned int V_33 )\r\n{\r\nif ( ! V_35 )\r\nreturn;\r\nV_28 . V_34 = V_35 ;\r\nV_30 = V_33 ;\r\nV_1 = F_14 ;\r\nV_5 = F_16 ;\r\nF_6 () ;\r\n}\r\nstatic T_1 F_19 ( unsigned int V_27 )\r\n{\r\nreturn F_20 ( V_36 + V_27 ) ;\r\n}\r\nstatic void F_21 ( unsigned int V_27 , T_1 V_37 )\r\n{\r\nF_22 ( V_37 , V_36 + V_27 ) ;\r\n}\r\nvoid T_3 F_23 ( void )\r\n{\r\nV_1 = F_19 ;\r\nV_5 = F_21 ;\r\nF_6 () ;\r\n}\r\nstatic T_1 F_24 ( unsigned int V_27 )\r\n{\r\nreturn F_25 ( V_38 + V_27 ) ;\r\n}\r\nstatic void F_26 ( unsigned int V_27 , T_1 V_37 )\r\n{\r\nF_27 ( V_37 , V_38 + V_27 ) ;\r\n}\r\nvoid T_3 F_28 ( void )\r\n{\r\nV_1 = F_24 ;\r\nV_5 = F_26 ;\r\nF_6 () ;\r\n}\r\nstatic T_1 F_29 ( unsigned int V_27 )\r\n{\r\nreturn F_30 ( ( void T_2 * ) V_39 + V_27 ) ;\r\n}\r\nstatic void F_31 ( unsigned int V_27 , T_1 V_37 )\r\n{\r\nF_32 ( V_37 , ( void T_2 * ) V_39 + V_27 ) ;\r\n}\r\nvoid T_3 F_33 ( void )\r\n{\r\nV_1 = F_29 ;\r\nV_5 = F_31 ;\r\nF_6 () ;\r\n}\r\nstatic T_1 F_34 ( unsigned int V_27 )\r\n{\r\nreturn F_20 ( ( void T_2 * ) V_40\r\n+ V_27 ) ;\r\n}\r\nstatic void F_35 ( unsigned int V_27 , T_1 V_37 )\r\n{\r\nF_22 ( V_37 , ( void T_2 * ) V_40\r\n+ V_27 ) ;\r\n}\r\nvoid T_3 F_36 ( void )\r\n{\r\nV_1 = F_34 ;\r\nV_5 = F_35 ;\r\nF_6 () ;\r\n}\r\nvoid T_3 F_37 ( void )\r\n{\r\nF_18 ( ( void * ) V_41 , 1 ) ;\r\nF_7 ( 57600 , 50000000 ) ;\r\n}
