#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13770e2b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13770e840 .scope module, "gpu" "gpu" 3 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem2fetch_req_rdy";
    .port_info 3 /OUTPUT 1 "mem2fetch_req_val";
    .port_info 4 /OUTPUT 8 "mem2fetch_req_addr";
    .port_info 5 /OUTPUT 1 "mem2fetch_resp_rdy";
    .port_info 6 /INPUT 1 "mem2fetch_resp_val";
    .port_info 7 /INPUT 16 "mem2fetch_resp_inst";
    .port_info 8 /INPUT 4 "mem2read_req_rdy";
    .port_info 9 /OUTPUT 32 "mem2read_req_addr";
    .port_info 10 /OUTPUT 4 "mem2read_req_addr_val";
    .port_info 11 /OUTPUT 4 "mem2read_resp_rdy";
    .port_info 12 /INPUT 64 "mem2read_resp_data";
    .port_info 13 /INPUT 4 "mem2read_resp_data_val";
    .port_info 14 /INPUT 4 "mem2write_req_rdy";
    .port_info 15 /OUTPUT 32 "mem2write_req_addr";
    .port_info 16 /OUTPUT 64 "mem2write_req_data";
    .port_info 17 /OUTPUT 4 "mem2write_req_val";
    .port_info 18 /INPUT 4 "mem2write_resp_val";
    .port_info 19 /INPUT 1 "kernel_start";
    .port_info 20 /OUTPUT 1 "kernel_complete";
P_0x1501ae690 .param/l "MEM_ADDR_WIDTH" 0 3 17, +C4<00000000000000000000000000001000>;
P_0x1501ae6d0 .param/l "MEM_DATA_WIDTH" 0 3 16, +C4<00000000000000000000000000010000>;
P_0x1501ae710 .param/l "NUM_CORES" 0 3 15, +C4<00000000000000000000000000000100>;
P_0x1501ae750 .param/l "THREADS_PER_CORE" 0 3 18, +C4<00000000000000000000000000000100>;
v0x137b07470_0 .array/port v0x137b07470, 0;
L_0x137b34350 .functor BUFZ 3, v0x137b07470_0, C4<000>, C4<000>, C4<000>;
v0x137b07470_1 .array/port v0x137b07470, 1;
L_0x137b34400 .functor BUFZ 3, v0x137b07470_1, C4<000>, C4<000>, C4<000>;
v0x137b07470_2 .array/port v0x137b07470, 2;
L_0x137b344b0 .functor BUFZ 3, v0x137b07470_2, C4<000>, C4<000>, C4<000>;
v0x137b07470_3 .array/port v0x137b07470, 3;
L_0x137b34560 .functor BUFZ 3, v0x137b07470_3, C4<000>, C4<000>, C4<000>;
L_0x137b35630 .functor BUFZ 1, L_0x137b345d0, C4<0>, C4<0>, C4<0>;
L_0x137b356e0 .functor BUFZ 1, L_0x137b347c0, C4<0>, C4<0>, C4<0>;
L_0x137b35790 .functor BUFZ 1, L_0x137b34990, C4<0>, C4<0>, C4<0>;
L_0x137b35880 .functor BUFZ 1, L_0x137b34bc0, C4<0>, C4<0>, C4<0>;
L_0x137b35930 .functor BUFZ 1, v0x1377815e0_0, C4<0>, C4<0>, C4<0>;
L_0x137b35ab0 .functor BUFZ 1, v0x1377aa3d0_0, C4<0>, C4<0>, C4<0>;
L_0x137b35ba0 .functor BUFZ 1, v0x1377d33b0_0, C4<0>, C4<0>, C4<0>;
L_0x137b35cf0 .functor BUFZ 1, v0x1377fc3b0_0, C4<0>, C4<0>, C4<0>;
L_0x137b353d0 .functor BUFZ 8, v0x137781380_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b35ed0 .functor BUFZ 8, v0x1377aa170_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b35fc0 .functor BUFZ 8, v0x1377d3150_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b35e60 .functor BUFZ 8, v0x1377fc150_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b36130 .functor BUFZ 1, v0x1377817c0_0, C4<0>, C4<0>, C4<0>;
L_0x137b36230 .functor BUFZ 1, v0x1377aa5b0_0, C4<0>, C4<0>, C4<0>;
L_0x137b362a0 .functor BUFZ 1, v0x1377d3590_0, C4<0>, C4<0>, C4<0>;
L_0x137b0b880 .functor BUFZ 1, v0x1377fc590_0, C4<0>, C4<0>, C4<0>;
v0x137b09ef0_0 .array/port v0x137b09ef0, 0;
L_0x137b36430 .functor BUFZ 1, v0x137b09ef0_0, C4<0>, C4<0>, C4<0>;
v0x137b09ef0_1 .array/port v0x137b09ef0, 1;
L_0x137b36550 .functor BUFZ 1, v0x137b09ef0_1, C4<0>, C4<0>, C4<0>;
v0x137b09ef0_2 .array/port v0x137b09ef0, 2;
L_0x137b36390 .functor BUFZ 1, v0x137b09ef0_2, C4<0>, C4<0>, C4<0>;
v0x137b09ef0_3 .array/port v0x137b09ef0, 3;
L_0x137b36680 .functor BUFZ 1, v0x137b09ef0_3, C4<0>, C4<0>, C4<0>;
v0x137b09c10_0 .array/port v0x137b09c10, 0;
L_0x137b364a0 .functor BUFZ 16, v0x137b09c10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137b09c10_1 .array/port v0x137b09c10, 1;
L_0x137b367c0 .functor BUFZ 16, v0x137b09c10_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137b09c10_2 .array/port v0x137b09c10, 2;
L_0x137b365c0 .functor BUFZ 16, v0x137b09c10_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137b09c10_3 .array/port v0x137b09c10, 3;
L_0x137b36910 .functor BUFZ 16, v0x137b09c10_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b366f0 .functor BUFZ 4, L_0x137b13a90, C4<0000>, C4<0000>, C4<0000>;
L_0x137b36a70 .functor BUFZ 4, L_0x137b1d350, C4<0000>, C4<0000>, C4<0000>;
L_0x137b36830 .functor BUFZ 4, L_0x137b26ad0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b368a0 .functor BUFZ 4, L_0x137b300d0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b3ec00 .functor BUFZ 1, L_0x137b36980, C4<0>, C4<0>, C4<0>;
L_0x137b36ae0 .functor BUFZ 1, L_0x137b36d70, C4<0>, C4<0>, C4<0>;
L_0x137b3ed80 .functor BUFZ 1, L_0x137b37050, C4<0>, C4<0>, C4<0>;
L_0x137b3ec70 .functor BUFZ 1, L_0x137b373d0, C4<0>, C4<0>, C4<0>;
L_0x137b3ef10 .functor BUFZ 1, L_0x137b37710, C4<0>, C4<0>, C4<0>;
L_0x137b3edf0 .functor BUFZ 1, L_0x137b37a70, C4<0>, C4<0>, C4<0>;
L_0x137b3ee60 .functor BUFZ 1, L_0x137b37db0, C4<0>, C4<0>, C4<0>;
L_0x137b3f0c0 .functor BUFZ 1, L_0x137b38110, C4<0>, C4<0>, C4<0>;
L_0x137b3f170 .functor BUFZ 1, L_0x137b38490, C4<0>, C4<0>, C4<0>;
L_0x137b3ef80 .functor BUFZ 1, L_0x137b387b0, C4<0>, C4<0>, C4<0>;
L_0x137b3f030 .functor BUFZ 1, L_0x137b38b30, C4<0>, C4<0>, C4<0>;
L_0x137b3f1e0 .functor BUFZ 1, L_0x137b38e50, C4<0>, C4<0>, C4<0>;
L_0x137b3f290 .functor BUFZ 1, L_0x137b391d0, C4<0>, C4<0>, C4<0>;
L_0x137b3f4e0 .functor BUFZ 1, L_0x137b394f0, C4<0>, C4<0>, C4<0>;
L_0x137b3f590 .functor BUFZ 1, L_0x137b39870, C4<0>, C4<0>, C4<0>;
L_0x137b3f370 .functor BUFZ 1, L_0x137b39bb0, C4<0>, C4<0>, C4<0>;
v0x137b0c900_0 .array/port v0x137b0c900, 0;
L_0x137b3f420 .functor BUFZ 8, v0x137b0c900_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_1 .array/port v0x137b0c900, 1;
L_0x137b3f7d0 .functor BUFZ 8, v0x137b0c900_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_2 .array/port v0x137b0c900, 2;
L_0x137b3f840 .functor BUFZ 8, v0x137b0c900_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_3 .array/port v0x137b0c900, 3;
L_0x137b3f640 .functor BUFZ 8, v0x137b0c900_3, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_4 .array/port v0x137b0c900, 4;
L_0x137b3f6b0 .functor BUFZ 8, v0x137b0c900_4, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_5 .array/port v0x137b0c900, 5;
L_0x137b3f720 .functor BUFZ 8, v0x137b0c900_5, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_6 .array/port v0x137b0c900, 6;
L_0x137b3fa60 .functor BUFZ 8, v0x137b0c900_6, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_7 .array/port v0x137b0c900, 7;
L_0x137b3f8b0 .functor BUFZ 8, v0x137b0c900_7, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_8 .array/port v0x137b0c900, 8;
L_0x137b3f920 .functor BUFZ 8, v0x137b0c900_8, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_9 .array/port v0x137b0c900, 9;
L_0x137b3f990 .functor BUFZ 8, v0x137b0c900_9, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_10 .array/port v0x137b0c900, 10;
L_0x137b3fca0 .functor BUFZ 8, v0x137b0c900_10, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_11 .array/port v0x137b0c900, 11;
L_0x137b3fad0 .functor BUFZ 8, v0x137b0c900_11, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_12 .array/port v0x137b0c900, 12;
L_0x137b3fb40 .functor BUFZ 8, v0x137b0c900_12, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_13 .array/port v0x137b0c900, 13;
L_0x137b3fbb0 .functor BUFZ 8, v0x137b0c900_13, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_14 .array/port v0x137b0c900, 14;
L_0x137b3fc20 .functor BUFZ 8, v0x137b0c900_14, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0c900_15 .array/port v0x137b0c900, 15;
L_0x137b3ff10 .functor BUFZ 8, v0x137b0c900_15, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137b0d470_0 .array/port v0x137b0d470, 0;
L_0x137b40730 .functor BUFZ 1, v0x137b0d470_0, C4<0>, C4<0>, C4<0>;
v0x137b0d470_1 .array/port v0x137b0d470, 1;
L_0x137b407a0 .functor BUFZ 1, v0x137b0d470_1, C4<0>, C4<0>, C4<0>;
v0x137b0d470_2 .array/port v0x137b0d470, 2;
L_0x137b40810 .functor BUFZ 1, v0x137b0d470_2, C4<0>, C4<0>, C4<0>;
v0x137b0d470_3 .array/port v0x137b0d470, 3;
L_0x137b40c00 .functor BUFZ 1, v0x137b0d470_3, C4<0>, C4<0>, C4<0>;
v0x137b0d470_4 .array/port v0x137b0d470, 4;
L_0x137b40c70 .functor BUFZ 1, v0x137b0d470_4, C4<0>, C4<0>, C4<0>;
v0x137b0d470_5 .array/port v0x137b0d470, 5;
L_0x137b40960 .functor BUFZ 1, v0x137b0d470_5, C4<0>, C4<0>, C4<0>;
v0x137b0d470_6 .array/port v0x137b0d470, 6;
L_0x137b40a10 .functor BUFZ 1, v0x137b0d470_6, C4<0>, C4<0>, C4<0>;
v0x137b0d470_7 .array/port v0x137b0d470, 7;
L_0x137b40aa0 .functor BUFZ 1, v0x137b0d470_7, C4<0>, C4<0>, C4<0>;
v0x137b0d470_8 .array/port v0x137b0d470, 8;
L_0x137b40b50 .functor BUFZ 1, v0x137b0d470_8, C4<0>, C4<0>, C4<0>;
v0x137b0d470_9 .array/port v0x137b0d470, 9;
L_0x137b40fd0 .functor BUFZ 1, v0x137b0d470_9, C4<0>, C4<0>, C4<0>;
v0x137b0d470_10 .array/port v0x137b0d470, 10;
L_0x137b41060 .functor BUFZ 1, v0x137b0d470_10, C4<0>, C4<0>, C4<0>;
v0x137b0d470_11 .array/port v0x137b0d470, 11;
L_0x137b40d00 .functor BUFZ 1, v0x137b0d470_11, C4<0>, C4<0>, C4<0>;
v0x137b0d470_12 .array/port v0x137b0d470, 12;
L_0x137b40db0 .functor BUFZ 1, v0x137b0d470_12, C4<0>, C4<0>, C4<0>;
v0x137b0d470_13 .array/port v0x137b0d470, 13;
L_0x137b40e40 .functor BUFZ 1, v0x137b0d470_13, C4<0>, C4<0>, C4<0>;
v0x137b0d470_14 .array/port v0x137b0d470, 14;
L_0x137b40ef0 .functor BUFZ 1, v0x137b0d470_14, C4<0>, C4<0>, C4<0>;
v0x137b0d470_15 .array/port v0x137b0d470, 15;
L_0x137b413f0 .functor BUFZ 1, v0x137b0d470_15, C4<0>, C4<0>, C4<0>;
v0x1377543f0_0 .array/port v0x1377543f0, 0;
L_0x137b41460 .functor BUFZ 16, v0x1377543f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_1 .array/port v0x1377543f0, 1;
L_0x137b410f0 .functor BUFZ 16, v0x1377543f0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_2 .array/port v0x1377543f0, 2;
L_0x137b411a0 .functor BUFZ 16, v0x1377543f0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_3 .array/port v0x1377543f0, 3;
L_0x137b41250 .functor BUFZ 16, v0x1377543f0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_4 .array/port v0x1377543f0, 4;
L_0x137b41300 .functor BUFZ 16, v0x1377543f0_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_5 .array/port v0x1377543f0, 5;
L_0x137b41370 .functor BUFZ 16, v0x1377543f0_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_6 .array/port v0x1377543f0, 6;
L_0x137b41880 .functor BUFZ 16, v0x1377543f0_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_7 .array/port v0x1377543f0, 7;
L_0x137b41510 .functor BUFZ 16, v0x1377543f0_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_8 .array/port v0x1377543f0, 8;
L_0x137b415c0 .functor BUFZ 16, v0x1377543f0_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_9 .array/port v0x1377543f0, 9;
L_0x137b41630 .functor BUFZ 16, v0x1377543f0_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_10 .array/port v0x1377543f0, 10;
L_0x137b416e0 .functor BUFZ 16, v0x1377543f0_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_11 .array/port v0x1377543f0, 11;
L_0x137b41790 .functor BUFZ 16, v0x1377543f0_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_12 .array/port v0x1377543f0, 12;
L_0x137b41c90 .functor BUFZ 16, v0x1377543f0_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_13 .array/port v0x1377543f0, 13;
L_0x137b41930 .functor BUFZ 16, v0x1377543f0_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_14 .array/port v0x1377543f0, 14;
L_0x137b419e0 .functor BUFZ 16, v0x1377543f0_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377543f0_15 .array/port v0x1377543f0, 15;
L_0x137b41a90 .functor BUFZ 16, v0x1377543f0_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13775a650_0 .array/port v0x13775a650, 0;
L_0x137b41b40 .functor BUFZ 1, v0x13775a650_0, C4<0>, C4<0>, C4<0>;
v0x13775a650_1 .array/port v0x13775a650, 1;
L_0x137b41bb0 .functor BUFZ 1, v0x13775a650_1, C4<0>, C4<0>, C4<0>;
v0x13775a650_2 .array/port v0x13775a650, 2;
L_0x137b42090 .functor BUFZ 1, v0x13775a650_2, C4<0>, C4<0>, C4<0>;
v0x13775a650_3 .array/port v0x13775a650, 3;
L_0x137b41d00 .functor BUFZ 1, v0x13775a650_3, C4<0>, C4<0>, C4<0>;
v0x13775a650_4 .array/port v0x13775a650, 4;
L_0x137b41db0 .functor BUFZ 1, v0x13775a650_4, C4<0>, C4<0>, C4<0>;
v0x13775a650_5 .array/port v0x13775a650, 5;
L_0x137b41e20 .functor BUFZ 1, v0x13775a650_5, C4<0>, C4<0>, C4<0>;
v0x13775a650_6 .array/port v0x13775a650, 6;
L_0x137b41ed0 .functor BUFZ 1, v0x13775a650_6, C4<0>, C4<0>, C4<0>;
v0x13775a650_7 .array/port v0x13775a650, 7;
L_0x137b41f80 .functor BUFZ 1, v0x13775a650_7, C4<0>, C4<0>, C4<0>;
v0x13775a650_8 .array/port v0x13775a650, 8;
L_0x137b42500 .functor BUFZ 1, v0x13775a650_8, C4<0>, C4<0>, C4<0>;
v0x13775a650_9 .array/port v0x13775a650, 9;
L_0x137b42140 .functor BUFZ 1, v0x13775a650_9, C4<0>, C4<0>, C4<0>;
v0x13775a650_10 .array/port v0x13775a650, 10;
L_0x137b421b0 .functor BUFZ 1, v0x13775a650_10, C4<0>, C4<0>, C4<0>;
v0x13775a650_11 .array/port v0x13775a650, 11;
L_0x137b42260 .functor BUFZ 1, v0x13775a650_11, C4<0>, C4<0>, C4<0>;
v0x13775a650_12 .array/port v0x13775a650, 12;
L_0x137b42310 .functor BUFZ 1, v0x13775a650_12, C4<0>, C4<0>, C4<0>;
v0x13775a650_13 .array/port v0x13775a650, 13;
L_0x137b42380 .functor BUFZ 1, v0x13775a650_13, C4<0>, C4<0>, C4<0>;
v0x13775a650_14 .array/port v0x13775a650, 14;
L_0x137b42430 .functor BUFZ 1, v0x13775a650_14, C4<0>, C4<0>, C4<0>;
v0x13775a650_15 .array/port v0x13775a650, 15;
L_0x137b42570 .functor BUFZ 1, v0x13775a650_15, C4<0>, C4<0>, C4<0>;
o0x1380697a0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b42620 .functor BUFZ 1, o0x1380697a0, C4<0>, C4<0>, C4<0>;
o0x1380697d0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b42690 .functor BUFZ 1, o0x1380697d0, C4<0>, C4<0>, C4<0>;
o0x138069800 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b42700 .functor BUFZ 1, o0x138069800, C4<0>, C4<0>, C4<0>;
o0x138069830 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b42770 .functor BUFZ 1, o0x138069830, C4<0>, C4<0>, C4<0>;
v0x13775e130_0 .array/port v0x13775e130, 0;
L_0x137b427e0 .functor BUFZ 8, v0x13775e130_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13775e130_1 .array/port v0x13775e130, 1;
L_0x137b42890 .functor BUFZ 8, v0x13775e130_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13775e130_2 .array/port v0x13775e130, 2;
L_0x137b42960 .functor BUFZ 8, v0x13775e130_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13775e130_3 .array/port v0x13775e130, 3;
L_0x137b42a10 .functor BUFZ 8, v0x13775e130_3, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13775d430_0 .array/port v0x13775d430, 0;
L_0x137b42ac0 .functor BUFZ 1, v0x13775d430_0, C4<0>, C4<0>, C4<0>;
v0x13775d430_1 .array/port v0x13775d430, 1;
L_0x137b42b70 .functor BUFZ 1, v0x13775d430_1, C4<0>, C4<0>, C4<0>;
v0x13775d430_2 .array/port v0x13775d430, 2;
L_0x137b42c20 .functor BUFZ 1, v0x13775d430_2, C4<0>, C4<0>, C4<0>;
v0x13775d430_3 .array/port v0x13775d430, 3;
L_0x137b42cd0 .functor BUFZ 1, v0x13775d430_3, C4<0>, C4<0>, C4<0>;
v0x13775acc0_0 .array/port v0x13775acc0, 0;
L_0x137b42d80 .functor BUFZ 1, v0x13775acc0_0, C4<0>, C4<0>, C4<0>;
v0x13775acc0_1 .array/port v0x13775acc0, 1;
L_0x137b42e30 .functor BUFZ 1, v0x13775acc0_1, C4<0>, C4<0>, C4<0>;
v0x13775acc0_2 .array/port v0x13775acc0, 2;
L_0x137b42ee0 .functor BUFZ 1, v0x13775acc0_2, C4<0>, C4<0>, C4<0>;
v0x13775acc0_3 .array/port v0x13775acc0, 3;
L_0x137b42f90 .functor BUFZ 1, v0x13775acc0_3, C4<0>, C4<0>, C4<0>;
o0x138069860 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x137b43040 .functor BUFZ 16, o0x138069860, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x138069890 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x137b430b0 .functor BUFZ 16, o0x138069890, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x1380698c0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x137b43120 .functor BUFZ 16, o0x1380698c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x1380698f0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x137b431b0 .functor BUFZ 16, o0x1380698f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x138069920 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b43260 .functor BUFZ 1, o0x138069920, C4<0>, C4<0>, C4<0>;
o0x138069950 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b432f0 .functor BUFZ 1, o0x138069950, C4<0>, C4<0>, C4<0>;
o0x138069980 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b433a0 .functor BUFZ 1, o0x138069980, C4<0>, C4<0>, C4<0>;
o0x1380699b0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b43450 .functor BUFZ 1, o0x1380699b0, C4<0>, C4<0>, C4<0>;
o0x138069c20 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b43500 .functor BUFZ 1, o0x138069c20, C4<0>, C4<0>, C4<0>;
o0x138069c50 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b43570 .functor BUFZ 1, o0x138069c50, C4<0>, C4<0>, C4<0>;
o0x138069c80 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b43600 .functor BUFZ 1, o0x138069c80, C4<0>, C4<0>, C4<0>;
o0x138069cb0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b43690 .functor BUFZ 1, o0x138069cb0, C4<0>, C4<0>, C4<0>;
v0x137759970_0 .array/port v0x137759970, 0;
L_0x137b43720 .functor BUFZ 8, v0x137759970_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137759970_1 .array/port v0x137759970, 1;
L_0x137b437f0 .functor BUFZ 8, v0x137759970_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137759970_2 .array/port v0x137759970, 2;
L_0x137b438a0 .functor BUFZ 8, v0x137759970_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137759970_3 .array/port v0x137759970, 3;
L_0x137b43950 .functor BUFZ 8, v0x137759970_3, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137758c80_0 .array/port v0x137758c80, 0;
L_0x137b43a00 .functor BUFZ 16, v0x137758c80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137758c80_1 .array/port v0x137758c80, 1;
L_0x137b43a70 .functor BUFZ 16, v0x137758c80_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137758c80_2 .array/port v0x137758c80, 2;
L_0x137b43b20 .functor BUFZ 16, v0x137758c80_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137758c80_3 .array/port v0x137758c80, 3;
L_0x137b43bd0 .functor BUFZ 16, v0x137758c80_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137757900_0 .array/port v0x137757900, 0;
L_0x137b43c80 .functor BUFZ 1, v0x137757900_0, C4<0>, C4<0>, C4<0>;
v0x137757900_1 .array/port v0x137757900, 1;
L_0x137b43cf0 .functor BUFZ 1, v0x137757900_1, C4<0>, C4<0>, C4<0>;
v0x137757900_2 .array/port v0x137757900, 2;
L_0x137b43da0 .functor BUFZ 1, v0x137757900_2, C4<0>, C4<0>, C4<0>;
v0x137757900_3 .array/port v0x137757900, 3;
L_0x137b43e50 .functor BUFZ 1, v0x137757900_3, C4<0>, C4<0>, C4<0>;
o0x138069da0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b43f00 .functor BUFZ 1, o0x138069da0, C4<0>, C4<0>, C4<0>;
o0x138069dd0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b43f70 .functor BUFZ 1, o0x138069dd0, C4<0>, C4<0>, C4<0>;
o0x138069e00 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b44000 .functor BUFZ 1, o0x138069e00, C4<0>, C4<0>, C4<0>;
o0x138069e30 .functor BUFZ 1, C4<z>; HiZ drive
L_0x137b440b0 .functor BUFZ 1, o0x138069e30, C4<0>, C4<0>, C4<0>;
L_0x137b44140 .functor BUFZ 4, L_0x137b13a90, C4<0000>, C4<0000>, C4<0000>;
L_0x137b44250 .functor BUFZ 4, L_0x137b1d350, C4<0000>, C4<0000>, C4<0000>;
L_0x137b44360 .functor BUFZ 4, L_0x137b26ad0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b44450 .functor BUFZ 4, L_0x137b300d0, C4<0000>, C4<0000>, C4<0000>;
L_0x138079690 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x137b0ac60_0 .net/2s *"_ivl_17", 31 0, L_0x138079690;  1 drivers
v0x137b0ad00 .array "active_threads", 0 3, 2 0;
o0x138040640 .functor BUFZ 1, C4<z>; HiZ drive
v0x137b0adc0_0 .net "clk", 0 0, o0x138040640;  0 drivers
v0x137b0ae70 .array "compute_state", 0 3;
v0x137b0ae70_0 .net v0x137b0ae70 0, 3 0, L_0x137b13a90; 1 drivers
v0x137b0ae70_1 .net v0x137b0ae70 1, 3 0, L_0x137b1d350; 1 drivers
v0x137b0ae70_2 .net v0x137b0ae70 2, 3 0, L_0x137b26ad0; 1 drivers
v0x137b0ae70_3 .net v0x137b0ae70 3, 3 0, L_0x137b300d0; 1 drivers
v0x137b0afa0_0 .net "cu_complete", 3 0, L_0x137b31d70;  1 drivers
v0x137b0b070_0 .net "cu_enable", 3 0, v0x137b077f0_0;  1 drivers
v0x137b0b120_0 .net "cu_reset", 3 0, v0x137b07950_0;  1 drivers
v0x137b0b1d0 .array "fetch_req_addr", 0 3;
v0x137b0b1d0_0 .net v0x137b0b1d0 0, 7 0, v0x137781380_0; 1 drivers
v0x137b0b1d0_1 .net v0x137b0b1d0 1, 7 0, v0x1377aa170_0; 1 drivers
v0x137b0b1d0_2 .net v0x137b0b1d0 2, 7 0, v0x1377d3150_0; 1 drivers
v0x137b0b1d0_3 .net v0x137b0b1d0 3, 7 0, v0x1377fc150_0; 1 drivers
v0x137b0b380 .array "fetch_req_rdy", 0 3, 0 0;
v0x137b0b550 .array "fetch_req_val", 0 3;
v0x137b0b550_0 .net v0x137b0b550 0, 0 0, v0x1377815e0_0; 1 drivers
v0x137b0b550_1 .net v0x137b0b550 1, 0 0, v0x1377aa3d0_0; 1 drivers
v0x137b0b550_2 .net v0x137b0b550 2, 0 0, v0x1377d33b0_0; 1 drivers
v0x137b0b550_3 .net v0x137b0b550 3, 0 0, v0x1377fc3b0_0; 1 drivers
v0x137b0b6e0 .array "fetch_resp_inst", 0 3, 15 0;
v0x137b0b7f0 .array "fetch_resp_rdy", 0 3;
v0x137b0b7f0_0 .net v0x137b0b7f0 0, 0 0, v0x1377817c0_0; 1 drivers
v0x137b0b7f0_1 .net v0x137b0b7f0 1, 0 0, v0x1377aa5b0_0; 1 drivers
v0x137b0b7f0_2 .net v0x137b0b7f0 2, 0 0, v0x1377d3590_0; 1 drivers
v0x137b0b7f0_3 .net v0x137b0b7f0 3, 0 0, v0x1377fc590_0; 1 drivers
v0x137b0b940 .array "fetch_resp_val", 0 3, 0 0;
v0x137b0ba50_0 .net "kernel_complete", 0 0, L_0x137b33e90;  1 drivers
o0x138068630 .functor BUFZ 1, C4<z>; HiZ drive
v0x137b0bae0_0 .net "kernel_start", 0 0, o0x138068630;  0 drivers
v0x137b0bb70_0 .net "mem2fetch_req_addr", 7 0, L_0x137b34ed0;  1 drivers
o0x1380690b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x137b0bc00_0 .net "mem2fetch_req_rdy", 0 0, o0x1380690b0;  0 drivers
v0x137b0bd90_0 .net "mem2fetch_req_val", 0 0, L_0x137b34e20;  1 drivers
o0x138069140 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x137b0be20_0 .net "mem2fetch_resp_inst", 15 0, o0x138069140;  0 drivers
v0x137b0beb0_0 .net "mem2fetch_resp_rdy", 0 0, L_0x137b34fa0;  1 drivers
o0x1380691d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x137b0bf40_0 .net "mem2fetch_resp_val", 0 0, o0x1380691d0;  0 drivers
v0x137b0bfd0 .array "mem2read_req_addr", 0 3;
v0x137b0bfd0_0 .net v0x137b0bfd0 0, 7 0, L_0x137b427e0; 1 drivers
v0x137b0bfd0_1 .net v0x137b0bfd0 1, 7 0, L_0x137b42890; 1 drivers
v0x137b0bfd0_2 .net v0x137b0bfd0 2, 7 0, L_0x137b42960; 1 drivers
v0x137b0bfd0_3 .net v0x137b0bfd0 3, 7 0, L_0x137b42a10; 1 drivers
v0x137b0c060 .array "mem2read_req_addr_val", 0 3;
v0x137b0c060_0 .net v0x137b0c060 0, 0 0, L_0x137b42ac0; 1 drivers
v0x137b0c060_1 .net v0x137b0c060 1, 0 0, L_0x137b42b70; 1 drivers
v0x137b0c060_2 .net v0x137b0c060 2, 0 0, L_0x137b42c20; 1 drivers
v0x137b0c060_3 .net v0x137b0c060 3, 0 0, L_0x137b42cd0; 1 drivers
v0x137b0c0f0 .array "mem2read_req_rdy", 0 3;
v0x137b0c0f0_0 .net v0x137b0c0f0 0, 0 0, o0x1380697a0; 0 drivers
v0x137b0c0f0_1 .net v0x137b0c0f0 1, 0 0, o0x1380697d0; 0 drivers
v0x137b0c0f0_2 .net v0x137b0c0f0 2, 0 0, o0x138069800; 0 drivers
v0x137b0c0f0_3 .net v0x137b0c0f0 3, 0 0, o0x138069830; 0 drivers
v0x137b0c180 .array "mem2read_resp_data", 0 3;
v0x137b0c180_0 .net v0x137b0c180 0, 15 0, o0x138069860; 0 drivers
v0x137b0c180_1 .net v0x137b0c180 1, 15 0, o0x138069890; 0 drivers
v0x137b0c180_2 .net v0x137b0c180 2, 15 0, o0x1380698c0; 0 drivers
v0x137b0c180_3 .net v0x137b0c180 3, 15 0, o0x1380698f0; 0 drivers
v0x137b0c250 .array "mem2read_resp_data_val", 0 3;
v0x137b0c250_0 .net v0x137b0c250 0, 0 0, o0x138069920; 0 drivers
v0x137b0c250_1 .net v0x137b0c250 1, 0 0, o0x138069950; 0 drivers
v0x137b0c250_2 .net v0x137b0c250 2, 0 0, o0x138069980; 0 drivers
v0x137b0c250_3 .net v0x137b0c250 3, 0 0, o0x1380699b0; 0 drivers
v0x137b0c340 .array "mem2read_resp_rdy", 0 3;
v0x137b0c340_0 .net v0x137b0c340 0, 0 0, L_0x137b42d80; 1 drivers
v0x137b0c340_1 .net v0x137b0c340 1, 0 0, L_0x137b42e30; 1 drivers
v0x137b0c340_2 .net v0x137b0c340 2, 0 0, L_0x137b42ee0; 1 drivers
v0x137b0c340_3 .net v0x137b0c340 3, 0 0, L_0x137b42f90; 1 drivers
v0x137b0c430 .array "mem2write_req_addr", 0 3;
v0x137b0c430_0 .net v0x137b0c430 0, 7 0, L_0x137b43720; 1 drivers
v0x137b0c430_1 .net v0x137b0c430 1, 7 0, L_0x137b437f0; 1 drivers
v0x137b0c430_2 .net v0x137b0c430 2, 7 0, L_0x137b438a0; 1 drivers
v0x137b0c430_3 .net v0x137b0c430 3, 7 0, L_0x137b43950; 1 drivers
v0x137b0c530 .array "mem2write_req_data", 0 3;
v0x137b0c530_0 .net v0x137b0c530 0, 15 0, L_0x137b43a00; 1 drivers
v0x137b0c530_1 .net v0x137b0c530 1, 15 0, L_0x137b43a70; 1 drivers
v0x137b0c530_2 .net v0x137b0c530 2, 15 0, L_0x137b43b20; 1 drivers
v0x137b0c530_3 .net v0x137b0c530 3, 15 0, L_0x137b43bd0; 1 drivers
v0x137b0c630 .array "mem2write_req_rdy", 0 3;
v0x137b0c630_0 .net v0x137b0c630 0, 0 0, o0x138069c20; 0 drivers
v0x137b0c630_1 .net v0x137b0c630 1, 0 0, o0x138069c50; 0 drivers
v0x137b0c630_2 .net v0x137b0c630 2, 0 0, o0x138069c80; 0 drivers
v0x137b0c630_3 .net v0x137b0c630 3, 0 0, o0x138069cb0; 0 drivers
v0x137b0c720 .array "mem2write_req_val", 0 3;
v0x137b0c720_0 .net v0x137b0c720 0, 0 0, L_0x137b43c80; 1 drivers
v0x137b0c720_1 .net v0x137b0c720 1, 0 0, L_0x137b43cf0; 1 drivers
v0x137b0c720_2 .net v0x137b0c720 2, 0 0, L_0x137b43da0; 1 drivers
v0x137b0c720_3 .net v0x137b0c720 3, 0 0, L_0x137b43e50; 1 drivers
v0x137b0c810 .array "mem2write_resp_val", 0 3;
v0x137b0c810_0 .net v0x137b0c810 0, 0 0, o0x138069da0; 0 drivers
v0x137b0c810_1 .net v0x137b0c810 1, 0 0, o0x138069dd0; 0 drivers
v0x137b0c810_2 .net v0x137b0c810 2, 0 0, o0x138069e00; 0 drivers
v0x137b0c810_3 .net v0x137b0c810 3, 0 0, o0x138069e30; 0 drivers
v0x137b0c900 .array "read_req_addr", 0 15, 7 0;
v0x137b0cc20 .array "read_req_addr_val", 0 15, 0 0;
v0x137b0ce30 .array "read_req_rdy", 0 15, 0 0;
v0x137b0d040 .array "read_resp_data", 0 15, 15 0;
v0x137b0d260 .array "read_resp_data_val", 0 15, 0 0;
v0x137b0d470 .array "read_resp_rdy", 0 15, 0 0;
o0x138043130 .functor BUFZ 1, C4<z>; HiZ drive
v0x137b0d680_0 .net "reset", 0 0, o0x138043130;  0 drivers
v0x137b0d710 .array "write_req_addr", 0 15, 7 0;
v0x137b0d7b0 .array "write_req_data", 0 15, 15 0;
v0x137b0d850 .array "write_req_rdy", 0 15, 0 0;
v0x137b0d8e0 .array "write_req_val", 0 15, 0 0;
v0x137b0d970 .array "write_resp_val", 0 15, 0 0;
L_0x137b155f0 .part v0x137b07950_0, 0, 1;
L_0x137b15690 .part v0x137b077f0_0, 0, 1;
L_0x137b1eeb0 .part v0x137b07950_0, 1, 1;
L_0x137b1ef50 .part v0x137b077f0_0, 1, 1;
L_0x137b28630 .part v0x137b07950_0, 2, 1;
L_0x137b28750 .part v0x137b077f0_0, 2, 1;
L_0x137b31c30 .part v0x137b07950_0, 3, 1;
L_0x137b31cd0 .part v0x137b077f0_0, 3, 1;
L_0x137b31d70 .concat8 [ 1 1 1 1], v0x1377828b0_0, v0x1377ab6a0_0, v0x1377d4680_0, v0x1377fd680_0;
L_0x137b342b0 .part L_0x138079690, 0, 5;
S_0x137761f90 .scope module, "data" "data_controller" 3 177, 4 10 0, S_0x13770e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "read_req_rdy";
    .port_info 3 /INPUT 128 "read_req_addr";
    .port_info 4 /INPUT 16 "read_req_addr_val";
    .port_info 5 /INPUT 16 "read_resp_rdy";
    .port_info 6 /OUTPUT 256 "read_resp_data";
    .port_info 7 /OUTPUT 16 "read_resp_data_val";
    .port_info 8 /OUTPUT 16 "write_req_rdy";
    .port_info 9 /INPUT 128 "write_req_addr";
    .port_info 10 /INPUT 256 "write_req_data";
    .port_info 11 /INPUT 16 "write_req_val";
    .port_info 12 /OUTPUT 16 "write_resp_val";
    .port_info 13 /INPUT 4 "mem2read_req_rdy";
    .port_info 14 /OUTPUT 32 "mem2read_req_addr";
    .port_info 15 /OUTPUT 4 "mem2read_req_addr_val";
    .port_info 16 /OUTPUT 4 "mem2read_resp_rdy";
    .port_info 17 /INPUT 64 "mem2read_resp_data";
    .port_info 18 /INPUT 4 "mem2read_resp_data_val";
    .port_info 19 /INPUT 4 "mem2write_req_rdy";
    .port_info 20 /OUTPUT 32 "mem2write_req_addr";
    .port_info 21 /OUTPUT 64 "mem2write_req_data";
    .port_info 22 /OUTPUT 4 "mem2write_req_val";
    .port_info 23 /INPUT 4 "mem2write_resp_val";
    .port_info 24 /INPUT 16 "compute_state";
    .port_info 25 /OUTPUT 4 "compute_unit";
P_0x1377745d0 .param/l "DONE" 1 4 67, C4<0111>;
P_0x137774610 .param/l "EXECUTE" 1 4 65, C4<0101>;
P_0x137774650 .param/l "IDLE" 1 4 70, C4<0000>;
P_0x137774690 .param/l "MAX_THREADS" 0 4 15, +C4<00000000000000000000000000000100>;
P_0x1377746d0 .param/l "MEM_ADDR_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x137774710 .param/l "MEM_DATA_WIDTH" 0 4 14, +C4<00000000000000000000000000010000>;
P_0x137774750 .param/l "NUM_CORES" 0 4 12, +C4<00000000000000000000000000000100>;
P_0x137774790 .param/l "NUM_DATA_CHAN" 0 4 11, +C4<00000000000000000000000000000100>;
P_0x1377747d0 .param/l "READ_REQUEST" 1 4 71, C4<0001>;
P_0x137774810 .param/l "REQ" 1 4 63, C4<0011>;
P_0x137774850 .param/l "RESPONSE" 1 4 72, C4<0010>;
P_0x137774890 .param/l "WAIT" 1 4 64, C4<0100>;
P_0x1377748d0 .param/l "WRITEBACK" 1 4 66, C4<0110>;
P_0x137774910 .param/l "WRITE_REQUEST" 1 4 73, C4<0011>;
L_0x137b3eab0 .functor BUFZ 4, v0x137751ed0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b3eb20 .functor BUFZ 1, L_0x137b3d130, C4<0>, C4<0>, C4<0>;
L_0x137b3eb90 .functor BUFZ 1, L_0x137b42620, C4<0>, C4<0>, C4<0>;
v0x137761590_0 .var "channel_state", 3 0;
v0x137760f00_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137760840 .array "compute_state", 0 3;
v0x137760840_0 .net v0x137760840 0, 3 0, L_0x137b44140; 1 drivers
v0x137760840_1 .net v0x137760840 1, 3 0, L_0x137b44250; 1 drivers
v0x137760840_2 .net v0x137760840 2, 3 0, L_0x137b44360; 1 drivers
v0x137760840_3 .net v0x137760840 3, 3 0, L_0x137b44450; 1 drivers
v0x1377601e0_0 .net "compute_unit", 3 0, L_0x137b3eab0;  1 drivers
v0x13775fb60_0 .var/i "i", 31 0;
v0x13775f490 .array "is_read_ready", 0 3;
v0x13775f490_0 .net v0x13775f490 0, 3 0, L_0x137b3b0e0; 1 drivers
v0x13775f490_1 .net v0x13775f490 1, 3 0, L_0x137b3b980; 1 drivers
v0x13775f490_2 .net v0x13775f490 2, 3 0, L_0x137b3c200; 1 drivers
v0x13775f490_3 .net v0x13775f490 3, 3 0, L_0x137b3ca80; 1 drivers
v0x13775ee30 .array "is_write_ready", 0 3;
v0x13775ee30_0 .net v0x13775ee30 0, 3 0, L_0x137b3b560; 1 drivers
v0x13775ee30_1 .net v0x13775ee30 1, 3 0, L_0x137b3be00; 1 drivers
v0x13775ee30_2 .net v0x13775ee30 2, 3 0, L_0x137b3c660; 1 drivers
v0x13775ee30_3 .net v0x13775ee30 3, 3 0, L_0x137b3cf00; 1 drivers
v0x13775e770 .array "mem2read_req_addr", 0 3;
v0x13775e770_0 .net v0x13775e770 0, 7 0, v0x13775e130_0; 1 drivers
v0x13775e770_1 .net v0x13775e770 1, 7 0, v0x13775e130_1; 1 drivers
v0x13775e770_2 .net v0x13775e770 2, 7 0, v0x13775e130_2; 1 drivers
v0x13775e770_3 .net v0x13775e770 3, 7 0, v0x13775e130_3; 1 drivers
v0x13775e130 .array "mem2read_req_addr_reg", 0 3, 7 0;
v0x13775da70 .array "mem2read_req_addr_val", 0 3;
v0x13775da70_0 .net v0x13775da70 0, 0 0, v0x13775d430_0; 1 drivers
v0x13775da70_1 .net v0x13775da70 1, 0 0, v0x13775d430_1; 1 drivers
v0x13775da70_2 .net v0x13775da70 2, 0 0, v0x13775d430_2; 1 drivers
v0x13775da70_3 .net v0x13775da70 3, 0 0, v0x13775d430_3; 1 drivers
v0x13775d430 .array "mem2read_req_addr_val_reg", 0 3, 0 0;
v0x13775cd70 .array "mem2read_req_rdy", 0 3;
v0x13775cd70_0 .net v0x13775cd70 0, 0 0, L_0x137b42620; 1 drivers
v0x13775cd70_1 .net v0x13775cd70 1, 0 0, L_0x137b42690; 1 drivers
v0x13775cd70_2 .net v0x13775cd70 2, 0 0, L_0x137b42700; 1 drivers
v0x13775cd70_3 .net v0x13775cd70 3, 0 0, L_0x137b42770; 1 drivers
v0x13775c720_0 .net "mem2read_req_rdy0", 0 0, L_0x137b3eb90;  1 drivers
v0x13775c050 .array "mem2read_resp_data", 0 3;
v0x13775c050_0 .net v0x13775c050 0, 15 0, L_0x137b43040; 1 drivers
v0x13775c050_1 .net v0x13775c050 1, 15 0, L_0x137b430b0; 1 drivers
v0x13775c050_2 .net v0x13775c050 2, 15 0, L_0x137b43120; 1 drivers
v0x13775c050_3 .net v0x13775c050 3, 15 0, L_0x137b431b0; 1 drivers
v0x13775b9b0 .array "mem2read_resp_data_val", 0 3;
v0x13775b9b0_0 .net v0x13775b9b0 0, 0 0, L_0x137b43260; 1 drivers
v0x13775b9b0_1 .net v0x13775b9b0 1, 0 0, L_0x137b432f0; 1 drivers
v0x13775b9b0_2 .net v0x13775b9b0 2, 0 0, L_0x137b433a0; 1 drivers
v0x13775b9b0_3 .net v0x13775b9b0 3, 0 0, L_0x137b43450; 1 drivers
v0x13775b330 .array "mem2read_resp_rdy", 0 3;
v0x13775b330_0 .net v0x13775b330 0, 0 0, v0x13775acc0_0; 1 drivers
v0x13775b330_1 .net v0x13775b330 1, 0 0, v0x13775acc0_1; 1 drivers
v0x13775b330_2 .net v0x13775b330 2, 0 0, v0x13775acc0_2; 1 drivers
v0x13775b330_3 .net v0x13775b330 3, 0 0, v0x13775acc0_3; 1 drivers
v0x13775acc0 .array "mem2read_resp_rdy_reg", 0 3, 0 0;
v0x13775a000 .array "mem2write_req_addr", 0 3;
v0x13775a000_0 .net v0x13775a000 0, 7 0, v0x137759970_0; 1 drivers
v0x13775a000_1 .net v0x13775a000 1, 7 0, v0x137759970_1; 1 drivers
v0x13775a000_2 .net v0x13775a000 2, 7 0, v0x137759970_2; 1 drivers
v0x13775a000_3 .net v0x13775a000 3, 7 0, v0x137759970_3; 1 drivers
v0x137759970 .array "mem2write_req_addr_reg", 0 3, 7 0;
v0x137759340 .array "mem2write_req_data", 0 3;
v0x137759340_0 .net v0x137759340 0, 15 0, v0x137758c80_0; 1 drivers
v0x137759340_1 .net v0x137759340 1, 15 0, v0x137758c80_1; 1 drivers
v0x137759340_2 .net v0x137759340 2, 15 0, v0x137758c80_2; 1 drivers
v0x137759340_3 .net v0x137759340 3, 15 0, v0x137758c80_3; 1 drivers
v0x137758c80 .array "mem2write_req_data_reg", 0 3, 15 0;
v0x1377585e0 .array "mem2write_req_rdy", 0 3;
v0x1377585e0_0 .net v0x1377585e0 0, 0 0, L_0x137b43500; 1 drivers
v0x1377585e0_1 .net v0x1377585e0 1, 0 0, L_0x137b43570; 1 drivers
v0x1377585e0_2 .net v0x1377585e0 2, 0 0, L_0x137b43600; 1 drivers
v0x1377585e0_3 .net v0x1377585e0 3, 0 0, L_0x137b43690; 1 drivers
v0x137757f70 .array "mem2write_req_val", 0 3;
v0x137757f70_0 .net v0x137757f70 0, 0 0, v0x137757900_0; 1 drivers
v0x137757f70_1 .net v0x137757f70 1, 0 0, v0x137757900_1; 1 drivers
v0x137757f70_2 .net v0x137757f70 2, 0 0, v0x137757900_2; 1 drivers
v0x137757f70_3 .net v0x137757f70 3, 0 0, v0x137757900_3; 1 drivers
v0x137757900 .array "mem2write_req_val_reg", 0 3, 0 0;
v0x137757290 .array "mem2write_resp_val", 0 3;
v0x137757290_0 .net v0x137757290 0, 0 0, L_0x137b43f00; 1 drivers
v0x137757290_1 .net v0x137757290 1, 0 0, L_0x137b43f70; 1 drivers
v0x137757290_2 .net v0x137757290 2, 0 0, L_0x137b44000; 1 drivers
v0x137757290_3 .net v0x137757290 3, 0 0, L_0x137b440b0; 1 drivers
v0x137756c40 .array "read_req_addr", 0 15;
v0x137756c40_0 .net v0x137756c40 0, 7 0, L_0x137b3f420; 1 drivers
v0x137756c40_1 .net v0x137756c40 1, 7 0, L_0x137b3f7d0; 1 drivers
v0x137756c40_2 .net v0x137756c40 2, 7 0, L_0x137b3f840; 1 drivers
v0x137756c40_3 .net v0x137756c40 3, 7 0, L_0x137b3f640; 1 drivers
v0x137756c40_4 .net v0x137756c40 4, 7 0, L_0x137b3f6b0; 1 drivers
v0x137756c40_5 .net v0x137756c40 5, 7 0, L_0x137b3f720; 1 drivers
v0x137756c40_6 .net v0x137756c40 6, 7 0, L_0x137b3fa60; 1 drivers
v0x137756c40_7 .net v0x137756c40 7, 7 0, L_0x137b3f8b0; 1 drivers
v0x137756c40_8 .net v0x137756c40 8, 7 0, L_0x137b3f920; 1 drivers
v0x137756c40_9 .net v0x137756c40 9, 7 0, L_0x137b3f990; 1 drivers
v0x137756c40_10 .net v0x137756c40 10, 7 0, L_0x137b3fca0; 1 drivers
v0x137756c40_11 .net v0x137756c40 11, 7 0, L_0x137b3fad0; 1 drivers
v0x137756c40_12 .net v0x137756c40 12, 7 0, L_0x137b3fb40; 1 drivers
v0x137756c40_13 .net v0x137756c40 13, 7 0, L_0x137b3fbb0; 1 drivers
v0x137756c40_14 .net v0x137756c40 14, 7 0, L_0x137b3fc20; 1 drivers
v0x137756c40_15 .net v0x137756c40 15, 7 0, L_0x137b3ff10; 1 drivers
v0x137b0cc20_0 .array/port v0x137b0cc20, 0;
v0x1377565b0 .array "read_req_addr_val", 0 15;
v0x1377565b0_0 .net v0x1377565b0 0, 0 0, v0x137b0cc20_0; 1 drivers
v0x137b0cc20_1 .array/port v0x137b0cc20, 1;
v0x1377565b0_1 .net v0x1377565b0 1, 0 0, v0x137b0cc20_1; 1 drivers
v0x137b0cc20_2 .array/port v0x137b0cc20, 2;
v0x1377565b0_2 .net v0x1377565b0 2, 0 0, v0x137b0cc20_2; 1 drivers
v0x137b0cc20_3 .array/port v0x137b0cc20, 3;
v0x1377565b0_3 .net v0x1377565b0 3, 0 0, v0x137b0cc20_3; 1 drivers
v0x137b0cc20_4 .array/port v0x137b0cc20, 4;
v0x1377565b0_4 .net v0x1377565b0 4, 0 0, v0x137b0cc20_4; 1 drivers
v0x137b0cc20_5 .array/port v0x137b0cc20, 5;
v0x1377565b0_5 .net v0x1377565b0 5, 0 0, v0x137b0cc20_5; 1 drivers
v0x137b0cc20_6 .array/port v0x137b0cc20, 6;
v0x1377565b0_6 .net v0x1377565b0 6, 0 0, v0x137b0cc20_6; 1 drivers
v0x137b0cc20_7 .array/port v0x137b0cc20, 7;
v0x1377565b0_7 .net v0x1377565b0 7, 0 0, v0x137b0cc20_7; 1 drivers
v0x137b0cc20_8 .array/port v0x137b0cc20, 8;
v0x1377565b0_8 .net v0x1377565b0 8, 0 0, v0x137b0cc20_8; 1 drivers
v0x137b0cc20_9 .array/port v0x137b0cc20, 9;
v0x1377565b0_9 .net v0x1377565b0 9, 0 0, v0x137b0cc20_9; 1 drivers
v0x137b0cc20_10 .array/port v0x137b0cc20, 10;
v0x1377565b0_10 .net v0x1377565b0 10, 0 0, v0x137b0cc20_10; 1 drivers
v0x137b0cc20_11 .array/port v0x137b0cc20, 11;
v0x1377565b0_11 .net v0x1377565b0 11, 0 0, v0x137b0cc20_11; 1 drivers
v0x137b0cc20_12 .array/port v0x137b0cc20, 12;
v0x1377565b0_12 .net v0x1377565b0 12, 0 0, v0x137b0cc20_12; 1 drivers
v0x137b0cc20_13 .array/port v0x137b0cc20, 13;
v0x1377565b0_13 .net v0x1377565b0 13, 0 0, v0x137b0cc20_13; 1 drivers
v0x137b0cc20_14 .array/port v0x137b0cc20, 14;
v0x1377565b0_14 .net v0x1377565b0 14, 0 0, v0x137b0cc20_14; 1 drivers
v0x137b0cc20_15 .array/port v0x137b0cc20, 15;
v0x1377565b0_15 .net v0x1377565b0 15, 0 0, v0x137b0cc20_15; 1 drivers
v0x137755f80 .array "read_req_rdy", 0 15;
v0x137755f80_0 .net v0x137755f80 0, 0 0, L_0x137b36980; 1 drivers
v0x137755f80_1 .net v0x137755f80 1, 0 0, L_0x137b36d70; 1 drivers
v0x137755f80_2 .net v0x137755f80 2, 0 0, L_0x137b37050; 1 drivers
v0x137755f80_3 .net v0x137755f80 3, 0 0, L_0x137b373d0; 1 drivers
v0x137755f80_4 .net v0x137755f80 4, 0 0, L_0x137b37710; 1 drivers
v0x137755f80_5 .net v0x137755f80 5, 0 0, L_0x137b37a70; 1 drivers
v0x137755f80_6 .net v0x137755f80 6, 0 0, L_0x137b37db0; 1 drivers
v0x137755f80_7 .net v0x137755f80 7, 0 0, L_0x137b38110; 1 drivers
v0x137755f80_8 .net v0x137755f80 8, 0 0, L_0x137b38490; 1 drivers
v0x137755f80_9 .net v0x137755f80 9, 0 0, L_0x137b387b0; 1 drivers
v0x137755f80_10 .net v0x137755f80 10, 0 0, L_0x137b38b30; 1 drivers
v0x137755f80_11 .net v0x137755f80 11, 0 0, L_0x137b38e50; 1 drivers
v0x137755f80_12 .net v0x137755f80 12, 0 0, L_0x137b391d0; 1 drivers
v0x137755f80_13 .net v0x137755f80 13, 0 0, L_0x137b394f0; 1 drivers
v0x137755f80_14 .net v0x137755f80 14, 0 0, L_0x137b39870; 1 drivers
v0x137755f80_15 .net v0x137755f80 15, 0 0, L_0x137b39bb0; 1 drivers
v0x1377558b0_0 .net "read_req_rdy0", 0 0, L_0x137b3eb20;  1 drivers
v0x137755210 .array "read_req_rdy_reg", 0 15;
v0x137755210_0 .net v0x137755210 0, 0 0, L_0x137b3d130; 1 drivers
v0x137755210_1 .net v0x137755210 1, 0 0, L_0x137b3d290; 1 drivers
v0x137755210_2 .net v0x137755210 2, 0 0, L_0x137b3d470; 1 drivers
v0x137755210_3 .net v0x137755210 3, 0 0, L_0x137b3d5d0; 1 drivers
v0x137755210_4 .net v0x137755210 4, 0 0, L_0x137b3d7f0; 1 drivers
v0x137755210_5 .net v0x137755210 5, 0 0, L_0x137b3d910; 1 drivers
v0x137755210_6 .net v0x137755210 6, 0 0, L_0x137b3dab0; 1 drivers
v0x137755210_7 .net v0x137755210 7, 0 0, L_0x137b3dc10; 1 drivers
v0x137755210_8 .net v0x137755210 8, 0 0, L_0x137b3de30; 1 drivers
v0x137755210_9 .net v0x137755210 9, 0 0, L_0x137b3df50; 1 drivers
v0x137755210_10 .net v0x137755210 10, 0 0, L_0x137b3e130; 1 drivers
v0x137755210_11 .net v0x137755210 11, 0 0, L_0x137b3e290; 1 drivers
v0x137755210_12 .net v0x137755210 12, 0 0, L_0x137b3e470; 1 drivers
v0x137755210_13 .net v0x137755210 13, 0 0, L_0x137b3e590; 1 drivers
v0x137755210_14 .net v0x137755210 14, 0 0, L_0x137b3e770; 1 drivers
v0x137755210_15 .net v0x137755210 15, 0 0, L_0x137b3e8d0; 1 drivers
v0x137751500 .array "read_resp_data", 0 15;
v0x137751500_0 .net v0x137751500 0, 15 0, v0x1377543f0_0; 1 drivers
v0x137751500_1 .net v0x137751500 1, 15 0, v0x1377543f0_1; 1 drivers
v0x137751500_2 .net v0x137751500 2, 15 0, v0x1377543f0_2; 1 drivers
v0x137751500_3 .net v0x137751500 3, 15 0, v0x1377543f0_3; 1 drivers
v0x137751500_4 .net v0x137751500 4, 15 0, v0x1377543f0_4; 1 drivers
v0x137751500_5 .net v0x137751500 5, 15 0, v0x1377543f0_5; 1 drivers
v0x137751500_6 .net v0x137751500 6, 15 0, v0x1377543f0_6; 1 drivers
v0x137751500_7 .net v0x137751500 7, 15 0, v0x1377543f0_7; 1 drivers
v0x137751500_8 .net v0x137751500 8, 15 0, v0x1377543f0_8; 1 drivers
v0x137751500_9 .net v0x137751500 9, 15 0, v0x1377543f0_9; 1 drivers
v0x137751500_10 .net v0x137751500 10, 15 0, v0x1377543f0_10; 1 drivers
v0x137751500_11 .net v0x137751500 11, 15 0, v0x1377543f0_11; 1 drivers
v0x137751500_12 .net v0x137751500 12, 15 0, v0x1377543f0_12; 1 drivers
v0x137751500_13 .net v0x137751500 13, 15 0, v0x1377543f0_13; 1 drivers
v0x137751500_14 .net v0x137751500 14, 15 0, v0x1377543f0_14; 1 drivers
v0x137751500_15 .net v0x137751500 15, 15 0, v0x1377543f0_15; 1 drivers
v0x1377543f0 .array "read_resp_data_reg", 0 15, 15 0;
v0x137753a20 .array "read_resp_data_val", 0 15;
v0x137753a20_0 .net v0x137753a20 0, 0 0, v0x13775a650_0; 1 drivers
v0x137753a20_1 .net v0x137753a20 1, 0 0, v0x13775a650_1; 1 drivers
v0x137753a20_2 .net v0x137753a20 2, 0 0, v0x13775a650_2; 1 drivers
v0x137753a20_3 .net v0x137753a20 3, 0 0, v0x13775a650_3; 1 drivers
v0x137753a20_4 .net v0x137753a20 4, 0 0, v0x13775a650_4; 1 drivers
v0x137753a20_5 .net v0x137753a20 5, 0 0, v0x13775a650_5; 1 drivers
v0x137753a20_6 .net v0x137753a20 6, 0 0, v0x13775a650_6; 1 drivers
v0x137753a20_7 .net v0x137753a20 7, 0 0, v0x13775a650_7; 1 drivers
v0x137753a20_8 .net v0x137753a20 8, 0 0, v0x13775a650_8; 1 drivers
v0x137753a20_9 .net v0x137753a20 9, 0 0, v0x13775a650_9; 1 drivers
v0x137753a20_10 .net v0x137753a20 10, 0 0, v0x13775a650_10; 1 drivers
v0x137753a20_11 .net v0x137753a20 11, 0 0, v0x13775a650_11; 1 drivers
v0x137753a20_12 .net v0x137753a20 12, 0 0, v0x13775a650_12; 1 drivers
v0x137753a20_13 .net v0x137753a20 13, 0 0, v0x13775a650_13; 1 drivers
v0x137753a20_14 .net v0x137753a20 14, 0 0, v0x13775a650_14; 1 drivers
v0x137753a20_15 .net v0x137753a20 15, 0 0, v0x13775a650_15; 1 drivers
v0x13775a650 .array "read_resp_data_val_reg", 0 15, 0 0;
v0x150111010 .array "read_resp_rdy", 0 15;
v0x150111010_0 .net v0x150111010 0, 0 0, L_0x137b40730; 1 drivers
v0x150111010_1 .net v0x150111010 1, 0 0, L_0x137b407a0; 1 drivers
v0x150111010_2 .net v0x150111010 2, 0 0, L_0x137b40810; 1 drivers
v0x150111010_3 .net v0x150111010 3, 0 0, L_0x137b40c00; 1 drivers
v0x150111010_4 .net v0x150111010 4, 0 0, L_0x137b40c70; 1 drivers
v0x150111010_5 .net v0x150111010 5, 0 0, L_0x137b40960; 1 drivers
v0x150111010_6 .net v0x150111010 6, 0 0, L_0x137b40a10; 1 drivers
v0x150111010_7 .net v0x150111010 7, 0 0, L_0x137b40aa0; 1 drivers
v0x150111010_8 .net v0x150111010 8, 0 0, L_0x137b40b50; 1 drivers
v0x150111010_9 .net v0x150111010 9, 0 0, L_0x137b40fd0; 1 drivers
v0x150111010_10 .net v0x150111010 10, 0 0, L_0x137b41060; 1 drivers
v0x150111010_11 .net v0x150111010 11, 0 0, L_0x137b40d00; 1 drivers
v0x150111010_12 .net v0x150111010 12, 0 0, L_0x137b40db0; 1 drivers
v0x150111010_13 .net v0x150111010 13, 0 0, L_0x137b40e40; 1 drivers
v0x150111010_14 .net v0x150111010 14, 0 0, L_0x137b40ef0; 1 drivers
v0x150111010_15 .net v0x150111010 15, 0 0, L_0x137b413f0; 1 drivers
v0x137753050_0 .net "reset", 0 0, o0x138043130;  alias, 0 drivers
v0x137751ed0_0 .var "selected_unit", 3 0;
o0x138043190 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0 .array "write_req_addr", 0 15;
v0x13774cac0_0 .net v0x13774cac0 0, 7 0, o0x138043190; 0 drivers
o0x1380431c0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_1 .net v0x13774cac0 1, 7 0, o0x1380431c0; 0 drivers
o0x1380431f0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_2 .net v0x13774cac0 2, 7 0, o0x1380431f0; 0 drivers
o0x138043220 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_3 .net v0x13774cac0 3, 7 0, o0x138043220; 0 drivers
o0x138043250 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_4 .net v0x13774cac0 4, 7 0, o0x138043250; 0 drivers
o0x138043280 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_5 .net v0x13774cac0 5, 7 0, o0x138043280; 0 drivers
o0x1380432b0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_6 .net v0x13774cac0 6, 7 0, o0x1380432b0; 0 drivers
o0x1380432e0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_7 .net v0x13774cac0 7, 7 0, o0x1380432e0; 0 drivers
o0x138043310 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_8 .net v0x13774cac0 8, 7 0, o0x138043310; 0 drivers
o0x138043340 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_9 .net v0x13774cac0 9, 7 0, o0x138043340; 0 drivers
o0x138043370 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_10 .net v0x13774cac0 10, 7 0, o0x138043370; 0 drivers
o0x1380433a0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_11 .net v0x13774cac0 11, 7 0, o0x1380433a0; 0 drivers
o0x1380433d0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_12 .net v0x13774cac0 12, 7 0, o0x1380433d0; 0 drivers
o0x138043400 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_13 .net v0x13774cac0 13, 7 0, o0x138043400; 0 drivers
o0x138043430 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_14 .net v0x13774cac0 14, 7 0, o0x138043430; 0 drivers
o0x138043460 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13774cac0_15 .net v0x13774cac0 15, 7 0, o0x138043460; 0 drivers
o0x138043490 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0 .array "write_req_data", 0 15;
v0x13774f9b0_0 .net v0x13774f9b0 0, 15 0, o0x138043490; 0 drivers
o0x1380434c0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_1 .net v0x13774f9b0 1, 15 0, o0x1380434c0; 0 drivers
o0x1380434f0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_2 .net v0x13774f9b0 2, 15 0, o0x1380434f0; 0 drivers
o0x138043520 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_3 .net v0x13774f9b0 3, 15 0, o0x138043520; 0 drivers
o0x138043550 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_4 .net v0x13774f9b0 4, 15 0, o0x138043550; 0 drivers
o0x138043580 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_5 .net v0x13774f9b0 5, 15 0, o0x138043580; 0 drivers
o0x1380435b0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_6 .net v0x13774f9b0 6, 15 0, o0x1380435b0; 0 drivers
o0x1380435e0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_7 .net v0x13774f9b0 7, 15 0, o0x1380435e0; 0 drivers
o0x138043610 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_8 .net v0x13774f9b0 8, 15 0, o0x138043610; 0 drivers
o0x138043640 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_9 .net v0x13774f9b0 9, 15 0, o0x138043640; 0 drivers
o0x138043670 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_10 .net v0x13774f9b0 10, 15 0, o0x138043670; 0 drivers
o0x1380436a0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_11 .net v0x13774f9b0 11, 15 0, o0x1380436a0; 0 drivers
o0x1380436d0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_12 .net v0x13774f9b0 12, 15 0, o0x1380436d0; 0 drivers
o0x138043700 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_13 .net v0x13774f9b0 13, 15 0, o0x138043700; 0 drivers
o0x138043730 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_14 .net v0x13774f9b0 14, 15 0, o0x138043730; 0 drivers
o0x138043760 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f9b0_15 .net v0x13774f9b0 15, 15 0, o0x138043760; 0 drivers
v0x13774c0f0 .array "write_req_rdy", 0 15;
v0x13774c0f0_0 .net v0x13774c0f0 0, 0 0, L_0x137b36c90; 1 drivers
v0x13774c0f0_1 .net v0x13774c0f0 1, 0 0, L_0x137b36f00; 1 drivers
v0x13774c0f0_2 .net v0x13774c0f0 2, 0 0, L_0x137b37240; 1 drivers
v0x13774c0f0_3 .net v0x13774c0f0 3, 0 0, L_0x137b375a0; 1 drivers
v0x13774c0f0_4 .net v0x13774c0f0 4, 0 0, L_0x137b37900; 1 drivers
v0x13774c0f0_5 .net v0x13774c0f0 5, 0 0, L_0x137b37c40; 1 drivers
v0x13774c0f0_6 .net v0x13774c0f0 6, 0 0, L_0x137b37fa0; 1 drivers
v0x13774c0f0_7 .net v0x13774c0f0 7, 0 0, L_0x137b38300; 1 drivers
v0x13774c0f0_8 .net v0x13774c0f0 8, 0 0, L_0x137b38660; 1 drivers
v0x13774c0f0_9 .net v0x13774c0f0 9, 0 0, L_0x137b389a0; 1 drivers
v0x13774c0f0_10 .net v0x13774c0f0 10, 0 0, L_0x137b38d00; 1 drivers
v0x13774c0f0_11 .net v0x13774c0f0 11, 0 0, L_0x137b39040; 1 drivers
v0x13774c0f0_12 .net v0x13774c0f0 12, 0 0, L_0x137b393a0; 1 drivers
v0x13774c0f0_13 .net v0x13774c0f0 13, 0 0, L_0x137b396e0; 1 drivers
v0x13774c0f0_14 .net v0x13774c0f0 14, 0 0, L_0x137b39a40; 1 drivers
v0x13774c0f0_15 .net v0x13774c0f0 15, 0 0, L_0x137b39da0; 1 drivers
v0x13774d490 .array "write_req_rdy_reg", 0 15;
v0x13774d490_0 .net v0x13774d490 0, 0 0, L_0x137b3d1e0; 1 drivers
v0x13774d490_1 .net v0x13774d490 1, 0 0, L_0x137b3d380; 1 drivers
v0x13774d490_2 .net v0x13774d490 2, 0 0, L_0x137b3d520; 1 drivers
v0x13774d490_3 .net v0x13774d490 3, 0 0, L_0x137b3d700; 1 drivers
v0x13774d490_4 .net v0x13774d490 4, 0 0, L_0x137b3d860; 1 drivers
v0x13774d490_5 .net v0x13774d490 5, 0 0, L_0x137b3da00; 1 drivers
v0x13774d490_6 .net v0x13774d490 6, 0 0, L_0x137b3db60; 1 drivers
v0x13774d490_7 .net v0x13774d490 7, 0 0, L_0x137b3dd40; 1 drivers
v0x13774d490_8 .net v0x13774d490 8, 0 0, L_0x137b3dea0; 1 drivers
v0x13774d490_9 .net v0x13774d490 9, 0 0, L_0x137b3e040; 1 drivers
v0x13774d490_10 .net v0x13774d490 10, 0 0, L_0x137b3e1e0; 1 drivers
v0x13774d490_11 .net v0x13774d490 11, 0 0, L_0x137b3e380; 1 drivers
v0x13774d490_12 .net v0x13774d490 12, 0 0, L_0x137b3e4e0; 1 drivers
v0x13774d490_13 .net v0x13774d490 13, 0 0, L_0x137b3e680; 1 drivers
v0x13774d490_14 .net v0x13774d490 14, 0 0, L_0x137b3e820; 1 drivers
v0x13774d490_15 .net v0x13774d490 15, 0 0, L_0x137b3e9c0; 1 drivers
o0x138043d90 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70 .array "write_req_val", 0 15;
v0x13774af70_0 .net v0x13774af70 0, 0 0, o0x138043d90; 0 drivers
o0x138043dc0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_1 .net v0x13774af70 1, 0 0, o0x138043dc0; 0 drivers
o0x138043df0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_2 .net v0x13774af70 2, 0 0, o0x138043df0; 0 drivers
o0x138043e20 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_3 .net v0x13774af70 3, 0 0, o0x138043e20; 0 drivers
o0x138043e50 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_4 .net v0x13774af70 4, 0 0, o0x138043e50; 0 drivers
o0x138043e80 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_5 .net v0x13774af70 5, 0 0, o0x138043e80; 0 drivers
o0x138043eb0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_6 .net v0x13774af70 6, 0 0, o0x138043eb0; 0 drivers
o0x138043ee0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_7 .net v0x13774af70 7, 0 0, o0x138043ee0; 0 drivers
o0x138043f10 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_8 .net v0x13774af70 8, 0 0, o0x138043f10; 0 drivers
o0x138043f40 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_9 .net v0x13774af70 9, 0 0, o0x138043f40; 0 drivers
o0x138043f70 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_10 .net v0x13774af70 10, 0 0, o0x138043f70; 0 drivers
o0x138043fa0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_11 .net v0x13774af70 11, 0 0, o0x138043fa0; 0 drivers
o0x138043fd0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_12 .net v0x13774af70 12, 0 0, o0x138043fd0; 0 drivers
o0x138044000 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_13 .net v0x13774af70 13, 0 0, o0x138044000; 0 drivers
o0x138044030 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_14 .net v0x13774af70 14, 0 0, o0x138044030; 0 drivers
o0x138044060 .functor BUFZ 1, C4<z>; HiZ drive
v0x13774af70_15 .net v0x13774af70 15, 0 0, o0x138044060; 0 drivers
v0x137747710 .array "write_resp_val", 0 15;
v0x137747710_0 .net v0x137747710 0, 0 0, L_0x137b36d00; 1 drivers
v0x137747710_1 .net v0x137747710 1, 0 0, L_0x137b36f90; 1 drivers
v0x137747710_2 .net v0x137747710 2, 0 0, L_0x137b372f0; 1 drivers
v0x137747710_3 .net v0x137747710 3, 0 0, L_0x137b37630; 1 drivers
v0x137747710_4 .net v0x137747710 4, 0 0, L_0x137b379b0; 1 drivers
v0x137747710_5 .net v0x137747710 5, 0 0, L_0x137b37cd0; 1 drivers
v0x137747710_6 .net v0x137747710 6, 0 0, L_0x137b38050; 1 drivers
v0x137747710_7 .net v0x137747710 7, 0 0, L_0x137b383b0; 1 drivers
v0x137747710_8 .net v0x137747710 8, 0 0, L_0x137b386f0; 1 drivers
v0x137747710_9 .net v0x137747710 9, 0 0, L_0x137b38a50; 1 drivers
v0x137747710_10 .net v0x137747710 10, 0 0, L_0x137b38d90; 1 drivers
v0x137747710_11 .net v0x137747710 11, 0 0, L_0x137b390f0; 1 drivers
v0x137747710_12 .net v0x137747710 12, 0 0, L_0x137b39430; 1 drivers
v0x137747710_13 .net v0x137747710 13, 0 0, L_0x137b39790; 1 drivers
v0x137747710_14 .net v0x137747710 14, 0 0, L_0x137b39af0; 1 drivers
v0x137747710_15 .net v0x137747710 15, 0 0, L_0x137b39e30; 1 drivers
v0x137748a90 .array "write_resp_val_reg", 0 15, 0 0;
E_0x1377526b0 .event posedge, v0x137760f00_0;
S_0x137761df0 .scope generate, "genblk1[0]" "genblk1[0]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x13774bed0 .param/l "j" 1 4 88, +C4<00>;
L_0x137b36980 .functor BUFZ 1, L_0x137b3d130, C4<0>, C4<0>, C4<0>;
L_0x137b36c90 .functor BUFZ 1, L_0x137b3d1e0, C4<0>, C4<0>, C4<0>;
v0x137748a90_0 .array/port v0x137748a90, 0;
L_0x137b36d00 .functor BUFZ 1, v0x137748a90_0, C4<0>, C4<0>, C4<0>;
S_0x137761760 .scope generate, "genblk1[1]" "genblk1[1]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x13774dc70 .param/l "j" 1 4 88, +C4<01>;
L_0x137b36d70 .functor BUFZ 1, L_0x137b3d290, C4<0>, C4<0>, C4<0>;
L_0x137b36f00 .functor BUFZ 1, L_0x137b3d380, C4<0>, C4<0>, C4<0>;
v0x137748a90_1 .array/port v0x137748a90, 1;
L_0x137b36f90 .functor BUFZ 1, v0x137748a90_1, C4<0>, C4<0>, C4<0>;
S_0x137760a60 .scope generate, "genblk1[2]" "genblk1[2]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x137749280 .param/l "j" 1 4 88, +C4<010>;
L_0x137b37050 .functor BUFZ 1, L_0x137b3d470, C4<0>, C4<0>, C4<0>;
L_0x137b37240 .functor BUFZ 1, L_0x137b3d520, C4<0>, C4<0>, C4<0>;
v0x137748a90_2 .array/port v0x137748a90, 2;
L_0x137b372f0 .functor BUFZ 1, v0x137748a90_2, C4<0>, C4<0>, C4<0>;
S_0x13775e990 .scope generate, "genblk1[3]" "genblk1[3]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x137728330 .param/l "j" 1 4 88, +C4<011>;
L_0x137b373d0 .functor BUFZ 1, L_0x137b3d5d0, C4<0>, C4<0>, C4<0>;
L_0x137b375a0 .functor BUFZ 1, L_0x137b3d700, C4<0>, C4<0>, C4<0>;
v0x137748a90_3 .array/port v0x137748a90, 3;
L_0x137b37630 .functor BUFZ 1, v0x137748a90_3, C4<0>, C4<0>, C4<0>;
S_0x13775dc90 .scope generate, "genblk1[4]" "genblk1[4]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x15016dca0 .param/l "j" 1 4 88, +C4<0100>;
L_0x137b37710 .functor BUFZ 1, L_0x137b3d7f0, C4<0>, C4<0>, C4<0>;
L_0x137b37900 .functor BUFZ 1, L_0x137b3d860, C4<0>, C4<0>, C4<0>;
v0x137748a90_4 .array/port v0x137748a90, 4;
L_0x137b379b0 .functor BUFZ 1, v0x137748a90_4, C4<0>, C4<0>, C4<0>;
S_0x13775cf90 .scope generate, "genblk1[5]" "genblk1[5]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x137760c30 .param/l "j" 1 4 88, +C4<0101>;
L_0x137b37a70 .functor BUFZ 1, L_0x137b3d910, C4<0>, C4<0>, C4<0>;
L_0x137b37c40 .functor BUFZ 1, L_0x137b3da00, C4<0>, C4<0>, C4<0>;
v0x137748a90_5 .array/port v0x137748a90, 5;
L_0x137b37cd0 .functor BUFZ 1, v0x137748a90_5, C4<0>, C4<0>, C4<0>;
S_0x13775b550 .scope generate, "genblk1[6]" "genblk1[6]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x1377408c0 .param/l "j" 1 4 88, +C4<0110>;
L_0x137b37db0 .functor BUFZ 1, L_0x137b3dab0, C4<0>, C4<0>, C4<0>;
L_0x137b37fa0 .functor BUFZ 1, L_0x137b3db60, C4<0>, C4<0>, C4<0>;
v0x137748a90_6 .array/port v0x137748a90, 6;
L_0x137b38050 .functor BUFZ 1, v0x137748a90_6, C4<0>, C4<0>, C4<0>;
S_0x13775a220 .scope generate, "genblk1[7]" "genblk1[7]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x13773e930 .param/l "j" 1 4 88, +C4<0111>;
L_0x137b38110 .functor BUFZ 1, L_0x137b3dc10, C4<0>, C4<0>, C4<0>;
L_0x137b38300 .functor BUFZ 1, L_0x137b3dd40, C4<0>, C4<0>, C4<0>;
v0x137748a90_7 .array/port v0x137748a90, 7;
L_0x137b383b0 .functor BUFZ 1, v0x137748a90_7, C4<0>, C4<0>, C4<0>;
S_0x137759b90 .scope generate, "genblk1[8]" "genblk1[8]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x15016bfb0 .param/l "j" 1 4 88, +C4<01000>;
L_0x137b38490 .functor BUFZ 1, L_0x137b3de30, C4<0>, C4<0>, C4<0>;
L_0x137b38660 .functor BUFZ 1, L_0x137b3dea0, C4<0>, C4<0>, C4<0>;
v0x137748a90_8 .array/port v0x137748a90, 8;
L_0x137b386f0 .functor BUFZ 1, v0x137748a90_8, C4<0>, C4<0>, C4<0>;
S_0x137758190 .scope generate, "genblk1[9]" "genblk1[9]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x13773c350 .param/l "j" 1 4 88, +C4<01001>;
L_0x137b387b0 .functor BUFZ 1, L_0x137b3df50, C4<0>, C4<0>, C4<0>;
L_0x137b389a0 .functor BUFZ 1, L_0x137b3e040, C4<0>, C4<0>, C4<0>;
v0x137748a90_9 .array/port v0x137748a90, 9;
L_0x137b38a50 .functor BUFZ 1, v0x137748a90_9, C4<0>, C4<0>, C4<0>;
S_0x137756e60 .scope generate, "genblk1[10]" "genblk1[10]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x13773cff0 .param/l "j" 1 4 88, +C4<01010>;
L_0x137b38b30 .functor BUFZ 1, L_0x137b3e130, C4<0>, C4<0>, C4<0>;
L_0x137b38d00 .functor BUFZ 1, L_0x137b3e1e0, C4<0>, C4<0>, C4<0>;
v0x137748a90_10 .array/port v0x137748a90, 10;
L_0x137b38d90 .functor BUFZ 1, v0x137748a90_10, C4<0>, C4<0>, C4<0>;
S_0x1377567d0 .scope generate, "genblk1[11]" "genblk1[11]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x137739450 .param/l "j" 1 4 88, +C4<01011>;
L_0x137b38e50 .functor BUFZ 1, L_0x137b3e290, C4<0>, C4<0>, C4<0>;
L_0x137b39040 .functor BUFZ 1, L_0x137b3e380, C4<0>, C4<0>, C4<0>;
v0x137748a90_11 .array/port v0x137748a90, 11;
L_0x137b390f0 .functor BUFZ 1, v0x137748a90_11, C4<0>, C4<0>, C4<0>;
S_0x13774baf0 .scope generate, "genblk1[12]" "genblk1[12]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x13773a210 .param/l "j" 1 4 88, +C4<01100>;
L_0x137b391d0 .functor BUFZ 1, L_0x137b3e470, C4<0>, C4<0>, C4<0>;
L_0x137b393a0 .functor BUFZ 1, L_0x137b3e4e0, C4<0>, C4<0>, C4<0>;
v0x137748a90_12 .array/port v0x137748a90, 12;
L_0x137b39430 .functor BUFZ 1, v0x137748a90_12, C4<0>, C4<0>, C4<0>;
S_0x137749610 .scope generate, "genblk1[13]" "genblk1[13]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x1377269e0 .param/l "j" 1 4 88, +C4<01101>;
L_0x137b394f0 .functor BUFZ 1, L_0x137b3e590, C4<0>, C4<0>, C4<0>;
L_0x137b396e0 .functor BUFZ 1, L_0x137b3e680, C4<0>, C4<0>, C4<0>;
v0x137748a90_13 .array/port v0x137748a90, 13;
L_0x137b39790 .functor BUFZ 1, v0x137748a90_13, C4<0>, C4<0>, C4<0>;
S_0x137747130 .scope generate, "genblk1[14]" "genblk1[14]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x1377250a0 .param/l "j" 1 4 88, +C4<01110>;
L_0x137b39870 .functor BUFZ 1, L_0x137b3e770, C4<0>, C4<0>, C4<0>;
L_0x137b39a40 .functor BUFZ 1, L_0x137b3e820, C4<0>, C4<0>, C4<0>;
v0x137748a90_14 .array/port v0x137748a90, 14;
L_0x137b39af0 .functor BUFZ 1, v0x137748a90_14, C4<0>, C4<0>, C4<0>;
S_0x137744c50 .scope generate, "genblk1[15]" "genblk1[15]" 4 88, 4 88 0, S_0x137761f90;
 .timescale 0 0;
P_0x137723760 .param/l "j" 1 4 88, +C4<01111>;
L_0x137b39bb0 .functor BUFZ 1, L_0x137b3e8d0, C4<0>, C4<0>, C4<0>;
L_0x137b39da0 .functor BUFZ 1, L_0x137b3e9c0, C4<0>, C4<0>, C4<0>;
v0x137748a90_15 .array/port v0x137748a90, 15;
L_0x137b39e30 .functor BUFZ 1, v0x137748a90_15, C4<0>, C4<0>, C4<0>;
S_0x137713450 .scope generate, "genblk2[0]" "genblk2[0]" 4 96, 4 96 0, S_0x137761f90;
 .timescale 0 0;
P_0x137723db0 .param/l "j" 1 4 96, +C4<00>;
S_0x137712e40 .scope generate, "genblk2[1]" "genblk2[1]" 4 96, 4 96 0, S_0x137761f90;
 .timescale 0 0;
P_0x137720b30 .param/l "j" 1 4 96, +C4<01>;
S_0x137712830 .scope generate, "genblk2[2]" "genblk2[2]" 4 96, 4 96 0, S_0x137761f90;
 .timescale 0 0;
P_0x13771f1f0 .param/l "j" 1 4 96, +C4<010>;
S_0x137712220 .scope generate, "genblk2[3]" "genblk2[3]" 4 96, 4 96 0, S_0x137761f90;
 .timescale 0 0;
P_0x13771d8b0 .param/l "j" 1 4 96, +C4<011>;
S_0x137711c10 .scope generate, "genblk3[0]" "genblk3[0]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x13771df00 .param/l "j" 1 4 107, +C4<00>;
S_0x137711600 .scope generate, "genblk3[1]" "genblk3[1]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x13771ac80 .param/l "j" 1 4 107, +C4<01>;
S_0x137710ff0 .scope generate, "genblk3[2]" "genblk3[2]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x137718b00 .param/l "j" 1 4 107, +C4<010>;
S_0x1377109e0 .scope generate, "genblk3[3]" "genblk3[3]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x150152060 .param/l "j" 1 4 107, +C4<011>;
S_0x1377610f0 .scope generate, "genblk1" "genblk1" 4 108, 4 108 0, S_0x1377109e0;
 .timescale 0 0;
L_0x137b3aed0 .functor BUFZ 1, v0x137b0cc20_0, C4<0>, C4<0>, C4<0>;
L_0x137b3af80 .functor BUFZ 1, v0x137b0cc20_1, C4<0>, C4<0>, C4<0>;
L_0x137b3b030 .functor BUFZ 1, v0x137b0cc20_2, C4<0>, C4<0>, C4<0>;
L_0x137b3b290 .functor BUFZ 1, v0x137b0cc20_3, C4<0>, C4<0>, C4<0>;
L_0x137b3b340 .functor BUFZ 1, o0x138043d90, C4<0>, C4<0>, C4<0>;
L_0x137b3b3e0 .functor BUFZ 1, o0x138043dc0, C4<0>, C4<0>, C4<0>;
L_0x137b3b470 .functor BUFZ 1, o0x138043df0, C4<0>, C4<0>, C4<0>;
L_0x137b3b6e0 .functor BUFZ 1, o0x138043e20, C4<0>, C4<0>, C4<0>;
v0x1501507e0_0 .net *"_ivl_11", 0 0, L_0x137b3af80;  1 drivers
v0x1501a9df0_0 .net *"_ivl_17", 0 0, L_0x137b3b030;  1 drivers
v0x150175f80_0 .net *"_ivl_24", 0 0, L_0x137b3b290;  1 drivers
v0x150161130_0 .net *"_ivl_30", 0 0, L_0x137b3b340;  1 drivers
v0x150161490_0 .net *"_ivl_36", 0 0, L_0x137b3b3e0;  1 drivers
v0x1377162d0_0 .net *"_ivl_42", 0 0, L_0x137b3b470;  1 drivers
v0x1501a1010_0 .net *"_ivl_49", 0 0, L_0x137b3b6e0;  1 drivers
v0x150166320_0 .net *"_ivl_5", 0 0, L_0x137b3aed0;  1 drivers
L_0x137b3b0e0 .concat8 [ 1 1 1 1], L_0x137b3aed0, L_0x137b3af80, L_0x137b3b030, L_0x137b3b290;
L_0x137b3b560 .concat8 [ 1 1 1 1], L_0x137b3b340, L_0x137b3b3e0, L_0x137b3b470, L_0x137b3b6e0;
S_0x13775c8f0 .scope generate, "genblk3[4]" "genblk3[4]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x150136560 .param/l "j" 1 4 107, +C4<0100>;
S_0x13775c270 .scope generate, "genblk3[5]" "genblk3[5]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x1501378b0 .param/l "j" 1 4 107, +C4<0101>;
S_0x13775bbd0 .scope generate, "genblk3[6]" "genblk3[6]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x150138790 .param/l "j" 1 4 107, +C4<0110>;
S_0x13775aee0 .scope generate, "genblk3[7]" "genblk3[7]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x150138240 .param/l "j" 1 4 107, +C4<0111>;
S_0x13775a870 .scope generate, "genblk1" "genblk1" 4 117, 4 117 0, S_0x13775aee0;
 .timescale 0 0;
L_0x137b3b790 .functor BUFZ 1, v0x137b0cc20_4, C4<0>, C4<0>, C4<0>;
L_0x137b3b800 .functor BUFZ 1, v0x137b0cc20_5, C4<0>, C4<0>, C4<0>;
L_0x137b3b8b0 .functor BUFZ 1, v0x137b0cc20_6, C4<0>, C4<0>, C4<0>;
L_0x137b3bb30 .functor BUFZ 1, v0x137b0cc20_7, C4<0>, C4<0>, C4<0>;
L_0x137b3bbe0 .functor BUFZ 1, o0x138043e50, C4<0>, C4<0>, C4<0>;
L_0x137b3bc80 .functor BUFZ 1, o0x138043e80, C4<0>, C4<0>, C4<0>;
L_0x137b3bd10 .functor BUFZ 1, o0x138043eb0, C4<0>, C4<0>, C4<0>;
L_0x137b3bf80 .functor BUFZ 1, o0x138043ee0, C4<0>, C4<0>, C4<0>;
v0x1376db780_0 .net *"_ivl_11", 0 0, L_0x137b3b800;  1 drivers
v0x1376d0bd0_0 .net *"_ivl_17", 0 0, L_0x137b3b8b0;  1 drivers
v0x1376c6020_0 .net *"_ivl_24", 0 0, L_0x137b3bb30;  1 drivers
v0x1376bb470_0 .net *"_ivl_30", 0 0, L_0x137b3bbe0;  1 drivers
v0x13769fc80_0 .net *"_ivl_36", 0 0, L_0x137b3bc80;  1 drivers
v0x1376950d0_0 .net *"_ivl_42", 0 0, L_0x137b3bd10;  1 drivers
v0x13768a520_0 .net *"_ivl_49", 0 0, L_0x137b3bf80;  1 drivers
v0x13767f970_0 .net *"_ivl_5", 0 0, L_0x137b3b790;  1 drivers
L_0x137b3b980 .concat8 [ 1 1 1 1], L_0x137b3b790, L_0x137b3b800, L_0x137b3b8b0, L_0x137b3bb30;
L_0x137b3be00 .concat8 [ 1 1 1 1], L_0x137b3bbe0, L_0x137b3bc80, L_0x137b3bd10, L_0x137b3bf80;
S_0x137759530 .scope generate, "genblk3[8]" "genblk3[8]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x150138080 .param/l "j" 1 4 107, +C4<01000>;
S_0x137758800 .scope generate, "genblk3[9]" "genblk3[9]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x150138320 .param/l "j" 1 4 107, +C4<01001>;
S_0x137757b20 .scope generate, "genblk3[10]" "genblk3[10]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x150136fb0 .param/l "j" 1 4 107, +C4<01010>;
S_0x1377574b0 .scope generate, "genblk3[11]" "genblk3[11]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x13775d150 .param/l "j" 1 4 107, +C4<01011>;
S_0x137756170 .scope generate, "genblk1" "genblk1" 4 126, 4 126 0, S_0x1377574b0;
 .timescale 0 0;
L_0x137b3c030 .functor BUFZ 1, v0x137b0cc20_8, C4<0>, C4<0>, C4<0>;
L_0x137b3c0a0 .functor BUFZ 1, v0x137b0cc20_9, C4<0>, C4<0>, C4<0>;
L_0x137b3c130 .functor BUFZ 1, v0x137b0cc20_10, C4<0>, C4<0>, C4<0>;
L_0x137b3c3b0 .functor BUFZ 1, v0x137b0cc20_11, C4<0>, C4<0>, C4<0>;
L_0x137b3c460 .functor BUFZ 1, o0x138043f10, C4<0>, C4<0>, C4<0>;
L_0x137b3c500 .functor BUFZ 1, o0x138043f40, C4<0>, C4<0>, C4<0>;
L_0x137b3c570 .functor BUFZ 1, o0x138043f70, C4<0>, C4<0>, C4<0>;
L_0x137b3c7e0 .functor BUFZ 1, o0x138043fa0, C4<0>, C4<0>, C4<0>;
v0x137664180_0 .net *"_ivl_11", 0 0, L_0x137b3c0a0;  1 drivers
v0x1376595d0_0 .net *"_ivl_17", 0 0, L_0x137b3c130;  1 drivers
v0x13764ea20_0 .net *"_ivl_24", 0 0, L_0x137b3c3b0;  1 drivers
v0x137643e70_0 .net *"_ivl_30", 0 0, L_0x137b3c460;  1 drivers
v0x1377107c0_0 .net *"_ivl_36", 0 0, L_0x137b3c500;  1 drivers
v0x137713230_0 .net *"_ivl_42", 0 0, L_0x137b3c570;  1 drivers
v0x137712c20_0 .net *"_ivl_49", 0 0, L_0x137b3c7e0;  1 drivers
v0x137712610_0 .net *"_ivl_5", 0 0, L_0x137b3c030;  1 drivers
L_0x137b3c200 .concat8 [ 1 1 1 1], L_0x137b3c030, L_0x137b3c0a0, L_0x137b3c130, L_0x137b3c3b0;
L_0x137b3c660 .concat8 [ 1 1 1 1], L_0x137b3c460, L_0x137b3c500, L_0x137b3c570, L_0x137b3c7e0;
S_0x137755430 .scope generate, "genblk3[12]" "genblk3[12]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x150150ab0 .param/l "j" 1 4 107, +C4<01100>;
S_0x137750f10 .scope generate, "genblk3[13]" "genblk3[13]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x1501111e0 .param/l "j" 1 4 107, +C4<01101>;
S_0x1377547d0 .scope generate, "genblk3[14]" "genblk3[14]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x15013d370 .param/l "j" 1 4 107, +C4<01110>;
S_0x137753e00 .scope generate, "genblk3[15]" "genblk3[15]" 4 107, 4 107 0, S_0x137761f90;
 .timescale 0 0;
P_0x15019b920 .param/l "j" 1 4 107, +C4<01111>;
S_0x137753430 .scope generate, "genblk1" "genblk1" 4 135, 4 135 0, S_0x137753e00;
 .timescale 0 0;
L_0x137b3c890 .functor BUFZ 1, v0x137b0cc20_12, C4<0>, C4<0>, C4<0>;
L_0x137b3c900 .functor BUFZ 1, v0x137b0cc20_13, C4<0>, C4<0>, C4<0>;
L_0x137b3c9b0 .functor BUFZ 1, v0x137b0cc20_14, C4<0>, C4<0>, C4<0>;
L_0x137b3cc30 .functor BUFZ 1, v0x137b0cc20_15, C4<0>, C4<0>, C4<0>;
L_0x137b3cce0 .functor BUFZ 1, o0x138043fd0, C4<0>, C4<0>, C4<0>;
L_0x137b3cd80 .functor BUFZ 1, o0x138044000, C4<0>, C4<0>, C4<0>;
L_0x137b3ce10 .functor BUFZ 1, o0x138044030, C4<0>, C4<0>, C4<0>;
L_0x137b3d080 .functor BUFZ 1, o0x138044060, C4<0>, C4<0>, C4<0>;
v0x1376f6f70_0 .net *"_ivl_11", 0 0, L_0x137b3c900;  1 drivers
v0x137712000_0 .net *"_ivl_17", 0 0, L_0x137b3c9b0;  1 drivers
v0x1377119f0_0 .net *"_ivl_24", 0 0, L_0x137b3cc30;  1 drivers
v0x1377113e0_0 .net *"_ivl_30", 0 0, L_0x137b3cce0;  1 drivers
v0x137710dd0_0 .net *"_ivl_36", 0 0, L_0x137b3cd80;  1 drivers
v0x13770f5a0_0 .net *"_ivl_42", 0 0, L_0x137b3ce10;  1 drivers
v0x13770ebe0_0 .net *"_ivl_49", 0 0, L_0x137b3d080;  1 drivers
v0x13770e620_0 .net *"_ivl_5", 0 0, L_0x137b3c890;  1 drivers
L_0x137b3ca80 .concat8 [ 1 1 1 1], L_0x137b3c890, L_0x137b3c900, L_0x137b3c9b0, L_0x137b3cc30;
L_0x137b3cf00 .concat8 [ 1 1 1 1], L_0x137b3cce0, L_0x137b3cd80, L_0x137b3ce10, L_0x137b3d080;
S_0x137752a40 .scope generate, "genblk4[0]" "genblk4[0]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x15011ef70 .param/l "j" 1 4 147, +C4<00>;
S_0x1377522b0 .scope generate, "genblk1" "genblk1" 4 148, 4 148 0, S_0x137752a40;
 .timescale 0 0;
L_0x137b3d130 .functor BUFZ 1, L_0x137b42620, C4<0>, C4<0>, C4<0>;
L_0x137b3d1e0 .functor BUFZ 1, L_0x137b43500, C4<0>, C4<0>, C4<0>;
S_0x1377518e0 .scope generate, "genblk4[1]" "genblk4[1]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x150175c90 .param/l "j" 1 4 147, +C4<01>;
S_0x137750520 .scope generate, "genblk1" "genblk1" 4 148, 4 148 0, S_0x1377518e0;
 .timescale 0 0;
L_0x137b3d290 .functor BUFZ 1, L_0x137b42620, C4<0>, C4<0>, C4<0>;
L_0x137b3d380 .functor BUFZ 1, L_0x137b43500, C4<0>, C4<0>, C4<0>;
S_0x13774c4d0 .scope generate, "genblk4[2]" "genblk4[2]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x137643f00 .param/l "j" 1 4 147, +C4<010>;
S_0x13774fd90 .scope generate, "genblk1" "genblk1" 4 148, 4 148 0, S_0x13774c4d0;
 .timescale 0 0;
L_0x137b3d470 .functor BUFZ 1, L_0x137b42620, C4<0>, C4<0>, C4<0>;
L_0x137b3d520 .functor BUFZ 1, L_0x137b43500, C4<0>, C4<0>, C4<0>;
S_0x13774f3c0 .scope generate, "genblk4[3]" "genblk4[3]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x137664210 .param/l "j" 1 4 147, +C4<011>;
S_0x13774e9f0 .scope generate, "genblk1" "genblk1" 4 148, 4 148 0, S_0x13774f3c0;
 .timescale 0 0;
L_0x137b3d5d0 .functor BUFZ 1, L_0x137b42620, C4<0>, C4<0>, C4<0>;
L_0x137b3d700 .functor BUFZ 1, L_0x137b43500, C4<0>, C4<0>, C4<0>;
S_0x13774e000 .scope generate, "genblk4[4]" "genblk4[4]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x137695160 .param/l "j" 1 4 147, +C4<0100>;
S_0x13774d870 .scope generate, "genblk1" "genblk1" 4 151, 4 151 0, S_0x13774e000;
 .timescale 0 0;
L_0x137b3d7f0 .functor BUFZ 1, L_0x137b42690, C4<0>, C4<0>, C4<0>;
L_0x137b3d860 .functor BUFZ 1, L_0x137b43570, C4<0>, C4<0>, C4<0>;
S_0x13774cea0 .scope generate, "genblk4[5]" "genblk4[5]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x1376c60b0 .param/l "j" 1 4 147, +C4<0101>;
S_0x137747b00 .scope generate, "genblk1" "genblk1" 4 151, 4 151 0, S_0x13774cea0;
 .timescale 0 0;
L_0x137b3d910 .functor BUFZ 1, L_0x137b42690, C4<0>, C4<0>, C4<0>;
L_0x137b3da00 .functor BUFZ 1, L_0x137b43570, C4<0>, C4<0>, C4<0>;
S_0x13774b360 .scope generate, "genblk4[6]" "genblk4[6]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x13770e6b0 .param/l "j" 1 4 147, +C4<0110>;
S_0x13774a9a0 .scope generate, "genblk1" "genblk1" 4 151, 4 151 0, S_0x13774b360;
 .timescale 0 0;
L_0x137b3dab0 .functor BUFZ 1, L_0x137b42690, C4<0>, C4<0>, C4<0>;
L_0x137b3db60 .functor BUFZ 1, L_0x137b43570, C4<0>, C4<0>, C4<0>;
S_0x137749fe0 .scope generate, "genblk4[7]" "genblk4[7]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x137710e60 .param/l "j" 1 4 147, +C4<0111>;
S_0x137748e80 .scope generate, "genblk1" "genblk1" 4 151, 4 151 0, S_0x137749fe0;
 .timescale 0 0;
L_0x137b3dc10 .functor BUFZ 1, L_0x137b42690, C4<0>, C4<0>, C4<0>;
L_0x137b3dd40 .functor BUFZ 1, L_0x137b43570, C4<0>, C4<0>, C4<0>;
S_0x1377484c0 .scope generate, "genblk4[8]" "genblk4[8]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x137712090 .param/l "j" 1 4 147, +C4<01000>;
S_0x137743140 .scope generate, "genblk1" "genblk1" 4 154, 4 154 0, S_0x1377484c0;
 .timescale 0 0;
L_0x137b3de30 .functor BUFZ 1, L_0x137b42700, C4<0>, C4<0>, C4<0>;
L_0x137b3dea0 .functor BUFZ 1, L_0x137b43600, C4<0>, C4<0>, C4<0>;
S_0x1377469a0 .scope generate, "genblk4[9]" "genblk4[9]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x1377132c0 .param/l "j" 1 4 147, +C4<01001>;
S_0x137745fe0 .scope generate, "genblk1" "genblk1" 4 154, 4 154 0, S_0x1377469a0;
 .timescale 0 0;
L_0x137b3df50 .functor BUFZ 1, L_0x137b42700, C4<0>, C4<0>, C4<0>;
L_0x137b3e040 .functor BUFZ 1, L_0x137b43600, C4<0>, C4<0>, C4<0>;
S_0x137745620 .scope generate, "genblk4[10]" "genblk4[10]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x13770e0e0 .param/l "j" 1 4 147, +C4<01010>;
S_0x1377444c0 .scope generate, "genblk1" "genblk1" 4 154, 4 154 0, S_0x137745620;
 .timescale 0 0;
L_0x137b3e130 .functor BUFZ 1, L_0x137b42700, C4<0>, C4<0>, C4<0>;
L_0x137b3e1e0 .functor BUFZ 1, L_0x137b43600, C4<0>, C4<0>, C4<0>;
S_0x137743b00 .scope generate, "genblk4[11]" "genblk4[11]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x13770e160 .param/l "j" 1 4 147, +C4<01011>;
S_0x137742760 .scope generate, "genblk1" "genblk1" 4 154, 4 154 0, S_0x137743b00;
 .timescale 0 0;
L_0x137b3e290 .functor BUFZ 1, L_0x137b42700, C4<0>, C4<0>, C4<0>;
L_0x137b3e380 .functor BUFZ 1, L_0x137b43600, C4<0>, C4<0>, C4<0>;
S_0x1377103c0 .scope generate, "genblk4[12]" "genblk4[12]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x13770da30 .param/l "j" 1 4 147, +C4<01100>;
S_0x137710060 .scope generate, "genblk1" "genblk1" 4 157, 4 157 0, S_0x1377103c0;
 .timescale 0 0;
L_0x137b3e470 .functor BUFZ 1, L_0x137b42770, C4<0>, C4<0>, C4<0>;
L_0x137b3e4e0 .functor BUFZ 1, L_0x137b43690, C4<0>, C4<0>, C4<0>;
S_0x13770fd00 .scope generate, "genblk4[13]" "genblk4[13]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x137762940 .param/l "j" 1 4 147, +C4<01101>;
S_0x13770f1a0 .scope generate, "genblk1" "genblk1" 4 157, 4 157 0, S_0x13770fd00;
 .timescale 0 0;
L_0x137b3e590 .functor BUFZ 1, L_0x137b42770, C4<0>, C4<0>, C4<0>;
L_0x137b3e680 .functor BUFZ 1, L_0x137b43690, C4<0>, C4<0>, C4<0>;
S_0x13770f7f0 .scope generate, "genblk4[14]" "genblk4[14]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x137762a10 .param/l "j" 1 4 147, +C4<01110>;
S_0x137762b30 .scope generate, "genblk1" "genblk1" 4 157, 4 157 0, S_0x13770f7f0;
 .timescale 0 0;
L_0x137b3e770 .functor BUFZ 1, L_0x137b42770, C4<0>, C4<0>, C4<0>;
L_0x137b3e820 .functor BUFZ 1, L_0x137b43690, C4<0>, C4<0>, C4<0>;
S_0x137762540 .scope generate, "genblk4[15]" "genblk4[15]" 4 147, 4 147 0, S_0x137761f90;
 .timescale 0 0;
P_0x137761c50 .param/l "j" 1 4 147, +C4<01111>;
S_0x13775f020 .scope generate, "genblk1" "genblk1" 4 157, 4 157 0, S_0x137762540;
 .timescale 0 0;
L_0x137b3e8d0 .functor BUFZ 1, L_0x137b42770, C4<0>, C4<0>, C4<0>;
L_0x137b3e9c0 .functor BUFZ 1, L_0x137b43690, C4<0>, C4<0>, C4<0>;
S_0x13775e320 .scope generate, "genblk1[0]" "genblk1[0]" 3 211, 3 211 0, S_0x13770e840;
 .timescale 0 0;
P_0x137742da0 .param/l "i" 1 3 211, +C4<00>;
v0x13773e430_0 .array/port v0x13773e430, 0;
L_0x137b15730 .functor BUFZ 1, v0x13773e430_0, C4<0>, C4<0>, C4<0>;
v0x13773e430_1 .array/port v0x13773e430, 1;
L_0x137b157e0 .functor BUFZ 1, v0x13773e430_1, C4<0>, C4<0>, C4<0>;
v0x13773e430_2 .array/port v0x13773e430, 2;
L_0x137b15890 .functor BUFZ 1, v0x13773e430_2, C4<0>, C4<0>, C4<0>;
v0x13773e430_3 .array/port v0x13773e430, 3;
L_0x137b15940 .functor BUFZ 1, v0x13773e430_3, C4<0>, C4<0>, C4<0>;
L_0x137b159f0 .functor BUFZ 8, v0x137734780_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b15a90 .functor BUFZ 8, v0x13772ed00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b15b00 .functor BUFZ 8, v0x1377329b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b15bb0 .functor BUFZ 8, v0x1377791a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b15c20 .functor BUFZ 1, v0x137731a00_0, C4<0>, C4<0>, C4<0>;
L_0x137b15ce0 .functor BUFZ 1, v0x13772cc80_0, C4<0>, C4<0>, C4<0>;
L_0x137b15d50 .functor BUFZ 1, v0x137730fd0_0, C4<0>, C4<0>, C4<0>;
L_0x137b15e20 .functor BUFZ 1, v0x1377792f0_0, C4<0>, C4<0>, C4<0>;
L_0x137b15e90 .functor BUFZ 1, v0x137730680_0, C4<0>, C4<0>, C4<0>;
L_0x137b15f70 .functor BUFZ 1, v0x1376ee780_0, C4<0>, C4<0>, C4<0>;
L_0x137b15fe0 .functor BUFZ 1, v0x13772e920_0, C4<0>, C4<0>, C4<0>;
L_0x137b15f00 .functor BUFZ 1, v0x137779710_0, C4<0>, C4<0>, C4<0>;
v0x137787430_0 .array/port v0x137787430, 0;
L_0x137b160d0 .functor BUFZ 16, v0x137787430_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137787430_1 .array/port v0x137787430, 1;
L_0x137b16210 .functor BUFZ 16, v0x137787430_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137787430_2 .array/port v0x137787430, 2;
L_0x137b16050 .functor BUFZ 16, v0x137787430_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137787430_3 .array/port v0x137787430, 3;
L_0x137b163a0 .functor BUFZ 16, v0x137787430_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137787530_0 .array/port v0x137787530, 0;
L_0x137b16180 .functor BUFZ 1, v0x137787530_0, C4<0>, C4<0>, C4<0>;
v0x137787530_1 .array/port v0x137787530, 1;
L_0x137b16540 .functor BUFZ 1, v0x137787530_1, C4<0>, C4<0>, C4<0>;
v0x137787530_2 .array/port v0x137787530, 2;
L_0x137b16300 .functor BUFZ 1, v0x137787530_2, C4<0>, C4<0>, C4<0>;
v0x137787530_3 .array/port v0x137787530, 3;
L_0x137b166f0 .functor BUFZ 1, v0x137787530_3, C4<0>, C4<0>, C4<0>;
v0x137787930_0 .array/port v0x137787930, 0;
L_0x137b16490 .functor BUFZ 1, v0x137787930_0, C4<0>, C4<0>, C4<0>;
v0x137787930_1 .array/port v0x137787930, 1;
L_0x137b16870 .functor BUFZ 1, v0x137787930_1, C4<0>, C4<0>, C4<0>;
v0x137787930_2 .array/port v0x137787930, 2;
L_0x137b16630 .functor BUFZ 1, v0x137787930_2, C4<0>, C4<0>, C4<0>;
v0x137787930_3 .array/port v0x137787930, 3;
L_0x137b16a00 .functor BUFZ 1, v0x137787930_3, C4<0>, C4<0>, C4<0>;
L_0x137b167a0 .functor BUFZ 8, v0x13772df80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b16ba0 .functor BUFZ 8, v0x137677210_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b16920 .functor BUFZ 8, v0x13772adc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b16990 .functor BUFZ 8, v0x137779a00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b16ab0 .functor BUFZ 16, v0x13772b200_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b16b20 .functor BUFZ 16, v0x13763b710_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b16d20 .functor BUFZ 16, v0x13772a720_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b16c10 .functor BUFZ 16, v0x137779b20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b16ca0 .functor BUFZ 1, v0x137729800_0, C4<0>, C4<0>, C4<0>;
L_0x137b16db0 .functor BUFZ 1, v0x137739180_0, C4<0>, C4<0>, C4<0>;
L_0x137b16e40 .functor BUFZ 1, v0x137728dd0_0, C4<0>, C4<0>, C4<0>;
L_0x137b17030 .functor BUFZ 1, v0x137779cf0_0, C4<0>, C4<0>, C4<0>;
v0x137787b90_0 .array/port v0x137787b90, 0;
L_0x137b170c0 .functor BUFZ 1, v0x137787b90_0, C4<0>, C4<0>, C4<0>;
v0x137787b90_1 .array/port v0x137787b90, 1;
L_0x137b16ef0 .functor BUFZ 1, v0x137787b90_1, C4<0>, C4<0>, C4<0>;
v0x137787b90_2 .array/port v0x137787b90, 2;
L_0x137b16fa0 .functor BUFZ 1, v0x137787b90_2, C4<0>, C4<0>, C4<0>;
v0x137787b90_3 .array/port v0x137787b90, 3;
L_0x137b17170 .functor BUFZ 1, v0x137787b90_3, C4<0>, C4<0>, C4<0>;
v0x137787290 .array "read_req_addr_unit", 0 3, 7 0;
v0x137787340 .array "read_req_addr_val_unit", 0 3, 0 0;
v0x13773e430 .array "read_req_rdy_unit", 0 3, 0 0;
v0x137787430 .array "read_resp_data_unit", 0 3, 15 0;
v0x137787530 .array "read_resp_data_val_unit", 0 3, 0 0;
v0x137787640 .array "read_resp_rdy_unit", 0 3, 0 0;
v0x137787730 .array "write_req_addr_unit", 0 3, 7 0;
v0x137787830 .array "write_req_data_unit", 0 3, 15 0;
v0x137787930 .array "write_req_rdy_unit", 0 3, 0 0;
v0x137787aa0 .array "write_req_val_unit", 0 3, 0 0;
v0x137787b90 .array "write_resp_val_unit", 0 3, 0 0;
S_0x137758ea0 .scope generate, "genblk1[0]" "genblk1[0]" 3 229, 3 229 0, S_0x13775e320;
 .timescale 0 0;
P_0x137742e20 .param/l "k" 1 3 229, +C4<00>;
S_0x137740c40 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x137758ea0;
 .timescale 0 0;
P_0x15012a050 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000000000>;
S_0x1377405f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 229, 3 229 0, S_0x13775e320;
 .timescale 0 0;
P_0x1377452c0 .param/l "k" 1 3 229, +C4<01>;
S_0x137741f30 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x1377405f0;
 .timescale 0 0;
P_0x137744170 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000000001>;
S_0x1377418e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 229, 3 229 0, S_0x13775e320;
 .timescale 0 0;
P_0x137741080 .param/l "k" 1 3 229, +C4<010>;
S_0x137741290 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x1377418e0;
 .timescale 0 0;
P_0x137740a40 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000000010>;
S_0x13773e660 .scope generate, "genblk1[3]" "genblk1[3]" 3 229, 3 229 0, S_0x13775e320;
 .timescale 0 0;
P_0x137742400 .param/l "k" 1 3 229, +C4<011>;
S_0x13773e010 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x13773e660;
 .timescale 0 0;
P_0x137741ce0 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000000011>;
S_0x13773ffa0 .scope module, "inst_cu" "cu" 3 255, 5 15 0, S_0x13775e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /OUTPUT 1 "cu_complete";
    .port_info 4 /INPUT 3 "active_threads";
    .port_info 5 /OUTPUT 4 "compute_state";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
    .port_info 12 /INPUT 4 "read_req_rdy";
    .port_info 13 /OUTPUT 32 "read_req_addr";
    .port_info 14 /OUTPUT 4 "read_req_addr_val";
    .port_info 15 /OUTPUT 4 "read_resp_rdy";
    .port_info 16 /INPUT 64 "read_resp_data";
    .port_info 17 /INPUT 4 "read_resp_data_val";
    .port_info 18 /INPUT 4 "write_req_rdy";
    .port_info 19 /OUTPUT 32 "write_req_addr";
    .port_info 20 /OUTPUT 64 "write_req_data";
    .port_info 21 /OUTPUT 4 "write_req_val";
    .port_info 22 /INPUT 4 "write_resp_val";
P_0x13773f950 .param/l "CU_IDX" 0 5 21, +C4<00000000000000000000000000000000>;
P_0x13773f990 .param/l "DATA_ADDR_WIDTH" 0 5 18, +C4<00000000000000000000000000001000>;
P_0x13773f9d0 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000000010000>;
P_0x13773fa10 .param/l "INST_MSG_WIDTH" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x13773fa50 .param/l "NUM_THREADS" 0 5 16, +C4<00000000000000000000000000000100>;
P_0x13773fa90 .param/l "PC_ADDR_WIDTH" 0 5 19, +C4<00000000000000000000000000001000>;
L_0x137b13a90 .functor BUFZ 4, v0x137782ac0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137733d30 .functor OR 1, v0x13777f770_0, v0x13777fab0_0, C4<0>, C4<0>;
L_0x137733dc0 .functor OR 1, L_0x137733d30, v0x13777f0f0_0, C4<0>, C4<0>;
L_0x137b13dc0 .functor OR 1, L_0x137733dc0, v0x13777f290_0, C4<0>, C4<0>;
L_0x137b13e70 .functor OR 1, v0x13777f770_0, v0x13777f0f0_0, C4<0>, C4<0>;
L_0x13777f070 .functor OR 1, L_0x137b13e70, v0x13777f430_0, C4<0>, C4<0>;
L_0x137b145b0 .functor BUFZ 2, v0x137736800_0, C4<00>, C4<00>, C4<00>;
L_0x137b14660 .functor BUFZ 2, v0x137732e00_0, C4<00>, C4<00>, C4<00>;
L_0x137b146d0 .functor BUFZ 2, v0x137734a30_0, C4<00>, C4<00>, C4<00>;
L_0x137b14790 .functor BUFZ 2, v0x137778ec0_0, C4<00>, C4<00>, C4<00>;
v0x137784170_0 .net *"_ivl_3", 0 0, L_0x137733d30;  1 drivers
v0x137784220_0 .net *"_ivl_5", 0 0, L_0x137733dc0;  1 drivers
v0x1377823a0_0 .net *"_ivl_9", 0 0, L_0x137b13e70;  1 drivers
v0x137b0ad00_0 .array/port v0x137b0ad00, 0;
RS_0x13804cc10 .resolv tri, v0x137b0ad00_0, L_0x137b34350;
v0x1377842c0_0 .net8 "active_threads", 2 0, RS_0x13804cc10;  2 drivers
v0x137784350_0 .net "alu_func", 3 0, L_0x137b14e00;  1 drivers
v0x137784430 .array "alu_out_data", 0 3;
v0x137784430_0 .net v0x137784430 0, 15 0, L_0x137b0ea00; 1 drivers
v0x137784430_1 .net v0x137784430 1, 15 0, L_0x137b0ffd0; 1 drivers
v0x137784430_2 .net v0x137784430 2, 15 0, L_0x137b11760; 1 drivers
v0x137784430_3 .net v0x137784430 3, 15 0, L_0x137b12ef0; 1 drivers
v0x1377844d0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137784560 .array "cmp_eq", 0 3;
v0x137784560_0 .net v0x137784560 0, 0 0, L_0x137b0eaf0; 1 drivers
v0x137784560_1 .net v0x137784560 1, 0 0, L_0x137b10280; 1 drivers
v0x137784560_2 .net v0x137784560 2, 0 0, L_0x137b11a10; 1 drivers
v0x137784560_3 .net v0x137784560 3, 0 0, L_0x137b13220; 1 drivers
v0x137784710 .array "cmp_lt", 0 3;
v0x137784710_0 .net v0x137784710 0, 0 0, L_0x137b0eb60; 1 drivers
v0x137784710_1 .net v0x137784710 1, 0 0, L_0x137b102f0; 1 drivers
v0x137784710_2 .net v0x137784710 2, 0 0, L_0x137b11a80; 1 drivers
v0x137784710_3 .net v0x137784710 3, 0 0, L_0x137b13290; 1 drivers
v0x1377848a0_0 .net "compute_state", 3 0, L_0x137b13a90;  alias, 1 drivers
v0x137784930_0 .net "cu_complete", 0 0, v0x1377828b0_0;  1 drivers
v0x1377849c0_0 .net "cu_enable", 0 0, L_0x137b15690;  1 drivers
v0x137784a50_0 .net "cu_state", 3 0, v0x137782ac0_0;  1 drivers
v0x137784ae0 .array "curr_pc", 0 3;
v0x137784ae0_0 .net v0x137784ae0 0, 7 0, L_0x137b14070; 1 drivers
o0x1380474b0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x137784ae0_1 .net v0x137784ae0 1, 7 0, o0x1380474b0; 0 drivers
o0x138048f20 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x137784ae0_2 .net v0x137784ae0 2, 7 0, o0x138048f20; 0 drivers
o0x13804a990 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x137784ae0_3 .net v0x137784ae0 3, 7 0, o0x13804a990; 0 drivers
v0x137784bb0_0 .net "fetch_instr", 15 0, v0x137781200_0;  1 drivers
v0x137784c80_0 .net "fetch_req_addr", 7 0, v0x137781380_0;  alias, 1 drivers
v0x137b0b380_0 .array/port v0x137b0b380, 0;
RS_0x13804bf20 .resolv tri, v0x137b0b380_0, L_0x137b35630;
v0x137784d10_0 .net8 "fetch_req_rdy", 0 0, RS_0x13804bf20;  2 drivers
v0x137784ec0_0 .net "fetch_req_val", 0 0, v0x1377815e0_0;  alias, 1 drivers
v0x137b0b6e0_0 .array/port v0x137b0b6e0, 0;
RS_0x13804bfb0 .resolv tri, v0x137b0b6e0_0, L_0x137b364a0;
v0x137784f50_0 .net8 "fetch_resp_inst", 15 0, RS_0x13804bfb0;  2 drivers
v0x137784fe0_0 .net "fetch_resp_rdy", 0 0, v0x1377817c0_0;  alias, 1 drivers
v0x137b0b940_0 .array/port v0x137b0b940, 0;
RS_0x13804c040 .resolv tri, v0x137b0b940_0, L_0x137b36430;
v0x137785070_0 .net8 "fetch_resp_val", 0 0, RS_0x13804c040;  2 drivers
v0x137785100_0 .net "fetch_state", 1 0, L_0x137b14a40;  1 drivers
v0x1377851d0_0 .net "imm", 7 0, L_0x137b14d40;  1 drivers
v0x137785260_0 .net "is_alu", 0 0, v0x13777f0f0_0;  1 drivers
v0x1377852f0_0 .net "is_branch", 0 0, v0x13777f290_0;  1 drivers
v0x1377853c0_0 .net "is_const", 0 0, v0x13777f430_0;  1 drivers
v0x137785450_0 .net "is_jr", 0 0, L_0x137b153f0;  1 drivers
v0x137785520_0 .net "is_load", 0 0, v0x13777f770_0;  1 drivers
v0x1377855b0_0 .net "is_nop", 0 0, L_0x137b15380;  1 drivers
v0x137785680_0 .net "is_store", 0 0, v0x13777fab0_0;  1 drivers
v0x137785710 .array "lsu_load_data", 0 3;
v0x137785710_0 .net v0x137785710 0, 15 0, L_0x137b0ed50; 1 drivers
v0x137785710_1 .net v0x137785710 1, 15 0, L_0x137b10500; 1 drivers
v0x137785710_2 .net v0x137785710 2, 15 0, L_0x137b11c90; 1 drivers
v0x137785710_3 .net v0x137785710 3, 15 0, L_0x137b134a0; 1 drivers
v0x1377858a0 .array "lsu_state", 0 3;
v0x1377858a0_0 .net v0x1377858a0 0, 1 0, v0x137736800_0; 1 drivers
v0x1377858a0_1 .net v0x1377858a0 1, 1 0, v0x137732e00_0; 1 drivers
v0x1377858a0_2 .net v0x1377858a0 2, 1 0, v0x137734a30_0; 1 drivers
v0x1377858a0_3 .net v0x1377858a0 3, 1 0, v0x137778ec0_0; 1 drivers
v0x137785930_0 .net "mem_ren", 0 0, L_0x137b144c0;  1 drivers
v0x137784da0_0 .net "mem_wen", 0 0, L_0x137b14410;  1 drivers
v0x137785bc0 .array "next_pc", 0 3;
v0x137785bc0_0 .net v0x137785bc0 0, 7 0, L_0x137b0f290; 1 drivers
v0x137785bc0_1 .net v0x137785bc0 1, 7 0, L_0x137b10aa0; 1 drivers
v0x137785bc0_2 .net v0x137785bc0 2, 7 0, L_0x137b121b0; 1 drivers
v0x137785bc0_3 .net v0x137785bc0 3, 7 0, L_0x137b139e0; 1 drivers
v0x137785c90_0 .net "opcode", 3 0, L_0x137b154d0;  1 drivers
v0x137785d20_0 .net "rd", 3 0, L_0x137b14b00;  1 drivers
v0x137785db0 .array "read_req_addr", 0 3;
v0x137785db0_0 .net v0x137785db0 0, 7 0, v0x137734780_0; 1 drivers
v0x137785db0_1 .net v0x137785db0 1, 7 0, v0x13772ed00_0; 1 drivers
v0x137785db0_2 .net v0x137785db0 2, 7 0, v0x1377329b0_0; 1 drivers
v0x137785db0_3 .net v0x137785db0 3, 7 0, v0x1377791a0_0; 1 drivers
v0x137785ee0 .array "read_req_addr_val", 0 3;
v0x137785ee0_0 .net v0x137785ee0 0, 0 0, v0x137731a00_0; 1 drivers
v0x137785ee0_1 .net v0x137785ee0 1, 0 0, v0x13772cc80_0; 1 drivers
v0x137785ee0_2 .net v0x137785ee0 2, 0 0, v0x137730fd0_0; 1 drivers
v0x137785ee0_3 .net v0x137785ee0 3, 0 0, v0x1377792f0_0; 1 drivers
v0x137786010 .array "read_req_rdy", 0 3;
v0x137786010_0 .net v0x137786010 0, 0 0, L_0x137b15730; 1 drivers
v0x137786010_1 .net v0x137786010 1, 0 0, L_0x137b157e0; 1 drivers
v0x137786010_2 .net v0x137786010 2, 0 0, L_0x137b15890; 1 drivers
v0x137786010_3 .net v0x137786010 3, 0 0, L_0x137b15940; 1 drivers
v0x137786140 .array "read_resp_data", 0 3;
v0x137786140_0 .net v0x137786140 0, 15 0, L_0x137b160d0; 1 drivers
v0x137786140_1 .net v0x137786140 1, 15 0, L_0x137b16210; 1 drivers
v0x137786140_2 .net v0x137786140 2, 15 0, L_0x137b16050; 1 drivers
v0x137786140_3 .net v0x137786140 3, 15 0, L_0x137b163a0; 1 drivers
v0x137786270 .array "read_resp_data_val", 0 3;
v0x137786270_0 .net v0x137786270 0, 0 0, L_0x137b16180; 1 drivers
v0x137786270_1 .net v0x137786270 1, 0 0, L_0x137b16540; 1 drivers
v0x137786270_2 .net v0x137786270 2, 0 0, L_0x137b16300; 1 drivers
v0x137786270_3 .net v0x137786270 3, 0 0, L_0x137b166f0; 1 drivers
v0x137786380 .array "read_resp_rdy", 0 3;
v0x137786380_0 .net v0x137786380 0, 0 0, v0x137730680_0; 1 drivers
v0x137786380_1 .net v0x137786380 1, 0 0, v0x1376ee780_0; 1 drivers
v0x137786380_2 .net v0x137786380 2, 0 0, v0x13772e920_0; 1 drivers
v0x137786380_3 .net v0x137786380 3, 0 0, v0x137779710_0; 1 drivers
v0x137786470_0 .net "reset", 0 0, L_0x137b155f0;  1 drivers
v0x137786500_0 .net "rf_read_en", 0 0, L_0x137b13dc0;  1 drivers
v0x137786610_0 .net "rf_ren", 0 0, L_0x137b14330;  1 drivers
v0x1377866c0_0 .net "rf_wen", 0 0, L_0x137b14280;  1 drivers
v0x137786750_0 .net "rf_write_en", 0 0, L_0x13777f070;  1 drivers
v0x137786860_0 .net "rimm", 3 0, L_0x137b14cb0;  1 drivers
v0x1377868f0 .array "rimm_data", 0 3;
v0x1377868f0_0 .net v0x1377868f0 0, 15 0, L_0x137b0dd80; 1 drivers
v0x1377868f0_1 .net v0x1377868f0 1, 15 0, L_0x137b0f540; 1 drivers
v0x1377868f0_2 .net v0x1377868f0 2, 15 0, L_0x137b10d10; 1 drivers
v0x1377868f0_3 .net v0x1377868f0 3, 15 0, L_0x137b12460; 1 drivers
v0x137786a40_0 .net "rs1", 3 0, L_0x137b14b70;  1 drivers
v0x137786ad0 .array "rs1_data", 0 3;
v0x137786ad0_0 .net v0x137786ad0 0, 15 0, L_0x137b0dc00; 1 drivers
v0x137786ad0_1 .net v0x137786ad0 1, 15 0, L_0x137b0f360; 1 drivers
v0x137786ad0_2 .net v0x137786ad0 2, 15 0, L_0x137b10b10; 1 drivers
v0x137786ad0_3 .net v0x137786ad0 3, 15 0, L_0x137b12260; 1 drivers
v0x137786b60_0 .net "rs2", 3 0, L_0x137b14c00;  1 drivers
v0x137786bf0 .array "rs2_data", 0 3;
v0x137786bf0_0 .net v0x137786bf0 0, 15 0, L_0x1501550e0; 1 drivers
v0x137786bf0_1 .net v0x137786bf0 1, 15 0, L_0x137b0f450; 1 drivers
v0x137786bf0_2 .net v0x137786bf0 2, 15 0, L_0x137b10c20; 1 drivers
v0x137786bf0_3 .net v0x137786bf0 3, 15 0, L_0x137b12370; 1 drivers
v0x137786c80 .array "write_req_addr", 0 3;
v0x137786c80_0 .net v0x137786c80 0, 7 0, v0x13772df80_0; 1 drivers
v0x137786c80_1 .net v0x137786c80 1, 7 0, v0x137677210_0; 1 drivers
v0x137786c80_2 .net v0x137786c80 2, 7 0, v0x13772adc0_0; 1 drivers
v0x137786c80_3 .net v0x137786c80 3, 7 0, v0x137779a00_0; 1 drivers
v0x137786d70 .array "write_req_data", 0 3;
v0x137786d70_0 .net v0x137786d70 0, 15 0, v0x13772b200_0; 1 drivers
v0x137786d70_1 .net v0x137786d70 1, 15 0, v0x13763b710_0; 1 drivers
v0x137786d70_2 .net v0x137786d70 2, 15 0, v0x13772a720_0; 1 drivers
v0x137786d70_3 .net v0x137786d70 3, 15 0, v0x137779b20_0; 1 drivers
v0x137786ea0 .array "write_req_rdy", 0 3;
v0x137786ea0_0 .net v0x137786ea0 0, 0 0, L_0x137b16490; 1 drivers
v0x137786ea0_1 .net v0x137786ea0 1, 0 0, L_0x137b16870; 1 drivers
v0x137786ea0_2 .net v0x137786ea0 2, 0 0, L_0x137b16630; 1 drivers
v0x137786ea0_3 .net v0x137786ea0 3, 0 0, L_0x137b16a00; 1 drivers
v0x137786fd0 .array "write_req_val", 0 3;
v0x137786fd0_0 .net v0x137786fd0 0, 0 0, v0x137729800_0; 1 drivers
v0x137786fd0_1 .net v0x137786fd0 1, 0 0, v0x137739180_0; 1 drivers
v0x137786fd0_2 .net v0x137786fd0 2, 0 0, v0x137728dd0_0; 1 drivers
v0x137786fd0_3 .net v0x137786fd0 3, 0 0, v0x137779cf0_0; 1 drivers
v0x1377870c0 .array "write_resp_val", 0 3;
v0x1377870c0_0 .net v0x1377870c0 0, 0 0, L_0x137b170c0; 1 drivers
v0x1377870c0_1 .net v0x1377870c0 1, 0 0, L_0x137b16ef0; 1 drivers
v0x1377870c0_2 .net v0x1377870c0 2, 0 0, L_0x137b16fa0; 1 drivers
v0x1377870c0_3 .net v0x1377870c0 3, 0 0, L_0x137b17170; 1 drivers
S_0x13773f300 .scope generate, "genblk1[0]" "genblk1[0]" 5 203, 5 203 0, S_0x13773ffa0;
 .timescale 0 0;
P_0x13773eac0 .param/l "i" 1 5 203, +C4<00>;
S_0x13773ecb0 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x13773f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x15013ce70 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x15013ceb0 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x15013cef0 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x15013cf30 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x15013cf70 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x15013cfb0 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x15013cff0 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x15013d030 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x15013d070 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b0ea00 .functor BUFZ 16, v0x13773be30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b0eaf0 .functor BUFZ 1, v0x137739580_0, C4<0>, C4<0>, C4<0>;
L_0x137b0eb60 .functor BUFZ 1, v0x13773b100_0, C4<0>, C4<0>, C4<0>;
L_0x137b0ebd0 .functor BUFZ 1, v0x13773aa20_0, C4<0>, C4<0>, C4<0>;
v0x13773f0b0_0 .net "a", 15 0, L_0x137b0dc00;  alias, 1 drivers
L_0x1380780a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13773ddd0_0 .net "alu_en", 0 0, L_0x1380780a0;  1 drivers
v0x13773c480_0 .net "alu_func", 3 0, L_0x137b14e00;  alias, 1 drivers
v0x13773be30_0 .var "alu_reg_out", 15 0;
v0x13773d770_0 .net "b", 15 0, L_0x1501550e0;  alias, 1 drivers
v0x13773d120_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x13773cad0_0 .net "cmp_eq", 0 0, L_0x137b0eaf0;  alias, 1 drivers
v0x13773b7f0_0 .net "cmp_lt", 0 0, L_0x137b0eb60;  alias, 1 drivers
v0x137739c60_0 .net "cmp_lte", 0 0, L_0x137b0ebd0;  1 drivers
v0x137739580_0 .var "cmp_reg_eq", 0 0;
v0x13773b100_0 .var "cmp_reg_lt", 0 0;
v0x13773aa20_0 .var "cmp_reg_lte", 0 0;
v0x13773a340_0 .net "out", 15 0, L_0x137b0ea00;  alias, 1 drivers
v0x137738eb0_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
S_0x13773c080 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x13773f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x137774950 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x137774990 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x1377749d0 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x137774a10 .param/l "DONE" 1 7 71, C4<0111>;
P_0x137774a50 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x137774a90 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x137774ad0 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x137774b10 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x137774b50 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x137774b90 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x137774bd0 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x137774c10 .param/l "REQ" 1 7 67, C4<0011>;
P_0x137774c50 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x137774c90 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b0ed50 .functor BUFZ 16, v0x137738200_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x15019b770_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137737500_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x137738880_0 .net "lsu_data_out", 15 0, L_0x137b0ed50;  alias, 1 drivers
v0x137738200_0 .var "lsu_data_out_reg", 15 0;
L_0x1380780e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137735b00_0 .net "lsu_en", 0 0, L_0x1380780e8;  1 drivers
v0x137735480_0 .net "lsu_state", 1 0, v0x137736800_0;  alias, 1 drivers
v0x137736800_0 .var "lsu_state_reg", 1 0;
v0x137736180_0 .net "mem_ren", 0 0, v0x13777f770_0;  alias, 1 drivers
v0x137733a80_0 .net "mem_wen", 0 0, v0x13777fab0_0;  alias, 1 drivers
v0x137733400_0 .net "read_req_addr", 7 0, v0x137734780_0;  alias, 1 drivers
v0x137734780_0 .var "read_req_addr_reg", 7 0;
v0x137734100_0 .net "read_req_addr_val", 0 0, v0x137731a00_0;  alias, 1 drivers
v0x137731a00_0 .var "read_req_addr_val_reg", 0 0;
v0x137731380_0 .net "read_req_rdy", 0 0, L_0x137b15730;  alias, 1 drivers
v0x137732700_0 .net "read_resp_data", 15 0, L_0x137b160d0;  alias, 1 drivers
v0x137732080_0 .net "read_resp_data_val", 0 0, L_0x137b16180;  alias, 1 drivers
v0x13772f980_0 .net "read_resp_rdy", 0 0, v0x137730680_0;  alias, 1 drivers
v0x137730680_0 .var "read_resp_rdy_reg", 0 0;
v0x137730000_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
v0x13772d900_0 .net "rs1", 15 0, L_0x137b0dc00;  alias, 1 drivers
v0x13772d280_0 .net "rs2", 15 0, L_0x1501550e0;  alias, 1 drivers
v0x13772e600_0 .net "write_req_addr", 7 0, v0x13772df80_0;  alias, 1 drivers
v0x13772df80_0 .var "write_req_addr_reg", 7 0;
v0x13772b880_0 .net "write_req_data", 15 0, v0x13772b200_0;  alias, 1 drivers
v0x13772b200_0 .var "write_req_data_reg", 15 0;
v0x13772c580_0 .net "write_req_rdy", 0 0, L_0x137b16490;  alias, 1 drivers
v0x13772bf00_0 .net "write_req_val", 0 0, v0x137729800_0;  alias, 1 drivers
v0x137729800_0 .var "write_req_val_reg", 0 0;
v0x137729180_0 .net "write_resp_val", 0 0, L_0x137b170c0;  alias, 1 drivers
S_0x13773ba30 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x13773f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x1501a9940 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x1501a9980 .param/l "BGT" 1 8 46, C4<0111>;
P_0x1501a99c0 .param/l "BLT" 1 8 45, C4<0110>;
P_0x1501a9a00 .param/l "BNE" 1 8 43, C4<0100>;
P_0x1501a9a40 .param/l "CMP" 1 8 49, C4<1000>;
P_0x1501a9a80 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x1501a9ac0 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x1501a9b00 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b0f290 .functor BUFZ 8, v0x1377251d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137737b80_0 .net "alu_func", 3 0, L_0x137b14e00;  alias, 1 drivers
v0x1501a9b40_0 .net "alu_out", 15 0, L_0x137b0ea00;  alias, 1 drivers
v0x137729e80_0 .net "br_imm", 15 0, L_0x137b0dd80;  alias, 1 drivers
v0x1377277b0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137727160_0 .net "cmp_eq", 0 0, L_0x137b0eaf0;  alias, 1 drivers
v0x137728450_0 .net "cmp_lt", 0 0, L_0x137b0eb60;  alias, 1 drivers
v0x137727e00_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x137726b20_0 .net "curr_pc", 7 0, L_0x137b14070;  alias, 1 drivers
v0x137725820_0 .net "next_pc", 7 0, L_0x137b0f290;  alias, 1 drivers
v0x1377251d0_0 .var "next_pc_reg", 7 0;
v0x1377264c0_0 .net "opcode", 3 0, L_0x137b154d0;  alias, 1 drivers
L_0x138078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137725e70_0 .net "pc_en", 0 0, L_0x138078130;  1 drivers
v0x137724b90_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
S_0x13773d9c0 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x13773f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x15011ea70 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000000>;
P_0x15011eab0 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x15011eaf0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x15011eb30 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x15011eb70 .param/l "DONE" 1 9 79, C4<0111>;
P_0x15011ebb0 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x15011ebf0 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x15011ec30 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x15011ec70 .param/l "REQ" 1 9 75, C4<0011>;
P_0x15011ecb0 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000000>;
P_0x15011ecf0 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x15011ed30 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b0dc00 .functor BUFZ 16, v0x1377487d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1501550e0 .functor BUFZ 16, v0x1377462f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b0dd80 .functor BUFZ 16, v0x13774acb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_0 .array/port v0x137751bf0, 0;
L_0x137b0ddf0 .functor BUFZ 16, v0x137751bf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_1 .array/port v0x137751bf0, 1;
L_0x137b0de80 .functor BUFZ 16, v0x137751bf0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_2 .array/port v0x137751bf0, 2;
L_0x137b0df60 .functor BUFZ 16, v0x137751bf0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_3 .array/port v0x137751bf0, 3;
L_0x137b0dff0 .functor BUFZ 16, v0x137751bf0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_4 .array/port v0x137751bf0, 4;
L_0x137b0e0e0 .functor BUFZ 16, v0x137751bf0_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_5 .array/port v0x137751bf0, 5;
L_0x137b0e170 .functor BUFZ 16, v0x137751bf0_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_6 .array/port v0x137751bf0, 6;
L_0x137b0e270 .functor BUFZ 16, v0x137751bf0_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_7 .array/port v0x137751bf0, 7;
L_0x137b0e300 .functor BUFZ 16, v0x137751bf0_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_8 .array/port v0x137751bf0, 8;
L_0x137b0e3f0 .functor BUFZ 16, v0x137751bf0_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_9 .array/port v0x137751bf0, 9;
L_0x137b0e480 .functor BUFZ 16, v0x137751bf0_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_10 .array/port v0x137751bf0, 10;
L_0x137b0e580 .functor BUFZ 16, v0x137751bf0_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_11 .array/port v0x137751bf0, 11;
L_0x137b0e610 .functor BUFZ 16, v0x137751bf0_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_12 .array/port v0x137751bf0, 12;
L_0x137b0e510 .functor BUFZ 16, v0x137751bf0_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_13 .array/port v0x137751bf0, 13;
L_0x137b0e720 .functor BUFZ 16, v0x137751bf0_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_14 .array/port v0x137751bf0, 14;
L_0x137b0e860 .functor BUFZ 16, v0x137751bf0_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137751bf0_15 .array/port v0x137751bf0, 15;
L_0x137b0e8f0 .functor BUFZ 16, v0x137751bf0_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x150105180_0 .net "alu_out_data", 15 0, L_0x137b0ea00;  alias, 1 drivers
v0x137723240_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x138078058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137724530_0 .net "cu_id", 15 0, L_0x138078058;  1 drivers
v0x137723ee0_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x137722c00_0 .net "decoded_imm", 7 0, L_0x137b14d40;  alias, 1 drivers
v0x137721900_0 .net "decoded_rd", 3 0, L_0x137b14b00;  alias, 1 drivers
v0x1377212b0_0 .net "decoded_rimm", 3 0, L_0x137b14cb0;  alias, 1 drivers
v0x1377225a0_0 .net "decoded_rs1", 3 0, L_0x137b14b70;  alias, 1 drivers
v0x137721f50_0 .net "decoded_rs2", 3 0, L_0x137b14c00;  alias, 1 drivers
v0x137720c70_0 .net "is_alu", 0 0, v0x13777f0f0_0;  alias, 1 drivers
v0x13771f970_0 .net "is_const", 0 0, v0x13777f430_0;  alias, 1 drivers
v0x13771f320_0 .net "is_read", 0 0, v0x13777f770_0;  alias, 1 drivers
v0x137720610_0 .net "lsu_load_data", 15 0, L_0x137b0ed50;  alias, 1 drivers
v0x13771ffc0_0 .net "reg0", 15 0, L_0x137b0ddf0;  1 drivers
v0x13771ece0_0 .net "reg1", 15 0, L_0x137b0de80;  1 drivers
v0x13771d9e0_0 .net "reg10", 15 0, L_0x137b0e580;  1 drivers
v0x13771d390_0 .net "reg11", 15 0, L_0x137b0e610;  1 drivers
v0x13771e030_0 .net "reg12", 15 0, L_0x137b0e510;  1 drivers
v0x13771cd50_0 .net "reg13", 15 0, L_0x137b0e720;  1 drivers
v0x13771ba50_0 .net "reg14", 15 0, L_0x137b0e860;  1 drivers
v0x13771b400_0 .net "reg15", 15 0, L_0x137b0e8f0;  1 drivers
v0x13771c6f0_0 .net "reg2", 15 0, L_0x137b0df60;  1 drivers
v0x13771c0a0_0 .net "reg3", 15 0, L_0x137b0dff0;  1 drivers
v0x13771adc0_0 .net "reg4", 15 0, L_0x137b0e0e0;  1 drivers
v0x137719490_0 .net "reg5", 15 0, L_0x137b0e170;  1 drivers
v0x137718c40_0 .net "reg6", 15 0, L_0x137b0e270;  1 drivers
v0x13771a550_0 .net "reg7", 15 0, L_0x137b0e300;  1 drivers
v0x137719cf0_0 .net "reg8", 15 0, L_0x137b0e3f0;  1 drivers
v0x1377183e0_0 .net "reg9", 15 0, L_0x137b0e480;  1 drivers
v0x137751bf0 .array "registers", 0 15, 15 0;
v0x137751c80_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
o0x138046310 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13774f6d0_0 .net "rf_addr", 3 0, o0x138046310;  0 drivers
o0x138046340 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13774f760_0 .net "rf_data", 15 0, o0x138046340;  0 drivers
L_0x138078010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13771e680_0 .net "rf_enable", 0 0, L_0x138078010;  1 drivers
v0x150126ba0_0 .net "rf_ren", 0 0, L_0x137b13dc0;  alias, 1 drivers
v0x13774d1b0_0 .net "rf_wen", 0 0, L_0x13777f070;  alias, 1 drivers
v0x13774d240_0 .net "rimm_data", 15 0, L_0x137b0dd80;  alias, 1 drivers
v0x13774acb0_0 .var "rimm_data_reg", 15 0;
v0x13774ad40_0 .net "rs1_data", 15 0, L_0x137b0dc00;  alias, 1 drivers
v0x1377487d0_0 .var "rs1_data_reg", 15 0;
v0x137748860_0 .net "rs2_data", 15 0, L_0x1501550e0;  alias, 1 drivers
v0x1377462f0_0 .var "rs2_data_reg", 15 0;
S_0x13773d370 .scope generate, "genblk1[1]" "genblk1[1]" 5 203, 5 203 0, S_0x13773ffa0;
 .timescale 0 0;
P_0x13771b490 .param/l "i" 1 5 203, +C4<01>;
S_0x13773cd20 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x13773d370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x150175910 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x150175950 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x150175990 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x1501759d0 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x150175a10 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x150175a50 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x150175a90 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x150175ad0 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x150175b10 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b0ffd0 .functor BUFZ 16, v0x1376b4340_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b10280 .functor BUFZ 1, v0x150140ce0_0, C4<0>, C4<0>, C4<0>;
L_0x137b102f0 .functor BUFZ 1, v0x150140d70_0, C4<0>, C4<0>, C4<0>;
L_0x137b10380 .functor BUFZ 1, v0x13770f9f0_0, C4<0>, C4<0>, C4<0>;
v0x137746380_0 .net "a", 15 0, L_0x137b0f360;  alias, 1 drivers
L_0x138078208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137723890_0 .net "alu_en", 0 0, L_0x138078208;  1 drivers
v0x150175b50_0 .net "alu_func", 3 0, L_0x137b14e00;  alias, 1 drivers
v0x1376b4340_0 .var "alu_reg_out", 15 0;
v0x1376b43d0_0 .net "b", 15 0, L_0x137b0f450;  alias, 1 drivers
v0x137678840_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1376788d0_0 .net "cmp_eq", 0 0, L_0x137b10280;  alias, 1 drivers
v0x13763cd40_0 .net "cmp_lt", 0 0, L_0x137b102f0;  alias, 1 drivers
v0x13763cdd0_0 .net "cmp_lte", 0 0, L_0x137b10380;  1 drivers
v0x150140ce0_0 .var "cmp_reg_eq", 0 0;
v0x150140d70_0 .var "cmp_reg_lt", 0 0;
v0x13770f9f0_0 .var "cmp_reg_lte", 0 0;
v0x13770fa80_0 .net "out", 15 0, L_0x137b0ffd0;  alias, 1 drivers
v0x13770ef50_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
S_0x13773c6d0 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x13773d370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x137774cd0 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x137774d10 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x137774d50 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x137774d90 .param/l "DONE" 1 7 71, C4<0111>;
P_0x137774dd0 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x137774e10 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x137774e50 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x137774e90 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x137774ed0 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x137774f10 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x137774f50 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x137774f90 .param/l "REQ" 1 7 67, C4<0011>;
P_0x137774fd0 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x137775010 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b10500 .functor BUFZ 16, v0x137734df0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x150160e80_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137736e70_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x137736f00_0 .net "lsu_data_out", 15 0, L_0x137b10500;  alias, 1 drivers
v0x137734df0_0 .var "lsu_data_out_reg", 15 0;
L_0x138078250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137734e80_0 .net "lsu_en", 0 0, L_0x138078250;  1 drivers
v0x137732d70_0 .net "lsu_state", 1 0, v0x137732e00_0;  alias, 1 drivers
v0x137732e00_0 .var "lsu_state_reg", 1 0;
v0x137730cf0_0 .net "mem_ren", 0 0, v0x13777f770_0;  alias, 1 drivers
v0x137730d80_0 .net "mem_wen", 0 0, v0x13777fab0_0;  alias, 1 drivers
v0x13772ec70_0 .net "read_req_addr", 7 0, v0x13772ed00_0;  alias, 1 drivers
v0x13772ed00_0 .var "read_req_addr_reg", 7 0;
v0x13772cbf0_0 .net "read_req_addr_val", 0 0, v0x13772cc80_0;  alias, 1 drivers
v0x13772cc80_0 .var "read_req_addr_val_reg", 0 0;
v0x13772ab70_0 .net "read_req_rdy", 0 0, L_0x137b157e0;  alias, 1 drivers
v0x13772ac00_0 .net "read_resp_data", 15 0, L_0x137b16210;  alias, 1 drivers
v0x137728af0_0 .net "read_resp_data_val", 0 0, L_0x137b16540;  alias, 1 drivers
v0x137728b80_0 .net "read_resp_rdy", 0 0, v0x1376ee780_0;  alias, 1 drivers
v0x1376ee780_0 .var "read_resp_rdy_reg", 0 0;
v0x1376ee810_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
v0x1376b2c80_0 .net "rs1", 15 0, L_0x137b0f360;  alias, 1 drivers
v0x1376b2d10_0 .net "rs2", 15 0, L_0x137b0f450;  alias, 1 drivers
v0x137677180_0 .net "write_req_addr", 7 0, v0x137677210_0;  alias, 1 drivers
v0x137677210_0 .var "write_req_addr_reg", 7 0;
v0x13763b680_0 .net "write_req_data", 15 0, v0x13763b710_0;  alias, 1 drivers
v0x13763b710_0 .var "write_req_data_reg", 15 0;
v0x137739860_0 .net "write_req_rdy", 0 0, L_0x137b16870;  alias, 1 drivers
v0x1377398f0_0 .net "write_req_val", 0 0, v0x137739180_0;  alias, 1 drivers
v0x137739180_0 .var "write_req_val_reg", 0 0;
v0x137739210_0 .net "write_resp_val", 0 0, L_0x137b16ef0;  alias, 1 drivers
S_0x13773ad00 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x13773d370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x1501360b0 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x1501360f0 .param/l "BGT" 1 8 46, C4<0111>;
P_0x150136130 .param/l "BLT" 1 8 45, C4<0110>;
P_0x150136170 .param/l "BNE" 1 8 43, C4<0100>;
P_0x1501361b0 .param/l "CMP" 1 8 49, C4<1000>;
P_0x1501361f0 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x150136230 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x150136270 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b10aa0 .functor BUFZ 8, v0x137726d60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13770efe0_0 .net "alu_func", 3 0, L_0x137b14e00;  alias, 1 drivers
v0x13773b490_0 .net "alu_out", 15 0, L_0x137b0ffd0;  alias, 1 drivers
v0x1501362b0_0 .net "br_imm", 15 0, L_0x137b0f540;  alias, 1 drivers
v0x137739f40_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137739fd0_0 .net "cmp_eq", 0 0, L_0x137b10280;  alias, 1 drivers
v0x137738aa0_0 .net "cmp_lt", 0 0, L_0x137b102f0;  alias, 1 drivers
v0x137738b30_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x1377273b0_0 .net "curr_pc", 7 0, o0x1380474b0;  alias, 0 drivers
v0x137727440_0 .net "next_pc", 7 0, L_0x137b10aa0;  alias, 1 drivers
v0x137726d60_0 .var "next_pc_reg", 7 0;
v0x137726df0_0 .net "opcode", 3 0, L_0x137b154d0;  alias, 1 drivers
L_0x138078298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137728050_0 .net "pc_en", 0 0, L_0x138078298;  1 drivers
v0x1377280e0_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
S_0x137727a00 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x13773d370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x137775050 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000000>;
P_0x137775090 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x1377750d0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x137775110 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x137775150 .param/l "DONE" 1 9 79, C4<0111>;
P_0x137775190 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x1377751d0 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x137775210 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x137775250 .param/l "REQ" 1 9 75, C4<0011>;
P_0x137775290 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000001>;
P_0x1377752d0 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x137775310 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b0f360 .functor BUFZ 16, v0x13771cf90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b0f450 .functor BUFZ 16, v0x13771e8d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b0f540 .functor BUFZ 16, v0x13771d5e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_0 .array/port v0x13771efb0, 0;
L_0x137b0f5b0 .functor BUFZ 16, v0x13771efb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_1 .array/port v0x13771efb0, 1;
L_0x137b0f640 .functor BUFZ 16, v0x13771efb0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_2 .array/port v0x13771efb0, 2;
L_0x137b0f720 .functor BUFZ 16, v0x13771efb0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_3 .array/port v0x13771efb0, 3;
L_0x137b0f7b0 .functor BUFZ 16, v0x13771efb0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_4 .array/port v0x13771efb0, 4;
L_0x137b0f8a0 .functor BUFZ 16, v0x13771efb0_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_5 .array/port v0x13771efb0, 5;
L_0x137b0f930 .functor BUFZ 16, v0x13771efb0_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_6 .array/port v0x13771efb0, 6;
L_0x137b0fa30 .functor BUFZ 16, v0x13771efb0_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_7 .array/port v0x13771efb0, 7;
L_0x137b0fac0 .functor BUFZ 16, v0x13771efb0_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_8 .array/port v0x13771efb0, 8;
L_0x137b0fbb0 .functor BUFZ 16, v0x13771efb0_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_9 .array/port v0x13771efb0, 9;
L_0x137b0fc40 .functor BUFZ 16, v0x13771efb0_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_10 .array/port v0x13771efb0, 10;
L_0x137b0fd40 .functor BUFZ 16, v0x13771efb0_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_11 .array/port v0x13771efb0, 11;
L_0x137b0fdd0 .functor BUFZ 16, v0x13771efb0_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_12 .array/port v0x13771efb0, 12;
L_0x137b0fcd0 .functor BUFZ 16, v0x13771efb0_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_13 .array/port v0x13771efb0, 13;
L_0x137b0ff00 .functor BUFZ 16, v0x13771efb0_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_14 .array/port v0x13771efb0, 14;
L_0x137b10040 .functor BUFZ 16, v0x13771efb0_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13771efb0_15 .array/port v0x13771efb0, 15;
L_0x137b100d0 .functor BUFZ 16, v0x13771efb0_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137724dd0_0 .net "alu_out_data", 15 0, L_0x137b0ffd0;  alias, 1 drivers
v0x137724ea0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x1380781c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137726810_0 .net "cu_id", 15 0, L_0x1380781c0;  1 drivers
v0x1377260c0_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x137726150_0 .net "decoded_imm", 7 0, L_0x137b14d40;  alias, 1 drivers
v0x137725a70_0 .net "decoded_rd", 3 0, L_0x137b14b00;  alias, 1 drivers
v0x137725b00_0 .net "decoded_rimm", 3 0, L_0x137b14cb0;  alias, 1 drivers
v0x137723490_0 .net "decoded_rs1", 3 0, L_0x137b14b70;  alias, 1 drivers
v0x137723520_0 .net "decoded_rs2", 3 0, L_0x137b14c00;  alias, 1 drivers
v0x137722e40_0 .net "is_alu", 0 0, v0x13777f0f0_0;  alias, 1 drivers
v0x137722ed0_0 .net "is_const", 0 0, v0x13777f430_0;  alias, 1 drivers
v0x137724780_0 .net "is_read", 0 0, v0x13777f770_0;  alias, 1 drivers
v0x137724810_0 .net "lsu_load_data", 15 0, L_0x137b10500;  alias, 1 drivers
v0x137724130_0 .net "reg0", 15 0, L_0x137b0f5b0;  1 drivers
v0x1377241c0_0 .net "reg1", 15 0, L_0x137b0f640;  1 drivers
v0x137723ae0_0 .net "reg10", 15 0, L_0x137b0fd40;  1 drivers
v0x137723b70_0 .net "reg11", 15 0, L_0x137b0fdd0;  1 drivers
v0x137721600_0 .net "reg12", 15 0, L_0x137b0fcd0;  1 drivers
v0x137720eb0_0 .net "reg13", 15 0, L_0x137b0ff00;  1 drivers
v0x137720f40_0 .net "reg14", 15 0, L_0x137b10040;  1 drivers
v0x1377227f0_0 .net "reg15", 15 0, L_0x137b100d0;  1 drivers
v0x137722880_0 .net "reg2", 15 0, L_0x137b0f720;  1 drivers
v0x1377221a0_0 .net "reg3", 15 0, L_0x137b0f7b0;  1 drivers
v0x137722230_0 .net "reg4", 15 0, L_0x137b0f8a0;  1 drivers
v0x137721b50_0 .net "reg5", 15 0, L_0x137b0f930;  1 drivers
v0x137721be0_0 .net "reg6", 15 0, L_0x137b0fa30;  1 drivers
v0x13771f570_0 .net "reg7", 15 0, L_0x137b0fac0;  1 drivers
v0x13771f600_0 .net "reg8", 15 0, L_0x137b0fbb0;  1 drivers
v0x13771ef20_0 .net "reg9", 15 0, L_0x137b0fc40;  1 drivers
v0x13771efb0 .array "registers", 0 15, 15 0;
v0x137720860_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
o0x138047de0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1377208f0_0 .net "rf_addr", 3 0, o0x138047de0;  0 drivers
o0x138047e10 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x137720210_0 .net "rf_data", 15 0, o0x138047e10;  0 drivers
L_0x138078178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137721500_0 .net "rf_enable", 0 0, L_0x138078178;  1 drivers
v0x1377202a0_0 .net "rf_ren", 0 0, L_0x137b13dc0;  alias, 1 drivers
v0x13771fbc0_0 .net "rf_wen", 0 0, L_0x13777f070;  alias, 1 drivers
v0x13771fc50_0 .net "rimm_data", 15 0, L_0x137b0f540;  alias, 1 drivers
v0x13771d5e0_0 .var "rimm_data_reg", 15 0;
v0x13771d670_0 .net "rs1_data", 15 0, L_0x137b0f360;  alias, 1 drivers
v0x13771cf90_0 .var "rs1_data_reg", 15 0;
v0x13771d020_0 .net "rs2_data", 15 0, L_0x137b0f450;  alias, 1 drivers
v0x13771e8d0_0 .var "rs2_data_reg", 15 0;
S_0x13771e280 .scope generate, "genblk1[2]" "genblk1[2]" 5 203, 5 203 0, S_0x13773ffa0;
 .timescale 0 0;
P_0x137724250 .param/l "i" 1 5 203, +C4<010>;
S_0x13771dc30 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x13771e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x137775760 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x1377757a0 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x1377757e0 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x137775820 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x137775860 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x1377758a0 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x1377758e0 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x137775920 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x137775960 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b11760 .functor BUFZ 16, v0x13771bca0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b11a10 .functor BUFZ 1, v0x13771a9b0_0, C4<0>, C4<0>, C4<0>;
L_0x137b11a80 .functor BUFZ 1, v0x13771aa40_0, C4<0>, C4<0>, C4<0>;
L_0x137b11b10 .functor BUFZ 1, v0x13771a150_0, C4<0>, C4<0>, C4<0>;
v0x13771c940_0 .net "a", 15 0, L_0x137b10b10;  alias, 1 drivers
L_0x138078370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13771c9d0_0 .net "alu_en", 0 0, L_0x138078370;  1 drivers
v0x13771c2f0_0 .net "alu_func", 3 0, L_0x137b14e00;  alias, 1 drivers
v0x13771bca0_0 .var "alu_reg_out", 15 0;
v0x13771bd30_0 .net "b", 15 0, L_0x137b10c20;  alias, 1 drivers
v0x137719090_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137719120_0 .net "cmp_eq", 0 0, L_0x137b11a10;  alias, 1 drivers
v0x137718830_0 .net "cmp_lt", 0 0, L_0x137b11a80;  alias, 1 drivers
v0x1377188c0_0 .net "cmp_lte", 0 0, L_0x137b11b10;  1 drivers
v0x13771a9b0_0 .var "cmp_reg_eq", 0 0;
v0x13771aa40_0 .var "cmp_reg_lt", 0 0;
v0x13771a150_0 .var "cmp_reg_lte", 0 0;
v0x13771a1e0_0 .net "out", 15 0, L_0x137b11760;  alias, 1 drivers
v0x1377198f0_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
S_0x1377603d0 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x13771e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x1377759a0 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x1377759e0 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x137775a20 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x137775a60 .param/l "DONE" 1 7 71, C4<0111>;
P_0x137775aa0 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x137775ae0 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x137775b20 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x137775b60 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x137775ba0 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x137775be0 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x137775c20 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x137775c60 .param/l "REQ" 1 7 67, C4<0011>;
P_0x137775ca0 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x137775ce0 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b11c90 .functor BUFZ 16, v0x137735040_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377371b0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137736a20_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x137736ab0_0 .net "lsu_data_out", 15 0, L_0x137b11c90;  alias, 1 drivers
v0x137735040_0 .var "lsu_data_out_reg", 15 0;
L_0x1380783b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377350d0_0 .net "lsu_en", 0 0, L_0x1380783b8;  1 drivers
v0x1377349a0_0 .net "lsu_state", 1 0, v0x137734a30_0;  alias, 1 drivers
v0x137734a30_0 .var "lsu_state_reg", 1 0;
v0x137732fc0_0 .net "mem_ren", 0 0, v0x13777f770_0;  alias, 1 drivers
v0x137733050_0 .net "mem_wen", 0 0, v0x13777fab0_0;  alias, 1 drivers
v0x137732920_0 .net "read_req_addr", 7 0, v0x1377329b0_0;  alias, 1 drivers
v0x1377329b0_0 .var "read_req_addr_reg", 7 0;
v0x137730f40_0 .net "read_req_addr_val", 0 0, v0x137730fd0_0;  alias, 1 drivers
v0x137730fd0_0 .var "read_req_addr_val_reg", 0 0;
v0x1377308a0_0 .net "read_req_rdy", 0 0, L_0x137b15890;  alias, 1 drivers
v0x137730930_0 .net "read_resp_data", 15 0, L_0x137b16050;  alias, 1 drivers
v0x13772eec0_0 .net "read_resp_data_val", 0 0, L_0x137b16300;  alias, 1 drivers
v0x13772ef50_0 .net "read_resp_rdy", 0 0, v0x13772e920_0;  alias, 1 drivers
v0x13772e920_0 .var "read_resp_rdy_reg", 0 0;
v0x13772ce40_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
v0x13772ced0_0 .net "rs1", 15 0, L_0x137b10b10;  alias, 1 drivers
v0x13772c7a0_0 .net "rs2", 15 0, L_0x137b10c20;  alias, 1 drivers
v0x13772c830_0 .net "write_req_addr", 7 0, v0x13772adc0_0;  alias, 1 drivers
v0x13772adc0_0 .var "write_req_addr_reg", 7 0;
v0x13772ae50_0 .net "write_req_data", 15 0, v0x13772a720_0;  alias, 1 drivers
v0x13772a720_0 .var "write_req_data_reg", 15 0;
v0x13772a7b0_0 .net "write_req_rdy", 0 0, L_0x137b16630;  alias, 1 drivers
v0x137728d40_0 .net "write_req_val", 0 0, v0x137728dd0_0;  alias, 1 drivers
v0x137728dd0_0 .var "write_req_val_reg", 0 0;
v0x1377286a0_0 .net "write_resp_val", 0 0, L_0x137b16fa0;  alias, 1 drivers
S_0x13775fd50 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x13771e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x137775f20 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x137775f60 .param/l "BGT" 1 8 46, C4<0111>;
P_0x137775fa0 .param/l "BLT" 1 8 45, C4<0110>;
P_0x137775fe0 .param/l "BNE" 1 8 43, C4<0100>;
P_0x137776020 .param/l "CMP" 1 8 49, C4<1000>;
P_0x137776060 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x1377760a0 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x1377760e0 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b121b0 .functor BUFZ 8, v0x137738420_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13775d720_0 .net "alu_func", 3 0, L_0x137b14e00;  alias, 1 drivers
v0x13775f6b0_0 .net "alu_out", 15 0, L_0x137b11760;  alias, 1 drivers
v0x13775f740_0 .net "br_imm", 15 0, L_0x137b10d10;  alias, 1 drivers
v0x13775f7d0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137742580_0 .net "cmp_eq", 0 0, L_0x137b11a10;  alias, 1 drivers
v0x137742610_0 .net "cmp_lt", 0 0, L_0x137b11a80;  alias, 1 drivers
v0x137737720_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x1377377b0_0 .net "curr_pc", 7 0, o0x138048f20;  alias, 0 drivers
v0x137737840_0 .net "next_pc", 7 0, L_0x137b121b0;  alias, 1 drivers
v0x137738420_0 .var "next_pc_reg", 7 0;
v0x1377384d0_0 .net "opcode", 3 0, L_0x137b154d0;  alias, 1 drivers
L_0x138078400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137737da0_0 .net "pc_en", 0 0, L_0x138078400;  1 drivers
v0x137737e30_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
S_0x1377356c0 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x13771e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x137776120 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000000>;
P_0x137776160 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x1377761a0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x1377761e0 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x137776220 .param/l "DONE" 1 9 79, C4<0111>;
P_0x137776260 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x1377762a0 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x1377762e0 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x137776320 .param/l "REQ" 1 9 75, C4<0011>;
P_0x137776360 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000010>;
P_0x1377763a0 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x1377763e0 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b10b10 .functor BUFZ 16, v0x137729a20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b10c20 .functor BUFZ 16, v0x137776830_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b10d10 .functor BUFZ 16, v0x13772a130_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_0 .array/port v0x13772c130, 0;
L_0x137b10d80 .functor BUFZ 16, v0x13772c130_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_1 .array/port v0x13772c130, 1;
L_0x137b10e10 .functor BUFZ 16, v0x13772c130_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_2 .array/port v0x13772c130, 2;
L_0x137b10ef0 .functor BUFZ 16, v0x13772c130_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_3 .array/port v0x13772c130, 3;
L_0x137b10f80 .functor BUFZ 16, v0x13772c130_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_4 .array/port v0x13772c130, 4;
L_0x137b11070 .functor BUFZ 16, v0x13772c130_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_5 .array/port v0x13772c130, 5;
L_0x137b11100 .functor BUFZ 16, v0x13772c130_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_6 .array/port v0x13772c130, 6;
L_0x137b11200 .functor BUFZ 16, v0x13772c130_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_7 .array/port v0x13772c130, 7;
L_0x137b11290 .functor BUFZ 16, v0x13772c130_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_8 .array/port v0x13772c130, 8;
L_0x137b11360 .functor BUFZ 16, v0x13772c130_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_9 .array/port v0x13772c130, 9;
L_0x137b113f0 .functor BUFZ 16, v0x13772c130_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_10 .array/port v0x13772c130, 10;
L_0x137b114f0 .functor BUFZ 16, v0x13772c130_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_11 .array/port v0x13772c130, 11;
L_0x137b11580 .functor BUFZ 16, v0x13772c130_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_12 .array/port v0x13772c130, 12;
L_0x137b11480 .functor BUFZ 16, v0x13772c130_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_13 .array/port v0x13772c130, 13;
L_0x137b11690 .functor BUFZ 16, v0x13772c130_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_14 .array/port v0x13772c130, 14;
L_0x137b117d0 .functor BUFZ 16, v0x13772c130_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13772c130_15 .array/port v0x13772c130, 15;
L_0x137b11860 .functor BUFZ 16, v0x13772c130_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137733730_0 .net "alu_out_data", 15 0, L_0x137b11760;  alias, 1 drivers
v0x137734360_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x138078328 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1377343f0_0 .net "cu_id", 15 0, L_0x138078328;  1 drivers
v0x137733ca0_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x1377315a0_0 .net "decoded_imm", 7 0, L_0x137b14d40;  alias, 1 drivers
v0x137731630_0 .net "decoded_rd", 3 0, L_0x137b14b00;  alias, 1 drivers
v0x1377316c0_0 .net "decoded_rimm", 3 0, L_0x137b14cb0;  alias, 1 drivers
v0x1377322e0_0 .net "decoded_rs1", 3 0, L_0x137b14b70;  alias, 1 drivers
v0x1377323b0_0 .net "decoded_rs2", 3 0, L_0x137b14c00;  alias, 1 drivers
v0x137731ca0_0 .net "is_alu", 0 0, v0x13777f0f0_0;  alias, 1 drivers
v0x13772f520_0 .net "is_const", 0 0, v0x13777f430_0;  alias, 1 drivers
v0x13772f5b0_0 .net "is_read", 0 0, v0x13777f770_0;  alias, 1 drivers
v0x13772f640_0 .net "lsu_load_data", 15 0, L_0x137b11c90;  alias, 1 drivers
v0x137730220_0 .net "reg0", 15 0, L_0x137b10d80;  1 drivers
v0x1377302b0_0 .net "reg1", 15 0, L_0x137b10e10;  1 drivers
v0x137730340_0 .net "reg10", 15 0, L_0x137b114f0;  1 drivers
v0x13772fba0_0 .net "reg11", 15 0, L_0x137b11580;  1 drivers
v0x13772d4a0_0 .net "reg12", 15 0, L_0x137b11480;  1 drivers
v0x13772d530_0 .net "reg13", 15 0, L_0x137b11690;  1 drivers
v0x13772d5c0_0 .net "reg14", 15 0, L_0x137b117d0;  1 drivers
v0x13772e1a0_0 .net "reg15", 15 0, L_0x137b11860;  1 drivers
v0x13772e230_0 .net "reg2", 15 0, L_0x137b10ef0;  1 drivers
v0x13772e2c0_0 .net "reg3", 15 0, L_0x137b10f80;  1 drivers
v0x13772db20_0 .net "reg4", 15 0, L_0x137b11070;  1 drivers
v0x13772dbb0_0 .net "reg5", 15 0, L_0x137b11100;  1 drivers
v0x13772dc40_0 .net "reg6", 15 0, L_0x137b11200;  1 drivers
v0x13772b420_0 .net "reg7", 15 0, L_0x137b11290;  1 drivers
v0x13772b4b0_0 .net "reg8", 15 0, L_0x137b11360;  1 drivers
v0x13772b540_0 .net "reg9", 15 0, L_0x137b113f0;  1 drivers
v0x13772c130 .array "registers", 0 15, 15 0;
v0x13772baa0_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
o0x138049850 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13772bb30_0 .net "rf_addr", 3 0, o0x138049850;  0 drivers
o0x138049880 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13772bbd0_0 .net "rf_data", 15 0, o0x138049880;  0 drivers
L_0x1380782e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13772fc50_0 .net "rf_enable", 0 0, L_0x1380782e0;  1 drivers
v0x1377293a0_0 .net "rf_ren", 0 0, L_0x137b13dc0;  alias, 1 drivers
v0x137729430_0 .net "rf_wen", 0 0, L_0x13777f070;  alias, 1 drivers
v0x13772a0a0_0 .net "rimm_data", 15 0, L_0x137b10d10;  alias, 1 drivers
v0x13772a130_0 .var "rimm_data_reg", 15 0;
v0x13772a1c0_0 .net "rs1_data", 15 0, L_0x137b10b10;  alias, 1 drivers
v0x137729a20_0 .var "rs1_data_reg", 15 0;
v0x137729ab0_0 .net "rs2_data", 15 0, L_0x137b10c20;  alias, 1 drivers
v0x137776830_0 .var "rs2_data_reg", 15 0;
S_0x137776a80 .scope generate, "genblk1[3]" "genblk1[3]" 5 203, 5 203 0, S_0x13773ffa0;
 .timescale 0 0;
P_0x137776c40 .param/l "i" 1 5 203, +C4<011>;
S_0x137776cd0 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x137776a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x137776e40 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x137776e80 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x137776ec0 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x137776f00 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x137776f40 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x137776f80 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x137776fc0 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x137777000 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x137777040 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b12ef0 .functor BUFZ 16, v0x137777630_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b13220 .functor BUFZ 1, v0x137777ab0_0, C4<0>, C4<0>, C4<0>;
L_0x137b13290 .functor BUFZ 1, v0x137777b40_0, C4<0>, C4<0>, C4<0>;
L_0x137b13320 .functor BUFZ 1, v0x137777be0_0, C4<0>, C4<0>, C4<0>;
v0x137777430_0 .net "a", 15 0, L_0x137b12260;  alias, 1 drivers
L_0x1380784d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377774e0_0 .net "alu_en", 0 0, L_0x1380784d8;  1 drivers
v0x137777580_0 .net "alu_func", 3 0, L_0x137b14e00;  alias, 1 drivers
v0x137777630_0 .var "alu_reg_out", 15 0;
v0x1377776e0_0 .net "b", 15 0, L_0x137b12370;  alias, 1 drivers
v0x1377777d0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137777860_0 .net "cmp_eq", 0 0, L_0x137b13220;  alias, 1 drivers
v0x137777900_0 .net "cmp_lt", 0 0, L_0x137b13290;  alias, 1 drivers
v0x1377779a0_0 .net "cmp_lte", 0 0, L_0x137b13320;  1 drivers
v0x137777ab0_0 .var "cmp_reg_eq", 0 0;
v0x137777b40_0 .var "cmp_reg_lt", 0 0;
v0x137777be0_0 .var "cmp_reg_lte", 0 0;
v0x137777c80_0 .net "out", 15 0, L_0x137b12ef0;  alias, 1 drivers
v0x137777d30_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
S_0x137777ea0 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x137776a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x137778010 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x137778050 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x137778090 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x1377780d0 .param/l "DONE" 1 7 71, C4<0111>;
P_0x137778110 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x137778150 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x137778190 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x1377781d0 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x137778210 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x137778250 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x137778290 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x1377782d0 .param/l "REQ" 1 7 67, C4<0011>;
P_0x137778310 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x137778350 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b134a0 .functor BUFZ 16, v0x137778c80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137778a90_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137778b20_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x137778bc0_0 .net "lsu_data_out", 15 0, L_0x137b134a0;  alias, 1 drivers
v0x137778c80_0 .var "lsu_data_out_reg", 15 0;
L_0x138078520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137778d30_0 .net "lsu_en", 0 0, L_0x138078520;  1 drivers
v0x137778e10_0 .net "lsu_state", 1 0, v0x137778ec0_0;  alias, 1 drivers
v0x137778ec0_0 .var "lsu_state_reg", 1 0;
v0x137778f70_0 .net "mem_ren", 0 0, v0x13777f770_0;  alias, 1 drivers
v0x137779000_0 .net "mem_wen", 0 0, v0x13777fab0_0;  alias, 1 drivers
v0x137779110_0 .net "read_req_addr", 7 0, v0x1377791a0_0;  alias, 1 drivers
v0x1377791a0_0 .var "read_req_addr_reg", 7 0;
v0x137779250_0 .net "read_req_addr_val", 0 0, v0x1377792f0_0;  alias, 1 drivers
v0x1377792f0_0 .var "read_req_addr_val_reg", 0 0;
v0x137779390_0 .net "read_req_rdy", 0 0, L_0x137b15940;  alias, 1 drivers
v0x137779430_0 .net "read_resp_data", 15 0, L_0x137b163a0;  alias, 1 drivers
v0x1377794e0_0 .net "read_resp_data_val", 0 0, L_0x137b166f0;  alias, 1 drivers
v0x137779580_0 .net "read_resp_rdy", 0 0, v0x137779710_0;  alias, 1 drivers
v0x137779710_0 .var "read_resp_rdy_reg", 0 0;
v0x1377797a0_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
v0x137779830_0 .net "rs1", 15 0, L_0x137b12260;  alias, 1 drivers
v0x1377798e0_0 .net "rs2", 15 0, L_0x137b12370;  alias, 1 drivers
v0x137779970_0 .net "write_req_addr", 7 0, v0x137779a00_0;  alias, 1 drivers
v0x137779a00_0 .var "write_req_addr_reg", 7 0;
v0x137779a90_0 .net "write_req_data", 15 0, v0x137779b20_0;  alias, 1 drivers
v0x137779b20_0 .var "write_req_data_reg", 15 0;
v0x137779bb0_0 .net "write_req_rdy", 0 0, L_0x137b16a00;  alias, 1 drivers
v0x137779c50_0 .net "write_req_val", 0 0, v0x137779cf0_0;  alias, 1 drivers
v0x137779cf0_0 .var "write_req_val_reg", 0 0;
v0x137779d90_0 .net "write_resp_val", 0 0, L_0x137b17170;  alias, 1 drivers
S_0x13777a030 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x137776a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x13777a210 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x13777a250 .param/l "BGT" 1 8 46, C4<0111>;
P_0x13777a290 .param/l "BLT" 1 8 45, C4<0110>;
P_0x13777a2d0 .param/l "BNE" 1 8 43, C4<0100>;
P_0x13777a310 .param/l "CMP" 1 8 49, C4<1000>;
P_0x13777a350 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x13777a390 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x13777a3d0 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b139e0 .functor BUFZ 8, v0x13777ae00_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13777a820_0 .net "alu_func", 3 0, L_0x137b14e00;  alias, 1 drivers
v0x13777a8b0_0 .net "alu_out", 15 0, L_0x137b12ef0;  alias, 1 drivers
v0x13777a940_0 .net "br_imm", 15 0, L_0x137b12460;  alias, 1 drivers
v0x13777a9d0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x13777aa60_0 .net "cmp_eq", 0 0, L_0x137b13220;  alias, 1 drivers
v0x13777aaf0_0 .net "cmp_lt", 0 0, L_0x137b13290;  alias, 1 drivers
v0x13777aba0_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x13777ac30_0 .net "curr_pc", 7 0, o0x13804a990;  alias, 0 drivers
v0x13777acd0_0 .net "next_pc", 7 0, L_0x137b139e0;  alias, 1 drivers
v0x13777ae00_0 .var "next_pc_reg", 7 0;
v0x13777aeb0_0 .net "opcode", 3 0, L_0x137b154d0;  alias, 1 drivers
L_0x138078568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13777af50_0 .net "pc_en", 0 0, L_0x138078568;  1 drivers
v0x13777aff0_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
S_0x13777b1a0 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x137776a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x13777b360 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000000>;
P_0x13777b3a0 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x13777b3e0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x13777b420 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x13777b460 .param/l "DONE" 1 9 79, C4<0111>;
P_0x13777b4a0 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x13777b4e0 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x13777b520 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x13777b560 .param/l "REQ" 1 9 75, C4<0011>;
P_0x13777b5a0 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000011>;
P_0x13777b5e0 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x13777b620 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b12260 .functor BUFZ 16, v0x13777dab0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b12370 .functor BUFZ 16, v0x13777dc40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b12460 .functor BUFZ 16, v0x13777d940_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_0 .array/port v0x13777d220, 0;
L_0x137b124d0 .functor BUFZ 16, v0x13777d220_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_1 .array/port v0x13777d220, 1;
L_0x137b12560 .functor BUFZ 16, v0x13777d220_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_2 .array/port v0x13777d220, 2;
L_0x137b12640 .functor BUFZ 16, v0x13777d220_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_3 .array/port v0x13777d220, 3;
L_0x137b126d0 .functor BUFZ 16, v0x13777d220_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_4 .array/port v0x13777d220, 4;
L_0x137b127c0 .functor BUFZ 16, v0x13777d220_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_5 .array/port v0x13777d220, 5;
L_0x137b12850 .functor BUFZ 16, v0x13777d220_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_6 .array/port v0x13777d220, 6;
L_0x137b12950 .functor BUFZ 16, v0x13777d220_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_7 .array/port v0x13777d220, 7;
L_0x137b129e0 .functor BUFZ 16, v0x13777d220_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_8 .array/port v0x13777d220, 8;
L_0x137b12ad0 .functor BUFZ 16, v0x13777d220_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_9 .array/port v0x13777d220, 9;
L_0x137b12b60 .functor BUFZ 16, v0x13777d220_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_10 .array/port v0x13777d220, 10;
L_0x137b12c60 .functor BUFZ 16, v0x13777d220_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_11 .array/port v0x13777d220, 11;
L_0x137b12cf0 .functor BUFZ 16, v0x13777d220_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_12 .array/port v0x13777d220, 12;
L_0x137b12bf0 .functor BUFZ 16, v0x13777d220_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_13 .array/port v0x13777d220, 13;
L_0x137b12e20 .functor BUFZ 16, v0x13777d220_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_14 .array/port v0x13777d220, 14;
L_0x137b12f60 .functor BUFZ 16, v0x13777d220_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777d220_15 .array/port v0x13777d220, 15;
L_0x137b12ff0 .functor BUFZ 16, v0x13777d220_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13777bcc0_0 .net "alu_out_data", 15 0, L_0x137b12ef0;  alias, 1 drivers
v0x13777bd90_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x138078490 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137726710_0 .net "cu_id", 15 0, L_0x138078490;  1 drivers
v0x13777c020_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x13777c0b0_0 .net "decoded_imm", 7 0, L_0x137b14d40;  alias, 1 drivers
v0x13777c140_0 .net "decoded_rd", 3 0, L_0x137b14b00;  alias, 1 drivers
v0x13777c1d0_0 .net "decoded_rimm", 3 0, L_0x137b14cb0;  alias, 1 drivers
v0x13777c260_0 .net "decoded_rs1", 3 0, L_0x137b14b70;  alias, 1 drivers
v0x13777c300_0 .net "decoded_rs2", 3 0, L_0x137b14c00;  alias, 1 drivers
v0x13777c410_0 .net "is_alu", 0 0, v0x13777f0f0_0;  alias, 1 drivers
v0x13777c4a0_0 .net "is_const", 0 0, v0x13777f430_0;  alias, 1 drivers
v0x13777c530_0 .net "is_read", 0 0, v0x13777f770_0;  alias, 1 drivers
v0x13777c5c0_0 .net "lsu_load_data", 15 0, L_0x137b134a0;  alias, 1 drivers
v0x13777c670_0 .net "reg0", 15 0, L_0x137b124d0;  1 drivers
v0x13777c700_0 .net "reg1", 15 0, L_0x137b12560;  1 drivers
v0x13777c790_0 .net "reg10", 15 0, L_0x137b12c60;  1 drivers
v0x13777c830_0 .net "reg11", 15 0, L_0x137b12cf0;  1 drivers
v0x13777c9e0_0 .net "reg12", 15 0, L_0x137b12bf0;  1 drivers
v0x13777ca90_0 .net "reg13", 15 0, L_0x137b12e20;  1 drivers
v0x13777cb40_0 .net "reg14", 15 0, L_0x137b12f60;  1 drivers
v0x13777cbf0_0 .net "reg15", 15 0, L_0x137b12ff0;  1 drivers
v0x13777cca0_0 .net "reg2", 15 0, L_0x137b12640;  1 drivers
v0x13777cd50_0 .net "reg3", 15 0, L_0x137b126d0;  1 drivers
v0x13777ce00_0 .net "reg4", 15 0, L_0x137b127c0;  1 drivers
v0x13777ceb0_0 .net "reg5", 15 0, L_0x137b12850;  1 drivers
v0x13777cf60_0 .net "reg6", 15 0, L_0x137b12950;  1 drivers
v0x13777d010_0 .net "reg7", 15 0, L_0x137b129e0;  1 drivers
v0x13777d0c0_0 .net "reg8", 15 0, L_0x137b12ad0;  1 drivers
v0x13777d170_0 .net "reg9", 15 0, L_0x137b12b60;  1 drivers
v0x13777d220 .array "registers", 0 15, 15 0;
v0x13777d3c0_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
o0x13804b2c0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13777d450_0 .net "rf_addr", 3 0, o0x13804b2c0;  0 drivers
o0x13804b2f0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13777d500_0 .net "rf_data", 15 0, o0x13804b2f0;  0 drivers
L_0x138078448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13777c8e0_0 .net "rf_enable", 0 0, L_0x138078448;  1 drivers
v0x13777d790_0 .net "rf_ren", 0 0, L_0x137b13dc0;  alias, 1 drivers
v0x13777d820_0 .net "rf_wen", 0 0, L_0x13777f070;  alias, 1 drivers
v0x13777d8b0_0 .net "rimm_data", 15 0, L_0x137b12460;  alias, 1 drivers
v0x13777d940_0 .var "rimm_data_reg", 15 0;
v0x13777d9d0_0 .net "rs1_data", 15 0, L_0x137b12260;  alias, 1 drivers
v0x13777dab0_0 .var "rs1_data_reg", 15 0;
v0x13777db60_0 .net "rs2_data", 15 0, L_0x137b12370;  alias, 1 drivers
v0x13777dc40_0 .var "rs2_data_reg", 15 0;
S_0x13777dee0 .scope module, "inst_decoder" "decoder" 5 166, 10 9 0, S_0x13773ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 4 "rd";
    .port_info 5 /OUTPUT 4 "rs1";
    .port_info 6 /OUTPUT 4 "rs2";
    .port_info 7 /OUTPUT 4 "rimm";
    .port_info 8 /OUTPUT 8 "imm";
    .port_info 9 /OUTPUT 4 "alu_func";
    .port_info 10 /OUTPUT 4 "opcode";
    .port_info 11 /OUTPUT 1 "is_alu";
    .port_info 12 /OUTPUT 1 "is_branch";
    .port_info 13 /OUTPUT 1 "is_const";
    .port_info 14 /OUTPUT 1 "is_load";
    .port_info 15 /OUTPUT 1 "is_store";
    .port_info 16 /OUTPUT 1 "is_nop";
    .port_info 17 /OUTPUT 1 "is_jr";
P_0x15080e400 .param/l "ADD" 1 10 41, C4<0000>;
P_0x15080e440 .param/l "BEQ" 1 10 46, C4<0101>;
P_0x15080e480 .param/l "BGT" 1 10 48, C4<0111>;
P_0x15080e4c0 .param/l "BLT" 1 10 47, C4<0110>;
P_0x15080e500 .param/l "BNE" 1 10 45, C4<0100>;
P_0x15080e540 .param/l "CONST" 1 10 49, C4<1000>;
P_0x15080e580 .param/l "DECODE" 1 10 66, C4<0010>;
P_0x15080e5c0 .param/l "DIV" 1 10 44, C4<0011>;
P_0x15080e600 .param/l "INST_MSG_WIDTH" 0 10 11, +C4<00000000000000000000000000010000>;
P_0x15080e640 .param/l "JR" 1 10 53, C4<1100>;
P_0x15080e680 .param/l "LW" 1 10 50, C4<1001>;
P_0x15080e6c0 .param/l "MUL" 1 10 43, C4<0010>;
P_0x15080e700 .param/l "NOP" 1 10 52, C4<1011>;
P_0x15080e740 .param/l "PC_ADDR_WIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x15080e780 .param/l "SUB" 1 10 42, C4<0001>;
P_0x15080e7c0 .param/l "SW" 1 10 51, C4<1010>;
P_0x15080e800 .param/l "alu_add" 1 10 56, C4<0000>;
P_0x15080e840 .param/l "alu_and" 1 10 60, C4<0100>;
P_0x15080e880 .param/l "alu_cmp" 1 10 64, C4<1000>;
P_0x15080e8c0 .param/l "alu_div" 1 10 59, C4<0011>;
P_0x15080e900 .param/l "alu_mul" 1 10 58, C4<0010>;
P_0x15080e940 .param/l "alu_or" 1 10 61, C4<0101>;
P_0x15080e980 .param/l "alu_sll" 1 10 63, C4<1111>;
P_0x15080e9c0 .param/l "alu_srl" 1 10 62, C4<0110>;
P_0x15080ea00 .param/l "alu_sub" 1 10 57, C4<0001>;
L_0x137b14b00 .functor BUFZ 4, v0x13777fce0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b14b70 .functor BUFZ 4, v0x137780220_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b14c00 .functor BUFZ 4, v0x1377803c0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b14cb0 .functor BUFZ 4, v0x137780080_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b14d40 .functor BUFZ 8, v0x13777eea0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b14e00 .functor BUFZ 4, v0x13777ebd0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b15380 .functor BUFZ 1, v0x13777f990_0, C4<0>, C4<0>, C4<0>;
L_0x137b153f0 .functor BUFZ 1, v0x13777f550_0, C4<0>, C4<0>, C4<0>;
v0x13777ea30_0 .net "alu_func", 3 0, L_0x137b14e00;  alias, 1 drivers
v0x13777ebd0_0 .var "alu_func_reg", 3 0;
v0x13777ec70_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x13777ed00_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x13777ed90_0 .net "imm", 7 0, L_0x137b14d40;  alias, 1 drivers
v0x13777eea0_0 .var "imm_reg", 7 0;
v0x13777ef30_0 .net "instr", 15 0, v0x137781200_0;  alias, 1 drivers
v0x13777efe0_0 .net "is_alu", 0 0, v0x13777f0f0_0;  alias, 1 drivers
v0x13777f0f0_0 .var "is_alu_reg", 0 0;
v0x13777f200_0 .net "is_branch", 0 0, v0x13777f290_0;  alias, 1 drivers
v0x13777f290_0 .var "is_branch_reg", 0 0;
v0x13777f320_0 .net "is_const", 0 0, v0x13777f430_0;  alias, 1 drivers
v0x13777f430_0 .var "is_const_reg", 0 0;
v0x13777f4c0_0 .net "is_jr", 0 0, L_0x137b153f0;  alias, 1 drivers
v0x13777f550_0 .var "is_jr_reg", 0 0;
v0x13777f5e0_0 .net "is_load", 0 0, v0x13777f770_0;  alias, 1 drivers
v0x13777f770_0 .var "is_load_reg", 0 0;
v0x13777f900_0 .net "is_nop", 0 0, L_0x137b15380;  alias, 1 drivers
v0x13777f990_0 .var "is_nop_reg", 0 0;
v0x13777fa20_0 .net "is_store", 0 0, v0x13777fab0_0;  alias, 1 drivers
v0x13777fab0_0 .var "is_store_reg", 0 0;
v0x13777fb40_0 .net "opcode", 3 0, L_0x137b154d0;  alias, 1 drivers
v0x13777fbd0_0 .net "rd", 3 0, L_0x137b14b00;  alias, 1 drivers
v0x13777fce0_0 .var "rd_reg", 3 0;
v0x13777fd70_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
v0x137719980_0 .net "rimm", 3 0, L_0x137b14cb0;  alias, 1 drivers
v0x137780080_0 .var "rimm_reg", 3 0;
v0x137780110_0 .net "rs1", 3 0, L_0x137b14b70;  alias, 1 drivers
v0x137780220_0 .var "rs1_reg", 3 0;
v0x1377802b0_0 .net "rs2", 3 0, L_0x137b14c00;  alias, 1 drivers
v0x1377803c0_0 .var "rs2_reg", 3 0;
L_0x137b154d0 .part v0x137781200_0, 12, 4;
S_0x1377804e0 .scope module, "inst_fetcher" "fetcher" 5 147, 11 12 0, S_0x13773ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 8 "curr_pc";
    .port_info 4 /OUTPUT 2 "fetch_state";
    .port_info 5 /OUTPUT 16 "fetch_instr";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
P_0x1377806a0 .param/l "DECODE" 1 11 41, C4<0010>;
P_0x1377806e0 .param/l "DONE" 1 11 46, C4<0111>;
P_0x137780720 .param/l "EXECUTE" 1 11 44, C4<0101>;
P_0x137780760 .param/l "FETCH" 1 11 40, C4<0001>;
P_0x1377807a0 .param/l "FT_DONE" 1 11 52, C4<11>;
P_0x1377807e0 .param/l "FT_IDLE" 1 11 49, C4<00>;
P_0x137780820 .param/l "FT_REQ" 1 11 50, C4<01>;
P_0x137780860 .param/l "FT_WAIT" 1 11 51, C4<10>;
P_0x1377808a0 .param/l "IDLE" 1 11 39, C4<0000>;
P_0x1377808e0 .param/l "INST_MSG_WIDTH" 0 11 14, +C4<00000000000000000000000000010000>;
P_0x137780920 .param/l "PC_ADDR_WIDTH" 0 11 13, +C4<00000000000000000000000000001000>;
P_0x137780960 .param/l "REQ" 1 11 42, C4<0011>;
P_0x1377809a0 .param/l "WAIT" 1 11 43, C4<0100>;
P_0x1377809e0 .param/l "WRITEBACK" 1 11 45, C4<0110>;
L_0x137b14a40 .functor BUFZ 2, v0x1377819b0_0, C4<00>, C4<00>, C4<00>;
v0x137780f60_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137780ff0_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x137781080_0 .net "curr_pc", 7 0, L_0x137b14070;  alias, 1 drivers
v0x137781150_0 .net "fetch_instr", 15 0, v0x137781200_0;  alias, 1 drivers
v0x137781200_0 .var "fetch_instr_reg", 15 0;
v0x1377812d0_0 .net "fetch_req_addr", 7 0, v0x137781380_0;  alias, 1 drivers
v0x137781380_0 .var "fetch_req_addr_reg", 7 0;
v0x137781430_0 .net8 "fetch_req_rdy", 0 0, RS_0x13804bf20;  alias, 2 drivers
v0x1377814d0_0 .net "fetch_req_val", 0 0, v0x1377815e0_0;  alias, 1 drivers
v0x1377815e0_0 .var "fetch_req_val_reg", 0 0;
v0x137781670_0 .net8 "fetch_resp_inst", 15 0, RS_0x13804bfb0;  alias, 2 drivers
v0x137781720_0 .net "fetch_resp_rdy", 0 0, v0x1377817c0_0;  alias, 1 drivers
v0x1377817c0_0 .var "fetch_resp_rdy_reg", 0 0;
v0x137781860_0 .net8 "fetch_resp_val", 0 0, RS_0x13804c040;  alias, 2 drivers
v0x137781900_0 .net "fetch_state", 1 0, L_0x137b14a40;  alias, 1 drivers
v0x1377819b0_0 .var "fetch_state_reg", 1 0;
v0x137781a60_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
S_0x137781cd0 .scope module, "inst_scheduler" "scheduler" 5 110, 12 23 0, S_0x13773ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /INPUT 4 "rd";
    .port_info 4 /INPUT 4 "rs1";
    .port_info 5 /INPUT 4 "rs2";
    .port_info 6 /INPUT 4 "rimm";
    .port_info 7 /INPUT 8 "imm";
    .port_info 8 /INPUT 4 "alu_func";
    .port_info 9 /INPUT 1 "is_alu";
    .port_info 10 /INPUT 1 "is_branch";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_load";
    .port_info 13 /INPUT 1 "is_store";
    .port_info 14 /INPUT 1 "is_nop";
    .port_info 15 /INPUT 1 "is_jr";
    .port_info 16 /INPUT 2 "fetch_state";
    .port_info 17 /INPUT 8 "lsu_state";
    .port_info 18 /INPUT 8 "next_pc";
    .port_info 19 /OUTPUT 8 "curr_pc";
    .port_info 20 /OUTPUT 1 "rf_wen";
    .port_info 21 /OUTPUT 1 "rf_ren";
    .port_info 22 /OUTPUT 1 "mem_ren";
    .port_info 23 /OUTPUT 1 "mem_wen";
    .port_info 24 /OUTPUT 4 "cu_state";
    .port_info 25 /OUTPUT 1 "cu_complete";
P_0x15080ec00 .param/l "CU_WIDTH" 0 12 25, +C4<00000000000000000000000000000100>;
P_0x15080ec40 .param/l "DECODE" 1 12 68, C4<0010>;
P_0x15080ec80 .param/l "DONE" 1 12 73, C4<0111>;
P_0x15080ecc0 .param/l "EXECUTE" 1 12 71, C4<0101>;
P_0x15080ed00 .param/l "FETCH" 1 12 67, C4<0001>;
P_0x15080ed40 .param/l "FT_DONE" 1 12 79, C4<11>;
P_0x15080ed80 .param/l "FT_IDLE" 1 12 76, C4<00>;
P_0x15080edc0 .param/l "FT_REQ" 1 12 77, C4<01>;
P_0x15080ee00 .param/l "FT_WAIT" 1 12 78, C4<10>;
P_0x15080ee40 .param/l "IDLE" 1 12 66, C4<0000>;
P_0x15080ee80 .param/l "LSU_DONE" 1 12 85, C4<11>;
P_0x15080eec0 .param/l "LSU_IDLE" 1 12 82, C4<00>;
P_0x15080ef00 .param/l "LSU_REQ" 1 12 83, C4<01>;
P_0x15080ef40 .param/l "LSU_WAIT" 1 12 84, C4<10>;
P_0x15080ef80 .param/l "PC_ADDR_WIDTH" 0 12 24, +C4<00000000000000000000000000001000>;
P_0x15080efc0 .param/l "REQ" 1 12 69, C4<0011>;
P_0x15080f000 .param/l "WAIT" 1 12 70, C4<0100>;
P_0x15080f040 .param/l "WRITEBACK" 1 12 72, C4<0110>;
L_0x137b14070 .functor BUFZ 8, v0x137782c50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b14280 .functor BUFZ 1, v0x137783ae0_0, C4<0>, C4<0>, C4<0>;
L_0x137b14330 .functor BUFZ 1, v0x1377839a0_0, C4<0>, C4<0>, C4<0>;
L_0x137b14410 .functor BUFZ 1, v0x1377836a0_0, C4<0>, C4<0>, C4<0>;
L_0x137b144c0 .functor BUFZ 1, v0x137783580_0, C4<0>, C4<0>, C4<0>;
v0x1377826e0_0 .net "alu_func", 3 0, L_0x137b14e00;  alias, 1 drivers
v0x137782770_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137782800_0 .net "cu_complete", 0 0, v0x1377828b0_0;  alias, 1 drivers
v0x1377828b0_0 .var "cu_complete_reg", 0 0;
v0x137782940_0 .net "cu_enable", 0 0, L_0x137b15690;  alias, 1 drivers
v0x137782a20_0 .net "cu_state", 3 0, v0x137782ac0_0;  alias, 1 drivers
v0x137782ac0_0 .var "cu_state_reg", 3 0;
v0x137782b70_0 .net "curr_pc", 7 0, L_0x137b14070;  alias, 1 drivers
v0x137782c50_0 .var "curr_pc_reg", 7 0;
v0x137782d60_0 .net "fetch_state", 1 0, L_0x137b14a40;  alias, 1 drivers
v0x137782e10_0 .var/i "ii", 31 0;
v0x137782ea0_0 .net "imm", 7 0, L_0x137b14d40;  alias, 1 drivers
v0x137782f30_0 .net "is_alu", 0 0, v0x13777f0f0_0;  alias, 1 drivers
v0x137782fc0_0 .net "is_branch", 0 0, v0x13777f290_0;  alias, 1 drivers
v0x137783050_0 .net "is_const", 0 0, v0x13777f430_0;  alias, 1 drivers
v0x1377830e0_0 .net "is_jr", 0 0, L_0x137b153f0;  alias, 1 drivers
v0x137783190_0 .net "is_load", 0 0, v0x13777f770_0;  alias, 1 drivers
v0x137783320_0 .net "is_nop", 0 0, L_0x137b15380;  alias, 1 drivers
v0x1377833d0_0 .net "is_store", 0 0, v0x13777fab0_0;  alias, 1 drivers
v0x137783460 .array "lsu_state", 0 3;
v0x137783460_0 .net v0x137783460 0, 1 0, L_0x137b145b0; 1 drivers
v0x137783460_1 .net v0x137783460 1, 1 0, L_0x137b14660; 1 drivers
v0x137783460_2 .net v0x137783460 2, 1 0, L_0x137b146d0; 1 drivers
v0x137783460_3 .net v0x137783460 3, 1 0, L_0x137b14790; 1 drivers
v0x1377834f0_0 .net "mem_ren", 0 0, L_0x137b144c0;  alias, 1 drivers
v0x137783580_0 .var "mem_ren_reg", 0 0;
v0x137783610_0 .net "mem_wen", 0 0, L_0x137b14410;  alias, 1 drivers
v0x1377836a0_0 .var "mem_wen_reg", 0 0;
v0x137783730_0 .net "next_pc", 7 0, L_0x137b0f290;  alias, 1 drivers
v0x1377837e0_0 .net "rd", 3 0, L_0x137b14b00;  alias, 1 drivers
v0x137783870_0 .net "reset", 0 0, L_0x137b155f0;  alias, 1 drivers
v0x137783900_0 .net "rf_ren", 0 0, L_0x137b14330;  alias, 1 drivers
v0x1377839a0_0 .var "rf_ren_reg", 0 0;
v0x137783a40_0 .net "rf_wen", 0 0, L_0x137b14280;  alias, 1 drivers
v0x137783ae0_0 .var "rf_wen_reg", 0 0;
v0x137783b80_0 .net "rimm", 3 0, L_0x137b14cb0;  alias, 1 drivers
v0x137783c20_0 .net "rs1", 3 0, L_0x137b14b70;  alias, 1 drivers
v0x137783230_0 .net "rs2", 3 0, L_0x137b14c00;  alias, 1 drivers
v0x137783eb0_0 .var "wait_check", 0 0;
S_0x137787c80 .scope generate, "genblk1[1]" "genblk1[1]" 3 211, 3 211 0, S_0x13770e840;
 .timescale 0 0;
P_0x1377875c0 .param/l "i" 1 3 211, +C4<01>;
v0x137789860_0 .array/port v0x137789860, 0;
L_0x137b1eff0 .functor BUFZ 1, v0x137789860_0, C4<0>, C4<0>, C4<0>;
v0x137789860_1 .array/port v0x137789860, 1;
L_0x137b1f060 .functor BUFZ 1, v0x137789860_1, C4<0>, C4<0>, C4<0>;
v0x137789860_2 .array/port v0x137789860, 2;
L_0x137b1f0d0 .functor BUFZ 1, v0x137789860_2, C4<0>, C4<0>, C4<0>;
v0x137789860_3 .array/port v0x137789860, 3;
L_0x137b1f180 .functor BUFZ 1, v0x137789860_3, C4<0>, C4<0>, C4<0>;
L_0x137b1f230 .functor BUFZ 8, v0x13778c2f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b1f2d0 .functor BUFZ 8, v0x137793810_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b1f340 .functor BUFZ 8, v0x13779ad90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b1f410 .functor BUFZ 8, v0x1377a2090_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b1f480 .functor BUFZ 1, v0x13778c440_0, C4<0>, C4<0>, C4<0>;
L_0x137b1f540 .functor BUFZ 1, v0x137793930_0, C4<0>, C4<0>, C4<0>;
L_0x137b1f5d0 .functor BUFZ 1, v0x13779aeb0_0, C4<0>, C4<0>, C4<0>;
L_0x137b1f6a0 .functor BUFZ 1, v0x1377a21e0_0, C4<0>, C4<0>, C4<0>;
L_0x137b1f710 .functor BUFZ 1, v0x13778c860_0, C4<0>, C4<0>, C4<0>;
L_0x137b1f7f0 .functor BUFZ 1, v0x137793d40_0, C4<0>, C4<0>, C4<0>;
L_0x137b1f860 .functor BUFZ 1, v0x13779b2c0_0, C4<0>, C4<0>, C4<0>;
L_0x137b1f780 .functor BUFZ 1, v0x1377a2600_0, C4<0>, C4<0>, C4<0>;
v0x1377b02c0_0 .array/port v0x1377b02c0, 0;
L_0x137b1f950 .functor BUFZ 16, v0x1377b02c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b02c0_1 .array/port v0x1377b02c0, 1;
L_0x137b1fa90 .functor BUFZ 16, v0x1377b02c0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b02c0_2 .array/port v0x1377b02c0, 2;
L_0x137b1f8d0 .functor BUFZ 16, v0x1377b02c0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b02c0_3 .array/port v0x1377b02c0, 3;
L_0x137b1fc20 .functor BUFZ 16, v0x1377b02c0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b0370_0 .array/port v0x1377b0370, 0;
L_0x137b1fa00 .functor BUFZ 1, v0x1377b0370_0, C4<0>, C4<0>, C4<0>;
v0x1377b0370_1 .array/port v0x1377b0370, 1;
L_0x137b1fdc0 .functor BUFZ 1, v0x1377b0370_1, C4<0>, C4<0>, C4<0>;
v0x1377b0370_2 .array/port v0x1377b0370, 2;
L_0x137b1fb80 .functor BUFZ 1, v0x1377b0370_2, C4<0>, C4<0>, C4<0>;
v0x1377b0370_3 .array/port v0x1377b0370, 3;
L_0x137b1ff70 .functor BUFZ 1, v0x1377b0370_3, C4<0>, C4<0>, C4<0>;
v0x1377b0720_0 .array/port v0x1377b0720, 0;
L_0x137b1fd10 .functor BUFZ 1, v0x1377b0720_0, C4<0>, C4<0>, C4<0>;
v0x1377b0720_1 .array/port v0x1377b0720, 1;
L_0x137b200f0 .functor BUFZ 1, v0x1377b0720_1, C4<0>, C4<0>, C4<0>;
v0x1377b0720_2 .array/port v0x1377b0720, 2;
L_0x137b1feb0 .functor BUFZ 1, v0x1377b0720_2, C4<0>, C4<0>, C4<0>;
v0x1377b0720_3 .array/port v0x1377b0720, 3;
L_0x137b20280 .functor BUFZ 1, v0x1377b0720_3, C4<0>, C4<0>, C4<0>;
L_0x137b20020 .functor BUFZ 8, v0x13778cb30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b20420 .functor BUFZ 8, v0x137794050_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b201a0 .functor BUFZ 8, v0x13779b5c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b20210 .functor BUFZ 8, v0x1377a28f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b20330 .functor BUFZ 16, v0x13778cc60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b203a0 .functor BUFZ 16, v0x137794170_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b205a0 .functor BUFZ 16, v0x13779b6e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b20490 .functor BUFZ 16, v0x1377a2a10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b20520 .functor BUFZ 1, v0x13778ce50_0, C4<0>, C4<0>, C4<0>;
L_0x137b20630 .functor BUFZ 1, v0x137794350_0, C4<0>, C4<0>, C4<0>;
L_0x137b206c0 .functor BUFZ 1, v0x13779b8c0_0, C4<0>, C4<0>, C4<0>;
L_0x137b208b0 .functor BUFZ 1, v0x1377a2be0_0, C4<0>, C4<0>, C4<0>;
v0x1377b0980_0 .array/port v0x1377b0980, 0;
L_0x137b20940 .functor BUFZ 1, v0x1377b0980_0, C4<0>, C4<0>, C4<0>;
v0x1377b0980_1 .array/port v0x1377b0980, 1;
L_0x137b20770 .functor BUFZ 1, v0x1377b0980_1, C4<0>, C4<0>, C4<0>;
v0x1377b0980_2 .array/port v0x1377b0980, 2;
L_0x137b20820 .functor BUFZ 1, v0x1377b0980_2, C4<0>, C4<0>, C4<0>;
v0x1377b0980_3 .array/port v0x1377b0980, 3;
L_0x137b209f0 .functor BUFZ 1, v0x1377b0980_3, C4<0>, C4<0>, C4<0>;
v0x1377b0140 .array "read_req_addr_unit", 0 3, 7 0;
v0x1377b01f0 .array "read_req_addr_val_unit", 0 3, 0 0;
v0x137789860 .array "read_req_rdy_unit", 0 3, 0 0;
v0x1377b02c0 .array "read_resp_data_unit", 0 3, 15 0;
v0x1377b0370 .array "read_resp_data_val_unit", 0 3, 0 0;
v0x1377b0440 .array "read_resp_rdy_unit", 0 3, 0 0;
v0x1377b0520 .array "write_req_addr_unit", 0 3, 7 0;
v0x1377b0620 .array "write_req_data_unit", 0 3, 15 0;
v0x1377b0720 .array "write_req_rdy_unit", 0 3, 0 0;
v0x1377b0890 .array "write_req_val_unit", 0 3, 0 0;
v0x1377b0980 .array "write_resp_val_unit", 0 3, 0 0;
S_0x137787ec0 .scope generate, "genblk1[0]" "genblk1[0]" 3 229, 3 229 0, S_0x137787c80;
 .timescale 0 0;
P_0x137788090 .param/l "k" 1 3 229, +C4<00>;
S_0x137788130 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x137787ec0;
 .timescale 0 0;
P_0x1377882f0 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000000100>;
S_0x137788410 .scope generate, "genblk1[1]" "genblk1[1]" 3 229, 3 229 0, S_0x137787c80;
 .timescale 0 0;
P_0x137788370 .param/l "k" 1 3 229, +C4<01>;
S_0x137788600 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x137788410;
 .timescale 0 0;
P_0x1377887c0 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000000101>;
S_0x1377888e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 229, 3 229 0, S_0x137787c80;
 .timescale 0 0;
P_0x137788840 .param/l "k" 1 3 229, +C4<010>;
S_0x137788ae0 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x1377888e0;
 .timescale 0 0;
P_0x137788ca0 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000000110>;
S_0x137788dc0 .scope generate, "genblk1[3]" "genblk1[3]" 3 229, 3 229 0, S_0x137787c80;
 .timescale 0 0;
P_0x137788f90 .param/l "k" 1 3 229, +C4<011>;
S_0x137789030 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x137788dc0;
 .timescale 0 0;
P_0x1377891a0 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000000111>;
S_0x1377892a0 .scope module, "inst_cu" "cu" 3 255, 5 15 0, S_0x137787c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /OUTPUT 1 "cu_complete";
    .port_info 4 /INPUT 3 "active_threads";
    .port_info 5 /OUTPUT 4 "compute_state";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
    .port_info 12 /INPUT 4 "read_req_rdy";
    .port_info 13 /OUTPUT 32 "read_req_addr";
    .port_info 14 /OUTPUT 4 "read_req_addr_val";
    .port_info 15 /OUTPUT 4 "read_resp_rdy";
    .port_info 16 /INPUT 64 "read_resp_data";
    .port_info 17 /INPUT 4 "read_resp_data_val";
    .port_info 18 /INPUT 4 "write_req_rdy";
    .port_info 19 /OUTPUT 32 "write_req_addr";
    .port_info 20 /OUTPUT 64 "write_req_data";
    .port_info 21 /OUTPUT 4 "write_req_val";
    .port_info 22 /INPUT 4 "write_resp_val";
P_0x1377894a0 .param/l "CU_IDX" 0 5 21, +C4<00000000000000000000000000000001>;
P_0x1377894e0 .param/l "DATA_ADDR_WIDTH" 0 5 18, +C4<00000000000000000000000000001000>;
P_0x137789520 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000000010000>;
P_0x137789560 .param/l "INST_MSG_WIDTH" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x1377895a0 .param/l "NUM_THREADS" 0 5 16, +C4<00000000000000000000000000000100>;
P_0x1377895e0 .param/l "PC_ADDR_WIDTH" 0 5 19, +C4<00000000000000000000000000001000>;
L_0x137b1d350 .functor BUFZ 4, v0x1377ab8b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x13779da10 .functor OR 1, v0x1377a8560_0, v0x1377a88a0_0, C4<0>, C4<0>;
L_0x13779daa0 .functor OR 1, L_0x13779da10, v0x1377a7ee0_0, C4<0>, C4<0>;
L_0x137b1d680 .functor OR 1, L_0x13779daa0, v0x1377a8080_0, C4<0>, C4<0>;
L_0x137b1d730 .functor OR 1, v0x1377a8560_0, v0x1377a7ee0_0, C4<0>, C4<0>;
L_0x1377a7e60 .functor OR 1, L_0x137b1d730, v0x1377a8220_0, C4<0>, C4<0>;
L_0x137b1de70 .functor BUFZ 2, v0x13778bff0_0, C4<00>, C4<00>, C4<00>;
L_0x137b1df20 .functor BUFZ 2, v0x1377934f0_0, C4<00>, C4<00>, C4<00>;
L_0x137b1df90 .functor BUFZ 2, v0x13779aa30_0, C4<00>, C4<00>, C4<00>;
L_0x137b1e050 .functor BUFZ 2, v0x1377a1db0_0, C4<00>, C4<00>, C4<00>;
v0x1377acf60_0 .net *"_ivl_3", 0 0, L_0x13779da10;  1 drivers
v0x1377ad010_0 .net *"_ivl_5", 0 0, L_0x13779daa0;  1 drivers
v0x1377ab190_0 .net *"_ivl_9", 0 0, L_0x137b1d730;  1 drivers
v0x137b0ad00_1 .array/port v0x137b0ad00, 1;
RS_0x1380559a0 .resolv tri, v0x137b0ad00_1, L_0x137b34400;
v0x1377ad0b0_0 .net8 "active_threads", 2 0, RS_0x1380559a0;  2 drivers
v0x1377ad140_0 .net "alu_func", 3 0, L_0x137b1e6c0;  1 drivers
v0x1377ad220 .array "alu_out_data", 0 3;
v0x1377ad220_0 .net v0x1377ad220 0, 15 0, L_0x137b18040; 1 drivers
v0x1377ad220_1 .net v0x1377ad220 1, 15 0, L_0x137b197d0; 1 drivers
v0x1377ad220_2 .net v0x1377ad220 2, 15 0, L_0x137b1af80; 1 drivers
v0x1377ad220_3 .net v0x1377ad220 3, 15 0, L_0x137b1c830; 1 drivers
v0x1377ad2c0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377ad350 .array "cmp_eq", 0 3;
v0x1377ad350_0 .net v0x1377ad350 0, 0 0, L_0x137b182f0; 1 drivers
v0x1377ad350_1 .net v0x1377ad350 1, 0 0, L_0x137b19a80; 1 drivers
v0x1377ad350_2 .net v0x1377ad350 2, 0 0, L_0x137b1b230; 1 drivers
v0x1377ad350_3 .net v0x1377ad350 3, 0 0, L_0x137b1cae0; 1 drivers
v0x1377ad500 .array "cmp_lt", 0 3;
v0x1377ad500_0 .net v0x1377ad500 0, 0 0, L_0x137b18360; 1 drivers
v0x1377ad500_1 .net v0x1377ad500 1, 0 0, L_0x137b19af0; 1 drivers
v0x1377ad500_2 .net v0x1377ad500 2, 0 0, L_0x137b1b2a0; 1 drivers
v0x1377ad500_3 .net v0x1377ad500 3, 0 0, L_0x137b1cb50; 1 drivers
v0x1377ad6d0_0 .net "compute_state", 3 0, L_0x137b1d350;  alias, 1 drivers
v0x1377ad760_0 .net "cu_complete", 0 0, v0x1377ab6a0_0;  1 drivers
v0x1377ad7f0_0 .net "cu_enable", 0 0, L_0x137b1ef50;  1 drivers
v0x1377ad880_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  1 drivers
v0x1377ad910 .array "curr_pc", 0 3;
v0x1377ad910_0 .net v0x1377ad910 0, 7 0, L_0x137b1d930; 1 drivers
o0x138050240 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1377ad910_1 .net v0x1377ad910 1, 7 0, o0x138050240; 0 drivers
o0x138051cb0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1377ad910_2 .net v0x1377ad910 2, 7 0, o0x138051cb0; 0 drivers
o0x138053720 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1377ad910_3 .net v0x1377ad910 3, 7 0, o0x138053720; 0 drivers
v0x1377ad9a0_0 .net "fetch_instr", 15 0, v0x1377a9ff0_0;  1 drivers
v0x1377ada70_0 .net "fetch_req_addr", 7 0, v0x1377aa170_0;  alias, 1 drivers
v0x137b0b380_1 .array/port v0x137b0b380, 1;
RS_0x138054cb0 .resolv tri, v0x137b0b380_1, L_0x137b356e0;
v0x1377adb00_0 .net8 "fetch_req_rdy", 0 0, RS_0x138054cb0;  2 drivers
v0x1377adcb0_0 .net "fetch_req_val", 0 0, v0x1377aa3d0_0;  alias, 1 drivers
v0x137b0b6e0_1 .array/port v0x137b0b6e0, 1;
RS_0x138054d40 .resolv tri, v0x137b0b6e0_1, L_0x137b367c0;
v0x1377add40_0 .net8 "fetch_resp_inst", 15 0, RS_0x138054d40;  2 drivers
v0x1377addd0_0 .net "fetch_resp_rdy", 0 0, v0x1377aa5b0_0;  alias, 1 drivers
v0x137b0b940_1 .array/port v0x137b0b940, 1;
RS_0x138054dd0 .resolv tri, v0x137b0b940_1, L_0x137b36550;
v0x1377ade60_0 .net8 "fetch_resp_val", 0 0, RS_0x138054dd0;  2 drivers
v0x1377adef0_0 .net "fetch_state", 1 0, L_0x137b1e300;  1 drivers
v0x1377adfc0_0 .net "imm", 7 0, L_0x137b1e600;  1 drivers
v0x1377ae050_0 .net "is_alu", 0 0, v0x1377a7ee0_0;  1 drivers
v0x1377ae0e0_0 .net "is_branch", 0 0, v0x1377a8080_0;  1 drivers
v0x1377ae1b0_0 .net "is_const", 0 0, v0x1377a8220_0;  1 drivers
v0x1377ae240_0 .net "is_jr", 0 0, L_0x137b1ecb0;  1 drivers
v0x1377ae310_0 .net "is_load", 0 0, v0x1377a8560_0;  1 drivers
v0x1377ae3a0_0 .net "is_nop", 0 0, L_0x137b1ec40;  1 drivers
v0x1377ae470_0 .net "is_store", 0 0, v0x1377a88a0_0;  1 drivers
v0x1377ae500 .array "lsu_load_data", 0 3;
v0x1377ae500_0 .net v0x1377ae500 0, 15 0, L_0x137b18570; 1 drivers
v0x1377ae500_1 .net v0x1377ae500 1, 15 0, L_0x137b19d00; 1 drivers
v0x1377ae500_2 .net v0x1377ae500 2, 15 0, L_0x137b1b600; 1 drivers
v0x1377ae500_3 .net v0x1377ae500 3, 15 0, L_0x137b1cd60; 1 drivers
v0x1377ae690 .array "lsu_state", 0 3;
v0x1377ae690_0 .net v0x1377ae690 0, 1 0, v0x13778bff0_0; 1 drivers
v0x1377ae690_1 .net v0x1377ae690 1, 1 0, v0x1377934f0_0; 1 drivers
v0x1377ae690_2 .net v0x1377ae690 2, 1 0, v0x13779aa30_0; 1 drivers
v0x1377ae690_3 .net v0x1377ae690 3, 1 0, v0x1377a1db0_0; 1 drivers
v0x1377ae720_0 .net "mem_ren", 0 0, L_0x137b1dd80;  1 drivers
v0x1377adb90_0 .net "mem_wen", 0 0, L_0x137b1dcd0;  1 drivers
v0x1377ae9b0 .array "next_pc", 0 3;
v0x1377ae9b0_0 .net v0x1377ae9b0 0, 7 0, L_0x137b18ab0; 1 drivers
v0x1377ae9b0_1 .net v0x1377ae9b0 1, 7 0, L_0x137b1a240; 1 drivers
v0x1377ae9b0_2 .net v0x1377ae9b0 2, 7 0, L_0x137b1bad0; 1 drivers
v0x1377ae9b0_3 .net v0x1377ae9b0 3, 7 0, L_0x137b1d2a0; 1 drivers
v0x1377aea80_0 .net "opcode", 3 0, L_0x137b1ed90;  1 drivers
v0x1377aeb10_0 .net "rd", 3 0, L_0x137b1e3c0;  1 drivers
v0x1377aeba0 .array "read_req_addr", 0 3;
v0x1377aeba0_0 .net v0x1377aeba0 0, 7 0, v0x13778c2f0_0; 1 drivers
v0x1377aeba0_1 .net v0x1377aeba0 1, 7 0, v0x137793810_0; 1 drivers
v0x1377aeba0_2 .net v0x1377aeba0 2, 7 0, v0x13779ad90_0; 1 drivers
v0x1377aeba0_3 .net v0x1377aeba0 3, 7 0, v0x1377a2090_0; 1 drivers
v0x1377aecd0 .array "read_req_addr_val", 0 3;
v0x1377aecd0_0 .net v0x1377aecd0 0, 0 0, v0x13778c440_0; 1 drivers
v0x1377aecd0_1 .net v0x1377aecd0 1, 0 0, v0x137793930_0; 1 drivers
v0x1377aecd0_2 .net v0x1377aecd0 2, 0 0, v0x13779aeb0_0; 1 drivers
v0x1377aecd0_3 .net v0x1377aecd0 3, 0 0, v0x1377a21e0_0; 1 drivers
v0x1377aee00 .array "read_req_rdy", 0 3;
v0x1377aee00_0 .net v0x1377aee00 0, 0 0, L_0x137b1eff0; 1 drivers
v0x1377aee00_1 .net v0x1377aee00 1, 0 0, L_0x137b1f060; 1 drivers
v0x1377aee00_2 .net v0x1377aee00 2, 0 0, L_0x137b1f0d0; 1 drivers
v0x1377aee00_3 .net v0x1377aee00 3, 0 0, L_0x137b1f180; 1 drivers
v0x1377aef30 .array "read_resp_data", 0 3;
v0x1377aef30_0 .net v0x1377aef30 0, 15 0, L_0x137b1f950; 1 drivers
v0x1377aef30_1 .net v0x1377aef30 1, 15 0, L_0x137b1fa90; 1 drivers
v0x1377aef30_2 .net v0x1377aef30 2, 15 0, L_0x137b1f8d0; 1 drivers
v0x1377aef30_3 .net v0x1377aef30 3, 15 0, L_0x137b1fc20; 1 drivers
v0x1377af060 .array "read_resp_data_val", 0 3;
v0x1377af060_0 .net v0x1377af060 0, 0 0, L_0x137b1fa00; 1 drivers
v0x1377af060_1 .net v0x1377af060 1, 0 0, L_0x137b1fdc0; 1 drivers
v0x1377af060_2 .net v0x1377af060 2, 0 0, L_0x137b1fb80; 1 drivers
v0x1377af060_3 .net v0x1377af060 3, 0 0, L_0x137b1ff70; 1 drivers
v0x1377af190 .array "read_resp_rdy", 0 3;
v0x1377af190_0 .net v0x1377af190 0, 0 0, v0x13778c860_0; 1 drivers
v0x1377af190_1 .net v0x1377af190 1, 0 0, v0x137793d40_0; 1 drivers
v0x1377af190_2 .net v0x1377af190 2, 0 0, v0x13779b2c0_0; 1 drivers
v0x1377af190_3 .net v0x1377af190 3, 0 0, v0x1377a2600_0; 1 drivers
v0x1377af2c0_0 .net "reset", 0 0, L_0x137b1eeb0;  1 drivers
v0x1377af350_0 .net "rf_read_en", 0 0, L_0x137b1d680;  1 drivers
v0x1377af460_0 .net "rf_ren", 0 0, L_0x137b1dbf0;  1 drivers
v0x1377af510_0 .net "rf_wen", 0 0, L_0x137b1db40;  1 drivers
v0x1377af5a0_0 .net "rf_write_en", 0 0, L_0x1377a7e60;  1 drivers
v0x1377af6b0_0 .net "rimm", 3 0, L_0x137b1e570;  1 drivers
v0x1377af740 .array "rimm_data", 0 3;
v0x1377af740_0 .net v0x1377af740 0, 15 0, L_0x137b175d0; 1 drivers
v0x1377af740_1 .net v0x1377af740 1, 15 0, L_0x137b18d40; 1 drivers
v0x1377af740_2 .net v0x1377af740 2, 15 0, L_0x137b1a4f0; 1 drivers
v0x1377af740_3 .net v0x1377af740 3, 15 0, L_0x137b1bda0; 1 drivers
v0x1377af890_0 .net "rs1", 3 0, L_0x137b1e430;  1 drivers
v0x1377af920 .array "rs1_data", 0 3;
v0x1377af920_0 .net v0x1377af920 0, 15 0, L_0x137b17220; 1 drivers
v0x1377af920_1 .net v0x1377af920 1, 15 0, L_0x137b18b40; 1 drivers
v0x1377af920_2 .net v0x1377af920 2, 15 0, L_0x137b1a2f0; 1 drivers
v0x1377af920_3 .net v0x1377af920 3, 15 0, L_0x137b1bba0; 1 drivers
v0x1377af9b0_0 .net "rs2", 3 0, L_0x137b1e4c0;  1 drivers
v0x1377afa40 .array "rs2_data", 0 3;
v0x1377afa40_0 .net v0x1377afa40 0, 15 0, L_0x137b174e0; 1 drivers
v0x1377afa40_1 .net v0x1377afa40 1, 15 0, L_0x137b18c50; 1 drivers
v0x1377afa40_2 .net v0x1377afa40 2, 15 0, L_0x137b1a400; 1 drivers
v0x1377afa40_3 .net v0x1377afa40 3, 15 0, L_0x137b1bcb0; 1 drivers
v0x1377afad0 .array "write_req_addr", 0 3;
v0x1377afad0_0 .net v0x1377afad0 0, 7 0, v0x13778cb30_0; 1 drivers
v0x1377afad0_1 .net v0x1377afad0 1, 7 0, v0x137794050_0; 1 drivers
v0x1377afad0_2 .net v0x1377afad0 2, 7 0, v0x13779b5c0_0; 1 drivers
v0x1377afad0_3 .net v0x1377afad0 3, 7 0, v0x1377a28f0_0; 1 drivers
v0x1377afbc0 .array "write_req_data", 0 3;
v0x1377afbc0_0 .net v0x1377afbc0 0, 15 0, v0x13778cc60_0; 1 drivers
v0x1377afbc0_1 .net v0x1377afbc0 1, 15 0, v0x137794170_0; 1 drivers
v0x1377afbc0_2 .net v0x1377afbc0 2, 15 0, v0x13779b6e0_0; 1 drivers
v0x1377afbc0_3 .net v0x1377afbc0 3, 15 0, v0x1377a2a10_0; 1 drivers
v0x1377afcf0 .array "write_req_rdy", 0 3;
v0x1377afcf0_0 .net v0x1377afcf0 0, 0 0, L_0x137b1fd10; 1 drivers
v0x1377afcf0_1 .net v0x1377afcf0 1, 0 0, L_0x137b200f0; 1 drivers
v0x1377afcf0_2 .net v0x1377afcf0 2, 0 0, L_0x137b1feb0; 1 drivers
v0x1377afcf0_3 .net v0x1377afcf0 3, 0 0, L_0x137b20280; 1 drivers
v0x1377afe20 .array "write_req_val", 0 3;
v0x1377afe20_0 .net v0x1377afe20 0, 0 0, v0x13778ce50_0; 1 drivers
v0x1377afe20_1 .net v0x1377afe20 1, 0 0, v0x137794350_0; 1 drivers
v0x1377afe20_2 .net v0x1377afe20 2, 0 0, v0x13779b8c0_0; 1 drivers
v0x1377afe20_3 .net v0x1377afe20 3, 0 0, v0x1377a2be0_0; 1 drivers
v0x1377aff50 .array "write_resp_val", 0 3;
v0x1377aff50_0 .net v0x1377aff50 0, 0 0, L_0x137b20940; 1 drivers
v0x1377aff50_1 .net v0x1377aff50 1, 0 0, L_0x137b20770; 1 drivers
v0x1377aff50_2 .net v0x1377aff50 2, 0 0, L_0x137b20820; 1 drivers
v0x1377aff50_3 .net v0x1377aff50 3, 0 0, L_0x137b209f0; 1 drivers
S_0x137789b30 .scope generate, "genblk1[0]" "genblk1[0]" 5 203, 5 203 0, S_0x1377892a0;
 .timescale 0 0;
P_0x137789d00 .param/l "i" 1 5 203, +C4<00>;
S_0x137789da0 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x137789b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x137789f10 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x137789f50 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x137789f90 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x137789fd0 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x13778a010 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x13778a050 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x13778a090 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x13778a0d0 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x13778a110 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b18040 .functor BUFZ 16, v0x13778a740_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b182f0 .functor BUFZ 1, v0x13778abc0_0, C4<0>, C4<0>, C4<0>;
L_0x137b18360 .functor BUFZ 1, v0x13778ac50_0, C4<0>, C4<0>, C4<0>;
L_0x137b183f0 .functor BUFZ 1, v0x13778acf0_0, C4<0>, C4<0>, C4<0>;
v0x13778a530_0 .net "a", 15 0, L_0x137b17220;  alias, 1 drivers
L_0x138078640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13778a5e0_0 .net "alu_en", 0 0, L_0x138078640;  1 drivers
v0x13778a680_0 .net "alu_func", 3 0, L_0x137b1e6c0;  alias, 1 drivers
v0x13778a740_0 .var "alu_reg_out", 15 0;
v0x13778a7f0_0 .net "b", 15 0, L_0x137b174e0;  alias, 1 drivers
v0x13778a8e0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x13778a970_0 .net "cmp_eq", 0 0, L_0x137b182f0;  alias, 1 drivers
v0x13778aa10_0 .net "cmp_lt", 0 0, L_0x137b18360;  alias, 1 drivers
v0x13778aab0_0 .net "cmp_lte", 0 0, L_0x137b183f0;  1 drivers
v0x13778abc0_0 .var "cmp_reg_eq", 0 0;
v0x13778ac50_0 .var "cmp_reg_lt", 0 0;
v0x13778acf0_0 .var "cmp_reg_lte", 0 0;
v0x13778ad90_0 .net "out", 15 0, L_0x137b18040;  alias, 1 drivers
v0x13778ae40_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
S_0x13778afc0 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x137789b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x13778b130 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x13778b170 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x13778b1b0 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x13778b1f0 .param/l "DONE" 1 7 71, C4<0111>;
P_0x13778b230 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x13778b270 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x13778b2b0 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x13778b2f0 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x13778b330 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x13778b370 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x13778b3b0 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x13778b3f0 .param/l "REQ" 1 7 67, C4<0011>;
P_0x13778b430 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x13778b470 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b18570 .functor BUFZ 16, v0x13778bdb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13778bbb0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x13778bc40_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x13778bcf0_0 .net "lsu_data_out", 15 0, L_0x137b18570;  alias, 1 drivers
v0x13778bdb0_0 .var "lsu_data_out_reg", 15 0;
L_0x138078688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13778be60_0 .net "lsu_en", 0 0, L_0x138078688;  1 drivers
v0x13778bf40_0 .net "lsu_state", 1 0, v0x13778bff0_0;  alias, 1 drivers
v0x13778bff0_0 .var "lsu_state_reg", 1 0;
v0x13778c0a0_0 .net "mem_ren", 0 0, v0x1377a8560_0;  alias, 1 drivers
v0x13778c140_0 .net "mem_wen", 0 0, v0x1377a88a0_0;  alias, 1 drivers
v0x13778c250_0 .net "read_req_addr", 7 0, v0x13778c2f0_0;  alias, 1 drivers
v0x13778c2f0_0 .var "read_req_addr_reg", 7 0;
v0x13778c3a0_0 .net "read_req_addr_val", 0 0, v0x13778c440_0;  alias, 1 drivers
v0x13778c440_0 .var "read_req_addr_val_reg", 0 0;
v0x13778c4e0_0 .net "read_req_rdy", 0 0, L_0x137b1eff0;  alias, 1 drivers
v0x13778c580_0 .net "read_resp_data", 15 0, L_0x137b1f950;  alias, 1 drivers
v0x13778c630_0 .net "read_resp_data_val", 0 0, L_0x137b1fa00;  alias, 1 drivers
v0x13778c6d0_0 .net "read_resp_rdy", 0 0, v0x13778c860_0;  alias, 1 drivers
v0x13778c860_0 .var "read_resp_rdy_reg", 0 0;
v0x13778c8f0_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
v0x13778c980_0 .net "rs1", 15 0, L_0x137b17220;  alias, 1 drivers
v0x13778ca10_0 .net "rs2", 15 0, L_0x137b174e0;  alias, 1 drivers
v0x13778caa0_0 .net "write_req_addr", 7 0, v0x13778cb30_0;  alias, 1 drivers
v0x13778cb30_0 .var "write_req_addr_reg", 7 0;
v0x13778cbc0_0 .net "write_req_data", 15 0, v0x13778cc60_0;  alias, 1 drivers
v0x13778cc60_0 .var "write_req_data_reg", 15 0;
v0x13778cd10_0 .net "write_req_rdy", 0 0, L_0x137b1fd10;  alias, 1 drivers
v0x13778cdb0_0 .net "write_req_val", 0 0, v0x13778ce50_0;  alias, 1 drivers
v0x13778ce50_0 .var "write_req_val_reg", 0 0;
v0x13778cef0_0 .net "write_resp_val", 0 0, L_0x137b20940;  alias, 1 drivers
S_0x13778d190 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x137789b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x13778d370 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x13778d3b0 .param/l "BGT" 1 8 46, C4<0111>;
P_0x13778d3f0 .param/l "BLT" 1 8 45, C4<0110>;
P_0x13778d430 .param/l "BNE" 1 8 43, C4<0100>;
P_0x13778d470 .param/l "CMP" 1 8 49, C4<1000>;
P_0x13778d4b0 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x13778d4f0 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x13778d530 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b18ab0 .functor BUFZ 8, v0x13778df80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13778d980_0 .net "alu_func", 3 0, L_0x137b1e6c0;  alias, 1 drivers
v0x13778da30_0 .net "alu_out", 15 0, L_0x137b18040;  alias, 1 drivers
v0x13778dac0_0 .net "br_imm", 15 0, L_0x137b175d0;  alias, 1 drivers
v0x13778db50_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x13778dbe0_0 .net "cmp_eq", 0 0, L_0x137b182f0;  alias, 1 drivers
v0x13778dc70_0 .net "cmp_lt", 0 0, L_0x137b18360;  alias, 1 drivers
v0x13778dd20_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x13778ddd0_0 .net "curr_pc", 7 0, L_0x137b1d930;  alias, 1 drivers
v0x13778de60_0 .net "next_pc", 7 0, L_0x137b18ab0;  alias, 1 drivers
v0x13778df80_0 .var "next_pc_reg", 7 0;
v0x13778e030_0 .net "opcode", 3 0, L_0x137b1ed90;  alias, 1 drivers
L_0x1380786d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13778e0e0_0 .net "pc_en", 0 0, L_0x1380786d0;  1 drivers
v0x13778e180_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
S_0x13778e330 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x137789b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x13778e4f0 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000001>;
P_0x13778e530 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x13778e570 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x13778e5b0 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x13778e5f0 .param/l "DONE" 1 9 79, C4<0111>;
P_0x13778e630 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x13778e670 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x13778e6b0 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x13778e6f0 .param/l "REQ" 1 9 75, C4<0011>;
P_0x13778e730 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000000>;
P_0x13778e770 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x13778e7b0 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b17220 .functor BUFZ 16, v0x137790c20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b174e0 .functor BUFZ 16, v0x137790db0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b175d0 .functor BUFZ 16, v0x137790ab0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_0 .array/port v0x137790370, 0;
L_0x137b17640 .functor BUFZ 16, v0x137790370_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_1 .array/port v0x137790370, 1;
L_0x137b176b0 .functor BUFZ 16, v0x137790370_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_2 .array/port v0x137790370, 2;
L_0x137b17790 .functor BUFZ 16, v0x137790370_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_3 .array/port v0x137790370, 3;
L_0x137b17820 .functor BUFZ 16, v0x137790370_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_4 .array/port v0x137790370, 4;
L_0x137b17910 .functor BUFZ 16, v0x137790370_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_5 .array/port v0x137790370, 5;
L_0x137b179a0 .functor BUFZ 16, v0x137790370_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_6 .array/port v0x137790370, 6;
L_0x137b17aa0 .functor BUFZ 16, v0x137790370_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_7 .array/port v0x137790370, 7;
L_0x137b17b30 .functor BUFZ 16, v0x137790370_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_8 .array/port v0x137790370, 8;
L_0x137b17c20 .functor BUFZ 16, v0x137790370_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_9 .array/port v0x137790370, 9;
L_0x137b17cb0 .functor BUFZ 16, v0x137790370_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_10 .array/port v0x137790370, 10;
L_0x137b17db0 .functor BUFZ 16, v0x137790370_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_11 .array/port v0x137790370, 11;
L_0x137b17e40 .functor BUFZ 16, v0x137790370_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_12 .array/port v0x137790370, 12;
L_0x137b17d40 .functor BUFZ 16, v0x137790370_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_13 .array/port v0x137790370, 13;
L_0x137b17f70 .functor BUFZ 16, v0x137790370_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_14 .array/port v0x137790370, 14;
L_0x137b180b0 .functor BUFZ 16, v0x137790370_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137790370_15 .array/port v0x137790370, 15;
L_0x137b18140 .functor BUFZ 16, v0x137790370_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13778ee70_0 .net "alu_out_data", 15 0, L_0x137b18040;  alias, 1 drivers
v0x13778ef40_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x1380785f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13778efd0_0 .net "cu_id", 15 0, L_0x1380785f8;  1 drivers
v0x13778f060_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x13778f130_0 .net "decoded_imm", 7 0, L_0x137b1e600;  alias, 1 drivers
v0x13778f200_0 .net "decoded_rd", 3 0, L_0x137b1e3c0;  alias, 1 drivers
v0x13778f2b0_0 .net "decoded_rimm", 3 0, L_0x137b1e570;  alias, 1 drivers
v0x13778f360_0 .net "decoded_rs1", 3 0, L_0x137b1e430;  alias, 1 drivers
v0x13778f410_0 .net "decoded_rs2", 3 0, L_0x137b1e4c0;  alias, 1 drivers
v0x13778f520_0 .net "is_alu", 0 0, v0x1377a7ee0_0;  alias, 1 drivers
v0x13778f5c0_0 .net "is_const", 0 0, v0x1377a8220_0;  alias, 1 drivers
v0x13778f660_0 .net "is_read", 0 0, v0x1377a8560_0;  alias, 1 drivers
v0x13778f710_0 .net "lsu_load_data", 15 0, L_0x137b18570;  alias, 1 drivers
v0x13778f7a0_0 .net "reg0", 15 0, L_0x137b17640;  1 drivers
v0x13778f830_0 .net "reg1", 15 0, L_0x137b176b0;  1 drivers
v0x13778f8d0_0 .net "reg10", 15 0, L_0x137b17db0;  1 drivers
v0x13778f980_0 .net "reg11", 15 0, L_0x137b17e40;  1 drivers
v0x13778fb30_0 .net "reg12", 15 0, L_0x137b17d40;  1 drivers
v0x13778fbe0_0 .net "reg13", 15 0, L_0x137b17f70;  1 drivers
v0x13778fc90_0 .net "reg14", 15 0, L_0x137b180b0;  1 drivers
v0x13778fd40_0 .net "reg15", 15 0, L_0x137b18140;  1 drivers
v0x13778fdf0_0 .net "reg2", 15 0, L_0x137b17790;  1 drivers
v0x13778fea0_0 .net "reg3", 15 0, L_0x137b17820;  1 drivers
v0x13778ff50_0 .net "reg4", 15 0, L_0x137b17910;  1 drivers
v0x137790000_0 .net "reg5", 15 0, L_0x137b179a0;  1 drivers
v0x1377900b0_0 .net "reg6", 15 0, L_0x137b17aa0;  1 drivers
v0x137790160_0 .net "reg7", 15 0, L_0x137b17b30;  1 drivers
v0x137790210_0 .net "reg8", 15 0, L_0x137b17c20;  1 drivers
v0x1377902c0_0 .net "reg9", 15 0, L_0x137b17cb0;  1 drivers
v0x137790370 .array "registers", 0 15, 15 0;
v0x137790510_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
o0x13804f0a0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1377905a0_0 .net "rf_addr", 3 0, o0x13804f0a0;  0 drivers
o0x13804f0d0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x137790650_0 .net "rf_data", 15 0, o0x13804f0d0;  0 drivers
L_0x1380785b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13778fa30_0 .net "rf_enable", 0 0, L_0x1380785b0;  1 drivers
v0x1377908e0_0 .net "rf_ren", 0 0, L_0x137b1d680;  alias, 1 drivers
v0x137790970_0 .net "rf_wen", 0 0, L_0x1377a7e60;  alias, 1 drivers
v0x137790a00_0 .net "rimm_data", 15 0, L_0x137b175d0;  alias, 1 drivers
v0x137790ab0_0 .var "rimm_data_reg", 15 0;
v0x137790b40_0 .net "rs1_data", 15 0, L_0x137b17220;  alias, 1 drivers
v0x137790c20_0 .var "rs1_data_reg", 15 0;
v0x137790cd0_0 .net "rs2_data", 15 0, L_0x137b174e0;  alias, 1 drivers
v0x137790db0_0 .var "rs2_data_reg", 15 0;
S_0x137791050 .scope generate, "genblk1[1]" "genblk1[1]" 5 203, 5 203 0, S_0x1377892a0;
 .timescale 0 0;
P_0x13778ebb0 .param/l "i" 1 5 203, +C4<01>;
S_0x137791210 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x137791050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x1377913d0 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x137791410 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x137791450 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x137791490 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x1377914d0 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x137791510 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x137791550 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x137791590 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x1377915d0 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b197d0 .functor BUFZ 16, v0x137791c40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b19a80 .functor BUFZ 1, v0x1377920a0_0, C4<0>, C4<0>, C4<0>;
L_0x137b19af0 .functor BUFZ 1, v0x137792130_0, C4<0>, C4<0>, C4<0>;
L_0x137b19b80 .functor BUFZ 1, v0x1377921d0_0, C4<0>, C4<0>, C4<0>;
v0x137791a00_0 .net "a", 15 0, L_0x137b18b40;  alias, 1 drivers
L_0x1380787a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137791ab0_0 .net "alu_en", 0 0, L_0x1380787a8;  1 drivers
v0x137791b50_0 .net "alu_func", 3 0, L_0x137b1e6c0;  alias, 1 drivers
v0x137791c40_0 .var "alu_reg_out", 15 0;
v0x137791cf0_0 .net "b", 15 0, L_0x137b18c50;  alias, 1 drivers
v0x137791dc0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137791e50_0 .net "cmp_eq", 0 0, L_0x137b19a80;  alias, 1 drivers
v0x137791ef0_0 .net "cmp_lt", 0 0, L_0x137b19af0;  alias, 1 drivers
v0x137791f90_0 .net "cmp_lte", 0 0, L_0x137b19b80;  1 drivers
v0x1377920a0_0 .var "cmp_reg_eq", 0 0;
v0x137792130_0 .var "cmp_reg_lt", 0 0;
v0x1377921d0_0 .var "cmp_reg_lte", 0 0;
v0x137792270_0 .net "out", 15 0, L_0x137b197d0;  alias, 1 drivers
v0x137792320_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
S_0x1377924d0 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x137791050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x137792640 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x137792680 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x1377926c0 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x137792700 .param/l "DONE" 1 7 71, C4<0111>;
P_0x137792740 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x137792780 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x1377927c0 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x137792800 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x137792840 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x137792880 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x1377928c0 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x137792900 .param/l "REQ" 1 7 67, C4<0011>;
P_0x137792940 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x137792980 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b19d00 .functor BUFZ 16, v0x1377932b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377930c0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137793150_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x1377931f0_0 .net "lsu_data_out", 15 0, L_0x137b19d00;  alias, 1 drivers
v0x1377932b0_0 .var "lsu_data_out_reg", 15 0;
L_0x1380787f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137793360_0 .net "lsu_en", 0 0, L_0x1380787f0;  1 drivers
v0x137793440_0 .net "lsu_state", 1 0, v0x1377934f0_0;  alias, 1 drivers
v0x1377934f0_0 .var "lsu_state_reg", 1 0;
v0x1377935a0_0 .net "mem_ren", 0 0, v0x1377a8560_0;  alias, 1 drivers
v0x137793670_0 .net "mem_wen", 0 0, v0x1377a88a0_0;  alias, 1 drivers
v0x137793780_0 .net "read_req_addr", 7 0, v0x137793810_0;  alias, 1 drivers
v0x137793810_0 .var "read_req_addr_reg", 7 0;
v0x1377938a0_0 .net "read_req_addr_val", 0 0, v0x137793930_0;  alias, 1 drivers
v0x137793930_0 .var "read_req_addr_val_reg", 0 0;
v0x1377939c0_0 .net "read_req_rdy", 0 0, L_0x137b1f060;  alias, 1 drivers
v0x137793a50_0 .net "read_resp_data", 15 0, L_0x137b1fa90;  alias, 1 drivers
v0x137793b00_0 .net "read_resp_data_val", 0 0, L_0x137b1fdc0;  alias, 1 drivers
v0x137793ba0_0 .net "read_resp_rdy", 0 0, v0x137793d40_0;  alias, 1 drivers
v0x137793d40_0 .var "read_resp_rdy_reg", 0 0;
v0x137793de0_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
v0x137793e70_0 .net "rs1", 15 0, L_0x137b18b40;  alias, 1 drivers
v0x137793f30_0 .net "rs2", 15 0, L_0x137b18c50;  alias, 1 drivers
v0x137793fc0_0 .net "write_req_addr", 7 0, v0x137794050_0;  alias, 1 drivers
v0x137794050_0 .var "write_req_addr_reg", 7 0;
v0x1377940e0_0 .net "write_req_data", 15 0, v0x137794170_0;  alias, 1 drivers
v0x137794170_0 .var "write_req_data_reg", 15 0;
v0x137794210_0 .net "write_req_rdy", 0 0, L_0x137b200f0;  alias, 1 drivers
v0x1377942b0_0 .net "write_req_val", 0 0, v0x137794350_0;  alias, 1 drivers
v0x137794350_0 .var "write_req_val_reg", 0 0;
v0x1377943f0_0 .net "write_resp_val", 0 0, L_0x137b20770;  alias, 1 drivers
S_0x137794690 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x137791050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x137794870 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x1377948b0 .param/l "BGT" 1 8 46, C4<0111>;
P_0x1377948f0 .param/l "BLT" 1 8 45, C4<0110>;
P_0x137794930 .param/l "BNE" 1 8 43, C4<0100>;
P_0x137794970 .param/l "CMP" 1 8 49, C4<1000>;
P_0x1377949b0 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x1377949f0 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x137794a30 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b1a240 .functor BUFZ 8, v0x1377954c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x137794e80_0 .net "alu_func", 3 0, L_0x137b1e6c0;  alias, 1 drivers
v0x137794f10_0 .net "alu_out", 15 0, L_0x137b197d0;  alias, 1 drivers
v0x137794fa0_0 .net "br_imm", 15 0, L_0x137b18d40;  alias, 1 drivers
v0x137795030_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377950c0_0 .net "cmp_eq", 0 0, L_0x137b19a80;  alias, 1 drivers
v0x137795150_0 .net "cmp_lt", 0 0, L_0x137b19af0;  alias, 1 drivers
v0x137795200_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x137795310_0 .net "curr_pc", 7 0, o0x138050240;  alias, 0 drivers
v0x1377953b0_0 .net "next_pc", 7 0, L_0x137b1a240;  alias, 1 drivers
v0x1377954c0_0 .var "next_pc_reg", 7 0;
v0x137795550_0 .net "opcode", 3 0, L_0x137b1ed90;  alias, 1 drivers
L_0x138078838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137795610_0 .net "pc_en", 0 0, L_0x138078838;  1 drivers
v0x1377956a0_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
S_0x137795810 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x137791050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x1377959d0 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000001>;
P_0x137795a10 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x137795a50 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x137795a90 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x137795ad0 .param/l "DONE" 1 9 79, C4<0111>;
P_0x137795b10 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x137795b50 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x137795b90 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x137795bd0 .param/l "REQ" 1 9 75, C4<0011>;
P_0x137795c10 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000001>;
P_0x137795c50 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x137795c90 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b18b40 .functor BUFZ 16, v0x1377980f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b18c50 .functor BUFZ 16, v0x137798280_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b18d40 .functor BUFZ 16, v0x137797f80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_0 .array/port v0x137797840, 0;
L_0x137b18db0 .functor BUFZ 16, v0x137797840_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_1 .array/port v0x137797840, 1;
L_0x137b18e40 .functor BUFZ 16, v0x137797840_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_2 .array/port v0x137797840, 2;
L_0x137b18f20 .functor BUFZ 16, v0x137797840_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_3 .array/port v0x137797840, 3;
L_0x137b18fb0 .functor BUFZ 16, v0x137797840_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_4 .array/port v0x137797840, 4;
L_0x137b190a0 .functor BUFZ 16, v0x137797840_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_5 .array/port v0x137797840, 5;
L_0x137b19130 .functor BUFZ 16, v0x137797840_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_6 .array/port v0x137797840, 6;
L_0x137b19230 .functor BUFZ 16, v0x137797840_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_7 .array/port v0x137797840, 7;
L_0x137b192c0 .functor BUFZ 16, v0x137797840_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_8 .array/port v0x137797840, 8;
L_0x137b193b0 .functor BUFZ 16, v0x137797840_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_9 .array/port v0x137797840, 9;
L_0x137b19440 .functor BUFZ 16, v0x137797840_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_10 .array/port v0x137797840, 10;
L_0x137b19540 .functor BUFZ 16, v0x137797840_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_11 .array/port v0x137797840, 11;
L_0x137b195d0 .functor BUFZ 16, v0x137797840_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_12 .array/port v0x137797840, 12;
L_0x137b194d0 .functor BUFZ 16, v0x137797840_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_13 .array/port v0x137797840, 13;
L_0x137b19700 .functor BUFZ 16, v0x137797840_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_14 .array/port v0x137797840, 14;
L_0x137b19840 .functor BUFZ 16, v0x137797840_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137797840_15 .array/port v0x137797840, 15;
L_0x137b198d0 .functor BUFZ 16, v0x137797840_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137796370_0 .net "alu_out_data", 15 0, L_0x137b197d0;  alias, 1 drivers
v0x137796440_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x138078760 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1377964d0_0 .net "cu_id", 15 0, L_0x138078760;  1 drivers
v0x137796560_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x1377965f0_0 .net "decoded_imm", 7 0, L_0x137b1e600;  alias, 1 drivers
v0x1377966d0_0 .net "decoded_rd", 3 0, L_0x137b1e3c0;  alias, 1 drivers
v0x137796780_0 .net "decoded_rimm", 3 0, L_0x137b1e570;  alias, 1 drivers
v0x137796830_0 .net "decoded_rs1", 3 0, L_0x137b1e430;  alias, 1 drivers
v0x1377968e0_0 .net "decoded_rs2", 3 0, L_0x137b1e4c0;  alias, 1 drivers
v0x137796a10_0 .net "is_alu", 0 0, v0x1377a7ee0_0;  alias, 1 drivers
v0x137796aa0_0 .net "is_const", 0 0, v0x1377a8220_0;  alias, 1 drivers
v0x137796b30_0 .net "is_read", 0 0, v0x1377a8560_0;  alias, 1 drivers
v0x137796bc0_0 .net "lsu_load_data", 15 0, L_0x137b19d00;  alias, 1 drivers
v0x137796c70_0 .net "reg0", 15 0, L_0x137b18db0;  1 drivers
v0x137796d00_0 .net "reg1", 15 0, L_0x137b18e40;  1 drivers
v0x137796da0_0 .net "reg10", 15 0, L_0x137b19540;  1 drivers
v0x137796e50_0 .net "reg11", 15 0, L_0x137b195d0;  1 drivers
v0x137797000_0 .net "reg12", 15 0, L_0x137b194d0;  1 drivers
v0x1377970b0_0 .net "reg13", 15 0, L_0x137b19700;  1 drivers
v0x137797160_0 .net "reg14", 15 0, L_0x137b19840;  1 drivers
v0x137797210_0 .net "reg15", 15 0, L_0x137b198d0;  1 drivers
v0x1377972c0_0 .net "reg2", 15 0, L_0x137b18f20;  1 drivers
v0x137797370_0 .net "reg3", 15 0, L_0x137b18fb0;  1 drivers
v0x137797420_0 .net "reg4", 15 0, L_0x137b190a0;  1 drivers
v0x1377974d0_0 .net "reg5", 15 0, L_0x137b19130;  1 drivers
v0x137797580_0 .net "reg6", 15 0, L_0x137b19230;  1 drivers
v0x137797630_0 .net "reg7", 15 0, L_0x137b192c0;  1 drivers
v0x1377976e0_0 .net "reg8", 15 0, L_0x137b193b0;  1 drivers
v0x137797790_0 .net "reg9", 15 0, L_0x137b19440;  1 drivers
v0x137797840 .array "registers", 0 15, 15 0;
v0x1377979e0_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
o0x138050b70 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x137797a70_0 .net "rf_addr", 3 0, o0x138050b70;  0 drivers
o0x138050ba0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x137797b20_0 .net "rf_data", 15 0, o0x138050ba0;  0 drivers
L_0x138078718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137796f00_0 .net "rf_enable", 0 0, L_0x138078718;  1 drivers
v0x137797db0_0 .net "rf_ren", 0 0, L_0x137b1d680;  alias, 1 drivers
v0x137797e40_0 .net "rf_wen", 0 0, L_0x1377a7e60;  alias, 1 drivers
v0x137797ed0_0 .net "rimm_data", 15 0, L_0x137b18d40;  alias, 1 drivers
v0x137797f80_0 .var "rimm_data_reg", 15 0;
v0x137798010_0 .net "rs1_data", 15 0, L_0x137b18b40;  alias, 1 drivers
v0x1377980f0_0 .var "rs1_data_reg", 15 0;
v0x1377981a0_0 .net "rs2_data", 15 0, L_0x137b18c50;  alias, 1 drivers
v0x137798280_0 .var "rs2_data_reg", 15 0;
S_0x137798520 .scope generate, "genblk1[2]" "genblk1[2]" 5 203, 5 203 0, S_0x1377892a0;
 .timescale 0 0;
P_0x1377960b0 .param/l "i" 1 5 203, +C4<010>;
S_0x137798700 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x137798520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x1377988c0 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x137798900 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x137798940 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x137798980 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x1377989c0 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x137798a00 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x137798a40 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x137798a80 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x137798ac0 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b1af80 .functor BUFZ 16, v0x137799160_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b1b230 .functor BUFZ 1, v0x1377995a0_0, C4<0>, C4<0>, C4<0>;
L_0x137b1b2a0 .functor BUFZ 1, v0x137799630_0, C4<0>, C4<0>, C4<0>;
L_0x137b1b330 .functor BUFZ 1, v0x1377996d0_0, C4<0>, C4<0>, C4<0>;
v0x137798ee0_0 .net "a", 15 0, L_0x137b1a2f0;  alias, 1 drivers
L_0x138078910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x137798f90_0 .net "alu_en", 0 0, L_0x138078910;  1 drivers
v0x137799030_0 .net "alu_func", 3 0, L_0x137b1e6c0;  alias, 1 drivers
v0x137799160_0 .var "alu_reg_out", 15 0;
v0x137799210_0 .net "b", 15 0, L_0x137b1a400;  alias, 1 drivers
v0x1377992c0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137799350_0 .net "cmp_eq", 0 0, L_0x137b1b230;  alias, 1 drivers
v0x1377993f0_0 .net "cmp_lt", 0 0, L_0x137b1b2a0;  alias, 1 drivers
v0x137799490_0 .net "cmp_lte", 0 0, L_0x137b1b330;  1 drivers
v0x1377995a0_0 .var "cmp_reg_eq", 0 0;
v0x137799630_0 .var "cmp_reg_lt", 0 0;
v0x1377996d0_0 .var "cmp_reg_lte", 0 0;
v0x137799770_0 .net "out", 15 0, L_0x137b1af80;  alias, 1 drivers
v0x137799820_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
S_0x137799a50 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x137798520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x137799bc0 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x137799c00 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x137799c40 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x137799c80 .param/l "DONE" 1 7 71, C4<0111>;
P_0x137799cc0 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x137799d00 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x137799d40 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x137799d80 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x137799dc0 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x137799e00 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x137799e40 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x137799e80 .param/l "REQ" 1 7 67, C4<0011>;
P_0x137799ec0 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x137799f00 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b1b600 .functor BUFZ 16, v0x13779a7f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779a600_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x13779a690_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x13779a730_0 .net "lsu_data_out", 15 0, L_0x137b1b600;  alias, 1 drivers
v0x13779a7f0_0 .var "lsu_data_out_reg", 15 0;
L_0x138078958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13779a8a0_0 .net "lsu_en", 0 0, L_0x138078958;  1 drivers
v0x13779a980_0 .net "lsu_state", 1 0, v0x13779aa30_0;  alias, 1 drivers
v0x13779aa30_0 .var "lsu_state_reg", 1 0;
v0x13779aae0_0 .net "mem_ren", 0 0, v0x1377a8560_0;  alias, 1 drivers
v0x13779abf0_0 .net "mem_wen", 0 0, v0x1377a88a0_0;  alias, 1 drivers
v0x13779ad00_0 .net "read_req_addr", 7 0, v0x13779ad90_0;  alias, 1 drivers
v0x13779ad90_0 .var "read_req_addr_reg", 7 0;
v0x13779ae20_0 .net "read_req_addr_val", 0 0, v0x13779aeb0_0;  alias, 1 drivers
v0x13779aeb0_0 .var "read_req_addr_val_reg", 0 0;
v0x13779af40_0 .net "read_req_rdy", 0 0, L_0x137b1f0d0;  alias, 1 drivers
v0x13779afe0_0 .net "read_resp_data", 15 0, L_0x137b1f8d0;  alias, 1 drivers
v0x13779b090_0 .net "read_resp_data_val", 0 0, L_0x137b1fb80;  alias, 1 drivers
v0x13779b130_0 .net "read_resp_rdy", 0 0, v0x13779b2c0_0;  alias, 1 drivers
v0x13779b2c0_0 .var "read_resp_rdy_reg", 0 0;
v0x13779b350_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
v0x13779b3e0_0 .net "rs1", 15 0, L_0x137b1a2f0;  alias, 1 drivers
v0x13779b4a0_0 .net "rs2", 15 0, L_0x137b1a400;  alias, 1 drivers
v0x13779b530_0 .net "write_req_addr", 7 0, v0x13779b5c0_0;  alias, 1 drivers
v0x13779b5c0_0 .var "write_req_addr_reg", 7 0;
v0x13779b650_0 .net "write_req_data", 15 0, v0x13779b6e0_0;  alias, 1 drivers
v0x13779b6e0_0 .var "write_req_data_reg", 15 0;
v0x13779b780_0 .net "write_req_rdy", 0 0, L_0x137b1feb0;  alias, 1 drivers
v0x13779b820_0 .net "write_req_val", 0 0, v0x13779b8c0_0;  alias, 1 drivers
v0x13779b8c0_0 .var "write_req_val_reg", 0 0;
v0x13779b960_0 .net "write_resp_val", 0 0, L_0x137b20820;  alias, 1 drivers
S_0x13779bc00 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x137798520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x13779bde0 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x13779be20 .param/l "BGT" 1 8 46, C4<0111>;
P_0x13779be60 .param/l "BLT" 1 8 45, C4<0110>;
P_0x13779bea0 .param/l "BNE" 1 8 43, C4<0100>;
P_0x13779bee0 .param/l "CMP" 1 8 49, C4<1000>;
P_0x13779bf20 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x13779bf60 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x13779bfa0 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b1bad0 .functor BUFZ 8, v0x13779c9d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13779c3f0_0 .net "alu_func", 3 0, L_0x137b1e6c0;  alias, 1 drivers
v0x13779c480_0 .net "alu_out", 15 0, L_0x137b1af80;  alias, 1 drivers
v0x13779c510_0 .net "br_imm", 15 0, L_0x137b1a4f0;  alias, 1 drivers
v0x13779c5a0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x13779c630_0 .net "cmp_eq", 0 0, L_0x137b1b230;  alias, 1 drivers
v0x13779c6c0_0 .net "cmp_lt", 0 0, L_0x137b1b2a0;  alias, 1 drivers
v0x13779c770_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x13779c800_0 .net "curr_pc", 7 0, o0x138051cb0;  alias, 0 drivers
v0x13779c8a0_0 .net "next_pc", 7 0, L_0x137b1bad0;  alias, 1 drivers
v0x13779c9d0_0 .var "next_pc_reg", 7 0;
v0x13779ca80_0 .net "opcode", 3 0, L_0x137b1ed90;  alias, 1 drivers
L_0x1380789a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13779cb20_0 .net "pc_en", 0 0, L_0x1380789a0;  1 drivers
v0x13779cbc0_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
S_0x13779cd70 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x137798520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x13779cf30 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000001>;
P_0x13779cf70 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x13779cfb0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x13779cff0 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x13779d030 .param/l "DONE" 1 9 79, C4<0111>;
P_0x13779d070 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x13779d0b0 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x13779d0f0 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x13779d130 .param/l "REQ" 1 9 75, C4<0011>;
P_0x13779d170 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000010>;
P_0x13779d1b0 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x13779d1f0 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b1a2f0 .functor BUFZ 16, v0x13779f540_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b1a400 .functor BUFZ 16, v0x13779f6d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b1a4f0 .functor BUFZ 16, v0x13779f3d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_0 .array/port v0x13779ec70, 0;
L_0x137b1a560 .functor BUFZ 16, v0x13779ec70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_1 .array/port v0x13779ec70, 1;
L_0x137b1a5f0 .functor BUFZ 16, v0x13779ec70_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_2 .array/port v0x13779ec70, 2;
L_0x137b1a6d0 .functor BUFZ 16, v0x13779ec70_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_3 .array/port v0x13779ec70, 3;
L_0x137b1a760 .functor BUFZ 16, v0x13779ec70_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_4 .array/port v0x13779ec70, 4;
L_0x137b1a850 .functor BUFZ 16, v0x13779ec70_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_5 .array/port v0x13779ec70, 5;
L_0x137b1a8e0 .functor BUFZ 16, v0x13779ec70_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_6 .array/port v0x13779ec70, 6;
L_0x137b1a9e0 .functor BUFZ 16, v0x13779ec70_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_7 .array/port v0x13779ec70, 7;
L_0x137b1aa70 .functor BUFZ 16, v0x13779ec70_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_8 .array/port v0x13779ec70, 8;
L_0x137b1ab60 .functor BUFZ 16, v0x13779ec70_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_9 .array/port v0x13779ec70, 9;
L_0x137b1abf0 .functor BUFZ 16, v0x13779ec70_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_10 .array/port v0x13779ec70, 10;
L_0x137b1acf0 .functor BUFZ 16, v0x13779ec70_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_11 .array/port v0x13779ec70, 11;
L_0x137b1ad80 .functor BUFZ 16, v0x13779ec70_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_12 .array/port v0x13779ec70, 12;
L_0x137b1ac80 .functor BUFZ 16, v0x13779ec70_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_13 .array/port v0x13779ec70, 13;
L_0x137b1aeb0 .functor BUFZ 16, v0x13779ec70_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_14 .array/port v0x13779ec70, 14;
L_0x137b1aff0 .functor BUFZ 16, v0x13779ec70_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779ec70_15 .array/port v0x13779ec70, 15;
L_0x137b1b080 .functor BUFZ 16, v0x13779ec70_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13779d8b0_0 .net "alu_out_data", 15 0, L_0x137b1af80;  alias, 1 drivers
v0x13779d980_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x1380788c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13777be20_0 .net "cu_id", 15 0, L_0x1380788c8;  1 drivers
v0x13777beb0_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x13777bf40_0 .net "decoded_imm", 7 0, L_0x137b1e600;  alias, 1 drivers
v0x13779db10_0 .net "decoded_rd", 3 0, L_0x137b1e3c0;  alias, 1 drivers
v0x13779dba0_0 .net "decoded_rimm", 3 0, L_0x137b1e570;  alias, 1 drivers
v0x13779dc70_0 .net "decoded_rs1", 3 0, L_0x137b1e430;  alias, 1 drivers
v0x13779dd40_0 .net "decoded_rs2", 3 0, L_0x137b1e4c0;  alias, 1 drivers
v0x13779de50_0 .net "is_alu", 0 0, v0x1377a7ee0_0;  alias, 1 drivers
v0x13779df20_0 .net "is_const", 0 0, v0x1377a8220_0;  alias, 1 drivers
v0x13779dff0_0 .net "is_read", 0 0, v0x1377a8560_0;  alias, 1 drivers
v0x13779e080_0 .net "lsu_load_data", 15 0, L_0x137b1b600;  alias, 1 drivers
v0x13779e110_0 .net "reg0", 15 0, L_0x137b1a560;  1 drivers
v0x13779e1a0_0 .net "reg1", 15 0, L_0x137b1a5f0;  1 drivers
v0x13779e230_0 .net "reg10", 15 0, L_0x137b1acf0;  1 drivers
v0x13779e2c0_0 .net "reg11", 15 0, L_0x137b1ad80;  1 drivers
v0x13779e450_0 .net "reg12", 15 0, L_0x137b1ac80;  1 drivers
v0x13779e4e0_0 .net "reg13", 15 0, L_0x137b1aeb0;  1 drivers
v0x13779e590_0 .net "reg14", 15 0, L_0x137b1aff0;  1 drivers
v0x13779e640_0 .net "reg15", 15 0, L_0x137b1b080;  1 drivers
v0x13779e6f0_0 .net "reg2", 15 0, L_0x137b1a6d0;  1 drivers
v0x13779e7a0_0 .net "reg3", 15 0, L_0x137b1a760;  1 drivers
v0x13779e850_0 .net "reg4", 15 0, L_0x137b1a850;  1 drivers
v0x13779e900_0 .net "reg5", 15 0, L_0x137b1a8e0;  1 drivers
v0x13779e9b0_0 .net "reg6", 15 0, L_0x137b1a9e0;  1 drivers
v0x13779ea60_0 .net "reg7", 15 0, L_0x137b1aa70;  1 drivers
v0x13779eb10_0 .net "reg8", 15 0, L_0x137b1ab60;  1 drivers
v0x13779ebc0_0 .net "reg9", 15 0, L_0x137b1abf0;  1 drivers
v0x13779ec70 .array "registers", 0 15, 15 0;
v0x13779ee10_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
o0x1380525e0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13779eea0_0 .net "rf_addr", 3 0, o0x1380525e0;  0 drivers
o0x138052610 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13779ef50_0 .net "rf_data", 15 0, o0x138052610;  0 drivers
L_0x138078880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13779e370_0 .net "rf_enable", 0 0, L_0x138078880;  1 drivers
v0x13779f1e0_0 .net "rf_ren", 0 0, L_0x137b1d680;  alias, 1 drivers
v0x13779f270_0 .net "rf_wen", 0 0, L_0x1377a7e60;  alias, 1 drivers
v0x13779f340_0 .net "rimm_data", 15 0, L_0x137b1a4f0;  alias, 1 drivers
v0x13779f3d0_0 .var "rimm_data_reg", 15 0;
v0x13779f460_0 .net "rs1_data", 15 0, L_0x137b1a2f0;  alias, 1 drivers
v0x13779f540_0 .var "rs1_data_reg", 15 0;
v0x13779f5f0_0 .net "rs2_data", 15 0, L_0x137b1a400;  alias, 1 drivers
v0x13779f6d0_0 .var "rs2_data_reg", 15 0;
S_0x13779f970 .scope generate, "genblk1[3]" "genblk1[3]" 5 203, 5 203 0, S_0x1377892a0;
 .timescale 0 0;
P_0x13779fb30 .param/l "i" 1 5 203, +C4<011>;
S_0x13779fbc0 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x13779f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x13779fd30 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x13779fd70 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x13779fdb0 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x13779fdf0 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x13779fe30 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x13779fe70 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x13779feb0 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x13779fef0 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x13779ff30 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b1c830 .functor BUFZ 16, v0x1377a0520_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b1cae0 .functor BUFZ 1, v0x1377a09a0_0, C4<0>, C4<0>, C4<0>;
L_0x137b1cb50 .functor BUFZ 1, v0x1377a0a30_0, C4<0>, C4<0>, C4<0>;
L_0x137b1cbe0 .functor BUFZ 1, v0x1377a0ad0_0, C4<0>, C4<0>, C4<0>;
v0x1377a0320_0 .net "a", 15 0, L_0x137b1bba0;  alias, 1 drivers
L_0x138078a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377a03d0_0 .net "alu_en", 0 0, L_0x138078a78;  1 drivers
v0x1377a0470_0 .net "alu_func", 3 0, L_0x137b1e6c0;  alias, 1 drivers
v0x1377a0520_0 .var "alu_reg_out", 15 0;
v0x1377a05d0_0 .net "b", 15 0, L_0x137b1bcb0;  alias, 1 drivers
v0x1377a06c0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377a0750_0 .net "cmp_eq", 0 0, L_0x137b1cae0;  alias, 1 drivers
v0x1377a07f0_0 .net "cmp_lt", 0 0, L_0x137b1cb50;  alias, 1 drivers
v0x1377a0890_0 .net "cmp_lte", 0 0, L_0x137b1cbe0;  1 drivers
v0x1377a09a0_0 .var "cmp_reg_eq", 0 0;
v0x1377a0a30_0 .var "cmp_reg_lt", 0 0;
v0x1377a0ad0_0 .var "cmp_reg_lte", 0 0;
v0x1377a0b70_0 .net "out", 15 0, L_0x137b1c830;  alias, 1 drivers
v0x1377a0c20_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
S_0x1377a0d90 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x13779f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x1377a0f00 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x1377a0f40 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x1377a0f80 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x1377a0fc0 .param/l "DONE" 1 7 71, C4<0111>;
P_0x1377a1000 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x1377a1040 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x1377a1080 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x1377a10c0 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x1377a1100 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x1377a1140 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x1377a1180 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x1377a11c0 .param/l "REQ" 1 7 67, C4<0011>;
P_0x1377a1200 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x1377a1240 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b1cd60 .functor BUFZ 16, v0x1377a1b70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a1980_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377a1a10_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x1377a1ab0_0 .net "lsu_data_out", 15 0, L_0x137b1cd60;  alias, 1 drivers
v0x1377a1b70_0 .var "lsu_data_out_reg", 15 0;
L_0x138078ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377a1c20_0 .net "lsu_en", 0 0, L_0x138078ac0;  1 drivers
v0x1377a1d00_0 .net "lsu_state", 1 0, v0x1377a1db0_0;  alias, 1 drivers
v0x1377a1db0_0 .var "lsu_state_reg", 1 0;
v0x1377a1e60_0 .net "mem_ren", 0 0, v0x1377a8560_0;  alias, 1 drivers
v0x1377a1ef0_0 .net "mem_wen", 0 0, v0x1377a88a0_0;  alias, 1 drivers
v0x1377a2000_0 .net "read_req_addr", 7 0, v0x1377a2090_0;  alias, 1 drivers
v0x1377a2090_0 .var "read_req_addr_reg", 7 0;
v0x1377a2140_0 .net "read_req_addr_val", 0 0, v0x1377a21e0_0;  alias, 1 drivers
v0x1377a21e0_0 .var "read_req_addr_val_reg", 0 0;
v0x1377a2280_0 .net "read_req_rdy", 0 0, L_0x137b1f180;  alias, 1 drivers
v0x1377a2320_0 .net "read_resp_data", 15 0, L_0x137b1fc20;  alias, 1 drivers
v0x1377a23d0_0 .net "read_resp_data_val", 0 0, L_0x137b1ff70;  alias, 1 drivers
v0x1377a2470_0 .net "read_resp_rdy", 0 0, v0x1377a2600_0;  alias, 1 drivers
v0x1377a2600_0 .var "read_resp_rdy_reg", 0 0;
v0x1377a2690_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
v0x1377a2720_0 .net "rs1", 15 0, L_0x137b1bba0;  alias, 1 drivers
v0x1377a27d0_0 .net "rs2", 15 0, L_0x137b1bcb0;  alias, 1 drivers
v0x1377a2860_0 .net "write_req_addr", 7 0, v0x1377a28f0_0;  alias, 1 drivers
v0x1377a28f0_0 .var "write_req_addr_reg", 7 0;
v0x1377a2980_0 .net "write_req_data", 15 0, v0x1377a2a10_0;  alias, 1 drivers
v0x1377a2a10_0 .var "write_req_data_reg", 15 0;
v0x1377a2aa0_0 .net "write_req_rdy", 0 0, L_0x137b20280;  alias, 1 drivers
v0x1377a2b40_0 .net "write_req_val", 0 0, v0x1377a2be0_0;  alias, 1 drivers
v0x1377a2be0_0 .var "write_req_val_reg", 0 0;
v0x1377a2c80_0 .net "write_resp_val", 0 0, L_0x137b209f0;  alias, 1 drivers
S_0x1377a2f20 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x13779f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x1377a3100 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x1377a3140 .param/l "BGT" 1 8 46, C4<0111>;
P_0x1377a3180 .param/l "BLT" 1 8 45, C4<0110>;
P_0x1377a31c0 .param/l "BNE" 1 8 43, C4<0100>;
P_0x1377a3200 .param/l "CMP" 1 8 49, C4<1000>;
P_0x1377a3240 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x1377a3280 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x1377a32c0 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b1d2a0 .functor BUFZ 8, v0x1377a3cf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1377a3710_0 .net "alu_func", 3 0, L_0x137b1e6c0;  alias, 1 drivers
v0x1377a37a0_0 .net "alu_out", 15 0, L_0x137b1c830;  alias, 1 drivers
v0x1377a3830_0 .net "br_imm", 15 0, L_0x137b1bda0;  alias, 1 drivers
v0x1377a38c0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377a3950_0 .net "cmp_eq", 0 0, L_0x137b1cae0;  alias, 1 drivers
v0x1377a39e0_0 .net "cmp_lt", 0 0, L_0x137b1cb50;  alias, 1 drivers
v0x1377a3a90_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x1377a3b20_0 .net "curr_pc", 7 0, o0x138053720;  alias, 0 drivers
v0x1377a3bc0_0 .net "next_pc", 7 0, L_0x137b1d2a0;  alias, 1 drivers
v0x1377a3cf0_0 .var "next_pc_reg", 7 0;
v0x1377a3da0_0 .net "opcode", 3 0, L_0x137b1ed90;  alias, 1 drivers
L_0x138078b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377a3e40_0 .net "pc_en", 0 0, L_0x138078b08;  1 drivers
v0x1377a3ee0_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
S_0x1377a4090 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x13779f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x1377a4250 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000001>;
P_0x1377a4290 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x1377a42d0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x1377a4310 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x1377a4350 .param/l "DONE" 1 9 79, C4<0111>;
P_0x1377a4390 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x1377a43d0 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x1377a4410 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x1377a4450 .param/l "REQ" 1 9 75, C4<0011>;
P_0x1377a4490 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000011>;
P_0x1377a44d0 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x1377a4510 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b1bba0 .functor BUFZ 16, v0x1377a68a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b1bcb0 .functor BUFZ 16, v0x1377a6a30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b1bda0 .functor BUFZ 16, v0x1377a6730_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_0 .array/port v0x1377a6010, 0;
L_0x137b1be10 .functor BUFZ 16, v0x1377a6010_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_1 .array/port v0x1377a6010, 1;
L_0x137b1bea0 .functor BUFZ 16, v0x1377a6010_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_2 .array/port v0x1377a6010, 2;
L_0x137b1bf80 .functor BUFZ 16, v0x1377a6010_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_3 .array/port v0x1377a6010, 3;
L_0x137b1c010 .functor BUFZ 16, v0x1377a6010_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_4 .array/port v0x1377a6010, 4;
L_0x137b1c100 .functor BUFZ 16, v0x1377a6010_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_5 .array/port v0x1377a6010, 5;
L_0x137b1c190 .functor BUFZ 16, v0x1377a6010_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_6 .array/port v0x1377a6010, 6;
L_0x137b1c290 .functor BUFZ 16, v0x1377a6010_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_7 .array/port v0x1377a6010, 7;
L_0x137b1c320 .functor BUFZ 16, v0x1377a6010_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_8 .array/port v0x1377a6010, 8;
L_0x137b1c410 .functor BUFZ 16, v0x1377a6010_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_9 .array/port v0x1377a6010, 9;
L_0x137b1c4a0 .functor BUFZ 16, v0x1377a6010_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_10 .array/port v0x1377a6010, 10;
L_0x137b1c5a0 .functor BUFZ 16, v0x1377a6010_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_11 .array/port v0x1377a6010, 11;
L_0x137b1c630 .functor BUFZ 16, v0x1377a6010_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_12 .array/port v0x1377a6010, 12;
L_0x137b1c530 .functor BUFZ 16, v0x1377a6010_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_13 .array/port v0x1377a6010, 13;
L_0x137b1c760 .functor BUFZ 16, v0x1377a6010_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_14 .array/port v0x1377a6010, 14;
L_0x137b1c8a0 .functor BUFZ 16, v0x1377a6010_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a6010_15 .array/port v0x1377a6010, 15;
L_0x137b1c930 .functor BUFZ 16, v0x1377a6010_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377a4bb0_0 .net "alu_out_data", 15 0, L_0x137b1c830;  alias, 1 drivers
v0x1377a4c80_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x138078a30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1377a4d10_0 .net "cu_id", 15 0, L_0x138078a30;  1 drivers
v0x1377a4da0_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x1377a4e30_0 .net "decoded_imm", 7 0, L_0x137b1e600;  alias, 1 drivers
v0x1377a4f10_0 .net "decoded_rd", 3 0, L_0x137b1e3c0;  alias, 1 drivers
v0x1377a4fb0_0 .net "decoded_rimm", 3 0, L_0x137b1e570;  alias, 1 drivers
v0x1377a5050_0 .net "decoded_rs1", 3 0, L_0x137b1e430;  alias, 1 drivers
v0x1377a50f0_0 .net "decoded_rs2", 3 0, L_0x137b1e4c0;  alias, 1 drivers
v0x1377a5200_0 .net "is_alu", 0 0, v0x1377a7ee0_0;  alias, 1 drivers
v0x1377a5290_0 .net "is_const", 0 0, v0x1377a8220_0;  alias, 1 drivers
v0x1377a5320_0 .net "is_read", 0 0, v0x1377a8560_0;  alias, 1 drivers
v0x1377a53b0_0 .net "lsu_load_data", 15 0, L_0x137b1cd60;  alias, 1 drivers
v0x1377a5460_0 .net "reg0", 15 0, L_0x137b1be10;  1 drivers
v0x1377a54f0_0 .net "reg1", 15 0, L_0x137b1bea0;  1 drivers
v0x1377a5580_0 .net "reg10", 15 0, L_0x137b1c5a0;  1 drivers
v0x1377a5620_0 .net "reg11", 15 0, L_0x137b1c630;  1 drivers
v0x1377a57d0_0 .net "reg12", 15 0, L_0x137b1c530;  1 drivers
v0x1377a5880_0 .net "reg13", 15 0, L_0x137b1c760;  1 drivers
v0x1377a5930_0 .net "reg14", 15 0, L_0x137b1c8a0;  1 drivers
v0x1377a59e0_0 .net "reg15", 15 0, L_0x137b1c930;  1 drivers
v0x1377a5a90_0 .net "reg2", 15 0, L_0x137b1bf80;  1 drivers
v0x1377a5b40_0 .net "reg3", 15 0, L_0x137b1c010;  1 drivers
v0x1377a5bf0_0 .net "reg4", 15 0, L_0x137b1c100;  1 drivers
v0x1377a5ca0_0 .net "reg5", 15 0, L_0x137b1c190;  1 drivers
v0x1377a5d50_0 .net "reg6", 15 0, L_0x137b1c290;  1 drivers
v0x1377a5e00_0 .net "reg7", 15 0, L_0x137b1c320;  1 drivers
v0x1377a5eb0_0 .net "reg8", 15 0, L_0x137b1c410;  1 drivers
v0x1377a5f60_0 .net "reg9", 15 0, L_0x137b1c4a0;  1 drivers
v0x1377a6010 .array "registers", 0 15, 15 0;
v0x1377a61b0_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
o0x138054050 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1377a6240_0 .net "rf_addr", 3 0, o0x138054050;  0 drivers
o0x138054080 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1377a62f0_0 .net "rf_data", 15 0, o0x138054080;  0 drivers
L_0x1380789e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377a56d0_0 .net "rf_enable", 0 0, L_0x1380789e8;  1 drivers
v0x1377a6580_0 .net "rf_ren", 0 0, L_0x137b1d680;  alias, 1 drivers
v0x1377a6610_0 .net "rf_wen", 0 0, L_0x1377a7e60;  alias, 1 drivers
v0x1377a66a0_0 .net "rimm_data", 15 0, L_0x137b1bda0;  alias, 1 drivers
v0x1377a6730_0 .var "rimm_data_reg", 15 0;
v0x1377a67c0_0 .net "rs1_data", 15 0, L_0x137b1bba0;  alias, 1 drivers
v0x1377a68a0_0 .var "rs1_data_reg", 15 0;
v0x1377a6950_0 .net "rs2_data", 15 0, L_0x137b1bcb0;  alias, 1 drivers
v0x1377a6a30_0 .var "rs2_data_reg", 15 0;
S_0x1377a6cd0 .scope module, "inst_decoder" "decoder" 5 166, 10 9 0, S_0x1377892a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 4 "rd";
    .port_info 5 /OUTPUT 4 "rs1";
    .port_info 6 /OUTPUT 4 "rs2";
    .port_info 7 /OUTPUT 4 "rimm";
    .port_info 8 /OUTPUT 8 "imm";
    .port_info 9 /OUTPUT 4 "alu_func";
    .port_info 10 /OUTPUT 4 "opcode";
    .port_info 11 /OUTPUT 1 "is_alu";
    .port_info 12 /OUTPUT 1 "is_branch";
    .port_info 13 /OUTPUT 1 "is_const";
    .port_info 14 /OUTPUT 1 "is_load";
    .port_info 15 /OUTPUT 1 "is_store";
    .port_info 16 /OUTPUT 1 "is_nop";
    .port_info 17 /OUTPUT 1 "is_jr";
P_0x15080f600 .param/l "ADD" 1 10 41, C4<0000>;
P_0x15080f640 .param/l "BEQ" 1 10 46, C4<0101>;
P_0x15080f680 .param/l "BGT" 1 10 48, C4<0111>;
P_0x15080f6c0 .param/l "BLT" 1 10 47, C4<0110>;
P_0x15080f700 .param/l "BNE" 1 10 45, C4<0100>;
P_0x15080f740 .param/l "CONST" 1 10 49, C4<1000>;
P_0x15080f780 .param/l "DECODE" 1 10 66, C4<0010>;
P_0x15080f7c0 .param/l "DIV" 1 10 44, C4<0011>;
P_0x15080f800 .param/l "INST_MSG_WIDTH" 0 10 11, +C4<00000000000000000000000000010000>;
P_0x15080f840 .param/l "JR" 1 10 53, C4<1100>;
P_0x15080f880 .param/l "LW" 1 10 50, C4<1001>;
P_0x15080f8c0 .param/l "MUL" 1 10 43, C4<0010>;
P_0x15080f900 .param/l "NOP" 1 10 52, C4<1011>;
P_0x15080f940 .param/l "PC_ADDR_WIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x15080f980 .param/l "SUB" 1 10 42, C4<0001>;
P_0x15080f9c0 .param/l "SW" 1 10 51, C4<1010>;
P_0x15080fa00 .param/l "alu_add" 1 10 56, C4<0000>;
P_0x15080fa40 .param/l "alu_and" 1 10 60, C4<0100>;
P_0x15080fa80 .param/l "alu_cmp" 1 10 64, C4<1000>;
P_0x15080fac0 .param/l "alu_div" 1 10 59, C4<0011>;
P_0x15080fb00 .param/l "alu_mul" 1 10 58, C4<0010>;
P_0x15080fb40 .param/l "alu_or" 1 10 61, C4<0101>;
P_0x15080fb80 .param/l "alu_sll" 1 10 63, C4<1111>;
P_0x15080fbc0 .param/l "alu_srl" 1 10 62, C4<0110>;
P_0x15080fc00 .param/l "alu_sub" 1 10 57, C4<0001>;
L_0x137b1e3c0 .functor BUFZ 4, v0x1377a8ad0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b1e430 .functor BUFZ 4, v0x1377a8f90_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b1e4c0 .functor BUFZ 4, v0x1377a9130_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b1e570 .functor BUFZ 4, v0x1377a8e70_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b1e600 .functor BUFZ 8, v0x1377a7c90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b1e6c0 .functor BUFZ 4, v0x1377a79c0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b1ec40 .functor BUFZ 1, v0x1377a8780_0, C4<0>, C4<0>, C4<0>;
L_0x137b1ecb0 .functor BUFZ 1, v0x1377a8340_0, C4<0>, C4<0>, C4<0>;
v0x1377a7820_0 .net "alu_func", 3 0, L_0x137b1e6c0;  alias, 1 drivers
v0x1377a79c0_0 .var "alu_func_reg", 3 0;
v0x1377a7a60_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377a7af0_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x1377a7b80_0 .net "imm", 7 0, L_0x137b1e600;  alias, 1 drivers
v0x1377a7c90_0 .var "imm_reg", 7 0;
v0x1377a7d20_0 .net "instr", 15 0, v0x1377a9ff0_0;  alias, 1 drivers
v0x1377a7dd0_0 .net "is_alu", 0 0, v0x1377a7ee0_0;  alias, 1 drivers
v0x1377a7ee0_0 .var "is_alu_reg", 0 0;
v0x1377a7ff0_0 .net "is_branch", 0 0, v0x1377a8080_0;  alias, 1 drivers
v0x1377a8080_0 .var "is_branch_reg", 0 0;
v0x1377a8110_0 .net "is_const", 0 0, v0x1377a8220_0;  alias, 1 drivers
v0x1377a8220_0 .var "is_const_reg", 0 0;
v0x1377a82b0_0 .net "is_jr", 0 0, L_0x137b1ecb0;  alias, 1 drivers
v0x1377a8340_0 .var "is_jr_reg", 0 0;
v0x1377a83d0_0 .net "is_load", 0 0, v0x1377a8560_0;  alias, 1 drivers
v0x1377a8560_0 .var "is_load_reg", 0 0;
v0x1377a86f0_0 .net "is_nop", 0 0, L_0x137b1ec40;  alias, 1 drivers
v0x1377a8780_0 .var "is_nop_reg", 0 0;
v0x1377a8810_0 .net "is_store", 0 0, v0x1377a88a0_0;  alias, 1 drivers
v0x1377a88a0_0 .var "is_store_reg", 0 0;
v0x1377a8930_0 .net "opcode", 3 0, L_0x137b1ed90;  alias, 1 drivers
v0x1377a89c0_0 .net "rd", 3 0, L_0x137b1e3c0;  alias, 1 drivers
v0x1377a8ad0_0 .var "rd_reg", 3 0;
v0x1377a8b60_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
v0x1377998b0_0 .net "rimm", 3 0, L_0x137b1e570;  alias, 1 drivers
v0x1377a8e70_0 .var "rimm_reg", 3 0;
v0x1377a8f00_0 .net "rs1", 3 0, L_0x137b1e430;  alias, 1 drivers
v0x1377a8f90_0 .var "rs1_reg", 3 0;
v0x1377a9020_0 .net "rs2", 3 0, L_0x137b1e4c0;  alias, 1 drivers
v0x1377a9130_0 .var "rs2_reg", 3 0;
L_0x137b1ed90 .part v0x1377a9ff0_0, 12, 4;
S_0x1377a92b0 .scope module, "inst_fetcher" "fetcher" 5 147, 11 12 0, S_0x1377892a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 8 "curr_pc";
    .port_info 4 /OUTPUT 2 "fetch_state";
    .port_info 5 /OUTPUT 16 "fetch_instr";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
P_0x1377a9470 .param/l "DECODE" 1 11 41, C4<0010>;
P_0x1377a94b0 .param/l "DONE" 1 11 46, C4<0111>;
P_0x1377a94f0 .param/l "EXECUTE" 1 11 44, C4<0101>;
P_0x1377a9530 .param/l "FETCH" 1 11 40, C4<0001>;
P_0x1377a9570 .param/l "FT_DONE" 1 11 52, C4<11>;
P_0x1377a95b0 .param/l "FT_IDLE" 1 11 49, C4<00>;
P_0x1377a95f0 .param/l "FT_REQ" 1 11 50, C4<01>;
P_0x1377a9630 .param/l "FT_WAIT" 1 11 51, C4<10>;
P_0x1377a9670 .param/l "IDLE" 1 11 39, C4<0000>;
P_0x1377a96b0 .param/l "INST_MSG_WIDTH" 0 11 14, +C4<00000000000000000000000000010000>;
P_0x1377a96f0 .param/l "PC_ADDR_WIDTH" 0 11 13, +C4<00000000000000000000000000001000>;
P_0x1377a9730 .param/l "REQ" 1 11 42, C4<0011>;
P_0x1377a9770 .param/l "WAIT" 1 11 43, C4<0100>;
P_0x1377a97b0 .param/l "WRITEBACK" 1 11 45, C4<0110>;
L_0x137b1e300 .functor BUFZ 2, v0x1377aa7a0_0, C4<00>, C4<00>, C4<00>;
v0x1377a9d50_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377a9de0_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x1377a9e70_0 .net "curr_pc", 7 0, L_0x137b1d930;  alias, 1 drivers
v0x1377a9f40_0 .net "fetch_instr", 15 0, v0x1377a9ff0_0;  alias, 1 drivers
v0x1377a9ff0_0 .var "fetch_instr_reg", 15 0;
v0x1377aa0c0_0 .net "fetch_req_addr", 7 0, v0x1377aa170_0;  alias, 1 drivers
v0x1377aa170_0 .var "fetch_req_addr_reg", 7 0;
v0x1377aa220_0 .net8 "fetch_req_rdy", 0 0, RS_0x138054cb0;  alias, 2 drivers
v0x1377aa2c0_0 .net "fetch_req_val", 0 0, v0x1377aa3d0_0;  alias, 1 drivers
v0x1377aa3d0_0 .var "fetch_req_val_reg", 0 0;
v0x1377aa460_0 .net8 "fetch_resp_inst", 15 0, RS_0x138054d40;  alias, 2 drivers
v0x1377aa510_0 .net "fetch_resp_rdy", 0 0, v0x1377aa5b0_0;  alias, 1 drivers
v0x1377aa5b0_0 .var "fetch_resp_rdy_reg", 0 0;
v0x1377aa650_0 .net8 "fetch_resp_val", 0 0, RS_0x138054dd0;  alias, 2 drivers
v0x1377aa6f0_0 .net "fetch_state", 1 0, L_0x137b1e300;  alias, 1 drivers
v0x1377aa7a0_0 .var "fetch_state_reg", 1 0;
v0x1377aa850_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
S_0x1377aaac0 .scope module, "inst_scheduler" "scheduler" 5 110, 12 23 0, S_0x1377892a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /INPUT 4 "rd";
    .port_info 4 /INPUT 4 "rs1";
    .port_info 5 /INPUT 4 "rs2";
    .port_info 6 /INPUT 4 "rimm";
    .port_info 7 /INPUT 8 "imm";
    .port_info 8 /INPUT 4 "alu_func";
    .port_info 9 /INPUT 1 "is_alu";
    .port_info 10 /INPUT 1 "is_branch";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_load";
    .port_info 13 /INPUT 1 "is_store";
    .port_info 14 /INPUT 1 "is_nop";
    .port_info 15 /INPUT 1 "is_jr";
    .port_info 16 /INPUT 2 "fetch_state";
    .port_info 17 /INPUT 8 "lsu_state";
    .port_info 18 /INPUT 8 "next_pc";
    .port_info 19 /OUTPUT 8 "curr_pc";
    .port_info 20 /OUTPUT 1 "rf_wen";
    .port_info 21 /OUTPUT 1 "rf_ren";
    .port_info 22 /OUTPUT 1 "mem_ren";
    .port_info 23 /OUTPUT 1 "mem_wen";
    .port_info 24 /OUTPUT 4 "cu_state";
    .port_info 25 /OUTPUT 1 "cu_complete";
P_0x15080fe00 .param/l "CU_WIDTH" 0 12 25, +C4<00000000000000000000000000000100>;
P_0x15080fe40 .param/l "DECODE" 1 12 68, C4<0010>;
P_0x15080fe80 .param/l "DONE" 1 12 73, C4<0111>;
P_0x15080fec0 .param/l "EXECUTE" 1 12 71, C4<0101>;
P_0x15080ff00 .param/l "FETCH" 1 12 67, C4<0001>;
P_0x15080ff40 .param/l "FT_DONE" 1 12 79, C4<11>;
P_0x15080ff80 .param/l "FT_IDLE" 1 12 76, C4<00>;
P_0x15080ffc0 .param/l "FT_REQ" 1 12 77, C4<01>;
P_0x150810000 .param/l "FT_WAIT" 1 12 78, C4<10>;
P_0x150810040 .param/l "IDLE" 1 12 66, C4<0000>;
P_0x150810080 .param/l "LSU_DONE" 1 12 85, C4<11>;
P_0x1508100c0 .param/l "LSU_IDLE" 1 12 82, C4<00>;
P_0x150810100 .param/l "LSU_REQ" 1 12 83, C4<01>;
P_0x150810140 .param/l "LSU_WAIT" 1 12 84, C4<10>;
P_0x150810180 .param/l "PC_ADDR_WIDTH" 0 12 24, +C4<00000000000000000000000000001000>;
P_0x1508101c0 .param/l "REQ" 1 12 69, C4<0011>;
P_0x150810200 .param/l "WAIT" 1 12 70, C4<0100>;
P_0x150810240 .param/l "WRITEBACK" 1 12 72, C4<0110>;
L_0x137b1d930 .functor BUFZ 8, v0x1377aba40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b1db40 .functor BUFZ 1, v0x1377ac8d0_0, C4<0>, C4<0>, C4<0>;
L_0x137b1dbf0 .functor BUFZ 1, v0x1377ac790_0, C4<0>, C4<0>, C4<0>;
L_0x137b1dcd0 .functor BUFZ 1, v0x1377ac490_0, C4<0>, C4<0>, C4<0>;
L_0x137b1dd80 .functor BUFZ 1, v0x1377ac370_0, C4<0>, C4<0>, C4<0>;
v0x1377ab4d0_0 .net "alu_func", 3 0, L_0x137b1e6c0;  alias, 1 drivers
v0x1377ab560_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377ab5f0_0 .net "cu_complete", 0 0, v0x1377ab6a0_0;  alias, 1 drivers
v0x1377ab6a0_0 .var "cu_complete_reg", 0 0;
v0x1377ab730_0 .net "cu_enable", 0 0, L_0x137b1ef50;  alias, 1 drivers
v0x1377ab810_0 .net "cu_state", 3 0, v0x1377ab8b0_0;  alias, 1 drivers
v0x1377ab8b0_0 .var "cu_state_reg", 3 0;
v0x1377ab960_0 .net "curr_pc", 7 0, L_0x137b1d930;  alias, 1 drivers
v0x1377aba40_0 .var "curr_pc_reg", 7 0;
v0x1377abb50_0 .net "fetch_state", 1 0, L_0x137b1e300;  alias, 1 drivers
v0x1377abc00_0 .var/i "ii", 31 0;
v0x1377abc90_0 .net "imm", 7 0, L_0x137b1e600;  alias, 1 drivers
v0x1377abd20_0 .net "is_alu", 0 0, v0x1377a7ee0_0;  alias, 1 drivers
v0x1377abdb0_0 .net "is_branch", 0 0, v0x1377a8080_0;  alias, 1 drivers
v0x1377abe40_0 .net "is_const", 0 0, v0x1377a8220_0;  alias, 1 drivers
v0x1377abed0_0 .net "is_jr", 0 0, L_0x137b1ecb0;  alias, 1 drivers
v0x1377abf80_0 .net "is_load", 0 0, v0x1377a8560_0;  alias, 1 drivers
v0x1377ac110_0 .net "is_nop", 0 0, L_0x137b1ec40;  alias, 1 drivers
v0x1377ac1c0_0 .net "is_store", 0 0, v0x1377a88a0_0;  alias, 1 drivers
v0x1377ac250 .array "lsu_state", 0 3;
v0x1377ac250_0 .net v0x1377ac250 0, 1 0, L_0x137b1de70; 1 drivers
v0x1377ac250_1 .net v0x1377ac250 1, 1 0, L_0x137b1df20; 1 drivers
v0x1377ac250_2 .net v0x1377ac250 2, 1 0, L_0x137b1df90; 1 drivers
v0x1377ac250_3 .net v0x1377ac250 3, 1 0, L_0x137b1e050; 1 drivers
v0x1377ac2e0_0 .net "mem_ren", 0 0, L_0x137b1dd80;  alias, 1 drivers
v0x1377ac370_0 .var "mem_ren_reg", 0 0;
v0x1377ac400_0 .net "mem_wen", 0 0, L_0x137b1dcd0;  alias, 1 drivers
v0x1377ac490_0 .var "mem_wen_reg", 0 0;
v0x1377ac520_0 .net "next_pc", 7 0, L_0x137b18ab0;  alias, 1 drivers
v0x1377ac5d0_0 .net "rd", 3 0, L_0x137b1e3c0;  alias, 1 drivers
v0x1377ac660_0 .net "reset", 0 0, L_0x137b1eeb0;  alias, 1 drivers
v0x1377ac6f0_0 .net "rf_ren", 0 0, L_0x137b1dbf0;  alias, 1 drivers
v0x1377ac790_0 .var "rf_ren_reg", 0 0;
v0x1377ac830_0 .net "rf_wen", 0 0, L_0x137b1db40;  alias, 1 drivers
v0x1377ac8d0_0 .var "rf_wen_reg", 0 0;
v0x1377ac970_0 .net "rimm", 3 0, L_0x137b1e570;  alias, 1 drivers
v0x1377aca10_0 .net "rs1", 3 0, L_0x137b1e430;  alias, 1 drivers
v0x1377ac020_0 .net "rs2", 3 0, L_0x137b1e4c0;  alias, 1 drivers
v0x1377acca0_0 .var "wait_check", 0 0;
S_0x1377b0a70 .scope generate, "genblk1[2]" "genblk1[2]" 3 211, 3 211 0, S_0x13770e840;
 .timescale 0 0;
P_0x1377b0400 .param/l "i" 1 3 211, +C4<010>;
v0x1377b2640_0 .array/port v0x1377b2640, 0;
L_0x137b28870 .functor BUFZ 1, v0x1377b2640_0, C4<0>, C4<0>, C4<0>;
v0x1377b2640_1 .array/port v0x1377b2640, 1;
L_0x137b288e0 .functor BUFZ 1, v0x1377b2640_1, C4<0>, C4<0>, C4<0>;
v0x1377b2640_2 .array/port v0x1377b2640, 2;
L_0x137b28950 .functor BUFZ 1, v0x1377b2640_2, C4<0>, C4<0>, C4<0>;
v0x1377b2640_3 .array/port v0x1377b2640, 3;
L_0x137b289c0 .functor BUFZ 1, v0x1377b2640_3, C4<0>, C4<0>, C4<0>;
L_0x137b28a70 .functor BUFZ 8, v0x1377b50d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b28b10 .functor BUFZ 8, v0x1377bc5f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b28b80 .functor BUFZ 8, v0x1377c3b70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b28c30 .functor BUFZ 8, v0x1377cb070_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b28ca0 .functor BUFZ 1, v0x1377b5220_0, C4<0>, C4<0>, C4<0>;
L_0x137b28d60 .functor BUFZ 1, v0x1377bc710_0, C4<0>, C4<0>, C4<0>;
L_0x137b28dd0 .functor BUFZ 1, v0x1377c3c90_0, C4<0>, C4<0>, C4<0>;
L_0x137b28ea0 .functor BUFZ 1, v0x1377cb1c0_0, C4<0>, C4<0>, C4<0>;
L_0x137b28f10 .functor BUFZ 1, v0x1377b5640_0, C4<0>, C4<0>, C4<0>;
L_0x137b28ff0 .functor BUFZ 1, v0x1377bcb20_0, C4<0>, C4<0>, C4<0>;
L_0x137b29060 .functor BUFZ 1, v0x1377c40a0_0, C4<0>, C4<0>, C4<0>;
L_0x137b28f80 .functor BUFZ 1, v0x1377cb5e0_0, C4<0>, C4<0>, C4<0>;
v0x1377d92a0_0 .array/port v0x1377d92a0, 0;
L_0x137b29150 .functor BUFZ 16, v0x1377d92a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377d92a0_1 .array/port v0x1377d92a0, 1;
L_0x137b29290 .functor BUFZ 16, v0x1377d92a0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377d92a0_2 .array/port v0x1377d92a0, 2;
L_0x137b290d0 .functor BUFZ 16, v0x1377d92a0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377d92a0_3 .array/port v0x1377d92a0, 3;
L_0x137b29420 .functor BUFZ 16, v0x1377d92a0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377d9350_0 .array/port v0x1377d9350, 0;
L_0x137b29200 .functor BUFZ 1, v0x1377d9350_0, C4<0>, C4<0>, C4<0>;
v0x1377d9350_1 .array/port v0x1377d9350, 1;
L_0x137b295c0 .functor BUFZ 1, v0x1377d9350_1, C4<0>, C4<0>, C4<0>;
v0x1377d9350_2 .array/port v0x1377d9350, 2;
L_0x137b29380 .functor BUFZ 1, v0x1377d9350_2, C4<0>, C4<0>, C4<0>;
v0x1377d9350_3 .array/port v0x1377d9350, 3;
L_0x137b29770 .functor BUFZ 1, v0x1377d9350_3, C4<0>, C4<0>, C4<0>;
v0x1377d9700_0 .array/port v0x1377d9700, 0;
L_0x137b29510 .functor BUFZ 1, v0x1377d9700_0, C4<0>, C4<0>, C4<0>;
v0x1377d9700_1 .array/port v0x1377d9700, 1;
L_0x137b298f0 .functor BUFZ 1, v0x1377d9700_1, C4<0>, C4<0>, C4<0>;
v0x1377d9700_2 .array/port v0x1377d9700, 2;
L_0x137b296b0 .functor BUFZ 1, v0x1377d9700_2, C4<0>, C4<0>, C4<0>;
v0x1377d9700_3 .array/port v0x1377d9700, 3;
L_0x137b29a80 .functor BUFZ 1, v0x1377d9700_3, C4<0>, C4<0>, C4<0>;
L_0x137b29820 .functor BUFZ 8, v0x1377b5910_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b29c20 .functor BUFZ 8, v0x1377bce30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b299a0 .functor BUFZ 8, v0x1377c43a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b29a10 .functor BUFZ 8, v0x1377cb8d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b29b30 .functor BUFZ 16, v0x1377b5a40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b29ba0 .functor BUFZ 16, v0x1377bcf50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b29da0 .functor BUFZ 16, v0x1377c44c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b29c90 .functor BUFZ 16, v0x1377cb9f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b29d20 .functor BUFZ 1, v0x1377b5c30_0, C4<0>, C4<0>, C4<0>;
L_0x137b29e30 .functor BUFZ 1, v0x1377bd130_0, C4<0>, C4<0>, C4<0>;
L_0x137b29ec0 .functor BUFZ 1, v0x1377c46a0_0, C4<0>, C4<0>, C4<0>;
L_0x137b2a0b0 .functor BUFZ 1, v0x1377cbbc0_0, C4<0>, C4<0>, C4<0>;
v0x1377d9960_0 .array/port v0x1377d9960, 0;
L_0x137b2a140 .functor BUFZ 1, v0x1377d9960_0, C4<0>, C4<0>, C4<0>;
v0x1377d9960_1 .array/port v0x1377d9960, 1;
L_0x137b29f70 .functor BUFZ 1, v0x1377d9960_1, C4<0>, C4<0>, C4<0>;
v0x1377d9960_2 .array/port v0x1377d9960, 2;
L_0x137b2a020 .functor BUFZ 1, v0x1377d9960_2, C4<0>, C4<0>, C4<0>;
v0x1377d9960_3 .array/port v0x1377d9960, 3;
L_0x137b2a1f0 .functor BUFZ 1, v0x1377d9960_3, C4<0>, C4<0>, C4<0>;
v0x1377d9120 .array "read_req_addr_unit", 0 3, 7 0;
v0x1377d91d0 .array "read_req_addr_val_unit", 0 3, 0 0;
v0x1377b2640 .array "read_req_rdy_unit", 0 3, 0 0;
v0x1377d92a0 .array "read_resp_data_unit", 0 3, 15 0;
v0x1377d9350 .array "read_resp_data_val_unit", 0 3, 0 0;
v0x1377d9420 .array "read_resp_rdy_unit", 0 3, 0 0;
v0x1377d9500 .array "write_req_addr_unit", 0 3, 7 0;
v0x1377d9600 .array "write_req_data_unit", 0 3, 15 0;
v0x1377d9700 .array "write_req_rdy_unit", 0 3, 0 0;
v0x1377d9870 .array "write_req_val_unit", 0 3, 0 0;
v0x1377d9960 .array "write_resp_val_unit", 0 3, 0 0;
S_0x1377b0ca0 .scope generate, "genblk1[0]" "genblk1[0]" 3 229, 3 229 0, S_0x1377b0a70;
 .timescale 0 0;
P_0x1377b0e70 .param/l "k" 1 3 229, +C4<00>;
S_0x1377b0f10 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x1377b0ca0;
 .timescale 0 0;
P_0x1377b10d0 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000001000>;
S_0x1377b11f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 229, 3 229 0, S_0x1377b0a70;
 .timescale 0 0;
P_0x1377b1150 .param/l "k" 1 3 229, +C4<01>;
S_0x1377b13e0 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x1377b11f0;
 .timescale 0 0;
P_0x1377b15a0 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000001001>;
S_0x1377b16c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 229, 3 229 0, S_0x1377b0a70;
 .timescale 0 0;
P_0x1377b1620 .param/l "k" 1 3 229, +C4<010>;
S_0x1377b18c0 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x1377b16c0;
 .timescale 0 0;
P_0x1377b1a80 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000001010>;
S_0x1377b1ba0 .scope generate, "genblk1[3]" "genblk1[3]" 3 229, 3 229 0, S_0x1377b0a70;
 .timescale 0 0;
P_0x1377b1d70 .param/l "k" 1 3 229, +C4<011>;
S_0x1377b1e10 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x1377b1ba0;
 .timescale 0 0;
P_0x1377b1f80 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000001011>;
S_0x1377b2080 .scope module, "inst_cu" "cu" 3 255, 5 15 0, S_0x1377b0a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /OUTPUT 1 "cu_complete";
    .port_info 4 /INPUT 3 "active_threads";
    .port_info 5 /OUTPUT 4 "compute_state";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
    .port_info 12 /INPUT 4 "read_req_rdy";
    .port_info 13 /OUTPUT 32 "read_req_addr";
    .port_info 14 /OUTPUT 4 "read_req_addr_val";
    .port_info 15 /OUTPUT 4 "read_resp_rdy";
    .port_info 16 /INPUT 64 "read_resp_data";
    .port_info 17 /INPUT 4 "read_resp_data_val";
    .port_info 18 /INPUT 4 "write_req_rdy";
    .port_info 19 /OUTPUT 32 "write_req_addr";
    .port_info 20 /OUTPUT 64 "write_req_data";
    .port_info 21 /OUTPUT 4 "write_req_val";
    .port_info 22 /INPUT 4 "write_resp_val";
P_0x1377b2280 .param/l "CU_IDX" 0 5 21, +C4<00000000000000000000000000000010>;
P_0x1377b22c0 .param/l "DATA_ADDR_WIDTH" 0 5 18, +C4<00000000000000000000000000001000>;
P_0x1377b2300 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000000010000>;
P_0x1377b2340 .param/l "INST_MSG_WIDTH" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x1377b2380 .param/l "NUM_THREADS" 0 5 16, +C4<00000000000000000000000000000100>;
P_0x1377b23c0 .param/l "PC_ADDR_WIDTH" 0 5 19, +C4<00000000000000000000000000001000>;
L_0x137b26ad0 .functor BUFZ 4, v0x1377d4890_0, C4<0000>, C4<0000>, C4<0000>;
L_0x1377c6910 .functor OR 1, v0x1377d1540_0, v0x1377d1880_0, C4<0>, C4<0>;
L_0x1377c69a0 .functor OR 1, L_0x1377c6910, v0x1377d0ec0_0, C4<0>, C4<0>;
L_0x137b26e00 .functor OR 1, L_0x1377c69a0, v0x1377d1060_0, C4<0>, C4<0>;
L_0x137b26eb0 .functor OR 1, v0x1377d1540_0, v0x1377d0ec0_0, C4<0>, C4<0>;
L_0x1377d0e40 .functor OR 1, L_0x137b26eb0, v0x1377d1200_0, C4<0>, C4<0>;
L_0x137b275f0 .functor BUFZ 2, v0x1377b4dd0_0, C4<00>, C4<00>, C4<00>;
L_0x137b276a0 .functor BUFZ 2, v0x1377bc2d0_0, C4<00>, C4<00>, C4<00>;
L_0x137b27710 .functor BUFZ 2, v0x1377c3810_0, C4<00>, C4<00>, C4<00>;
L_0x137b277d0 .functor BUFZ 2, v0x1377cad90_0, C4<00>, C4<00>, C4<00>;
v0x1377d5f40_0 .net *"_ivl_3", 0 0, L_0x1377c6910;  1 drivers
v0x1377d5ff0_0 .net *"_ivl_5", 0 0, L_0x1377c69a0;  1 drivers
v0x1377d4170_0 .net *"_ivl_9", 0 0, L_0x137b26eb0;  1 drivers
v0x137b0ad00_2 .array/port v0x137b0ad00, 2;
RS_0x13805e730 .resolv tri, v0x137b0ad00_2, L_0x137b344b0;
v0x1377d6090_0 .net8 "active_threads", 2 0, RS_0x13805e730;  2 drivers
v0x1377d6120_0 .net "alu_func", 3 0, L_0x137b27e40;  1 drivers
v0x1377d6200 .array "alu_out_data", 0 3;
v0x1377d6200_0 .net v0x1377d6200 0, 15 0, L_0x137b218c0; 1 drivers
v0x1377d6200_1 .net v0x1377d6200 1, 15 0, L_0x137b23050; 1 drivers
v0x1377d6200_2 .net v0x1377d6200 2, 15 0, L_0x137b24800; 1 drivers
v0x1377d6200_3 .net v0x1377d6200 3, 15 0, L_0x137b25fb0; 1 drivers
v0x1377d62a0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377d6330 .array "cmp_eq", 0 3;
v0x1377d6330_0 .net v0x1377d6330 0, 0 0, L_0x137b21b70; 1 drivers
v0x1377d6330_1 .net v0x1377d6330 1, 0 0, L_0x137b23300; 1 drivers
v0x1377d6330_2 .net v0x1377d6330 2, 0 0, L_0x137b24ab0; 1 drivers
v0x1377d6330_3 .net v0x1377d6330 3, 0 0, L_0x137b26260; 1 drivers
v0x1377d64e0 .array "cmp_lt", 0 3;
v0x1377d64e0_0 .net v0x1377d64e0 0, 0 0, L_0x137b21be0; 1 drivers
v0x1377d64e0_1 .net v0x1377d64e0 1, 0 0, L_0x137b23370; 1 drivers
v0x1377d64e0_2 .net v0x1377d64e0 2, 0 0, L_0x137b24b20; 1 drivers
v0x1377d64e0_3 .net v0x1377d64e0 3, 0 0, L_0x137b262d0; 1 drivers
v0x1377d66b0_0 .net "compute_state", 3 0, L_0x137b26ad0;  alias, 1 drivers
v0x1377d6740_0 .net "cu_complete", 0 0, v0x1377d4680_0;  1 drivers
v0x1377d67d0_0 .net "cu_enable", 0 0, L_0x137b28750;  1 drivers
v0x1377d6860_0 .net "cu_state", 3 0, v0x1377d4890_0;  1 drivers
v0x1377d68f0 .array "curr_pc", 0 3;
v0x1377d68f0_0 .net v0x1377d68f0 0, 7 0, L_0x137b270b0; 1 drivers
o0x138058fd0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1377d68f0_1 .net v0x1377d68f0 1, 7 0, o0x138058fd0; 0 drivers
o0x13805aa40 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1377d68f0_2 .net v0x1377d68f0 2, 7 0, o0x13805aa40; 0 drivers
o0x13805c4b0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1377d68f0_3 .net v0x1377d68f0 3, 7 0, o0x13805c4b0; 0 drivers
v0x1377d6980_0 .net "fetch_instr", 15 0, v0x1377d2fd0_0;  1 drivers
v0x1377d6a50_0 .net "fetch_req_addr", 7 0, v0x1377d3150_0;  alias, 1 drivers
v0x137b0b380_2 .array/port v0x137b0b380, 2;
RS_0x13805da40 .resolv tri, v0x137b0b380_2, L_0x137b35790;
v0x1377d6ae0_0 .net8 "fetch_req_rdy", 0 0, RS_0x13805da40;  2 drivers
v0x1377d6c90_0 .net "fetch_req_val", 0 0, v0x1377d33b0_0;  alias, 1 drivers
v0x137b0b6e0_2 .array/port v0x137b0b6e0, 2;
RS_0x13805dad0 .resolv tri, v0x137b0b6e0_2, L_0x137b365c0;
v0x1377d6d20_0 .net8 "fetch_resp_inst", 15 0, RS_0x13805dad0;  2 drivers
v0x1377d6db0_0 .net "fetch_resp_rdy", 0 0, v0x1377d3590_0;  alias, 1 drivers
v0x137b0b940_2 .array/port v0x137b0b940, 2;
RS_0x13805db60 .resolv tri, v0x137b0b940_2, L_0x137b36390;
v0x1377d6e40_0 .net8 "fetch_resp_val", 0 0, RS_0x13805db60;  2 drivers
v0x1377d6ed0_0 .net "fetch_state", 1 0, L_0x137b27a80;  1 drivers
v0x1377d6fa0_0 .net "imm", 7 0, L_0x137b27d80;  1 drivers
v0x1377d7030_0 .net "is_alu", 0 0, v0x1377d0ec0_0;  1 drivers
v0x1377d70c0_0 .net "is_branch", 0 0, v0x1377d1060_0;  1 drivers
v0x1377d7190_0 .net "is_const", 0 0, v0x1377d1200_0;  1 drivers
v0x1377d7220_0 .net "is_jr", 0 0, L_0x137b28430;  1 drivers
v0x1377d72f0_0 .net "is_load", 0 0, v0x1377d1540_0;  1 drivers
v0x1377d7380_0 .net "is_nop", 0 0, L_0x137b283c0;  1 drivers
v0x1377d7450_0 .net "is_store", 0 0, v0x1377d1880_0;  1 drivers
v0x1377d74e0 .array "lsu_load_data", 0 3;
v0x1377d74e0_0 .net v0x1377d74e0 0, 15 0, L_0x137b21df0; 1 drivers
v0x1377d74e0_1 .net v0x1377d74e0 1, 15 0, L_0x137b23580; 1 drivers
v0x1377d74e0_2 .net v0x1377d74e0 2, 15 0, L_0x137b24d30; 1 drivers
v0x1377d74e0_3 .net v0x1377d74e0 3, 15 0, L_0x137b264e0; 1 drivers
v0x1377d7670 .array "lsu_state", 0 3;
v0x1377d7670_0 .net v0x1377d7670 0, 1 0, v0x1377b4dd0_0; 1 drivers
v0x1377d7670_1 .net v0x1377d7670 1, 1 0, v0x1377bc2d0_0; 1 drivers
v0x1377d7670_2 .net v0x1377d7670 2, 1 0, v0x1377c3810_0; 1 drivers
v0x1377d7670_3 .net v0x1377d7670 3, 1 0, v0x1377cad90_0; 1 drivers
v0x1377d7700_0 .net "mem_ren", 0 0, L_0x137b27500;  1 drivers
v0x1377d6b70_0 .net "mem_wen", 0 0, L_0x137b27450;  1 drivers
v0x1377d7990 .array "next_pc", 0 3;
v0x1377d7990_0 .net v0x1377d7990 0, 7 0, L_0x137b22330; 1 drivers
v0x1377d7990_1 .net v0x1377d7990 1, 7 0, L_0x137b23ac0; 1 drivers
v0x1377d7990_2 .net v0x1377d7990 2, 7 0, L_0x137b25270; 1 drivers
v0x1377d7990_3 .net v0x1377d7990 3, 7 0, L_0x137b26a20; 1 drivers
v0x1377d7a60_0 .net "opcode", 3 0, L_0x137b28510;  1 drivers
v0x1377d7af0_0 .net "rd", 3 0, L_0x137b27b40;  1 drivers
v0x1377d7b80 .array "read_req_addr", 0 3;
v0x1377d7b80_0 .net v0x1377d7b80 0, 7 0, v0x1377b50d0_0; 1 drivers
v0x1377d7b80_1 .net v0x1377d7b80 1, 7 0, v0x1377bc5f0_0; 1 drivers
v0x1377d7b80_2 .net v0x1377d7b80 2, 7 0, v0x1377c3b70_0; 1 drivers
v0x1377d7b80_3 .net v0x1377d7b80 3, 7 0, v0x1377cb070_0; 1 drivers
v0x1377d7cb0 .array "read_req_addr_val", 0 3;
v0x1377d7cb0_0 .net v0x1377d7cb0 0, 0 0, v0x1377b5220_0; 1 drivers
v0x1377d7cb0_1 .net v0x1377d7cb0 1, 0 0, v0x1377bc710_0; 1 drivers
v0x1377d7cb0_2 .net v0x1377d7cb0 2, 0 0, v0x1377c3c90_0; 1 drivers
v0x1377d7cb0_3 .net v0x1377d7cb0 3, 0 0, v0x1377cb1c0_0; 1 drivers
v0x1377d7de0 .array "read_req_rdy", 0 3;
v0x1377d7de0_0 .net v0x1377d7de0 0, 0 0, L_0x137b28870; 1 drivers
v0x1377d7de0_1 .net v0x1377d7de0 1, 0 0, L_0x137b288e0; 1 drivers
v0x1377d7de0_2 .net v0x1377d7de0 2, 0 0, L_0x137b28950; 1 drivers
v0x1377d7de0_3 .net v0x1377d7de0 3, 0 0, L_0x137b289c0; 1 drivers
v0x1377d7f10 .array "read_resp_data", 0 3;
v0x1377d7f10_0 .net v0x1377d7f10 0, 15 0, L_0x137b29150; 1 drivers
v0x1377d7f10_1 .net v0x1377d7f10 1, 15 0, L_0x137b29290; 1 drivers
v0x1377d7f10_2 .net v0x1377d7f10 2, 15 0, L_0x137b290d0; 1 drivers
v0x1377d7f10_3 .net v0x1377d7f10 3, 15 0, L_0x137b29420; 1 drivers
v0x1377d8040 .array "read_resp_data_val", 0 3;
v0x1377d8040_0 .net v0x1377d8040 0, 0 0, L_0x137b29200; 1 drivers
v0x1377d8040_1 .net v0x1377d8040 1, 0 0, L_0x137b295c0; 1 drivers
v0x1377d8040_2 .net v0x1377d8040 2, 0 0, L_0x137b29380; 1 drivers
v0x1377d8040_3 .net v0x1377d8040 3, 0 0, L_0x137b29770; 1 drivers
v0x1377d8170 .array "read_resp_rdy", 0 3;
v0x1377d8170_0 .net v0x1377d8170 0, 0 0, v0x1377b5640_0; 1 drivers
v0x1377d8170_1 .net v0x1377d8170 1, 0 0, v0x1377bcb20_0; 1 drivers
v0x1377d8170_2 .net v0x1377d8170 2, 0 0, v0x1377c40a0_0; 1 drivers
v0x1377d8170_3 .net v0x1377d8170 3, 0 0, v0x1377cb5e0_0; 1 drivers
v0x1377d82a0_0 .net "reset", 0 0, L_0x137b28630;  1 drivers
v0x1377d8330_0 .net "rf_read_en", 0 0, L_0x137b26e00;  1 drivers
v0x1377d8440_0 .net "rf_ren", 0 0, L_0x137b27370;  1 drivers
v0x1377d84f0_0 .net "rf_wen", 0 0, L_0x137b272c0;  1 drivers
v0x1377d8580_0 .net "rf_write_en", 0 0, L_0x1377d0e40;  1 drivers
v0x1377d8690_0 .net "rimm", 3 0, L_0x137b27cf0;  1 drivers
v0x1377d8720 .array "rimm_data", 0 3;
v0x1377d8720_0 .net v0x1377d8720 0, 15 0, L_0x137b20e50; 1 drivers
v0x1377d8720_1 .net v0x1377d8720 1, 15 0, L_0x137b225c0; 1 drivers
v0x1377d8720_2 .net v0x1377d8720 2, 15 0, L_0x137b23d70; 1 drivers
v0x1377d8720_3 .net v0x1377d8720 3, 15 0, L_0x137b25520; 1 drivers
v0x1377d8870_0 .net "rs1", 3 0, L_0x137b27bb0;  1 drivers
v0x1377d8900 .array "rs1_data", 0 3;
v0x1377d8900_0 .net v0x1377d8900 0, 15 0, L_0x137b20aa0; 1 drivers
v0x1377d8900_1 .net v0x1377d8900 1, 15 0, L_0x137b223c0; 1 drivers
v0x1377d8900_2 .net v0x1377d8900 2, 15 0, L_0x137b23b70; 1 drivers
v0x1377d8900_3 .net v0x1377d8900 3, 15 0, L_0x137b25320; 1 drivers
v0x1377d8990_0 .net "rs2", 3 0, L_0x137b27c40;  1 drivers
v0x1377d8a20 .array "rs2_data", 0 3;
v0x1377d8a20_0 .net v0x1377d8a20 0, 15 0, L_0x137b20d60; 1 drivers
v0x1377d8a20_1 .net v0x1377d8a20 1, 15 0, L_0x137b224d0; 1 drivers
v0x1377d8a20_2 .net v0x1377d8a20 2, 15 0, L_0x137b23c80; 1 drivers
v0x1377d8a20_3 .net v0x1377d8a20 3, 15 0, L_0x137b25430; 1 drivers
v0x1377d8ab0 .array "write_req_addr", 0 3;
v0x1377d8ab0_0 .net v0x1377d8ab0 0, 7 0, v0x1377b5910_0; 1 drivers
v0x1377d8ab0_1 .net v0x1377d8ab0 1, 7 0, v0x1377bce30_0; 1 drivers
v0x1377d8ab0_2 .net v0x1377d8ab0 2, 7 0, v0x1377c43a0_0; 1 drivers
v0x1377d8ab0_3 .net v0x1377d8ab0 3, 7 0, v0x1377cb8d0_0; 1 drivers
v0x1377d8ba0 .array "write_req_data", 0 3;
v0x1377d8ba0_0 .net v0x1377d8ba0 0, 15 0, v0x1377b5a40_0; 1 drivers
v0x1377d8ba0_1 .net v0x1377d8ba0 1, 15 0, v0x1377bcf50_0; 1 drivers
v0x1377d8ba0_2 .net v0x1377d8ba0 2, 15 0, v0x1377c44c0_0; 1 drivers
v0x1377d8ba0_3 .net v0x1377d8ba0 3, 15 0, v0x1377cb9f0_0; 1 drivers
v0x1377d8cd0 .array "write_req_rdy", 0 3;
v0x1377d8cd0_0 .net v0x1377d8cd0 0, 0 0, L_0x137b29510; 1 drivers
v0x1377d8cd0_1 .net v0x1377d8cd0 1, 0 0, L_0x137b298f0; 1 drivers
v0x1377d8cd0_2 .net v0x1377d8cd0 2, 0 0, L_0x137b296b0; 1 drivers
v0x1377d8cd0_3 .net v0x1377d8cd0 3, 0 0, L_0x137b29a80; 1 drivers
v0x1377d8e00 .array "write_req_val", 0 3;
v0x1377d8e00_0 .net v0x1377d8e00 0, 0 0, v0x1377b5c30_0; 1 drivers
v0x1377d8e00_1 .net v0x1377d8e00 1, 0 0, v0x1377bd130_0; 1 drivers
v0x1377d8e00_2 .net v0x1377d8e00 2, 0 0, v0x1377c46a0_0; 1 drivers
v0x1377d8e00_3 .net v0x1377d8e00 3, 0 0, v0x1377cbbc0_0; 1 drivers
v0x1377d8f30 .array "write_resp_val", 0 3;
v0x1377d8f30_0 .net v0x1377d8f30 0, 0 0, L_0x137b2a140; 1 drivers
v0x1377d8f30_1 .net v0x1377d8f30 1, 0 0, L_0x137b29f70; 1 drivers
v0x1377d8f30_2 .net v0x1377d8f30 2, 0 0, L_0x137b2a020; 1 drivers
v0x1377d8f30_3 .net v0x1377d8f30 3, 0 0, L_0x137b2a1f0; 1 drivers
S_0x1377b2910 .scope generate, "genblk1[0]" "genblk1[0]" 5 203, 5 203 0, S_0x1377b2080;
 .timescale 0 0;
P_0x1377b2ae0 .param/l "i" 1 5 203, +C4<00>;
S_0x1377b2b80 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x1377b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x1377b2cf0 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x1377b2d30 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x1377b2d70 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x1377b2db0 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x1377b2df0 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x1377b2e30 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x1377b2e70 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x1377b2eb0 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x1377b2ef0 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b218c0 .functor BUFZ 16, v0x1377b3520_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b21b70 .functor BUFZ 1, v0x1377b39a0_0, C4<0>, C4<0>, C4<0>;
L_0x137b21be0 .functor BUFZ 1, v0x1377b3a30_0, C4<0>, C4<0>, C4<0>;
L_0x137b21c70 .functor BUFZ 1, v0x1377b3ad0_0, C4<0>, C4<0>, C4<0>;
v0x1377b3310_0 .net "a", 15 0, L_0x137b20aa0;  alias, 1 drivers
L_0x138078be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377b33c0_0 .net "alu_en", 0 0, L_0x138078be0;  1 drivers
v0x1377b3460_0 .net "alu_func", 3 0, L_0x137b27e40;  alias, 1 drivers
v0x1377b3520_0 .var "alu_reg_out", 15 0;
v0x1377b35d0_0 .net "b", 15 0, L_0x137b20d60;  alias, 1 drivers
v0x1377b36c0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377b3750_0 .net "cmp_eq", 0 0, L_0x137b21b70;  alias, 1 drivers
v0x1377b37f0_0 .net "cmp_lt", 0 0, L_0x137b21be0;  alias, 1 drivers
v0x1377b3890_0 .net "cmp_lte", 0 0, L_0x137b21c70;  1 drivers
v0x1377b39a0_0 .var "cmp_reg_eq", 0 0;
v0x1377b3a30_0 .var "cmp_reg_lt", 0 0;
v0x1377b3ad0_0 .var "cmp_reg_lte", 0 0;
v0x1377b3b70_0 .net "out", 15 0, L_0x137b218c0;  alias, 1 drivers
v0x1377b3c20_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
S_0x1377b3da0 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x1377b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x1377b3f10 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x1377b3f50 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x1377b3f90 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x1377b3fd0 .param/l "DONE" 1 7 71, C4<0111>;
P_0x1377b4010 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x1377b4050 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x1377b4090 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x1377b40d0 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x1377b4110 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x1377b4150 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x1377b4190 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x1377b41d0 .param/l "REQ" 1 7 67, C4<0011>;
P_0x1377b4210 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x1377b4250 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b21df0 .functor BUFZ 16, v0x1377b4b90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b4990_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377b4a20_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377b4ad0_0 .net "lsu_data_out", 15 0, L_0x137b21df0;  alias, 1 drivers
v0x1377b4b90_0 .var "lsu_data_out_reg", 15 0;
L_0x138078c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377b4c40_0 .net "lsu_en", 0 0, L_0x138078c28;  1 drivers
v0x1377b4d20_0 .net "lsu_state", 1 0, v0x1377b4dd0_0;  alias, 1 drivers
v0x1377b4dd0_0 .var "lsu_state_reg", 1 0;
v0x1377b4e80_0 .net "mem_ren", 0 0, v0x1377d1540_0;  alias, 1 drivers
v0x1377b4f20_0 .net "mem_wen", 0 0, v0x1377d1880_0;  alias, 1 drivers
v0x1377b5030_0 .net "read_req_addr", 7 0, v0x1377b50d0_0;  alias, 1 drivers
v0x1377b50d0_0 .var "read_req_addr_reg", 7 0;
v0x1377b5180_0 .net "read_req_addr_val", 0 0, v0x1377b5220_0;  alias, 1 drivers
v0x1377b5220_0 .var "read_req_addr_val_reg", 0 0;
v0x1377b52c0_0 .net "read_req_rdy", 0 0, L_0x137b28870;  alias, 1 drivers
v0x1377b5360_0 .net "read_resp_data", 15 0, L_0x137b29150;  alias, 1 drivers
v0x1377b5410_0 .net "read_resp_data_val", 0 0, L_0x137b29200;  alias, 1 drivers
v0x1377b54b0_0 .net "read_resp_rdy", 0 0, v0x1377b5640_0;  alias, 1 drivers
v0x1377b5640_0 .var "read_resp_rdy_reg", 0 0;
v0x1377b56d0_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
v0x1377b5760_0 .net "rs1", 15 0, L_0x137b20aa0;  alias, 1 drivers
v0x1377b57f0_0 .net "rs2", 15 0, L_0x137b20d60;  alias, 1 drivers
v0x1377b5880_0 .net "write_req_addr", 7 0, v0x1377b5910_0;  alias, 1 drivers
v0x1377b5910_0 .var "write_req_addr_reg", 7 0;
v0x1377b59a0_0 .net "write_req_data", 15 0, v0x1377b5a40_0;  alias, 1 drivers
v0x1377b5a40_0 .var "write_req_data_reg", 15 0;
v0x1377b5af0_0 .net "write_req_rdy", 0 0, L_0x137b29510;  alias, 1 drivers
v0x1377b5b90_0 .net "write_req_val", 0 0, v0x1377b5c30_0;  alias, 1 drivers
v0x1377b5c30_0 .var "write_req_val_reg", 0 0;
v0x1377b5cd0_0 .net "write_resp_val", 0 0, L_0x137b2a140;  alias, 1 drivers
S_0x1377b5f70 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x1377b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x1377b6150 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x1377b6190 .param/l "BGT" 1 8 46, C4<0111>;
P_0x1377b61d0 .param/l "BLT" 1 8 45, C4<0110>;
P_0x1377b6210 .param/l "BNE" 1 8 43, C4<0100>;
P_0x1377b6250 .param/l "CMP" 1 8 49, C4<1000>;
P_0x1377b6290 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x1377b62d0 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x1377b6310 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b22330 .functor BUFZ 8, v0x1377b6d60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1377b6760_0 .net "alu_func", 3 0, L_0x137b27e40;  alias, 1 drivers
v0x1377b6810_0 .net "alu_out", 15 0, L_0x137b218c0;  alias, 1 drivers
v0x1377b68a0_0 .net "br_imm", 15 0, L_0x137b20e50;  alias, 1 drivers
v0x1377b6930_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377b69c0_0 .net "cmp_eq", 0 0, L_0x137b21b70;  alias, 1 drivers
v0x1377b6a50_0 .net "cmp_lt", 0 0, L_0x137b21be0;  alias, 1 drivers
v0x1377b6b00_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377b6bb0_0 .net "curr_pc", 7 0, L_0x137b270b0;  alias, 1 drivers
v0x1377b6c40_0 .net "next_pc", 7 0, L_0x137b22330;  alias, 1 drivers
v0x1377b6d60_0 .var "next_pc_reg", 7 0;
v0x1377b6e10_0 .net "opcode", 3 0, L_0x137b28510;  alias, 1 drivers
L_0x138078c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377b6ec0_0 .net "pc_en", 0 0, L_0x138078c70;  1 drivers
v0x1377b6f60_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
S_0x1377b7110 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x1377b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x1377b72d0 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000010>;
P_0x1377b7310 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x1377b7350 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x1377b7390 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x1377b73d0 .param/l "DONE" 1 9 79, C4<0111>;
P_0x1377b7410 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x1377b7450 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x1377b7490 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x1377b74d0 .param/l "REQ" 1 9 75, C4<0011>;
P_0x1377b7510 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000000>;
P_0x1377b7550 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x1377b7590 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b20aa0 .functor BUFZ 16, v0x1377b9a00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b20d60 .functor BUFZ 16, v0x1377b9b90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b20e50 .functor BUFZ 16, v0x1377b9890_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_0 .array/port v0x1377b9150, 0;
L_0x137b20ec0 .functor BUFZ 16, v0x1377b9150_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_1 .array/port v0x1377b9150, 1;
L_0x137b20f30 .functor BUFZ 16, v0x1377b9150_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_2 .array/port v0x1377b9150, 2;
L_0x137b21010 .functor BUFZ 16, v0x1377b9150_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_3 .array/port v0x1377b9150, 3;
L_0x137b210a0 .functor BUFZ 16, v0x1377b9150_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_4 .array/port v0x1377b9150, 4;
L_0x137b21190 .functor BUFZ 16, v0x1377b9150_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_5 .array/port v0x1377b9150, 5;
L_0x137b21220 .functor BUFZ 16, v0x1377b9150_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_6 .array/port v0x1377b9150, 6;
L_0x137b21320 .functor BUFZ 16, v0x1377b9150_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_7 .array/port v0x1377b9150, 7;
L_0x137b213b0 .functor BUFZ 16, v0x1377b9150_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_8 .array/port v0x1377b9150, 8;
L_0x137b214a0 .functor BUFZ 16, v0x1377b9150_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_9 .array/port v0x1377b9150, 9;
L_0x137b21530 .functor BUFZ 16, v0x1377b9150_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_10 .array/port v0x1377b9150, 10;
L_0x137b21630 .functor BUFZ 16, v0x1377b9150_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_11 .array/port v0x1377b9150, 11;
L_0x137b216c0 .functor BUFZ 16, v0x1377b9150_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_12 .array/port v0x1377b9150, 12;
L_0x137b215c0 .functor BUFZ 16, v0x1377b9150_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_13 .array/port v0x1377b9150, 13;
L_0x137b217f0 .functor BUFZ 16, v0x1377b9150_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_14 .array/port v0x1377b9150, 14;
L_0x137b21930 .functor BUFZ 16, v0x1377b9150_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b9150_15 .array/port v0x1377b9150, 15;
L_0x137b219c0 .functor BUFZ 16, v0x1377b9150_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377b7c50_0 .net "alu_out_data", 15 0, L_0x137b218c0;  alias, 1 drivers
v0x1377b7d20_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x138078b98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1377b7db0_0 .net "cu_id", 15 0, L_0x138078b98;  1 drivers
v0x1377b7e40_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377b7f10_0 .net "decoded_imm", 7 0, L_0x137b27d80;  alias, 1 drivers
v0x1377b7fe0_0 .net "decoded_rd", 3 0, L_0x137b27b40;  alias, 1 drivers
v0x1377b8090_0 .net "decoded_rimm", 3 0, L_0x137b27cf0;  alias, 1 drivers
v0x1377b8140_0 .net "decoded_rs1", 3 0, L_0x137b27bb0;  alias, 1 drivers
v0x1377b81f0_0 .net "decoded_rs2", 3 0, L_0x137b27c40;  alias, 1 drivers
v0x1377b8300_0 .net "is_alu", 0 0, v0x1377d0ec0_0;  alias, 1 drivers
v0x1377b83a0_0 .net "is_const", 0 0, v0x1377d1200_0;  alias, 1 drivers
v0x1377b8440_0 .net "is_read", 0 0, v0x1377d1540_0;  alias, 1 drivers
v0x1377b84f0_0 .net "lsu_load_data", 15 0, L_0x137b21df0;  alias, 1 drivers
v0x1377b8580_0 .net "reg0", 15 0, L_0x137b20ec0;  1 drivers
v0x1377b8610_0 .net "reg1", 15 0, L_0x137b20f30;  1 drivers
v0x1377b86b0_0 .net "reg10", 15 0, L_0x137b21630;  1 drivers
v0x1377b8760_0 .net "reg11", 15 0, L_0x137b216c0;  1 drivers
v0x1377b8910_0 .net "reg12", 15 0, L_0x137b215c0;  1 drivers
v0x1377b89c0_0 .net "reg13", 15 0, L_0x137b217f0;  1 drivers
v0x1377b8a70_0 .net "reg14", 15 0, L_0x137b21930;  1 drivers
v0x1377b8b20_0 .net "reg15", 15 0, L_0x137b219c0;  1 drivers
v0x1377b8bd0_0 .net "reg2", 15 0, L_0x137b21010;  1 drivers
v0x1377b8c80_0 .net "reg3", 15 0, L_0x137b210a0;  1 drivers
v0x1377b8d30_0 .net "reg4", 15 0, L_0x137b21190;  1 drivers
v0x1377b8de0_0 .net "reg5", 15 0, L_0x137b21220;  1 drivers
v0x1377b8e90_0 .net "reg6", 15 0, L_0x137b21320;  1 drivers
v0x1377b8f40_0 .net "reg7", 15 0, L_0x137b213b0;  1 drivers
v0x1377b8ff0_0 .net "reg8", 15 0, L_0x137b214a0;  1 drivers
v0x1377b90a0_0 .net "reg9", 15 0, L_0x137b21530;  1 drivers
v0x1377b9150 .array "registers", 0 15, 15 0;
v0x1377b92f0_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
o0x138057e30 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1377b9380_0 .net "rf_addr", 3 0, o0x138057e30;  0 drivers
o0x138057e60 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1377b9430_0 .net "rf_data", 15 0, o0x138057e60;  0 drivers
L_0x138078b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377b8810_0 .net "rf_enable", 0 0, L_0x138078b50;  1 drivers
v0x1377b96c0_0 .net "rf_ren", 0 0, L_0x137b26e00;  alias, 1 drivers
v0x1377b9750_0 .net "rf_wen", 0 0, L_0x1377d0e40;  alias, 1 drivers
v0x1377b97e0_0 .net "rimm_data", 15 0, L_0x137b20e50;  alias, 1 drivers
v0x1377b9890_0 .var "rimm_data_reg", 15 0;
v0x1377b9920_0 .net "rs1_data", 15 0, L_0x137b20aa0;  alias, 1 drivers
v0x1377b9a00_0 .var "rs1_data_reg", 15 0;
v0x1377b9ab0_0 .net "rs2_data", 15 0, L_0x137b20d60;  alias, 1 drivers
v0x1377b9b90_0 .var "rs2_data_reg", 15 0;
S_0x1377b9e30 .scope generate, "genblk1[1]" "genblk1[1]" 5 203, 5 203 0, S_0x1377b2080;
 .timescale 0 0;
P_0x1377b7990 .param/l "i" 1 5 203, +C4<01>;
S_0x1377b9ff0 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x1377b9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x1377ba1b0 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x1377ba1f0 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x1377ba230 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x1377ba270 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x1377ba2b0 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x1377ba2f0 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x1377ba330 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x1377ba370 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x1377ba3b0 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b23050 .functor BUFZ 16, v0x1377baa20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b23300 .functor BUFZ 1, v0x1377bae80_0, C4<0>, C4<0>, C4<0>;
L_0x137b23370 .functor BUFZ 1, v0x1377baf10_0, C4<0>, C4<0>, C4<0>;
L_0x137b23400 .functor BUFZ 1, v0x1377bafb0_0, C4<0>, C4<0>, C4<0>;
v0x1377ba7e0_0 .net "a", 15 0, L_0x137b223c0;  alias, 1 drivers
L_0x138078d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377ba890_0 .net "alu_en", 0 0, L_0x138078d48;  1 drivers
v0x1377ba930_0 .net "alu_func", 3 0, L_0x137b27e40;  alias, 1 drivers
v0x1377baa20_0 .var "alu_reg_out", 15 0;
v0x1377baad0_0 .net "b", 15 0, L_0x137b224d0;  alias, 1 drivers
v0x1377baba0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377bac30_0 .net "cmp_eq", 0 0, L_0x137b23300;  alias, 1 drivers
v0x1377bacd0_0 .net "cmp_lt", 0 0, L_0x137b23370;  alias, 1 drivers
v0x1377bad70_0 .net "cmp_lte", 0 0, L_0x137b23400;  1 drivers
v0x1377bae80_0 .var "cmp_reg_eq", 0 0;
v0x1377baf10_0 .var "cmp_reg_lt", 0 0;
v0x1377bafb0_0 .var "cmp_reg_lte", 0 0;
v0x1377bb050_0 .net "out", 15 0, L_0x137b23050;  alias, 1 drivers
v0x1377bb100_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
S_0x1377bb2b0 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x1377b9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x1377bb420 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x1377bb460 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x1377bb4a0 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x1377bb4e0 .param/l "DONE" 1 7 71, C4<0111>;
P_0x1377bb520 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x1377bb560 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x1377bb5a0 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x1377bb5e0 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x1377bb620 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x1377bb660 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x1377bb6a0 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x1377bb6e0 .param/l "REQ" 1 7 67, C4<0011>;
P_0x1377bb720 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x1377bb760 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b23580 .functor BUFZ 16, v0x1377bc090_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377bbea0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377bbf30_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377bbfd0_0 .net "lsu_data_out", 15 0, L_0x137b23580;  alias, 1 drivers
v0x1377bc090_0 .var "lsu_data_out_reg", 15 0;
L_0x138078d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377bc140_0 .net "lsu_en", 0 0, L_0x138078d90;  1 drivers
v0x1377bc220_0 .net "lsu_state", 1 0, v0x1377bc2d0_0;  alias, 1 drivers
v0x1377bc2d0_0 .var "lsu_state_reg", 1 0;
v0x1377bc380_0 .net "mem_ren", 0 0, v0x1377d1540_0;  alias, 1 drivers
v0x1377bc450_0 .net "mem_wen", 0 0, v0x1377d1880_0;  alias, 1 drivers
v0x1377bc560_0 .net "read_req_addr", 7 0, v0x1377bc5f0_0;  alias, 1 drivers
v0x1377bc5f0_0 .var "read_req_addr_reg", 7 0;
v0x1377bc680_0 .net "read_req_addr_val", 0 0, v0x1377bc710_0;  alias, 1 drivers
v0x1377bc710_0 .var "read_req_addr_val_reg", 0 0;
v0x1377bc7a0_0 .net "read_req_rdy", 0 0, L_0x137b288e0;  alias, 1 drivers
v0x1377bc830_0 .net "read_resp_data", 15 0, L_0x137b29290;  alias, 1 drivers
v0x1377bc8e0_0 .net "read_resp_data_val", 0 0, L_0x137b295c0;  alias, 1 drivers
v0x1377bc980_0 .net "read_resp_rdy", 0 0, v0x1377bcb20_0;  alias, 1 drivers
v0x1377bcb20_0 .var "read_resp_rdy_reg", 0 0;
v0x1377bcbc0_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
v0x1377bcc50_0 .net "rs1", 15 0, L_0x137b223c0;  alias, 1 drivers
v0x1377bcd10_0 .net "rs2", 15 0, L_0x137b224d0;  alias, 1 drivers
v0x1377bcda0_0 .net "write_req_addr", 7 0, v0x1377bce30_0;  alias, 1 drivers
v0x1377bce30_0 .var "write_req_addr_reg", 7 0;
v0x1377bcec0_0 .net "write_req_data", 15 0, v0x1377bcf50_0;  alias, 1 drivers
v0x1377bcf50_0 .var "write_req_data_reg", 15 0;
v0x1377bcff0_0 .net "write_req_rdy", 0 0, L_0x137b298f0;  alias, 1 drivers
v0x1377bd090_0 .net "write_req_val", 0 0, v0x1377bd130_0;  alias, 1 drivers
v0x1377bd130_0 .var "write_req_val_reg", 0 0;
v0x1377bd1d0_0 .net "write_resp_val", 0 0, L_0x137b29f70;  alias, 1 drivers
S_0x1377bd470 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x1377b9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x1377bd650 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x1377bd690 .param/l "BGT" 1 8 46, C4<0111>;
P_0x1377bd6d0 .param/l "BLT" 1 8 45, C4<0110>;
P_0x1377bd710 .param/l "BNE" 1 8 43, C4<0100>;
P_0x1377bd750 .param/l "CMP" 1 8 49, C4<1000>;
P_0x1377bd790 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x1377bd7d0 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x1377bd810 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b23ac0 .functor BUFZ 8, v0x1377be2a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1377bdc60_0 .net "alu_func", 3 0, L_0x137b27e40;  alias, 1 drivers
v0x1377bdcf0_0 .net "alu_out", 15 0, L_0x137b23050;  alias, 1 drivers
v0x1377bdd80_0 .net "br_imm", 15 0, L_0x137b225c0;  alias, 1 drivers
v0x1377bde10_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377bdea0_0 .net "cmp_eq", 0 0, L_0x137b23300;  alias, 1 drivers
v0x1377bdf30_0 .net "cmp_lt", 0 0, L_0x137b23370;  alias, 1 drivers
v0x1377bdfe0_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377be0f0_0 .net "curr_pc", 7 0, o0x138058fd0;  alias, 0 drivers
v0x1377be190_0 .net "next_pc", 7 0, L_0x137b23ac0;  alias, 1 drivers
v0x1377be2a0_0 .var "next_pc_reg", 7 0;
v0x1377be330_0 .net "opcode", 3 0, L_0x137b28510;  alias, 1 drivers
L_0x138078dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377be3f0_0 .net "pc_en", 0 0, L_0x138078dd8;  1 drivers
v0x1377be480_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
S_0x1377be5f0 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x1377b9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x1377be7b0 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000010>;
P_0x1377be7f0 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x1377be830 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x1377be870 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x1377be8b0 .param/l "DONE" 1 9 79, C4<0111>;
P_0x1377be8f0 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x1377be930 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x1377be970 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x1377be9b0 .param/l "REQ" 1 9 75, C4<0011>;
P_0x1377be9f0 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000001>;
P_0x1377bea30 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x1377bea70 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b223c0 .functor BUFZ 16, v0x1377c0ed0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b224d0 .functor BUFZ 16, v0x1377c1060_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b225c0 .functor BUFZ 16, v0x1377c0d60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_0 .array/port v0x1377c0620, 0;
L_0x137b22630 .functor BUFZ 16, v0x1377c0620_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_1 .array/port v0x1377c0620, 1;
L_0x137b226c0 .functor BUFZ 16, v0x1377c0620_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_2 .array/port v0x1377c0620, 2;
L_0x137b227a0 .functor BUFZ 16, v0x1377c0620_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_3 .array/port v0x1377c0620, 3;
L_0x137b22830 .functor BUFZ 16, v0x1377c0620_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_4 .array/port v0x1377c0620, 4;
L_0x137b22920 .functor BUFZ 16, v0x1377c0620_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_5 .array/port v0x1377c0620, 5;
L_0x137b229b0 .functor BUFZ 16, v0x1377c0620_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_6 .array/port v0x1377c0620, 6;
L_0x137b22ab0 .functor BUFZ 16, v0x1377c0620_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_7 .array/port v0x1377c0620, 7;
L_0x137b22b40 .functor BUFZ 16, v0x1377c0620_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_8 .array/port v0x1377c0620, 8;
L_0x137b22c30 .functor BUFZ 16, v0x1377c0620_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_9 .array/port v0x1377c0620, 9;
L_0x137b22cc0 .functor BUFZ 16, v0x1377c0620_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_10 .array/port v0x1377c0620, 10;
L_0x137b22dc0 .functor BUFZ 16, v0x1377c0620_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_11 .array/port v0x1377c0620, 11;
L_0x137b22e50 .functor BUFZ 16, v0x1377c0620_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_12 .array/port v0x1377c0620, 12;
L_0x137b22d50 .functor BUFZ 16, v0x1377c0620_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_13 .array/port v0x1377c0620, 13;
L_0x137b22f80 .functor BUFZ 16, v0x1377c0620_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_14 .array/port v0x1377c0620, 14;
L_0x137b230c0 .functor BUFZ 16, v0x1377c0620_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c0620_15 .array/port v0x1377c0620, 15;
L_0x137b23150 .functor BUFZ 16, v0x1377c0620_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377bf150_0 .net "alu_out_data", 15 0, L_0x137b23050;  alias, 1 drivers
v0x1377bf220_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x138078d00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1377bf2b0_0 .net "cu_id", 15 0, L_0x138078d00;  1 drivers
v0x1377bf340_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377bf3d0_0 .net "decoded_imm", 7 0, L_0x137b27d80;  alias, 1 drivers
v0x1377bf4b0_0 .net "decoded_rd", 3 0, L_0x137b27b40;  alias, 1 drivers
v0x1377bf560_0 .net "decoded_rimm", 3 0, L_0x137b27cf0;  alias, 1 drivers
v0x1377bf610_0 .net "decoded_rs1", 3 0, L_0x137b27bb0;  alias, 1 drivers
v0x1377bf6c0_0 .net "decoded_rs2", 3 0, L_0x137b27c40;  alias, 1 drivers
v0x1377bf7f0_0 .net "is_alu", 0 0, v0x1377d0ec0_0;  alias, 1 drivers
v0x1377bf880_0 .net "is_const", 0 0, v0x1377d1200_0;  alias, 1 drivers
v0x1377bf910_0 .net "is_read", 0 0, v0x1377d1540_0;  alias, 1 drivers
v0x1377bf9a0_0 .net "lsu_load_data", 15 0, L_0x137b23580;  alias, 1 drivers
v0x1377bfa50_0 .net "reg0", 15 0, L_0x137b22630;  1 drivers
v0x1377bfae0_0 .net "reg1", 15 0, L_0x137b226c0;  1 drivers
v0x1377bfb80_0 .net "reg10", 15 0, L_0x137b22dc0;  1 drivers
v0x1377bfc30_0 .net "reg11", 15 0, L_0x137b22e50;  1 drivers
v0x1377bfde0_0 .net "reg12", 15 0, L_0x137b22d50;  1 drivers
v0x1377bfe90_0 .net "reg13", 15 0, L_0x137b22f80;  1 drivers
v0x1377bff40_0 .net "reg14", 15 0, L_0x137b230c0;  1 drivers
v0x1377bfff0_0 .net "reg15", 15 0, L_0x137b23150;  1 drivers
v0x1377c00a0_0 .net "reg2", 15 0, L_0x137b227a0;  1 drivers
v0x1377c0150_0 .net "reg3", 15 0, L_0x137b22830;  1 drivers
v0x1377c0200_0 .net "reg4", 15 0, L_0x137b22920;  1 drivers
v0x1377c02b0_0 .net "reg5", 15 0, L_0x137b229b0;  1 drivers
v0x1377c0360_0 .net "reg6", 15 0, L_0x137b22ab0;  1 drivers
v0x1377c0410_0 .net "reg7", 15 0, L_0x137b22b40;  1 drivers
v0x1377c04c0_0 .net "reg8", 15 0, L_0x137b22c30;  1 drivers
v0x1377c0570_0 .net "reg9", 15 0, L_0x137b22cc0;  1 drivers
v0x1377c0620 .array "registers", 0 15, 15 0;
v0x1377c07c0_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
o0x138059900 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1377c0850_0 .net "rf_addr", 3 0, o0x138059900;  0 drivers
o0x138059930 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1377c0900_0 .net "rf_data", 15 0, o0x138059930;  0 drivers
L_0x138078cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377bfce0_0 .net "rf_enable", 0 0, L_0x138078cb8;  1 drivers
v0x1377c0b90_0 .net "rf_ren", 0 0, L_0x137b26e00;  alias, 1 drivers
v0x1377c0c20_0 .net "rf_wen", 0 0, L_0x1377d0e40;  alias, 1 drivers
v0x1377c0cb0_0 .net "rimm_data", 15 0, L_0x137b225c0;  alias, 1 drivers
v0x1377c0d60_0 .var "rimm_data_reg", 15 0;
v0x1377c0df0_0 .net "rs1_data", 15 0, L_0x137b223c0;  alias, 1 drivers
v0x1377c0ed0_0 .var "rs1_data_reg", 15 0;
v0x1377c0f80_0 .net "rs2_data", 15 0, L_0x137b224d0;  alias, 1 drivers
v0x1377c1060_0 .var "rs2_data_reg", 15 0;
S_0x1377c1300 .scope generate, "genblk1[2]" "genblk1[2]" 5 203, 5 203 0, S_0x1377b2080;
 .timescale 0 0;
P_0x1377bee90 .param/l "i" 1 5 203, +C4<010>;
S_0x1377c14e0 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x1377c1300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x1377c16a0 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x1377c16e0 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x1377c1720 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x1377c1760 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x1377c17a0 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x1377c17e0 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x1377c1820 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x1377c1860 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x1377c18a0 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b24800 .functor BUFZ 16, v0x1377c1f40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b24ab0 .functor BUFZ 1, v0x1377c2380_0, C4<0>, C4<0>, C4<0>;
L_0x137b24b20 .functor BUFZ 1, v0x1377c2410_0, C4<0>, C4<0>, C4<0>;
L_0x137b24bb0 .functor BUFZ 1, v0x1377c24b0_0, C4<0>, C4<0>, C4<0>;
v0x1377c1cc0_0 .net "a", 15 0, L_0x137b23b70;  alias, 1 drivers
L_0x138078eb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377c1d70_0 .net "alu_en", 0 0, L_0x138078eb0;  1 drivers
v0x1377c1e10_0 .net "alu_func", 3 0, L_0x137b27e40;  alias, 1 drivers
v0x1377c1f40_0 .var "alu_reg_out", 15 0;
v0x1377c1ff0_0 .net "b", 15 0, L_0x137b23c80;  alias, 1 drivers
v0x1377c20a0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377c2130_0 .net "cmp_eq", 0 0, L_0x137b24ab0;  alias, 1 drivers
v0x1377c21d0_0 .net "cmp_lt", 0 0, L_0x137b24b20;  alias, 1 drivers
v0x1377c2270_0 .net "cmp_lte", 0 0, L_0x137b24bb0;  1 drivers
v0x1377c2380_0 .var "cmp_reg_eq", 0 0;
v0x1377c2410_0 .var "cmp_reg_lt", 0 0;
v0x1377c24b0_0 .var "cmp_reg_lte", 0 0;
v0x1377c2550_0 .net "out", 15 0, L_0x137b24800;  alias, 1 drivers
v0x1377c2600_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
S_0x1377c2830 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x1377c1300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x1377c29a0 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x1377c29e0 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x1377c2a20 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x1377c2a60 .param/l "DONE" 1 7 71, C4<0111>;
P_0x1377c2aa0 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x1377c2ae0 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x1377c2b20 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x1377c2b60 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x1377c2ba0 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x1377c2be0 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x1377c2c20 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x1377c2c60 .param/l "REQ" 1 7 67, C4<0011>;
P_0x1377c2ca0 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x1377c2ce0 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b24d30 .functor BUFZ 16, v0x1377c35d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c33e0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377c3470_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377c3510_0 .net "lsu_data_out", 15 0, L_0x137b24d30;  alias, 1 drivers
v0x1377c35d0_0 .var "lsu_data_out_reg", 15 0;
L_0x138078ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377c3680_0 .net "lsu_en", 0 0, L_0x138078ef8;  1 drivers
v0x1377c3760_0 .net "lsu_state", 1 0, v0x1377c3810_0;  alias, 1 drivers
v0x1377c3810_0 .var "lsu_state_reg", 1 0;
v0x1377c38c0_0 .net "mem_ren", 0 0, v0x1377d1540_0;  alias, 1 drivers
v0x1377c39d0_0 .net "mem_wen", 0 0, v0x1377d1880_0;  alias, 1 drivers
v0x1377c3ae0_0 .net "read_req_addr", 7 0, v0x1377c3b70_0;  alias, 1 drivers
v0x1377c3b70_0 .var "read_req_addr_reg", 7 0;
v0x1377c3c00_0 .net "read_req_addr_val", 0 0, v0x1377c3c90_0;  alias, 1 drivers
v0x1377c3c90_0 .var "read_req_addr_val_reg", 0 0;
v0x1377c3d20_0 .net "read_req_rdy", 0 0, L_0x137b28950;  alias, 1 drivers
v0x1377c3dc0_0 .net "read_resp_data", 15 0, L_0x137b290d0;  alias, 1 drivers
v0x1377c3e70_0 .net "read_resp_data_val", 0 0, L_0x137b29380;  alias, 1 drivers
v0x1377c3f10_0 .net "read_resp_rdy", 0 0, v0x1377c40a0_0;  alias, 1 drivers
v0x1377c40a0_0 .var "read_resp_rdy_reg", 0 0;
v0x1377c4130_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
v0x1377c41c0_0 .net "rs1", 15 0, L_0x137b23b70;  alias, 1 drivers
v0x1377c4280_0 .net "rs2", 15 0, L_0x137b23c80;  alias, 1 drivers
v0x1377c4310_0 .net "write_req_addr", 7 0, v0x1377c43a0_0;  alias, 1 drivers
v0x1377c43a0_0 .var "write_req_addr_reg", 7 0;
v0x1377c4430_0 .net "write_req_data", 15 0, v0x1377c44c0_0;  alias, 1 drivers
v0x1377c44c0_0 .var "write_req_data_reg", 15 0;
v0x1377c4560_0 .net "write_req_rdy", 0 0, L_0x137b296b0;  alias, 1 drivers
v0x1377c4600_0 .net "write_req_val", 0 0, v0x1377c46a0_0;  alias, 1 drivers
v0x1377c46a0_0 .var "write_req_val_reg", 0 0;
v0x1377c4740_0 .net "write_resp_val", 0 0, L_0x137b2a020;  alias, 1 drivers
S_0x1377c49e0 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x1377c1300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x1377c4bc0 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x1377c4c00 .param/l "BGT" 1 8 46, C4<0111>;
P_0x1377c4c40 .param/l "BLT" 1 8 45, C4<0110>;
P_0x1377c4c80 .param/l "BNE" 1 8 43, C4<0100>;
P_0x1377c4cc0 .param/l "CMP" 1 8 49, C4<1000>;
P_0x1377c4d00 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x1377c4d40 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x1377c4d80 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b25270 .functor BUFZ 8, v0x1377c57b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1377c51d0_0 .net "alu_func", 3 0, L_0x137b27e40;  alias, 1 drivers
v0x1377c5260_0 .net "alu_out", 15 0, L_0x137b24800;  alias, 1 drivers
v0x1377c52f0_0 .net "br_imm", 15 0, L_0x137b23d70;  alias, 1 drivers
v0x1377c5380_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377c5410_0 .net "cmp_eq", 0 0, L_0x137b24ab0;  alias, 1 drivers
v0x1377c54a0_0 .net "cmp_lt", 0 0, L_0x137b24b20;  alias, 1 drivers
v0x1377c5550_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377c55e0_0 .net "curr_pc", 7 0, o0x13805aa40;  alias, 0 drivers
v0x1377c5680_0 .net "next_pc", 7 0, L_0x137b25270;  alias, 1 drivers
v0x1377c57b0_0 .var "next_pc_reg", 7 0;
v0x1377c5860_0 .net "opcode", 3 0, L_0x137b28510;  alias, 1 drivers
L_0x138078f40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377c5900_0 .net "pc_en", 0 0, L_0x138078f40;  1 drivers
v0x1377c59a0_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
S_0x1377c5b50 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x1377c1300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x1377c5d10 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000010>;
P_0x1377c5d50 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x1377c5d90 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x1377c5dd0 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x1377c5e10 .param/l "DONE" 1 9 79, C4<0111>;
P_0x1377c5e50 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x1377c5e90 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x1377c5ed0 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x1377c5f10 .param/l "REQ" 1 9 75, C4<0011>;
P_0x1377c5f50 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000010>;
P_0x1377c5f90 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x1377c5fd0 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b23b70 .functor BUFZ 16, v0x1377c8520_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b23c80 .functor BUFZ 16, v0x1377c86b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b23d70 .functor BUFZ 16, v0x1377c83b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_0 .array/port v0x1377c7c50, 0;
L_0x137b23de0 .functor BUFZ 16, v0x1377c7c50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_1 .array/port v0x1377c7c50, 1;
L_0x137b23e70 .functor BUFZ 16, v0x1377c7c50_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_2 .array/port v0x1377c7c50, 2;
L_0x137b23f50 .functor BUFZ 16, v0x1377c7c50_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_3 .array/port v0x1377c7c50, 3;
L_0x137b23fe0 .functor BUFZ 16, v0x1377c7c50_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_4 .array/port v0x1377c7c50, 4;
L_0x137b240d0 .functor BUFZ 16, v0x1377c7c50_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_5 .array/port v0x1377c7c50, 5;
L_0x137b24160 .functor BUFZ 16, v0x1377c7c50_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_6 .array/port v0x1377c7c50, 6;
L_0x137b24260 .functor BUFZ 16, v0x1377c7c50_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_7 .array/port v0x1377c7c50, 7;
L_0x137b242f0 .functor BUFZ 16, v0x1377c7c50_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_8 .array/port v0x1377c7c50, 8;
L_0x137b243e0 .functor BUFZ 16, v0x1377c7c50_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_9 .array/port v0x1377c7c50, 9;
L_0x137b24470 .functor BUFZ 16, v0x1377c7c50_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_10 .array/port v0x1377c7c50, 10;
L_0x137b24570 .functor BUFZ 16, v0x1377c7c50_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_11 .array/port v0x1377c7c50, 11;
L_0x137b24600 .functor BUFZ 16, v0x1377c7c50_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_12 .array/port v0x1377c7c50, 12;
L_0x137b24500 .functor BUFZ 16, v0x1377c7c50_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_13 .array/port v0x1377c7c50, 13;
L_0x137b24730 .functor BUFZ 16, v0x1377c7c50_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_14 .array/port v0x1377c7c50, 14;
L_0x137b24870 .functor BUFZ 16, v0x1377c7c50_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c7c50_15 .array/port v0x1377c7c50, 15;
L_0x137b24900 .functor BUFZ 16, v0x1377c7c50_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377c6690_0 .net "alu_out_data", 15 0, L_0x137b24800;  alias, 1 drivers
v0x1377c6760_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x138078e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1377c67f0_0 .net "cu_id", 15 0, L_0x138078e68;  1 drivers
v0x1377c6880_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377c6a10_0 .net "decoded_imm", 7 0, L_0x137b27d80;  alias, 1 drivers
v0x1377c6ae0_0 .net "decoded_rd", 3 0, L_0x137b27b40;  alias, 1 drivers
v0x1377c6bb0_0 .net "decoded_rimm", 3 0, L_0x137b27cf0;  alias, 1 drivers
v0x1377c6c80_0 .net "decoded_rs1", 3 0, L_0x137b27bb0;  alias, 1 drivers
v0x1377c6d50_0 .net "decoded_rs2", 3 0, L_0x137b27c40;  alias, 1 drivers
v0x1377c6e60_0 .net "is_alu", 0 0, v0x1377d0ec0_0;  alias, 1 drivers
v0x1377c6f30_0 .net "is_const", 0 0, v0x1377d1200_0;  alias, 1 drivers
v0x1377c7000_0 .net "is_read", 0 0, v0x1377d1540_0;  alias, 1 drivers
v0x1377c7090_0 .net "lsu_load_data", 15 0, L_0x137b24d30;  alias, 1 drivers
v0x1377c7120_0 .net "reg0", 15 0, L_0x137b23de0;  1 drivers
v0x1377c71b0_0 .net "reg1", 15 0, L_0x137b23e70;  1 drivers
v0x1377c7240_0 .net "reg10", 15 0, L_0x137b24570;  1 drivers
v0x1377c72d0_0 .net "reg11", 15 0, L_0x137b24600;  1 drivers
v0x1377c7460_0 .net "reg12", 15 0, L_0x137b24500;  1 drivers
v0x1377c74f0_0 .net "reg13", 15 0, L_0x137b24730;  1 drivers
v0x1377c7580_0 .net "reg14", 15 0, L_0x137b24870;  1 drivers
v0x1377c7620_0 .net "reg15", 15 0, L_0x137b24900;  1 drivers
v0x1377c76d0_0 .net "reg2", 15 0, L_0x137b23f50;  1 drivers
v0x1377c7780_0 .net "reg3", 15 0, L_0x137b23fe0;  1 drivers
v0x1377c7830_0 .net "reg4", 15 0, L_0x137b240d0;  1 drivers
v0x1377c78e0_0 .net "reg5", 15 0, L_0x137b24160;  1 drivers
v0x1377c7990_0 .net "reg6", 15 0, L_0x137b24260;  1 drivers
v0x1377c7a40_0 .net "reg7", 15 0, L_0x137b242f0;  1 drivers
v0x1377c7af0_0 .net "reg8", 15 0, L_0x137b243e0;  1 drivers
v0x1377c7ba0_0 .net "reg9", 15 0, L_0x137b24470;  1 drivers
v0x1377c7c50 .array "registers", 0 15, 15 0;
v0x1377c7df0_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
o0x13805b370 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1377c7e80_0 .net "rf_addr", 3 0, o0x13805b370;  0 drivers
o0x13805b3a0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1377c7f30_0 .net "rf_data", 15 0, o0x13805b3a0;  0 drivers
L_0x138078e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377c7380_0 .net "rf_enable", 0 0, L_0x138078e20;  1 drivers
v0x1377c81c0_0 .net "rf_ren", 0 0, L_0x137b26e00;  alias, 1 drivers
v0x1377c8250_0 .net "rf_wen", 0 0, L_0x1377d0e40;  alias, 1 drivers
v0x1377c8320_0 .net "rimm_data", 15 0, L_0x137b23d70;  alias, 1 drivers
v0x1377c83b0_0 .var "rimm_data_reg", 15 0;
v0x1377c8440_0 .net "rs1_data", 15 0, L_0x137b23b70;  alias, 1 drivers
v0x1377c8520_0 .var "rs1_data_reg", 15 0;
v0x1377c85d0_0 .net "rs2_data", 15 0, L_0x137b23c80;  alias, 1 drivers
v0x1377c86b0_0 .var "rs2_data_reg", 15 0;
S_0x1377c8950 .scope generate, "genblk1[3]" "genblk1[3]" 5 203, 5 203 0, S_0x1377b2080;
 .timescale 0 0;
P_0x1377c8b10 .param/l "i" 1 5 203, +C4<011>;
S_0x1377c8ba0 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x1377c8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x1377c8d10 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x1377c8d50 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x1377c8d90 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x1377c8dd0 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x1377c8e10 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x1377c8e50 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x1377c8e90 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x1377c8ed0 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x1377c8f10 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b25fb0 .functor BUFZ 16, v0x1377c9500_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b26260 .functor BUFZ 1, v0x1377c9980_0, C4<0>, C4<0>, C4<0>;
L_0x137b262d0 .functor BUFZ 1, v0x1377c9a10_0, C4<0>, C4<0>, C4<0>;
L_0x137b26360 .functor BUFZ 1, v0x1377c9ab0_0, C4<0>, C4<0>, C4<0>;
v0x1377c9300_0 .net "a", 15 0, L_0x137b25320;  alias, 1 drivers
L_0x138079018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377c93b0_0 .net "alu_en", 0 0, L_0x138079018;  1 drivers
v0x1377c9450_0 .net "alu_func", 3 0, L_0x137b27e40;  alias, 1 drivers
v0x1377c9500_0 .var "alu_reg_out", 15 0;
v0x1377c95b0_0 .net "b", 15 0, L_0x137b25430;  alias, 1 drivers
v0x1377c96a0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377c9730_0 .net "cmp_eq", 0 0, L_0x137b26260;  alias, 1 drivers
v0x1377c97d0_0 .net "cmp_lt", 0 0, L_0x137b262d0;  alias, 1 drivers
v0x1377c9870_0 .net "cmp_lte", 0 0, L_0x137b26360;  1 drivers
v0x1377c9980_0 .var "cmp_reg_eq", 0 0;
v0x1377c9a10_0 .var "cmp_reg_lt", 0 0;
v0x1377c9ab0_0 .var "cmp_reg_lte", 0 0;
v0x1377c9b50_0 .net "out", 15 0, L_0x137b25fb0;  alias, 1 drivers
v0x1377c9c00_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
S_0x1377c9d70 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x1377c8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x1377c9ee0 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x1377c9f20 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x1377c9f60 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x1377c9fa0 .param/l "DONE" 1 7 71, C4<0111>;
P_0x1377c9fe0 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x1377ca020 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x1377ca060 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x1377ca0a0 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x1377ca0e0 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x1377ca120 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x1377ca160 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x1377ca1a0 .param/l "REQ" 1 7 67, C4<0011>;
P_0x1377ca1e0 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x1377ca220 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b264e0 .functor BUFZ 16, v0x1377cab50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ca960_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377ca9f0_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377caa90_0 .net "lsu_data_out", 15 0, L_0x137b264e0;  alias, 1 drivers
v0x1377cab50_0 .var "lsu_data_out_reg", 15 0;
L_0x138079060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377cac00_0 .net "lsu_en", 0 0, L_0x138079060;  1 drivers
v0x1377cace0_0 .net "lsu_state", 1 0, v0x1377cad90_0;  alias, 1 drivers
v0x1377cad90_0 .var "lsu_state_reg", 1 0;
v0x1377cae40_0 .net "mem_ren", 0 0, v0x1377d1540_0;  alias, 1 drivers
v0x1377caed0_0 .net "mem_wen", 0 0, v0x1377d1880_0;  alias, 1 drivers
v0x1377cafe0_0 .net "read_req_addr", 7 0, v0x1377cb070_0;  alias, 1 drivers
v0x1377cb070_0 .var "read_req_addr_reg", 7 0;
v0x1377cb120_0 .net "read_req_addr_val", 0 0, v0x1377cb1c0_0;  alias, 1 drivers
v0x1377cb1c0_0 .var "read_req_addr_val_reg", 0 0;
v0x1377cb260_0 .net "read_req_rdy", 0 0, L_0x137b289c0;  alias, 1 drivers
v0x1377cb300_0 .net "read_resp_data", 15 0, L_0x137b29420;  alias, 1 drivers
v0x1377cb3b0_0 .net "read_resp_data_val", 0 0, L_0x137b29770;  alias, 1 drivers
v0x1377cb450_0 .net "read_resp_rdy", 0 0, v0x1377cb5e0_0;  alias, 1 drivers
v0x1377cb5e0_0 .var "read_resp_rdy_reg", 0 0;
v0x1377cb670_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
v0x1377cb700_0 .net "rs1", 15 0, L_0x137b25320;  alias, 1 drivers
v0x1377cb7b0_0 .net "rs2", 15 0, L_0x137b25430;  alias, 1 drivers
v0x1377cb840_0 .net "write_req_addr", 7 0, v0x1377cb8d0_0;  alias, 1 drivers
v0x1377cb8d0_0 .var "write_req_addr_reg", 7 0;
v0x1377cb960_0 .net "write_req_data", 15 0, v0x1377cb9f0_0;  alias, 1 drivers
v0x1377cb9f0_0 .var "write_req_data_reg", 15 0;
v0x1377cba80_0 .net "write_req_rdy", 0 0, L_0x137b29a80;  alias, 1 drivers
v0x1377cbb20_0 .net "write_req_val", 0 0, v0x1377cbbc0_0;  alias, 1 drivers
v0x1377cbbc0_0 .var "write_req_val_reg", 0 0;
v0x1377cbc60_0 .net "write_resp_val", 0 0, L_0x137b2a1f0;  alias, 1 drivers
S_0x1377cbf00 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x1377c8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x1377cc0e0 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x1377cc120 .param/l "BGT" 1 8 46, C4<0111>;
P_0x1377cc160 .param/l "BLT" 1 8 45, C4<0110>;
P_0x1377cc1a0 .param/l "BNE" 1 8 43, C4<0100>;
P_0x1377cc1e0 .param/l "CMP" 1 8 49, C4<1000>;
P_0x1377cc220 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x1377cc260 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x1377cc2a0 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b26a20 .functor BUFZ 8, v0x1377cccd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1377cc6f0_0 .net "alu_func", 3 0, L_0x137b27e40;  alias, 1 drivers
v0x1377cc780_0 .net "alu_out", 15 0, L_0x137b25fb0;  alias, 1 drivers
v0x1377cc810_0 .net "br_imm", 15 0, L_0x137b25520;  alias, 1 drivers
v0x1377cc8a0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377cc930_0 .net "cmp_eq", 0 0, L_0x137b26260;  alias, 1 drivers
v0x1377cc9c0_0 .net "cmp_lt", 0 0, L_0x137b262d0;  alias, 1 drivers
v0x1377cca70_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377ccb00_0 .net "curr_pc", 7 0, o0x13805c4b0;  alias, 0 drivers
v0x1377ccba0_0 .net "next_pc", 7 0, L_0x137b26a20;  alias, 1 drivers
v0x1377cccd0_0 .var "next_pc_reg", 7 0;
v0x1377ccd80_0 .net "opcode", 3 0, L_0x137b28510;  alias, 1 drivers
L_0x1380790a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377cce20_0 .net "pc_en", 0 0, L_0x1380790a8;  1 drivers
v0x1377ccec0_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
S_0x1377cd070 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x1377c8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x1377cd230 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000010>;
P_0x1377cd270 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x1377cd2b0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x1377cd2f0 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x1377cd330 .param/l "DONE" 1 9 79, C4<0111>;
P_0x1377cd370 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x1377cd3b0 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x1377cd3f0 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x1377cd430 .param/l "REQ" 1 9 75, C4<0011>;
P_0x1377cd470 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000011>;
P_0x1377cd4b0 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x1377cd4f0 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b25320 .functor BUFZ 16, v0x1377cf880_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b25430 .functor BUFZ 16, v0x1377cfa10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b25520 .functor BUFZ 16, v0x1377cf710_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_0 .array/port v0x1377ceff0, 0;
L_0x137b25590 .functor BUFZ 16, v0x1377ceff0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_1 .array/port v0x1377ceff0, 1;
L_0x137b25620 .functor BUFZ 16, v0x1377ceff0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_2 .array/port v0x1377ceff0, 2;
L_0x137b25700 .functor BUFZ 16, v0x1377ceff0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_3 .array/port v0x1377ceff0, 3;
L_0x137b25790 .functor BUFZ 16, v0x1377ceff0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_4 .array/port v0x1377ceff0, 4;
L_0x137b25880 .functor BUFZ 16, v0x1377ceff0_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_5 .array/port v0x1377ceff0, 5;
L_0x137b25910 .functor BUFZ 16, v0x1377ceff0_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_6 .array/port v0x1377ceff0, 6;
L_0x137b25a10 .functor BUFZ 16, v0x1377ceff0_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_7 .array/port v0x1377ceff0, 7;
L_0x137b25aa0 .functor BUFZ 16, v0x1377ceff0_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_8 .array/port v0x1377ceff0, 8;
L_0x137b25b90 .functor BUFZ 16, v0x1377ceff0_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_9 .array/port v0x1377ceff0, 9;
L_0x137b25c20 .functor BUFZ 16, v0x1377ceff0_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_10 .array/port v0x1377ceff0, 10;
L_0x137b25d20 .functor BUFZ 16, v0x1377ceff0_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_11 .array/port v0x1377ceff0, 11;
L_0x137b25db0 .functor BUFZ 16, v0x1377ceff0_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_12 .array/port v0x1377ceff0, 12;
L_0x137b25cb0 .functor BUFZ 16, v0x1377ceff0_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_13 .array/port v0x1377ceff0, 13;
L_0x137b25ee0 .functor BUFZ 16, v0x1377ceff0_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_14 .array/port v0x1377ceff0, 14;
L_0x137b26020 .functor BUFZ 16, v0x1377ceff0_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ceff0_15 .array/port v0x1377ceff0, 15;
L_0x137b260b0 .functor BUFZ 16, v0x1377ceff0_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377cdb90_0 .net "alu_out_data", 15 0, L_0x137b25fb0;  alias, 1 drivers
v0x1377cdc60_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x138078fd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1377cdcf0_0 .net "cu_id", 15 0, L_0x138078fd0;  1 drivers
v0x1377cdd80_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377cde10_0 .net "decoded_imm", 7 0, L_0x137b27d80;  alias, 1 drivers
v0x1377cdef0_0 .net "decoded_rd", 3 0, L_0x137b27b40;  alias, 1 drivers
v0x1377cdf90_0 .net "decoded_rimm", 3 0, L_0x137b27cf0;  alias, 1 drivers
v0x1377ce030_0 .net "decoded_rs1", 3 0, L_0x137b27bb0;  alias, 1 drivers
v0x1377ce0d0_0 .net "decoded_rs2", 3 0, L_0x137b27c40;  alias, 1 drivers
v0x1377ce1e0_0 .net "is_alu", 0 0, v0x1377d0ec0_0;  alias, 1 drivers
v0x1377ce270_0 .net "is_const", 0 0, v0x1377d1200_0;  alias, 1 drivers
v0x1377ce300_0 .net "is_read", 0 0, v0x1377d1540_0;  alias, 1 drivers
v0x1377ce390_0 .net "lsu_load_data", 15 0, L_0x137b264e0;  alias, 1 drivers
v0x1377ce440_0 .net "reg0", 15 0, L_0x137b25590;  1 drivers
v0x1377ce4d0_0 .net "reg1", 15 0, L_0x137b25620;  1 drivers
v0x1377ce560_0 .net "reg10", 15 0, L_0x137b25d20;  1 drivers
v0x1377ce600_0 .net "reg11", 15 0, L_0x137b25db0;  1 drivers
v0x1377ce7b0_0 .net "reg12", 15 0, L_0x137b25cb0;  1 drivers
v0x1377ce860_0 .net "reg13", 15 0, L_0x137b25ee0;  1 drivers
v0x1377ce910_0 .net "reg14", 15 0, L_0x137b26020;  1 drivers
v0x1377ce9c0_0 .net "reg15", 15 0, L_0x137b260b0;  1 drivers
v0x1377cea70_0 .net "reg2", 15 0, L_0x137b25700;  1 drivers
v0x1377ceb20_0 .net "reg3", 15 0, L_0x137b25790;  1 drivers
v0x1377cebd0_0 .net "reg4", 15 0, L_0x137b25880;  1 drivers
v0x1377cec80_0 .net "reg5", 15 0, L_0x137b25910;  1 drivers
v0x1377ced30_0 .net "reg6", 15 0, L_0x137b25a10;  1 drivers
v0x1377cede0_0 .net "reg7", 15 0, L_0x137b25aa0;  1 drivers
v0x1377cee90_0 .net "reg8", 15 0, L_0x137b25b90;  1 drivers
v0x1377cef40_0 .net "reg9", 15 0, L_0x137b25c20;  1 drivers
v0x1377ceff0 .array "registers", 0 15, 15 0;
v0x1377cf190_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
o0x13805cde0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1377cf220_0 .net "rf_addr", 3 0, o0x13805cde0;  0 drivers
o0x13805ce10 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1377cf2d0_0 .net "rf_data", 15 0, o0x13805ce10;  0 drivers
L_0x138078f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377ce6b0_0 .net "rf_enable", 0 0, L_0x138078f88;  1 drivers
v0x1377cf560_0 .net "rf_ren", 0 0, L_0x137b26e00;  alias, 1 drivers
v0x1377cf5f0_0 .net "rf_wen", 0 0, L_0x1377d0e40;  alias, 1 drivers
v0x1377cf680_0 .net "rimm_data", 15 0, L_0x137b25520;  alias, 1 drivers
v0x1377cf710_0 .var "rimm_data_reg", 15 0;
v0x1377cf7a0_0 .net "rs1_data", 15 0, L_0x137b25320;  alias, 1 drivers
v0x1377cf880_0 .var "rs1_data_reg", 15 0;
v0x1377cf930_0 .net "rs2_data", 15 0, L_0x137b25430;  alias, 1 drivers
v0x1377cfa10_0 .var "rs2_data_reg", 15 0;
S_0x1377cfcb0 .scope module, "inst_decoder" "decoder" 5 166, 10 9 0, S_0x1377b2080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 4 "rd";
    .port_info 5 /OUTPUT 4 "rs1";
    .port_info 6 /OUTPUT 4 "rs2";
    .port_info 7 /OUTPUT 4 "rimm";
    .port_info 8 /OUTPUT 8 "imm";
    .port_info 9 /OUTPUT 4 "alu_func";
    .port_info 10 /OUTPUT 4 "opcode";
    .port_info 11 /OUTPUT 1 "is_alu";
    .port_info 12 /OUTPUT 1 "is_branch";
    .port_info 13 /OUTPUT 1 "is_const";
    .port_info 14 /OUTPUT 1 "is_load";
    .port_info 15 /OUTPUT 1 "is_store";
    .port_info 16 /OUTPUT 1 "is_nop";
    .port_info 17 /OUTPUT 1 "is_jr";
P_0x150810400 .param/l "ADD" 1 10 41, C4<0000>;
P_0x150810440 .param/l "BEQ" 1 10 46, C4<0101>;
P_0x150810480 .param/l "BGT" 1 10 48, C4<0111>;
P_0x1508104c0 .param/l "BLT" 1 10 47, C4<0110>;
P_0x150810500 .param/l "BNE" 1 10 45, C4<0100>;
P_0x150810540 .param/l "CONST" 1 10 49, C4<1000>;
P_0x150810580 .param/l "DECODE" 1 10 66, C4<0010>;
P_0x1508105c0 .param/l "DIV" 1 10 44, C4<0011>;
P_0x150810600 .param/l "INST_MSG_WIDTH" 0 10 11, +C4<00000000000000000000000000010000>;
P_0x150810640 .param/l "JR" 1 10 53, C4<1100>;
P_0x150810680 .param/l "LW" 1 10 50, C4<1001>;
P_0x1508106c0 .param/l "MUL" 1 10 43, C4<0010>;
P_0x150810700 .param/l "NOP" 1 10 52, C4<1011>;
P_0x150810740 .param/l "PC_ADDR_WIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x150810780 .param/l "SUB" 1 10 42, C4<0001>;
P_0x1508107c0 .param/l "SW" 1 10 51, C4<1010>;
P_0x150810800 .param/l "alu_add" 1 10 56, C4<0000>;
P_0x150810840 .param/l "alu_and" 1 10 60, C4<0100>;
P_0x150810880 .param/l "alu_cmp" 1 10 64, C4<1000>;
P_0x1508108c0 .param/l "alu_div" 1 10 59, C4<0011>;
P_0x150810900 .param/l "alu_mul" 1 10 58, C4<0010>;
P_0x150810940 .param/l "alu_or" 1 10 61, C4<0101>;
P_0x150810980 .param/l "alu_sll" 1 10 63, C4<1111>;
P_0x1508109c0 .param/l "alu_srl" 1 10 62, C4<0110>;
P_0x150810a00 .param/l "alu_sub" 1 10 57, C4<0001>;
L_0x137b27b40 .functor BUFZ 4, v0x1377d1ab0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b27bb0 .functor BUFZ 4, v0x1377d1ff0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b27c40 .functor BUFZ 4, v0x1377d2190_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b27cf0 .functor BUFZ 4, v0x1377d1e50_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b27d80 .functor BUFZ 8, v0x1377d0c70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b27e40 .functor BUFZ 4, v0x1377d09a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b283c0 .functor BUFZ 1, v0x1377d1760_0, C4<0>, C4<0>, C4<0>;
L_0x137b28430 .functor BUFZ 1, v0x1377d1320_0, C4<0>, C4<0>, C4<0>;
v0x1377d0800_0 .net "alu_func", 3 0, L_0x137b27e40;  alias, 1 drivers
v0x1377d09a0_0 .var "alu_func_reg", 3 0;
v0x1377d0a40_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377d0ad0_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377d0b60_0 .net "imm", 7 0, L_0x137b27d80;  alias, 1 drivers
v0x1377d0c70_0 .var "imm_reg", 7 0;
v0x1377d0d00_0 .net "instr", 15 0, v0x1377d2fd0_0;  alias, 1 drivers
v0x1377d0db0_0 .net "is_alu", 0 0, v0x1377d0ec0_0;  alias, 1 drivers
v0x1377d0ec0_0 .var "is_alu_reg", 0 0;
v0x1377d0fd0_0 .net "is_branch", 0 0, v0x1377d1060_0;  alias, 1 drivers
v0x1377d1060_0 .var "is_branch_reg", 0 0;
v0x1377d10f0_0 .net "is_const", 0 0, v0x1377d1200_0;  alias, 1 drivers
v0x1377d1200_0 .var "is_const_reg", 0 0;
v0x1377d1290_0 .net "is_jr", 0 0, L_0x137b28430;  alias, 1 drivers
v0x1377d1320_0 .var "is_jr_reg", 0 0;
v0x1377d13b0_0 .net "is_load", 0 0, v0x1377d1540_0;  alias, 1 drivers
v0x1377d1540_0 .var "is_load_reg", 0 0;
v0x1377d16d0_0 .net "is_nop", 0 0, L_0x137b283c0;  alias, 1 drivers
v0x1377d1760_0 .var "is_nop_reg", 0 0;
v0x1377d17f0_0 .net "is_store", 0 0, v0x1377d1880_0;  alias, 1 drivers
v0x1377d1880_0 .var "is_store_reg", 0 0;
v0x1377d1910_0 .net "opcode", 3 0, L_0x137b28510;  alias, 1 drivers
v0x1377d19a0_0 .net "rd", 3 0, L_0x137b27b40;  alias, 1 drivers
v0x1377d1ab0_0 .var "rd_reg", 3 0;
v0x1377d1b40_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
v0x1377c2690_0 .net "rimm", 3 0, L_0x137b27cf0;  alias, 1 drivers
v0x1377d1e50_0 .var "rimm_reg", 3 0;
v0x1377d1ee0_0 .net "rs1", 3 0, L_0x137b27bb0;  alias, 1 drivers
v0x1377d1ff0_0 .var "rs1_reg", 3 0;
v0x1377d2080_0 .net "rs2", 3 0, L_0x137b27c40;  alias, 1 drivers
v0x1377d2190_0 .var "rs2_reg", 3 0;
L_0x137b28510 .part v0x1377d2fd0_0, 12, 4;
S_0x1377d22b0 .scope module, "inst_fetcher" "fetcher" 5 147, 11 12 0, S_0x1377b2080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 8 "curr_pc";
    .port_info 4 /OUTPUT 2 "fetch_state";
    .port_info 5 /OUTPUT 16 "fetch_instr";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
P_0x1377d2470 .param/l "DECODE" 1 11 41, C4<0010>;
P_0x1377d24b0 .param/l "DONE" 1 11 46, C4<0111>;
P_0x1377d24f0 .param/l "EXECUTE" 1 11 44, C4<0101>;
P_0x1377d2530 .param/l "FETCH" 1 11 40, C4<0001>;
P_0x1377d2570 .param/l "FT_DONE" 1 11 52, C4<11>;
P_0x1377d25b0 .param/l "FT_IDLE" 1 11 49, C4<00>;
P_0x1377d25f0 .param/l "FT_REQ" 1 11 50, C4<01>;
P_0x1377d2630 .param/l "FT_WAIT" 1 11 51, C4<10>;
P_0x1377d2670 .param/l "IDLE" 1 11 39, C4<0000>;
P_0x1377d26b0 .param/l "INST_MSG_WIDTH" 0 11 14, +C4<00000000000000000000000000010000>;
P_0x1377d26f0 .param/l "PC_ADDR_WIDTH" 0 11 13, +C4<00000000000000000000000000001000>;
P_0x1377d2730 .param/l "REQ" 1 11 42, C4<0011>;
P_0x1377d2770 .param/l "WAIT" 1 11 43, C4<0100>;
P_0x1377d27b0 .param/l "WRITEBACK" 1 11 45, C4<0110>;
L_0x137b27a80 .functor BUFZ 2, v0x1377d3780_0, C4<00>, C4<00>, C4<00>;
v0x1377d2d30_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377d2dc0_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377d2e50_0 .net "curr_pc", 7 0, L_0x137b270b0;  alias, 1 drivers
v0x1377d2f20_0 .net "fetch_instr", 15 0, v0x1377d2fd0_0;  alias, 1 drivers
v0x1377d2fd0_0 .var "fetch_instr_reg", 15 0;
v0x1377d30a0_0 .net "fetch_req_addr", 7 0, v0x1377d3150_0;  alias, 1 drivers
v0x1377d3150_0 .var "fetch_req_addr_reg", 7 0;
v0x1377d3200_0 .net8 "fetch_req_rdy", 0 0, RS_0x13805da40;  alias, 2 drivers
v0x1377d32a0_0 .net "fetch_req_val", 0 0, v0x1377d33b0_0;  alias, 1 drivers
v0x1377d33b0_0 .var "fetch_req_val_reg", 0 0;
v0x1377d3440_0 .net8 "fetch_resp_inst", 15 0, RS_0x13805dad0;  alias, 2 drivers
v0x1377d34f0_0 .net "fetch_resp_rdy", 0 0, v0x1377d3590_0;  alias, 1 drivers
v0x1377d3590_0 .var "fetch_resp_rdy_reg", 0 0;
v0x1377d3630_0 .net8 "fetch_resp_val", 0 0, RS_0x13805db60;  alias, 2 drivers
v0x1377d36d0_0 .net "fetch_state", 1 0, L_0x137b27a80;  alias, 1 drivers
v0x1377d3780_0 .var "fetch_state_reg", 1 0;
v0x1377d3830_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
S_0x1377d3aa0 .scope module, "inst_scheduler" "scheduler" 5 110, 12 23 0, S_0x1377b2080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /INPUT 4 "rd";
    .port_info 4 /INPUT 4 "rs1";
    .port_info 5 /INPUT 4 "rs2";
    .port_info 6 /INPUT 4 "rimm";
    .port_info 7 /INPUT 8 "imm";
    .port_info 8 /INPUT 4 "alu_func";
    .port_info 9 /INPUT 1 "is_alu";
    .port_info 10 /INPUT 1 "is_branch";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_load";
    .port_info 13 /INPUT 1 "is_store";
    .port_info 14 /INPUT 1 "is_nop";
    .port_info 15 /INPUT 1 "is_jr";
    .port_info 16 /INPUT 2 "fetch_state";
    .port_info 17 /INPUT 8 "lsu_state";
    .port_info 18 /INPUT 8 "next_pc";
    .port_info 19 /OUTPUT 8 "curr_pc";
    .port_info 20 /OUTPUT 1 "rf_wen";
    .port_info 21 /OUTPUT 1 "rf_ren";
    .port_info 22 /OUTPUT 1 "mem_ren";
    .port_info 23 /OUTPUT 1 "mem_wen";
    .port_info 24 /OUTPUT 4 "cu_state";
    .port_info 25 /OUTPUT 1 "cu_complete";
P_0x150810c00 .param/l "CU_WIDTH" 0 12 25, +C4<00000000000000000000000000000100>;
P_0x150810c40 .param/l "DECODE" 1 12 68, C4<0010>;
P_0x150810c80 .param/l "DONE" 1 12 73, C4<0111>;
P_0x150810cc0 .param/l "EXECUTE" 1 12 71, C4<0101>;
P_0x150810d00 .param/l "FETCH" 1 12 67, C4<0001>;
P_0x150810d40 .param/l "FT_DONE" 1 12 79, C4<11>;
P_0x150810d80 .param/l "FT_IDLE" 1 12 76, C4<00>;
P_0x150810dc0 .param/l "FT_REQ" 1 12 77, C4<01>;
P_0x150810e00 .param/l "FT_WAIT" 1 12 78, C4<10>;
P_0x150810e40 .param/l "IDLE" 1 12 66, C4<0000>;
P_0x150810e80 .param/l "LSU_DONE" 1 12 85, C4<11>;
P_0x150810ec0 .param/l "LSU_IDLE" 1 12 82, C4<00>;
P_0x150810f00 .param/l "LSU_REQ" 1 12 83, C4<01>;
P_0x150810f40 .param/l "LSU_WAIT" 1 12 84, C4<10>;
P_0x150810f80 .param/l "PC_ADDR_WIDTH" 0 12 24, +C4<00000000000000000000000000001000>;
P_0x150810fc0 .param/l "REQ" 1 12 69, C4<0011>;
P_0x150811000 .param/l "WAIT" 1 12 70, C4<0100>;
P_0x150811040 .param/l "WRITEBACK" 1 12 72, C4<0110>;
L_0x137b270b0 .functor BUFZ 8, v0x1377d4a20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b272c0 .functor BUFZ 1, v0x1377d58b0_0, C4<0>, C4<0>, C4<0>;
L_0x137b27370 .functor BUFZ 1, v0x1377d5770_0, C4<0>, C4<0>, C4<0>;
L_0x137b27450 .functor BUFZ 1, v0x1377d5470_0, C4<0>, C4<0>, C4<0>;
L_0x137b27500 .functor BUFZ 1, v0x1377d5350_0, C4<0>, C4<0>, C4<0>;
v0x1377d44b0_0 .net "alu_func", 3 0, L_0x137b27e40;  alias, 1 drivers
v0x1377d4540_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377d45d0_0 .net "cu_complete", 0 0, v0x1377d4680_0;  alias, 1 drivers
v0x1377d4680_0 .var "cu_complete_reg", 0 0;
v0x1377d4710_0 .net "cu_enable", 0 0, L_0x137b28750;  alias, 1 drivers
v0x1377d47f0_0 .net "cu_state", 3 0, v0x1377d4890_0;  alias, 1 drivers
v0x1377d4890_0 .var "cu_state_reg", 3 0;
v0x1377d4940_0 .net "curr_pc", 7 0, L_0x137b270b0;  alias, 1 drivers
v0x1377d4a20_0 .var "curr_pc_reg", 7 0;
v0x1377d4b30_0 .net "fetch_state", 1 0, L_0x137b27a80;  alias, 1 drivers
v0x1377d4be0_0 .var/i "ii", 31 0;
v0x1377d4c70_0 .net "imm", 7 0, L_0x137b27d80;  alias, 1 drivers
v0x1377d4d00_0 .net "is_alu", 0 0, v0x1377d0ec0_0;  alias, 1 drivers
v0x1377d4d90_0 .net "is_branch", 0 0, v0x1377d1060_0;  alias, 1 drivers
v0x1377d4e20_0 .net "is_const", 0 0, v0x1377d1200_0;  alias, 1 drivers
v0x1377d4eb0_0 .net "is_jr", 0 0, L_0x137b28430;  alias, 1 drivers
v0x1377d4f60_0 .net "is_load", 0 0, v0x1377d1540_0;  alias, 1 drivers
v0x1377d50f0_0 .net "is_nop", 0 0, L_0x137b283c0;  alias, 1 drivers
v0x1377d51a0_0 .net "is_store", 0 0, v0x1377d1880_0;  alias, 1 drivers
v0x1377d5230 .array "lsu_state", 0 3;
v0x1377d5230_0 .net v0x1377d5230 0, 1 0, L_0x137b275f0; 1 drivers
v0x1377d5230_1 .net v0x1377d5230 1, 1 0, L_0x137b276a0; 1 drivers
v0x1377d5230_2 .net v0x1377d5230 2, 1 0, L_0x137b27710; 1 drivers
v0x1377d5230_3 .net v0x1377d5230 3, 1 0, L_0x137b277d0; 1 drivers
v0x1377d52c0_0 .net "mem_ren", 0 0, L_0x137b27500;  alias, 1 drivers
v0x1377d5350_0 .var "mem_ren_reg", 0 0;
v0x1377d53e0_0 .net "mem_wen", 0 0, L_0x137b27450;  alias, 1 drivers
v0x1377d5470_0 .var "mem_wen_reg", 0 0;
v0x1377d5500_0 .net "next_pc", 7 0, L_0x137b22330;  alias, 1 drivers
v0x1377d55b0_0 .net "rd", 3 0, L_0x137b27b40;  alias, 1 drivers
v0x1377d5640_0 .net "reset", 0 0, L_0x137b28630;  alias, 1 drivers
v0x1377d56d0_0 .net "rf_ren", 0 0, L_0x137b27370;  alias, 1 drivers
v0x1377d5770_0 .var "rf_ren_reg", 0 0;
v0x1377d5810_0 .net "rf_wen", 0 0, L_0x137b272c0;  alias, 1 drivers
v0x1377d58b0_0 .var "rf_wen_reg", 0 0;
v0x1377d5950_0 .net "rimm", 3 0, L_0x137b27cf0;  alias, 1 drivers
v0x1377d59f0_0 .net "rs1", 3 0, L_0x137b27bb0;  alias, 1 drivers
v0x1377d5000_0 .net "rs2", 3 0, L_0x137b27c40;  alias, 1 drivers
v0x1377d5c80_0 .var "wait_check", 0 0;
S_0x1377d9a50 .scope generate, "genblk1[3]" "genblk1[3]" 3 211, 3 211 0, S_0x13770e840;
 .timescale 0 0;
P_0x1377d9c20 .param/l "i" 1 3 211, +C4<011>;
v0x1377db640_0 .array/port v0x1377db640, 0;
L_0x137b31e60 .functor BUFZ 1, v0x1377db640_0, C4<0>, C4<0>, C4<0>;
v0x1377db640_1 .array/port v0x1377db640, 1;
L_0x137b31ed0 .functor BUFZ 1, v0x1377db640_1, C4<0>, C4<0>, C4<0>;
v0x1377db640_2 .array/port v0x1377db640, 2;
L_0x137b31f80 .functor BUFZ 1, v0x1377db640_2, C4<0>, C4<0>, C4<0>;
v0x1377db640_3 .array/port v0x1377db640, 3;
L_0x137b32030 .functor BUFZ 1, v0x1377db640_3, C4<0>, C4<0>, C4<0>;
L_0x137b320e0 .functor BUFZ 8, v0x1377de0d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b32180 .functor BUFZ 8, v0x1377e55f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b321f0 .functor BUFZ 8, v0x1377ecb70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b322a0 .functor BUFZ 8, v0x1377f4070_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b32310 .functor BUFZ 1, v0x1377de220_0, C4<0>, C4<0>, C4<0>;
L_0x137b323d0 .functor BUFZ 1, v0x1377e5710_0, C4<0>, C4<0>, C4<0>;
L_0x137b32440 .functor BUFZ 1, v0x1377ecc90_0, C4<0>, C4<0>, C4<0>;
L_0x137b32510 .functor BUFZ 1, v0x1377f41c0_0, C4<0>, C4<0>, C4<0>;
L_0x137b32580 .functor BUFZ 1, v0x1377de640_0, C4<0>, C4<0>, C4<0>;
L_0x137b32660 .functor BUFZ 1, v0x1377e5b20_0, C4<0>, C4<0>, C4<0>;
L_0x137b326d0 .functor BUFZ 1, v0x1377ed0a0_0, C4<0>, C4<0>, C4<0>;
L_0x137b325f0 .functor BUFZ 1, v0x1377f45e0_0, C4<0>, C4<0>, C4<0>;
v0x137b06320_0 .array/port v0x137b06320, 0;
L_0x137b327c0 .functor BUFZ 16, v0x137b06320_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137b06320_1 .array/port v0x137b06320, 1;
L_0x137b32900 .functor BUFZ 16, v0x137b06320_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137b06320_2 .array/port v0x137b06320, 2;
L_0x137b32740 .functor BUFZ 16, v0x137b06320_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137b06320_3 .array/port v0x137b06320, 3;
L_0x137b32a90 .functor BUFZ 16, v0x137b06320_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x137b063d0_0 .array/port v0x137b063d0, 0;
L_0x137b32870 .functor BUFZ 1, v0x137b063d0_0, C4<0>, C4<0>, C4<0>;
v0x137b063d0_1 .array/port v0x137b063d0, 1;
L_0x137b32c30 .functor BUFZ 1, v0x137b063d0_1, C4<0>, C4<0>, C4<0>;
v0x137b063d0_2 .array/port v0x137b063d0, 2;
L_0x137b329f0 .functor BUFZ 1, v0x137b063d0_2, C4<0>, C4<0>, C4<0>;
v0x137b063d0_3 .array/port v0x137b063d0, 3;
L_0x137b32de0 .functor BUFZ 1, v0x137b063d0_3, C4<0>, C4<0>, C4<0>;
v0x137b06780_0 .array/port v0x137b06780, 0;
L_0x137b32b80 .functor BUFZ 1, v0x137b06780_0, C4<0>, C4<0>, C4<0>;
v0x137b06780_1 .array/port v0x137b06780, 1;
L_0x137b32f60 .functor BUFZ 1, v0x137b06780_1, C4<0>, C4<0>, C4<0>;
v0x137b06780_2 .array/port v0x137b06780, 2;
L_0x137b32d20 .functor BUFZ 1, v0x137b06780_2, C4<0>, C4<0>, C4<0>;
v0x137b06780_3 .array/port v0x137b06780, 3;
L_0x137b330f0 .functor BUFZ 1, v0x137b06780_3, C4<0>, C4<0>, C4<0>;
L_0x137b32e90 .functor BUFZ 8, v0x1377de910_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b33290 .functor BUFZ 8, v0x1377e5e30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b33010 .functor BUFZ 8, v0x1377ed3a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b33080 .functor BUFZ 8, v0x1377f48d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b331a0 .functor BUFZ 16, v0x1377dea40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b33210 .functor BUFZ 16, v0x1377e5f50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b33410 .functor BUFZ 16, v0x1377ed4c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b33300 .functor BUFZ 16, v0x1377f49f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b33390 .functor BUFZ 1, v0x1377dec30_0, C4<0>, C4<0>, C4<0>;
L_0x137b334a0 .functor BUFZ 1, v0x1377e6130_0, C4<0>, C4<0>, C4<0>;
L_0x137b33530 .functor BUFZ 1, v0x1377ed6a0_0, C4<0>, C4<0>, C4<0>;
L_0x137b33720 .functor BUFZ 1, v0x1377f4bc0_0, C4<0>, C4<0>, C4<0>;
v0x137b069e0_0 .array/port v0x137b069e0, 0;
L_0x137b337b0 .functor BUFZ 1, v0x137b069e0_0, C4<0>, C4<0>, C4<0>;
v0x137b069e0_1 .array/port v0x137b069e0, 1;
L_0x137b335e0 .functor BUFZ 1, v0x137b069e0_1, C4<0>, C4<0>, C4<0>;
v0x137b069e0_2 .array/port v0x137b069e0, 2;
L_0x137b33690 .functor BUFZ 1, v0x137b069e0_2, C4<0>, C4<0>, C4<0>;
v0x137b069e0_3 .array/port v0x137b069e0, 3;
L_0x137b33860 .functor BUFZ 1, v0x137b069e0_3, C4<0>, C4<0>, C4<0>;
v0x137b061a0 .array "read_req_addr_unit", 0 3, 7 0;
v0x137b06250 .array "read_req_addr_val_unit", 0 3, 0 0;
v0x1377db640 .array "read_req_rdy_unit", 0 3, 0 0;
v0x137b06320 .array "read_resp_data_unit", 0 3, 15 0;
v0x137b063d0 .array "read_resp_data_val_unit", 0 3, 0 0;
v0x137b064a0 .array "read_resp_rdy_unit", 0 3, 0 0;
v0x137b06580 .array "write_req_addr_unit", 0 3, 7 0;
v0x137b06680 .array "write_req_data_unit", 0 3, 15 0;
v0x137b06780 .array "write_req_rdy_unit", 0 3, 0 0;
v0x137b068f0 .array "write_req_val_unit", 0 3, 0 0;
v0x137b069e0 .array "write_resp_val_unit", 0 3, 0 0;
S_0x1377d9cc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 229, 3 229 0, S_0x1377d9a50;
 .timescale 0 0;
P_0x1377d9e80 .param/l "k" 1 3 229, +C4<00>;
S_0x1377d9f10 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x1377d9cc0;
 .timescale 0 0;
P_0x1377da0d0 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000001100>;
S_0x1377da1f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 229, 3 229 0, S_0x1377d9a50;
 .timescale 0 0;
P_0x1377da150 .param/l "k" 1 3 229, +C4<01>;
S_0x1377da3e0 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x1377da1f0;
 .timescale 0 0;
P_0x1377da5a0 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000001101>;
S_0x1377da6c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 229, 3 229 0, S_0x1377d9a50;
 .timescale 0 0;
P_0x1377da620 .param/l "k" 1 3 229, +C4<010>;
S_0x1377da8c0 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x1377da6c0;
 .timescale 0 0;
P_0x1377daa80 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000001110>;
S_0x1377daba0 .scope generate, "genblk1[3]" "genblk1[3]" 3 229, 3 229 0, S_0x1377d9a50;
 .timescale 0 0;
P_0x1377dad70 .param/l "k" 1 3 229, +C4<011>;
S_0x1377dae10 .scope begin, "$unm_blk_134" "$unm_blk_134" 3 230, 3 230 0, S_0x1377daba0;
 .timescale 0 0;
P_0x1377daf80 .param/l "selected_thread" 1 3 231, +C4<00000000000000000000000000001111>;
S_0x1377db080 .scope module, "inst_cu" "cu" 3 255, 5 15 0, S_0x1377d9a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /OUTPUT 1 "cu_complete";
    .port_info 4 /INPUT 3 "active_threads";
    .port_info 5 /OUTPUT 4 "compute_state";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
    .port_info 12 /INPUT 4 "read_req_rdy";
    .port_info 13 /OUTPUT 32 "read_req_addr";
    .port_info 14 /OUTPUT 4 "read_req_addr_val";
    .port_info 15 /OUTPUT 4 "read_resp_rdy";
    .port_info 16 /INPUT 64 "read_resp_data";
    .port_info 17 /INPUT 4 "read_resp_data_val";
    .port_info 18 /INPUT 4 "write_req_rdy";
    .port_info 19 /OUTPUT 32 "write_req_addr";
    .port_info 20 /OUTPUT 64 "write_req_data";
    .port_info 21 /OUTPUT 4 "write_req_val";
    .port_info 22 /INPUT 4 "write_resp_val";
P_0x1377db280 .param/l "CU_IDX" 0 5 21, +C4<00000000000000000000000000000011>;
P_0x1377db2c0 .param/l "DATA_ADDR_WIDTH" 0 5 18, +C4<00000000000000000000000000001000>;
P_0x1377db300 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000000010000>;
P_0x1377db340 .param/l "INST_MSG_WIDTH" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x1377db380 .param/l "NUM_THREADS" 0 5 16, +C4<00000000000000000000000000000100>;
P_0x1377db3c0 .param/l "PC_ADDR_WIDTH" 0 5 19, +C4<00000000000000000000000000001000>;
L_0x137b300d0 .functor BUFZ 4, v0x1377fd890_0, C4<0000>, C4<0000>, C4<0000>;
L_0x1377ef910 .functor OR 1, v0x1377fa540_0, v0x1377fa880_0, C4<0>, C4<0>;
L_0x1377ef9a0 .functor OR 1, L_0x1377ef910, v0x1377f9ec0_0, C4<0>, C4<0>;
L_0x137b30400 .functor OR 1, L_0x1377ef9a0, v0x1377fa060_0, C4<0>, C4<0>;
L_0x137b304b0 .functor OR 1, v0x1377fa540_0, v0x1377f9ec0_0, C4<0>, C4<0>;
L_0x1377f9e40 .functor OR 1, L_0x137b304b0, v0x1377fa200_0, C4<0>, C4<0>;
L_0x137b30bf0 .functor BUFZ 2, v0x1377dddd0_0, C4<00>, C4<00>, C4<00>;
L_0x137b30ca0 .functor BUFZ 2, v0x1377e52d0_0, C4<00>, C4<00>, C4<00>;
L_0x137b30d10 .functor BUFZ 2, v0x1377ec810_0, C4<00>, C4<00>, C4<00>;
L_0x137b30dd0 .functor BUFZ 2, v0x1377f3d90_0, C4<00>, C4<00>, C4<00>;
v0x1377fef40_0 .net *"_ivl_3", 0 0, L_0x1377ef910;  1 drivers
v0x1377feff0_0 .net *"_ivl_5", 0 0, L_0x1377ef9a0;  1 drivers
v0x1377fd170_0 .net *"_ivl_9", 0 0, L_0x137b304b0;  1 drivers
v0x137b0ad00_3 .array/port v0x137b0ad00, 3;
RS_0x1380674c0 .resolv tri, v0x137b0ad00_3, L_0x137b34560;
v0x1377ff090_0 .net8 "active_threads", 2 0, RS_0x1380674c0;  2 drivers
v0x1377ff120_0 .net "alu_func", 3 0, L_0x137b31440;  1 drivers
v0x1377ff200 .array "alu_out_data", 0 3;
v0x1377ff200_0 .net v0x1377ff200 0, 15 0, L_0x137b2b0c0; 1 drivers
v0x1377ff200_1 .net v0x1377ff200 1, 15 0, L_0x137b2c650; 1 drivers
v0x1377ff200_2 .net v0x1377ff200 2, 15 0, L_0x137b2de00; 1 drivers
v0x1377ff200_3 .net v0x1377ff200 3, 15 0, L_0x137b2f5b0; 1 drivers
v0x1377ff2a0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377ff330 .array "cmp_eq", 0 3;
v0x1377ff330_0 .net v0x1377ff330 0, 0 0, L_0x137b2b370; 1 drivers
v0x1377ff330_1 .net v0x1377ff330 1, 0 0, L_0x137b2c900; 1 drivers
v0x1377ff330_2 .net v0x1377ff330 2, 0 0, L_0x137b2e0b0; 1 drivers
v0x1377ff330_3 .net v0x1377ff330 3, 0 0, L_0x137b2f860; 1 drivers
v0x1377ff4e0 .array "cmp_lt", 0 3;
v0x1377ff4e0_0 .net v0x1377ff4e0 0, 0 0, L_0x137b2b3e0; 1 drivers
v0x1377ff4e0_1 .net v0x1377ff4e0 1, 0 0, L_0x137b2c970; 1 drivers
v0x1377ff4e0_2 .net v0x1377ff4e0 2, 0 0, L_0x137b2e120; 1 drivers
v0x1377ff4e0_3 .net v0x1377ff4e0 3, 0 0, L_0x137b2f8d0; 1 drivers
v0x1377ff6b0_0 .net "compute_state", 3 0, L_0x137b300d0;  alias, 1 drivers
v0x1377ff740_0 .net "cu_complete", 0 0, v0x1377fd680_0;  1 drivers
v0x1377ff7d0_0 .net "cu_enable", 0 0, L_0x137b31cd0;  1 drivers
v0x1377ff860_0 .net "cu_state", 3 0, v0x1377fd890_0;  1 drivers
v0x1377ff8f0 .array "curr_pc", 0 3;
v0x1377ff8f0_0 .net v0x1377ff8f0 0, 7 0, L_0x137b306b0; 1 drivers
o0x138061d60 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1377ff8f0_1 .net v0x1377ff8f0 1, 7 0, o0x138061d60; 0 drivers
o0x1380637d0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1377ff8f0_2 .net v0x1377ff8f0 2, 7 0, o0x1380637d0; 0 drivers
o0x138065240 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1377ff8f0_3 .net v0x1377ff8f0 3, 7 0, o0x138065240; 0 drivers
v0x1377ff980_0 .net "fetch_instr", 15 0, v0x1377fbfd0_0;  1 drivers
v0x1377ffa50_0 .net "fetch_req_addr", 7 0, v0x1377fc150_0;  alias, 1 drivers
v0x137b0b380_3 .array/port v0x137b0b380, 3;
RS_0x1380667d0 .resolv tri, v0x137b0b380_3, L_0x137b35880;
v0x1377ffae0_0 .net8 "fetch_req_rdy", 0 0, RS_0x1380667d0;  2 drivers
v0x1377ffc90_0 .net "fetch_req_val", 0 0, v0x1377fc3b0_0;  alias, 1 drivers
v0x137b0b6e0_3 .array/port v0x137b0b6e0, 3;
RS_0x138066860 .resolv tri, v0x137b0b6e0_3, L_0x137b36910;
v0x1377ffd20_0 .net8 "fetch_resp_inst", 15 0, RS_0x138066860;  2 drivers
v0x1377ffdb0_0 .net "fetch_resp_rdy", 0 0, v0x1377fc590_0;  alias, 1 drivers
v0x137b0b940_3 .array/port v0x137b0b940, 3;
RS_0x1380668f0 .resolv tri, v0x137b0b940_3, L_0x137b36680;
v0x1377ffe40_0 .net8 "fetch_resp_val", 0 0, RS_0x1380668f0;  2 drivers
v0x1377ffed0_0 .net "fetch_state", 1 0, L_0x137b31080;  1 drivers
v0x137b04080_0 .net "imm", 7 0, L_0x137b31380;  1 drivers
v0x137b04110_0 .net "is_alu", 0 0, v0x1377f9ec0_0;  1 drivers
v0x137b041a0_0 .net "is_branch", 0 0, v0x1377fa060_0;  1 drivers
v0x137b04230_0 .net "is_const", 0 0, v0x1377fa200_0;  1 drivers
v0x137b042c0_0 .net "is_jr", 0 0, L_0x137b31a30;  1 drivers
v0x137b04390_0 .net "is_load", 0 0, v0x1377fa540_0;  1 drivers
v0x137b04420_0 .net "is_nop", 0 0, L_0x137b319c0;  1 drivers
v0x137b044f0_0 .net "is_store", 0 0, v0x1377fa880_0;  1 drivers
v0x137b04580 .array "lsu_load_data", 0 3;
v0x137b04580_0 .net v0x137b04580 0, 15 0, L_0x137b2b5f0; 1 drivers
v0x137b04580_1 .net v0x137b04580 1, 15 0, L_0x137b2cb80; 1 drivers
v0x137b04580_2 .net v0x137b04580 2, 15 0, L_0x137b2e330; 1 drivers
v0x137b04580_3 .net v0x137b04580 3, 15 0, L_0x137b2fae0; 1 drivers
v0x137b04710 .array "lsu_state", 0 3;
v0x137b04710_0 .net v0x137b04710 0, 1 0, v0x1377dddd0_0; 1 drivers
v0x137b04710_1 .net v0x137b04710 1, 1 0, v0x1377e52d0_0; 1 drivers
v0x137b04710_2 .net v0x137b04710 2, 1 0, v0x1377ec810_0; 1 drivers
v0x137b04710_3 .net v0x137b04710 3, 1 0, v0x1377f3d90_0; 1 drivers
v0x137b047a0_0 .net "mem_ren", 0 0, L_0x137b30b00;  1 drivers
v0x1377ffb70_0 .net "mem_wen", 0 0, L_0x137b30a50;  1 drivers
v0x137b04a30 .array "next_pc", 0 3;
v0x137b04a30_0 .net v0x137b04a30 0, 7 0, L_0x137b2bb30; 1 drivers
v0x137b04a30_1 .net v0x137b04a30 1, 7 0, L_0x137b2d0c0; 1 drivers
v0x137b04a30_2 .net v0x137b04a30 2, 7 0, L_0x137b2e870; 1 drivers
v0x137b04a30_3 .net v0x137b04a30 3, 7 0, L_0x137b30020; 1 drivers
v0x137b04ae0_0 .net "opcode", 3 0, L_0x137b31b10;  1 drivers
v0x137b04b70_0 .net "rd", 3 0, L_0x137b31140;  1 drivers
v0x137b04c00 .array "read_req_addr", 0 3;
v0x137b04c00_0 .net v0x137b04c00 0, 7 0, v0x1377de0d0_0; 1 drivers
v0x137b04c00_1 .net v0x137b04c00 1, 7 0, v0x1377e55f0_0; 1 drivers
v0x137b04c00_2 .net v0x137b04c00 2, 7 0, v0x1377ecb70_0; 1 drivers
v0x137b04c00_3 .net v0x137b04c00 3, 7 0, v0x1377f4070_0; 1 drivers
v0x137b04d30 .array "read_req_addr_val", 0 3;
v0x137b04d30_0 .net v0x137b04d30 0, 0 0, v0x1377de220_0; 1 drivers
v0x137b04d30_1 .net v0x137b04d30 1, 0 0, v0x1377e5710_0; 1 drivers
v0x137b04d30_2 .net v0x137b04d30 2, 0 0, v0x1377ecc90_0; 1 drivers
v0x137b04d30_3 .net v0x137b04d30 3, 0 0, v0x1377f41c0_0; 1 drivers
v0x137b04e60 .array "read_req_rdy", 0 3;
v0x137b04e60_0 .net v0x137b04e60 0, 0 0, L_0x137b31e60; 1 drivers
v0x137b04e60_1 .net v0x137b04e60 1, 0 0, L_0x137b31ed0; 1 drivers
v0x137b04e60_2 .net v0x137b04e60 2, 0 0, L_0x137b31f80; 1 drivers
v0x137b04e60_3 .net v0x137b04e60 3, 0 0, L_0x137b32030; 1 drivers
v0x137b04f90 .array "read_resp_data", 0 3;
v0x137b04f90_0 .net v0x137b04f90 0, 15 0, L_0x137b327c0; 1 drivers
v0x137b04f90_1 .net v0x137b04f90 1, 15 0, L_0x137b32900; 1 drivers
v0x137b04f90_2 .net v0x137b04f90 2, 15 0, L_0x137b32740; 1 drivers
v0x137b04f90_3 .net v0x137b04f90 3, 15 0, L_0x137b32a90; 1 drivers
v0x137b050c0 .array "read_resp_data_val", 0 3;
v0x137b050c0_0 .net v0x137b050c0 0, 0 0, L_0x137b32870; 1 drivers
v0x137b050c0_1 .net v0x137b050c0 1, 0 0, L_0x137b32c30; 1 drivers
v0x137b050c0_2 .net v0x137b050c0 2, 0 0, L_0x137b329f0; 1 drivers
v0x137b050c0_3 .net v0x137b050c0 3, 0 0, L_0x137b32de0; 1 drivers
v0x137b051f0 .array "read_resp_rdy", 0 3;
v0x137b051f0_0 .net v0x137b051f0 0, 0 0, v0x1377de640_0; 1 drivers
v0x137b051f0_1 .net v0x137b051f0 1, 0 0, v0x1377e5b20_0; 1 drivers
v0x137b051f0_2 .net v0x137b051f0 2, 0 0, v0x1377ed0a0_0; 1 drivers
v0x137b051f0_3 .net v0x137b051f0 3, 0 0, v0x1377f45e0_0; 1 drivers
v0x137b05320_0 .net "reset", 0 0, L_0x137b31c30;  1 drivers
v0x137b053b0_0 .net "rf_read_en", 0 0, L_0x137b30400;  1 drivers
v0x137b054c0_0 .net "rf_ren", 0 0, L_0x137b30970;  1 drivers
v0x137b05570_0 .net "rf_wen", 0 0, L_0x137b308c0;  1 drivers
v0x137b05600_0 .net "rf_write_en", 0 0, L_0x1377f9e40;  1 drivers
v0x137b05710_0 .net "rimm", 3 0, L_0x137b312f0;  1 drivers
v0x137b057a0 .array "rimm_data", 0 3;
v0x137b057a0_0 .net v0x137b057a0 0, 15 0, L_0x137b2a650; 1 drivers
v0x137b057a0_1 .net v0x137b057a0 1, 15 0, L_0x137b2bbc0; 1 drivers
v0x137b057a0_2 .net v0x137b057a0 2, 15 0, L_0x137b2d370; 1 drivers
v0x137b057a0_3 .net v0x137b057a0 3, 15 0, L_0x137b2eb20; 1 drivers
v0x137b058f0_0 .net "rs1", 3 0, L_0x137b311b0;  1 drivers
v0x137b05980 .array "rs1_data", 0 3;
v0x137b05980_0 .net v0x137b05980 0, 15 0, L_0x137b2a2a0; 1 drivers
v0x137b05980_1 .net v0x137b05980 1, 15 0, L_0x137b1b400; 1 drivers
v0x137b05980_2 .net v0x137b05980 2, 15 0, L_0x137b2d170; 1 drivers
v0x137b05980_3 .net v0x137b05980 3, 15 0, L_0x137b2e920; 1 drivers
v0x137b05a10_0 .net "rs2", 3 0, L_0x137b31240;  1 drivers
v0x137b05aa0 .array "rs2_data", 0 3;
v0x137b05aa0_0 .net v0x137b05aa0 0, 15 0, L_0x137b2a560; 1 drivers
v0x137b05aa0_1 .net v0x137b05aa0 1, 15 0, L_0x137b1b510; 1 drivers
v0x137b05aa0_2 .net v0x137b05aa0 2, 15 0, L_0x137b2d280; 1 drivers
v0x137b05aa0_3 .net v0x137b05aa0 3, 15 0, L_0x137b2ea30; 1 drivers
v0x137b05b30 .array "write_req_addr", 0 3;
v0x137b05b30_0 .net v0x137b05b30 0, 7 0, v0x1377de910_0; 1 drivers
v0x137b05b30_1 .net v0x137b05b30 1, 7 0, v0x1377e5e30_0; 1 drivers
v0x137b05b30_2 .net v0x137b05b30 2, 7 0, v0x1377ed3a0_0; 1 drivers
v0x137b05b30_3 .net v0x137b05b30 3, 7 0, v0x1377f48d0_0; 1 drivers
v0x137b05c20 .array "write_req_data", 0 3;
v0x137b05c20_0 .net v0x137b05c20 0, 15 0, v0x1377dea40_0; 1 drivers
v0x137b05c20_1 .net v0x137b05c20 1, 15 0, v0x1377e5f50_0; 1 drivers
v0x137b05c20_2 .net v0x137b05c20 2, 15 0, v0x1377ed4c0_0; 1 drivers
v0x137b05c20_3 .net v0x137b05c20 3, 15 0, v0x1377f49f0_0; 1 drivers
v0x137b05d50 .array "write_req_rdy", 0 3;
v0x137b05d50_0 .net v0x137b05d50 0, 0 0, L_0x137b32b80; 1 drivers
v0x137b05d50_1 .net v0x137b05d50 1, 0 0, L_0x137b32f60; 1 drivers
v0x137b05d50_2 .net v0x137b05d50 2, 0 0, L_0x137b32d20; 1 drivers
v0x137b05d50_3 .net v0x137b05d50 3, 0 0, L_0x137b330f0; 1 drivers
v0x137b05e80 .array "write_req_val", 0 3;
v0x137b05e80_0 .net v0x137b05e80 0, 0 0, v0x1377dec30_0; 1 drivers
v0x137b05e80_1 .net v0x137b05e80 1, 0 0, v0x1377e6130_0; 1 drivers
v0x137b05e80_2 .net v0x137b05e80 2, 0 0, v0x1377ed6a0_0; 1 drivers
v0x137b05e80_3 .net v0x137b05e80 3, 0 0, v0x1377f4bc0_0; 1 drivers
v0x137b05fb0 .array "write_resp_val", 0 3;
v0x137b05fb0_0 .net v0x137b05fb0 0, 0 0, L_0x137b337b0; 1 drivers
v0x137b05fb0_1 .net v0x137b05fb0 1, 0 0, L_0x137b335e0; 1 drivers
v0x137b05fb0_2 .net v0x137b05fb0 2, 0 0, L_0x137b33690; 1 drivers
v0x137b05fb0_3 .net v0x137b05fb0 3, 0 0, L_0x137b33860; 1 drivers
S_0x1377db910 .scope generate, "genblk1[0]" "genblk1[0]" 5 203, 5 203 0, S_0x1377db080;
 .timescale 0 0;
P_0x1377dbae0 .param/l "i" 1 5 203, +C4<00>;
S_0x1377dbb80 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x1377db910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x1377dbcf0 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x1377dbd30 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x1377dbd70 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x1377dbdb0 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x1377dbdf0 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x1377dbe30 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x1377dbe70 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x1377dbeb0 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x1377dbef0 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b2b0c0 .functor BUFZ 16, v0x1377dc520_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b2b370 .functor BUFZ 1, v0x1377dc9a0_0, C4<0>, C4<0>, C4<0>;
L_0x137b2b3e0 .functor BUFZ 1, v0x1377dca30_0, C4<0>, C4<0>, C4<0>;
L_0x137b2b470 .functor BUFZ 1, v0x1377dcad0_0, C4<0>, C4<0>, C4<0>;
v0x1377dc310_0 .net "a", 15 0, L_0x137b2a2a0;  alias, 1 drivers
L_0x138079180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377dc3c0_0 .net "alu_en", 0 0, L_0x138079180;  1 drivers
v0x1377dc460_0 .net "alu_func", 3 0, L_0x137b31440;  alias, 1 drivers
v0x1377dc520_0 .var "alu_reg_out", 15 0;
v0x1377dc5d0_0 .net "b", 15 0, L_0x137b2a560;  alias, 1 drivers
v0x1377dc6c0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377dc750_0 .net "cmp_eq", 0 0, L_0x137b2b370;  alias, 1 drivers
v0x1377dc7f0_0 .net "cmp_lt", 0 0, L_0x137b2b3e0;  alias, 1 drivers
v0x1377dc890_0 .net "cmp_lte", 0 0, L_0x137b2b470;  1 drivers
v0x1377dc9a0_0 .var "cmp_reg_eq", 0 0;
v0x1377dca30_0 .var "cmp_reg_lt", 0 0;
v0x1377dcad0_0 .var "cmp_reg_lte", 0 0;
v0x1377dcb70_0 .net "out", 15 0, L_0x137b2b0c0;  alias, 1 drivers
v0x1377dcc20_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
S_0x1377dcda0 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x1377db910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x1377dcf10 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x1377dcf50 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x1377dcf90 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x1377dcfd0 .param/l "DONE" 1 7 71, C4<0111>;
P_0x1377dd010 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x1377dd050 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x1377dd090 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x1377dd0d0 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x1377dd110 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x1377dd150 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x1377dd190 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x1377dd1d0 .param/l "REQ" 1 7 67, C4<0011>;
P_0x1377dd210 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x1377dd250 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b2b5f0 .functor BUFZ 16, v0x1377ddb90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377dd990_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377dda20_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377ddad0_0 .net "lsu_data_out", 15 0, L_0x137b2b5f0;  alias, 1 drivers
v0x1377ddb90_0 .var "lsu_data_out_reg", 15 0;
L_0x1380791c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377ddc40_0 .net "lsu_en", 0 0, L_0x1380791c8;  1 drivers
v0x1377ddd20_0 .net "lsu_state", 1 0, v0x1377dddd0_0;  alias, 1 drivers
v0x1377dddd0_0 .var "lsu_state_reg", 1 0;
v0x1377dde80_0 .net "mem_ren", 0 0, v0x1377fa540_0;  alias, 1 drivers
v0x1377ddf20_0 .net "mem_wen", 0 0, v0x1377fa880_0;  alias, 1 drivers
v0x1377de030_0 .net "read_req_addr", 7 0, v0x1377de0d0_0;  alias, 1 drivers
v0x1377de0d0_0 .var "read_req_addr_reg", 7 0;
v0x1377de180_0 .net "read_req_addr_val", 0 0, v0x1377de220_0;  alias, 1 drivers
v0x1377de220_0 .var "read_req_addr_val_reg", 0 0;
v0x1377de2c0_0 .net "read_req_rdy", 0 0, L_0x137b31e60;  alias, 1 drivers
v0x1377de360_0 .net "read_resp_data", 15 0, L_0x137b327c0;  alias, 1 drivers
v0x1377de410_0 .net "read_resp_data_val", 0 0, L_0x137b32870;  alias, 1 drivers
v0x1377de4b0_0 .net "read_resp_rdy", 0 0, v0x1377de640_0;  alias, 1 drivers
v0x1377de640_0 .var "read_resp_rdy_reg", 0 0;
v0x1377de6d0_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
v0x1377de760_0 .net "rs1", 15 0, L_0x137b2a2a0;  alias, 1 drivers
v0x1377de7f0_0 .net "rs2", 15 0, L_0x137b2a560;  alias, 1 drivers
v0x1377de880_0 .net "write_req_addr", 7 0, v0x1377de910_0;  alias, 1 drivers
v0x1377de910_0 .var "write_req_addr_reg", 7 0;
v0x1377de9a0_0 .net "write_req_data", 15 0, v0x1377dea40_0;  alias, 1 drivers
v0x1377dea40_0 .var "write_req_data_reg", 15 0;
v0x1377deaf0_0 .net "write_req_rdy", 0 0, L_0x137b32b80;  alias, 1 drivers
v0x1377deb90_0 .net "write_req_val", 0 0, v0x1377dec30_0;  alias, 1 drivers
v0x1377dec30_0 .var "write_req_val_reg", 0 0;
v0x1377decd0_0 .net "write_resp_val", 0 0, L_0x137b337b0;  alias, 1 drivers
S_0x1377def70 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x1377db910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x1377df150 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x1377df190 .param/l "BGT" 1 8 46, C4<0111>;
P_0x1377df1d0 .param/l "BLT" 1 8 45, C4<0110>;
P_0x1377df210 .param/l "BNE" 1 8 43, C4<0100>;
P_0x1377df250 .param/l "CMP" 1 8 49, C4<1000>;
P_0x1377df290 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x1377df2d0 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x1377df310 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b2bb30 .functor BUFZ 8, v0x1377dfd60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1377df760_0 .net "alu_func", 3 0, L_0x137b31440;  alias, 1 drivers
v0x1377df810_0 .net "alu_out", 15 0, L_0x137b2b0c0;  alias, 1 drivers
v0x1377df8a0_0 .net "br_imm", 15 0, L_0x137b2a650;  alias, 1 drivers
v0x1377df930_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377df9c0_0 .net "cmp_eq", 0 0, L_0x137b2b370;  alias, 1 drivers
v0x1377dfa50_0 .net "cmp_lt", 0 0, L_0x137b2b3e0;  alias, 1 drivers
v0x1377dfb00_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377dfbb0_0 .net "curr_pc", 7 0, L_0x137b306b0;  alias, 1 drivers
v0x1377dfc40_0 .net "next_pc", 7 0, L_0x137b2bb30;  alias, 1 drivers
v0x1377dfd60_0 .var "next_pc_reg", 7 0;
v0x1377dfe10_0 .net "opcode", 3 0, L_0x137b31b10;  alias, 1 drivers
L_0x138079210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377dfec0_0 .net "pc_en", 0 0, L_0x138079210;  1 drivers
v0x1377dff60_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
S_0x1377e0110 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x1377db910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x1377e02d0 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000011>;
P_0x1377e0310 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x1377e0350 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x1377e0390 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x1377e03d0 .param/l "DONE" 1 9 79, C4<0111>;
P_0x1377e0410 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x1377e0450 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x1377e0490 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x1377e04d0 .param/l "REQ" 1 9 75, C4<0011>;
P_0x1377e0510 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000000>;
P_0x1377e0550 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x1377e0590 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b2a2a0 .functor BUFZ 16, v0x1377e2a00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b2a560 .functor BUFZ 16, v0x1377e2b90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b2a650 .functor BUFZ 16, v0x1377e2890_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_0 .array/port v0x1377e2150, 0;
L_0x137b2a6c0 .functor BUFZ 16, v0x1377e2150_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_1 .array/port v0x1377e2150, 1;
L_0x137b2a730 .functor BUFZ 16, v0x1377e2150_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_2 .array/port v0x1377e2150, 2;
L_0x137b2a810 .functor BUFZ 16, v0x1377e2150_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_3 .array/port v0x1377e2150, 3;
L_0x137b2a8a0 .functor BUFZ 16, v0x1377e2150_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_4 .array/port v0x1377e2150, 4;
L_0x137b2a990 .functor BUFZ 16, v0x1377e2150_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_5 .array/port v0x1377e2150, 5;
L_0x137b2aa20 .functor BUFZ 16, v0x1377e2150_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_6 .array/port v0x1377e2150, 6;
L_0x137b2ab20 .functor BUFZ 16, v0x1377e2150_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_7 .array/port v0x1377e2150, 7;
L_0x137b2abb0 .functor BUFZ 16, v0x1377e2150_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_8 .array/port v0x1377e2150, 8;
L_0x137b2aca0 .functor BUFZ 16, v0x1377e2150_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_9 .array/port v0x1377e2150, 9;
L_0x137b2ad30 .functor BUFZ 16, v0x1377e2150_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_10 .array/port v0x1377e2150, 10;
L_0x137b2ae30 .functor BUFZ 16, v0x1377e2150_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_11 .array/port v0x1377e2150, 11;
L_0x137b2aec0 .functor BUFZ 16, v0x1377e2150_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_12 .array/port v0x1377e2150, 12;
L_0x137b2adc0 .functor BUFZ 16, v0x1377e2150_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_13 .array/port v0x1377e2150, 13;
L_0x137b2aff0 .functor BUFZ 16, v0x1377e2150_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_14 .array/port v0x1377e2150, 14;
L_0x137b2b130 .functor BUFZ 16, v0x1377e2150_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e2150_15 .array/port v0x1377e2150, 15;
L_0x137b2b1c0 .functor BUFZ 16, v0x1377e2150_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e0c50_0 .net "alu_out_data", 15 0, L_0x137b2b0c0;  alias, 1 drivers
v0x1377e0d20_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x138079138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1377e0db0_0 .net "cu_id", 15 0, L_0x138079138;  1 drivers
v0x1377e0e40_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377e0f10_0 .net "decoded_imm", 7 0, L_0x137b31380;  alias, 1 drivers
v0x1377e0fe0_0 .net "decoded_rd", 3 0, L_0x137b31140;  alias, 1 drivers
v0x1377e1090_0 .net "decoded_rimm", 3 0, L_0x137b312f0;  alias, 1 drivers
v0x1377e1140_0 .net "decoded_rs1", 3 0, L_0x137b311b0;  alias, 1 drivers
v0x1377e11f0_0 .net "decoded_rs2", 3 0, L_0x137b31240;  alias, 1 drivers
v0x1377e1300_0 .net "is_alu", 0 0, v0x1377f9ec0_0;  alias, 1 drivers
v0x1377e13a0_0 .net "is_const", 0 0, v0x1377fa200_0;  alias, 1 drivers
v0x1377e1440_0 .net "is_read", 0 0, v0x1377fa540_0;  alias, 1 drivers
v0x1377e14f0_0 .net "lsu_load_data", 15 0, L_0x137b2b5f0;  alias, 1 drivers
v0x1377e1580_0 .net "reg0", 15 0, L_0x137b2a6c0;  1 drivers
v0x1377e1610_0 .net "reg1", 15 0, L_0x137b2a730;  1 drivers
v0x1377e16b0_0 .net "reg10", 15 0, L_0x137b2ae30;  1 drivers
v0x1377e1760_0 .net "reg11", 15 0, L_0x137b2aec0;  1 drivers
v0x1377e1910_0 .net "reg12", 15 0, L_0x137b2adc0;  1 drivers
v0x1377e19c0_0 .net "reg13", 15 0, L_0x137b2aff0;  1 drivers
v0x1377e1a70_0 .net "reg14", 15 0, L_0x137b2b130;  1 drivers
v0x1377e1b20_0 .net "reg15", 15 0, L_0x137b2b1c0;  1 drivers
v0x1377e1bd0_0 .net "reg2", 15 0, L_0x137b2a810;  1 drivers
v0x1377e1c80_0 .net "reg3", 15 0, L_0x137b2a8a0;  1 drivers
v0x1377e1d30_0 .net "reg4", 15 0, L_0x137b2a990;  1 drivers
v0x1377e1de0_0 .net "reg5", 15 0, L_0x137b2aa20;  1 drivers
v0x1377e1e90_0 .net "reg6", 15 0, L_0x137b2ab20;  1 drivers
v0x1377e1f40_0 .net "reg7", 15 0, L_0x137b2abb0;  1 drivers
v0x1377e1ff0_0 .net "reg8", 15 0, L_0x137b2aca0;  1 drivers
v0x1377e20a0_0 .net "reg9", 15 0, L_0x137b2ad30;  1 drivers
v0x1377e2150 .array "registers", 0 15, 15 0;
v0x1377e22f0_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
o0x138060bc0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1377e2380_0 .net "rf_addr", 3 0, o0x138060bc0;  0 drivers
o0x138060bf0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1377e2430_0 .net "rf_data", 15 0, o0x138060bf0;  0 drivers
L_0x1380790f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377e1810_0 .net "rf_enable", 0 0, L_0x1380790f0;  1 drivers
v0x1377e26c0_0 .net "rf_ren", 0 0, L_0x137b30400;  alias, 1 drivers
v0x1377e2750_0 .net "rf_wen", 0 0, L_0x1377f9e40;  alias, 1 drivers
v0x1377e27e0_0 .net "rimm_data", 15 0, L_0x137b2a650;  alias, 1 drivers
v0x1377e2890_0 .var "rimm_data_reg", 15 0;
v0x1377e2920_0 .net "rs1_data", 15 0, L_0x137b2a2a0;  alias, 1 drivers
v0x1377e2a00_0 .var "rs1_data_reg", 15 0;
v0x1377e2ab0_0 .net "rs2_data", 15 0, L_0x137b2a560;  alias, 1 drivers
v0x1377e2b90_0 .var "rs2_data_reg", 15 0;
S_0x1377e2e30 .scope generate, "genblk1[1]" "genblk1[1]" 5 203, 5 203 0, S_0x1377db080;
 .timescale 0 0;
P_0x1377e0990 .param/l "i" 1 5 203, +C4<01>;
S_0x1377e2ff0 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x1377e2e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x1377e31b0 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x1377e31f0 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x1377e3230 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x1377e3270 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x1377e32b0 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x1377e32f0 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x1377e3330 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x1377e3370 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x1377e33b0 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b2c650 .functor BUFZ 16, v0x1377e3a20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b2c900 .functor BUFZ 1, v0x1377e3e80_0, C4<0>, C4<0>, C4<0>;
L_0x137b2c970 .functor BUFZ 1, v0x1377e3f10_0, C4<0>, C4<0>, C4<0>;
L_0x137b2ca00 .functor BUFZ 1, v0x1377e3fb0_0, C4<0>, C4<0>, C4<0>;
v0x1377e37e0_0 .net "a", 15 0, L_0x137b1b400;  alias, 1 drivers
L_0x1380792e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377e3890_0 .net "alu_en", 0 0, L_0x1380792e8;  1 drivers
v0x1377e3930_0 .net "alu_func", 3 0, L_0x137b31440;  alias, 1 drivers
v0x1377e3a20_0 .var "alu_reg_out", 15 0;
v0x1377e3ad0_0 .net "b", 15 0, L_0x137b1b510;  alias, 1 drivers
v0x1377e3ba0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377e3c30_0 .net "cmp_eq", 0 0, L_0x137b2c900;  alias, 1 drivers
v0x1377e3cd0_0 .net "cmp_lt", 0 0, L_0x137b2c970;  alias, 1 drivers
v0x1377e3d70_0 .net "cmp_lte", 0 0, L_0x137b2ca00;  1 drivers
v0x1377e3e80_0 .var "cmp_reg_eq", 0 0;
v0x1377e3f10_0 .var "cmp_reg_lt", 0 0;
v0x1377e3fb0_0 .var "cmp_reg_lte", 0 0;
v0x1377e4050_0 .net "out", 15 0, L_0x137b2c650;  alias, 1 drivers
v0x1377e4100_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
S_0x1377e42b0 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x1377e2e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x1377e4420 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x1377e4460 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x1377e44a0 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x1377e44e0 .param/l "DONE" 1 7 71, C4<0111>;
P_0x1377e4520 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x1377e4560 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x1377e45a0 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x1377e45e0 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x1377e4620 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x1377e4660 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x1377e46a0 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x1377e46e0 .param/l "REQ" 1 7 67, C4<0011>;
P_0x1377e4720 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x1377e4760 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b2cb80 .functor BUFZ 16, v0x1377e5090_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e4ea0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377e4f30_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377e4fd0_0 .net "lsu_data_out", 15 0, L_0x137b2cb80;  alias, 1 drivers
v0x1377e5090_0 .var "lsu_data_out_reg", 15 0;
L_0x138079330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377e5140_0 .net "lsu_en", 0 0, L_0x138079330;  1 drivers
v0x1377e5220_0 .net "lsu_state", 1 0, v0x1377e52d0_0;  alias, 1 drivers
v0x1377e52d0_0 .var "lsu_state_reg", 1 0;
v0x1377e5380_0 .net "mem_ren", 0 0, v0x1377fa540_0;  alias, 1 drivers
v0x1377e5450_0 .net "mem_wen", 0 0, v0x1377fa880_0;  alias, 1 drivers
v0x1377e5560_0 .net "read_req_addr", 7 0, v0x1377e55f0_0;  alias, 1 drivers
v0x1377e55f0_0 .var "read_req_addr_reg", 7 0;
v0x1377e5680_0 .net "read_req_addr_val", 0 0, v0x1377e5710_0;  alias, 1 drivers
v0x1377e5710_0 .var "read_req_addr_val_reg", 0 0;
v0x1377e57a0_0 .net "read_req_rdy", 0 0, L_0x137b31ed0;  alias, 1 drivers
v0x1377e5830_0 .net "read_resp_data", 15 0, L_0x137b32900;  alias, 1 drivers
v0x1377e58e0_0 .net "read_resp_data_val", 0 0, L_0x137b32c30;  alias, 1 drivers
v0x1377e5980_0 .net "read_resp_rdy", 0 0, v0x1377e5b20_0;  alias, 1 drivers
v0x1377e5b20_0 .var "read_resp_rdy_reg", 0 0;
v0x1377e5bc0_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
v0x1377e5c50_0 .net "rs1", 15 0, L_0x137b1b400;  alias, 1 drivers
v0x1377e5d10_0 .net "rs2", 15 0, L_0x137b1b510;  alias, 1 drivers
v0x1377e5da0_0 .net "write_req_addr", 7 0, v0x1377e5e30_0;  alias, 1 drivers
v0x1377e5e30_0 .var "write_req_addr_reg", 7 0;
v0x1377e5ec0_0 .net "write_req_data", 15 0, v0x1377e5f50_0;  alias, 1 drivers
v0x1377e5f50_0 .var "write_req_data_reg", 15 0;
v0x1377e5ff0_0 .net "write_req_rdy", 0 0, L_0x137b32f60;  alias, 1 drivers
v0x1377e6090_0 .net "write_req_val", 0 0, v0x1377e6130_0;  alias, 1 drivers
v0x1377e6130_0 .var "write_req_val_reg", 0 0;
v0x1377e61d0_0 .net "write_resp_val", 0 0, L_0x137b335e0;  alias, 1 drivers
S_0x1377e6470 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x1377e2e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x1377e6650 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x1377e6690 .param/l "BGT" 1 8 46, C4<0111>;
P_0x1377e66d0 .param/l "BLT" 1 8 45, C4<0110>;
P_0x1377e6710 .param/l "BNE" 1 8 43, C4<0100>;
P_0x1377e6750 .param/l "CMP" 1 8 49, C4<1000>;
P_0x1377e6790 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x1377e67d0 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x1377e6810 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b2d0c0 .functor BUFZ 8, v0x1377e72a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1377e6c60_0 .net "alu_func", 3 0, L_0x137b31440;  alias, 1 drivers
v0x1377e6cf0_0 .net "alu_out", 15 0, L_0x137b2c650;  alias, 1 drivers
v0x1377e6d80_0 .net "br_imm", 15 0, L_0x137b2bbc0;  alias, 1 drivers
v0x1377e6e10_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377e6ea0_0 .net "cmp_eq", 0 0, L_0x137b2c900;  alias, 1 drivers
v0x1377e6f30_0 .net "cmp_lt", 0 0, L_0x137b2c970;  alias, 1 drivers
v0x1377e6fe0_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377e70f0_0 .net "curr_pc", 7 0, o0x138061d60;  alias, 0 drivers
v0x1377e7190_0 .net "next_pc", 7 0, L_0x137b2d0c0;  alias, 1 drivers
v0x1377e72a0_0 .var "next_pc_reg", 7 0;
v0x1377e7330_0 .net "opcode", 3 0, L_0x137b31b10;  alias, 1 drivers
L_0x138079378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377e73f0_0 .net "pc_en", 0 0, L_0x138079378;  1 drivers
v0x1377e7480_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
S_0x1377e75f0 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x1377e2e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x1377e77b0 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000011>;
P_0x1377e77f0 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x1377e7830 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x1377e7870 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x1377e78b0 .param/l "DONE" 1 9 79, C4<0111>;
P_0x1377e78f0 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x1377e7930 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x1377e7970 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x1377e79b0 .param/l "REQ" 1 9 75, C4<0011>;
P_0x1377e79f0 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000001>;
P_0x1377e7a30 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x1377e7a70 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b1b400 .functor BUFZ 16, v0x1377e9ed0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b1b510 .functor BUFZ 16, v0x1377ea060_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b2bbc0 .functor BUFZ 16, v0x1377e9d60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_0 .array/port v0x1377e9620, 0;
L_0x137b2bc30 .functor BUFZ 16, v0x1377e9620_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_1 .array/port v0x1377e9620, 1;
L_0x137b2bcc0 .functor BUFZ 16, v0x1377e9620_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_2 .array/port v0x1377e9620, 2;
L_0x137b2bda0 .functor BUFZ 16, v0x1377e9620_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_3 .array/port v0x1377e9620, 3;
L_0x137b2be30 .functor BUFZ 16, v0x1377e9620_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_4 .array/port v0x1377e9620, 4;
L_0x137b2bf20 .functor BUFZ 16, v0x1377e9620_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_5 .array/port v0x1377e9620, 5;
L_0x137b2bfb0 .functor BUFZ 16, v0x1377e9620_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_6 .array/port v0x1377e9620, 6;
L_0x137b2c0b0 .functor BUFZ 16, v0x1377e9620_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_7 .array/port v0x1377e9620, 7;
L_0x137b2c140 .functor BUFZ 16, v0x1377e9620_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_8 .array/port v0x1377e9620, 8;
L_0x137b2c230 .functor BUFZ 16, v0x1377e9620_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_9 .array/port v0x1377e9620, 9;
L_0x137b2c2c0 .functor BUFZ 16, v0x1377e9620_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_10 .array/port v0x1377e9620, 10;
L_0x137b2c3c0 .functor BUFZ 16, v0x1377e9620_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_11 .array/port v0x1377e9620, 11;
L_0x137b2c450 .functor BUFZ 16, v0x1377e9620_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_12 .array/port v0x1377e9620, 12;
L_0x137b2c350 .functor BUFZ 16, v0x1377e9620_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_13 .array/port v0x1377e9620, 13;
L_0x137b2c580 .functor BUFZ 16, v0x1377e9620_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_14 .array/port v0x1377e9620, 14;
L_0x137b2c6c0 .functor BUFZ 16, v0x1377e9620_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e9620_15 .array/port v0x1377e9620, 15;
L_0x137b2c750 .functor BUFZ 16, v0x1377e9620_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377e8150_0 .net "alu_out_data", 15 0, L_0x137b2c650;  alias, 1 drivers
v0x1377e8220_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x1380792a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1377e82b0_0 .net "cu_id", 15 0, L_0x1380792a0;  1 drivers
v0x1377e8340_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377e83d0_0 .net "decoded_imm", 7 0, L_0x137b31380;  alias, 1 drivers
v0x1377e84b0_0 .net "decoded_rd", 3 0, L_0x137b31140;  alias, 1 drivers
v0x1377e8560_0 .net "decoded_rimm", 3 0, L_0x137b312f0;  alias, 1 drivers
v0x1377e8610_0 .net "decoded_rs1", 3 0, L_0x137b311b0;  alias, 1 drivers
v0x1377e86c0_0 .net "decoded_rs2", 3 0, L_0x137b31240;  alias, 1 drivers
v0x1377e87f0_0 .net "is_alu", 0 0, v0x1377f9ec0_0;  alias, 1 drivers
v0x1377e8880_0 .net "is_const", 0 0, v0x1377fa200_0;  alias, 1 drivers
v0x1377e8910_0 .net "is_read", 0 0, v0x1377fa540_0;  alias, 1 drivers
v0x1377e89a0_0 .net "lsu_load_data", 15 0, L_0x137b2cb80;  alias, 1 drivers
v0x1377e8a50_0 .net "reg0", 15 0, L_0x137b2bc30;  1 drivers
v0x1377e8ae0_0 .net "reg1", 15 0, L_0x137b2bcc0;  1 drivers
v0x1377e8b80_0 .net "reg10", 15 0, L_0x137b2c3c0;  1 drivers
v0x1377e8c30_0 .net "reg11", 15 0, L_0x137b2c450;  1 drivers
v0x1377e8de0_0 .net "reg12", 15 0, L_0x137b2c350;  1 drivers
v0x1377e8e90_0 .net "reg13", 15 0, L_0x137b2c580;  1 drivers
v0x1377e8f40_0 .net "reg14", 15 0, L_0x137b2c6c0;  1 drivers
v0x1377e8ff0_0 .net "reg15", 15 0, L_0x137b2c750;  1 drivers
v0x1377e90a0_0 .net "reg2", 15 0, L_0x137b2bda0;  1 drivers
v0x1377e9150_0 .net "reg3", 15 0, L_0x137b2be30;  1 drivers
v0x1377e9200_0 .net "reg4", 15 0, L_0x137b2bf20;  1 drivers
v0x1377e92b0_0 .net "reg5", 15 0, L_0x137b2bfb0;  1 drivers
v0x1377e9360_0 .net "reg6", 15 0, L_0x137b2c0b0;  1 drivers
v0x1377e9410_0 .net "reg7", 15 0, L_0x137b2c140;  1 drivers
v0x1377e94c0_0 .net "reg8", 15 0, L_0x137b2c230;  1 drivers
v0x1377e9570_0 .net "reg9", 15 0, L_0x137b2c2c0;  1 drivers
v0x1377e9620 .array "registers", 0 15, 15 0;
v0x1377e97c0_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
o0x138062690 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1377e9850_0 .net "rf_addr", 3 0, o0x138062690;  0 drivers
o0x1380626c0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1377e9900_0 .net "rf_data", 15 0, o0x1380626c0;  0 drivers
L_0x138079258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377e8ce0_0 .net "rf_enable", 0 0, L_0x138079258;  1 drivers
v0x1377e9b90_0 .net "rf_ren", 0 0, L_0x137b30400;  alias, 1 drivers
v0x1377e9c20_0 .net "rf_wen", 0 0, L_0x1377f9e40;  alias, 1 drivers
v0x1377e9cb0_0 .net "rimm_data", 15 0, L_0x137b2bbc0;  alias, 1 drivers
v0x1377e9d60_0 .var "rimm_data_reg", 15 0;
v0x1377e9df0_0 .net "rs1_data", 15 0, L_0x137b1b400;  alias, 1 drivers
v0x1377e9ed0_0 .var "rs1_data_reg", 15 0;
v0x1377e9f80_0 .net "rs2_data", 15 0, L_0x137b1b510;  alias, 1 drivers
v0x1377ea060_0 .var "rs2_data_reg", 15 0;
S_0x1377ea300 .scope generate, "genblk1[2]" "genblk1[2]" 5 203, 5 203 0, S_0x1377db080;
 .timescale 0 0;
P_0x1377e7e90 .param/l "i" 1 5 203, +C4<010>;
S_0x1377ea4e0 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x1377ea300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x1377ea6a0 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x1377ea6e0 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x1377ea720 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x1377ea760 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x1377ea7a0 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x1377ea7e0 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x1377ea820 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x1377ea860 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x1377ea8a0 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b2de00 .functor BUFZ 16, v0x1377eaf40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b2e0b0 .functor BUFZ 1, v0x1377eb380_0, C4<0>, C4<0>, C4<0>;
L_0x137b2e120 .functor BUFZ 1, v0x1377eb410_0, C4<0>, C4<0>, C4<0>;
L_0x137b2e1b0 .functor BUFZ 1, v0x1377eb4b0_0, C4<0>, C4<0>, C4<0>;
v0x1377eacc0_0 .net "a", 15 0, L_0x137b2d170;  alias, 1 drivers
L_0x138079450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377ead70_0 .net "alu_en", 0 0, L_0x138079450;  1 drivers
v0x1377eae10_0 .net "alu_func", 3 0, L_0x137b31440;  alias, 1 drivers
v0x1377eaf40_0 .var "alu_reg_out", 15 0;
v0x1377eaff0_0 .net "b", 15 0, L_0x137b2d280;  alias, 1 drivers
v0x1377eb0a0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377eb130_0 .net "cmp_eq", 0 0, L_0x137b2e0b0;  alias, 1 drivers
v0x1377eb1d0_0 .net "cmp_lt", 0 0, L_0x137b2e120;  alias, 1 drivers
v0x1377eb270_0 .net "cmp_lte", 0 0, L_0x137b2e1b0;  1 drivers
v0x1377eb380_0 .var "cmp_reg_eq", 0 0;
v0x1377eb410_0 .var "cmp_reg_lt", 0 0;
v0x1377eb4b0_0 .var "cmp_reg_lte", 0 0;
v0x1377eb550_0 .net "out", 15 0, L_0x137b2de00;  alias, 1 drivers
v0x1377eb600_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
S_0x1377eb830 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x1377ea300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x1377eb9a0 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x1377eb9e0 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x1377eba20 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x1377eba60 .param/l "DONE" 1 7 71, C4<0111>;
P_0x1377ebaa0 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x1377ebae0 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x1377ebb20 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x1377ebb60 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x1377ebba0 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x1377ebbe0 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x1377ebc20 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x1377ebc60 .param/l "REQ" 1 7 67, C4<0011>;
P_0x1377ebca0 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x1377ebce0 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b2e330 .functor BUFZ 16, v0x1377ec5d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ec3e0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377ec470_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377ec510_0 .net "lsu_data_out", 15 0, L_0x137b2e330;  alias, 1 drivers
v0x1377ec5d0_0 .var "lsu_data_out_reg", 15 0;
L_0x138079498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377ec680_0 .net "lsu_en", 0 0, L_0x138079498;  1 drivers
v0x1377ec760_0 .net "lsu_state", 1 0, v0x1377ec810_0;  alias, 1 drivers
v0x1377ec810_0 .var "lsu_state_reg", 1 0;
v0x1377ec8c0_0 .net "mem_ren", 0 0, v0x1377fa540_0;  alias, 1 drivers
v0x1377ec9d0_0 .net "mem_wen", 0 0, v0x1377fa880_0;  alias, 1 drivers
v0x1377ecae0_0 .net "read_req_addr", 7 0, v0x1377ecb70_0;  alias, 1 drivers
v0x1377ecb70_0 .var "read_req_addr_reg", 7 0;
v0x1377ecc00_0 .net "read_req_addr_val", 0 0, v0x1377ecc90_0;  alias, 1 drivers
v0x1377ecc90_0 .var "read_req_addr_val_reg", 0 0;
v0x1377ecd20_0 .net "read_req_rdy", 0 0, L_0x137b31f80;  alias, 1 drivers
v0x1377ecdc0_0 .net "read_resp_data", 15 0, L_0x137b32740;  alias, 1 drivers
v0x1377ece70_0 .net "read_resp_data_val", 0 0, L_0x137b329f0;  alias, 1 drivers
v0x1377ecf10_0 .net "read_resp_rdy", 0 0, v0x1377ed0a0_0;  alias, 1 drivers
v0x1377ed0a0_0 .var "read_resp_rdy_reg", 0 0;
v0x1377ed130_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
v0x1377ed1c0_0 .net "rs1", 15 0, L_0x137b2d170;  alias, 1 drivers
v0x1377ed280_0 .net "rs2", 15 0, L_0x137b2d280;  alias, 1 drivers
v0x1377ed310_0 .net "write_req_addr", 7 0, v0x1377ed3a0_0;  alias, 1 drivers
v0x1377ed3a0_0 .var "write_req_addr_reg", 7 0;
v0x1377ed430_0 .net "write_req_data", 15 0, v0x1377ed4c0_0;  alias, 1 drivers
v0x1377ed4c0_0 .var "write_req_data_reg", 15 0;
v0x1377ed560_0 .net "write_req_rdy", 0 0, L_0x137b32d20;  alias, 1 drivers
v0x1377ed600_0 .net "write_req_val", 0 0, v0x1377ed6a0_0;  alias, 1 drivers
v0x1377ed6a0_0 .var "write_req_val_reg", 0 0;
v0x1377ed740_0 .net "write_resp_val", 0 0, L_0x137b33690;  alias, 1 drivers
S_0x1377ed9e0 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x1377ea300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x1377edbc0 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x1377edc00 .param/l "BGT" 1 8 46, C4<0111>;
P_0x1377edc40 .param/l "BLT" 1 8 45, C4<0110>;
P_0x1377edc80 .param/l "BNE" 1 8 43, C4<0100>;
P_0x1377edcc0 .param/l "CMP" 1 8 49, C4<1000>;
P_0x1377edd00 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x1377edd40 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x1377edd80 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b2e870 .functor BUFZ 8, v0x1377ee7b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1377ee1d0_0 .net "alu_func", 3 0, L_0x137b31440;  alias, 1 drivers
v0x1377ee260_0 .net "alu_out", 15 0, L_0x137b2de00;  alias, 1 drivers
v0x1377ee2f0_0 .net "br_imm", 15 0, L_0x137b2d370;  alias, 1 drivers
v0x1377ee380_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377ee410_0 .net "cmp_eq", 0 0, L_0x137b2e0b0;  alias, 1 drivers
v0x1377ee4a0_0 .net "cmp_lt", 0 0, L_0x137b2e120;  alias, 1 drivers
v0x1377ee550_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377ee5e0_0 .net "curr_pc", 7 0, o0x1380637d0;  alias, 0 drivers
v0x1377ee680_0 .net "next_pc", 7 0, L_0x137b2e870;  alias, 1 drivers
v0x1377ee7b0_0 .var "next_pc_reg", 7 0;
v0x1377ee860_0 .net "opcode", 3 0, L_0x137b31b10;  alias, 1 drivers
L_0x1380794e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377ee900_0 .net "pc_en", 0 0, L_0x1380794e0;  1 drivers
v0x1377ee9a0_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
S_0x1377eeb50 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x1377ea300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x1377eed10 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000011>;
P_0x1377eed50 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x1377eed90 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x1377eedd0 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x1377eee10 .param/l "DONE" 1 9 79, C4<0111>;
P_0x1377eee50 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x1377eee90 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x1377eeed0 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x1377eef10 .param/l "REQ" 1 9 75, C4<0011>;
P_0x1377eef50 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000010>;
P_0x1377eef90 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x1377eefd0 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b2d170 .functor BUFZ 16, v0x1377f1520_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b2d280 .functor BUFZ 16, v0x1377f16b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b2d370 .functor BUFZ 16, v0x1377f13b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_0 .array/port v0x1377f0c50, 0;
L_0x137b2d3e0 .functor BUFZ 16, v0x1377f0c50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_1 .array/port v0x1377f0c50, 1;
L_0x137b2d470 .functor BUFZ 16, v0x1377f0c50_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_2 .array/port v0x1377f0c50, 2;
L_0x137b2d550 .functor BUFZ 16, v0x1377f0c50_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_3 .array/port v0x1377f0c50, 3;
L_0x137b2d5e0 .functor BUFZ 16, v0x1377f0c50_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_4 .array/port v0x1377f0c50, 4;
L_0x137b2d6d0 .functor BUFZ 16, v0x1377f0c50_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_5 .array/port v0x1377f0c50, 5;
L_0x137b2d760 .functor BUFZ 16, v0x1377f0c50_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_6 .array/port v0x1377f0c50, 6;
L_0x137b2d860 .functor BUFZ 16, v0x1377f0c50_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_7 .array/port v0x1377f0c50, 7;
L_0x137b2d8f0 .functor BUFZ 16, v0x1377f0c50_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_8 .array/port v0x1377f0c50, 8;
L_0x137b2d9e0 .functor BUFZ 16, v0x1377f0c50_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_9 .array/port v0x1377f0c50, 9;
L_0x137b2da70 .functor BUFZ 16, v0x1377f0c50_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_10 .array/port v0x1377f0c50, 10;
L_0x137b2db70 .functor BUFZ 16, v0x1377f0c50_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_11 .array/port v0x1377f0c50, 11;
L_0x137b2dc00 .functor BUFZ 16, v0x1377f0c50_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_12 .array/port v0x1377f0c50, 12;
L_0x137b2db00 .functor BUFZ 16, v0x1377f0c50_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_13 .array/port v0x1377f0c50, 13;
L_0x137b2dd30 .functor BUFZ 16, v0x1377f0c50_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_14 .array/port v0x1377f0c50, 14;
L_0x137b2de70 .functor BUFZ 16, v0x1377f0c50_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f0c50_15 .array/port v0x1377f0c50, 15;
L_0x137b2df00 .functor BUFZ 16, v0x1377f0c50_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377ef690_0 .net "alu_out_data", 15 0, L_0x137b2de00;  alias, 1 drivers
v0x1377ef760_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x138079408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1377ef7f0_0 .net "cu_id", 15 0, L_0x138079408;  1 drivers
v0x1377ef880_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377efa10_0 .net "decoded_imm", 7 0, L_0x137b31380;  alias, 1 drivers
v0x1377efae0_0 .net "decoded_rd", 3 0, L_0x137b31140;  alias, 1 drivers
v0x1377efbb0_0 .net "decoded_rimm", 3 0, L_0x137b312f0;  alias, 1 drivers
v0x1377efc80_0 .net "decoded_rs1", 3 0, L_0x137b311b0;  alias, 1 drivers
v0x1377efd50_0 .net "decoded_rs2", 3 0, L_0x137b31240;  alias, 1 drivers
v0x1377efe60_0 .net "is_alu", 0 0, v0x1377f9ec0_0;  alias, 1 drivers
v0x1377eff30_0 .net "is_const", 0 0, v0x1377fa200_0;  alias, 1 drivers
v0x1377f0000_0 .net "is_read", 0 0, v0x1377fa540_0;  alias, 1 drivers
v0x1377f0090_0 .net "lsu_load_data", 15 0, L_0x137b2e330;  alias, 1 drivers
v0x1377f0120_0 .net "reg0", 15 0, L_0x137b2d3e0;  1 drivers
v0x1377f01b0_0 .net "reg1", 15 0, L_0x137b2d470;  1 drivers
v0x1377f0240_0 .net "reg10", 15 0, L_0x137b2db70;  1 drivers
v0x1377f02d0_0 .net "reg11", 15 0, L_0x137b2dc00;  1 drivers
v0x1377f0460_0 .net "reg12", 15 0, L_0x137b2db00;  1 drivers
v0x1377f04f0_0 .net "reg13", 15 0, L_0x137b2dd30;  1 drivers
v0x1377f0580_0 .net "reg14", 15 0, L_0x137b2de70;  1 drivers
v0x1377f0620_0 .net "reg15", 15 0, L_0x137b2df00;  1 drivers
v0x1377f06d0_0 .net "reg2", 15 0, L_0x137b2d550;  1 drivers
v0x1377f0780_0 .net "reg3", 15 0, L_0x137b2d5e0;  1 drivers
v0x1377f0830_0 .net "reg4", 15 0, L_0x137b2d6d0;  1 drivers
v0x1377f08e0_0 .net "reg5", 15 0, L_0x137b2d760;  1 drivers
v0x1377f0990_0 .net "reg6", 15 0, L_0x137b2d860;  1 drivers
v0x1377f0a40_0 .net "reg7", 15 0, L_0x137b2d8f0;  1 drivers
v0x1377f0af0_0 .net "reg8", 15 0, L_0x137b2d9e0;  1 drivers
v0x1377f0ba0_0 .net "reg9", 15 0, L_0x137b2da70;  1 drivers
v0x1377f0c50 .array "registers", 0 15, 15 0;
v0x1377f0df0_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
o0x138064100 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1377f0e80_0 .net "rf_addr", 3 0, o0x138064100;  0 drivers
o0x138064130 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1377f0f30_0 .net "rf_data", 15 0, o0x138064130;  0 drivers
L_0x1380793c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377f0380_0 .net "rf_enable", 0 0, L_0x1380793c0;  1 drivers
v0x1377f11c0_0 .net "rf_ren", 0 0, L_0x137b30400;  alias, 1 drivers
v0x1377f1250_0 .net "rf_wen", 0 0, L_0x1377f9e40;  alias, 1 drivers
v0x1377f1320_0 .net "rimm_data", 15 0, L_0x137b2d370;  alias, 1 drivers
v0x1377f13b0_0 .var "rimm_data_reg", 15 0;
v0x1377f1440_0 .net "rs1_data", 15 0, L_0x137b2d170;  alias, 1 drivers
v0x1377f1520_0 .var "rs1_data_reg", 15 0;
v0x1377f15d0_0 .net "rs2_data", 15 0, L_0x137b2d280;  alias, 1 drivers
v0x1377f16b0_0 .var "rs2_data_reg", 15 0;
S_0x1377f1950 .scope generate, "genblk1[3]" "genblk1[3]" 5 203, 5 203 0, S_0x1377db080;
 .timescale 0 0;
P_0x1377f1b10 .param/l "i" 1 5 203, +C4<011>;
S_0x1377f1ba0 .scope module, "inst_alu" "alu" 5 235, 6 13 0, S_0x1377f1950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x1377f1d10 .param/l "alu_add" 1 6 32, C4<0000>;
P_0x1377f1d50 .param/l "alu_and" 1 6 36, C4<0100>;
P_0x1377f1d90 .param/l "alu_cmp" 1 6 40, C4<1000>;
P_0x1377f1dd0 .param/l "alu_div" 1 6 35, C4<0011>;
P_0x1377f1e10 .param/l "alu_mul" 1 6 34, C4<0010>;
P_0x1377f1e50 .param/l "alu_or" 1 6 37, C4<0101>;
P_0x1377f1e90 .param/l "alu_sll" 1 6 39, C4<1111>;
P_0x1377f1ed0 .param/l "alu_srl" 1 6 38, C4<0110>;
P_0x1377f1f10 .param/l "alu_sub" 1 6 33, C4<0001>;
L_0x137b2f5b0 .functor BUFZ 16, v0x1377f2500_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b2f860 .functor BUFZ 1, v0x1377f2980_0, C4<0>, C4<0>, C4<0>;
L_0x137b2f8d0 .functor BUFZ 1, v0x1377f2a10_0, C4<0>, C4<0>, C4<0>;
L_0x137b2f960 .functor BUFZ 1, v0x1377f2ab0_0, C4<0>, C4<0>, C4<0>;
v0x1377f2300_0 .net "a", 15 0, L_0x137b2e920;  alias, 1 drivers
L_0x1380795b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377f23b0_0 .net "alu_en", 0 0, L_0x1380795b8;  1 drivers
v0x1377f2450_0 .net "alu_func", 3 0, L_0x137b31440;  alias, 1 drivers
v0x1377f2500_0 .var "alu_reg_out", 15 0;
v0x1377f25b0_0 .net "b", 15 0, L_0x137b2ea30;  alias, 1 drivers
v0x1377f26a0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377f2730_0 .net "cmp_eq", 0 0, L_0x137b2f860;  alias, 1 drivers
v0x1377f27d0_0 .net "cmp_lt", 0 0, L_0x137b2f8d0;  alias, 1 drivers
v0x1377f2870_0 .net "cmp_lte", 0 0, L_0x137b2f960;  1 drivers
v0x1377f2980_0 .var "cmp_reg_eq", 0 0;
v0x1377f2a10_0 .var "cmp_reg_lt", 0 0;
v0x1377f2ab0_0 .var "cmp_reg_lte", 0 0;
v0x1377f2b50_0 .net "out", 15 0, L_0x137b2f5b0;  alias, 1 drivers
v0x1377f2c00_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
S_0x1377f2d70 .scope module, "inst_lsu" "lsu" 5 250, 7 23 0, S_0x1377f1950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x1377f2ee0 .param/l "DATA_ADDR_WIDTH" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x1377f2f20 .param/l "DATA_WIDTH" 0 7 25, +C4<00000000000000000000000000010000>;
P_0x1377f2f60 .param/l "DECODE" 1 7 66, C4<0010>;
P_0x1377f2fa0 .param/l "DONE" 1 7 71, C4<0111>;
P_0x1377f2fe0 .param/l "EXECUTE" 1 7 69, C4<0101>;
P_0x1377f3020 .param/l "FETCH" 1 7 65, C4<0001>;
P_0x1377f3060 .param/l "IDLE" 1 7 64, C4<0000>;
P_0x1377f30a0 .param/l "LSU_DONE" 1 7 77, C4<11>;
P_0x1377f30e0 .param/l "LSU_IDLE" 1 7 74, C4<00>;
P_0x1377f3120 .param/l "LSU_REQ" 1 7 75, C4<01>;
P_0x1377f3160 .param/l "LSU_WAIT" 1 7 76, C4<10>;
P_0x1377f31a0 .param/l "REQ" 1 7 67, C4<0011>;
P_0x1377f31e0 .param/l "WAIT" 1 7 68, C4<0100>;
P_0x1377f3220 .param/l "WRITEBACK" 1 7 70, C4<0110>;
L_0x137b2fae0 .functor BUFZ 16, v0x1377f3b50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f3960_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377f39f0_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377f3a90_0 .net "lsu_data_out", 15 0, L_0x137b2fae0;  alias, 1 drivers
v0x1377f3b50_0 .var "lsu_data_out_reg", 15 0;
L_0x138079600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377f3c00_0 .net "lsu_en", 0 0, L_0x138079600;  1 drivers
v0x1377f3ce0_0 .net "lsu_state", 1 0, v0x1377f3d90_0;  alias, 1 drivers
v0x1377f3d90_0 .var "lsu_state_reg", 1 0;
v0x1377f3e40_0 .net "mem_ren", 0 0, v0x1377fa540_0;  alias, 1 drivers
v0x1377f3ed0_0 .net "mem_wen", 0 0, v0x1377fa880_0;  alias, 1 drivers
v0x1377f3fe0_0 .net "read_req_addr", 7 0, v0x1377f4070_0;  alias, 1 drivers
v0x1377f4070_0 .var "read_req_addr_reg", 7 0;
v0x1377f4120_0 .net "read_req_addr_val", 0 0, v0x1377f41c0_0;  alias, 1 drivers
v0x1377f41c0_0 .var "read_req_addr_val_reg", 0 0;
v0x1377f4260_0 .net "read_req_rdy", 0 0, L_0x137b32030;  alias, 1 drivers
v0x1377f4300_0 .net "read_resp_data", 15 0, L_0x137b32a90;  alias, 1 drivers
v0x1377f43b0_0 .net "read_resp_data_val", 0 0, L_0x137b32de0;  alias, 1 drivers
v0x1377f4450_0 .net "read_resp_rdy", 0 0, v0x1377f45e0_0;  alias, 1 drivers
v0x1377f45e0_0 .var "read_resp_rdy_reg", 0 0;
v0x1377f4670_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
v0x1377f4700_0 .net "rs1", 15 0, L_0x137b2e920;  alias, 1 drivers
v0x1377f47b0_0 .net "rs2", 15 0, L_0x137b2ea30;  alias, 1 drivers
v0x1377f4840_0 .net "write_req_addr", 7 0, v0x1377f48d0_0;  alias, 1 drivers
v0x1377f48d0_0 .var "write_req_addr_reg", 7 0;
v0x1377f4960_0 .net "write_req_data", 15 0, v0x1377f49f0_0;  alias, 1 drivers
v0x1377f49f0_0 .var "write_req_data_reg", 15 0;
v0x1377f4a80_0 .net "write_req_rdy", 0 0, L_0x137b330f0;  alias, 1 drivers
v0x1377f4b20_0 .net "write_req_val", 0 0, v0x1377f4bc0_0;  alias, 1 drivers
v0x1377f4bc0_0 .var "write_req_val_reg", 0 0;
v0x1377f4c60_0 .net "write_resp_val", 0 0, L_0x137b33860;  alias, 1 drivers
S_0x1377f4f00 .scope module, "inst_pc" "pc" 5 278, 8 15 0, S_0x1377f1950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x1377f50e0 .param/l "BEQ" 1 8 44, C4<0101>;
P_0x1377f5120 .param/l "BGT" 1 8 46, C4<0111>;
P_0x1377f5160 .param/l "BLT" 1 8 45, C4<0110>;
P_0x1377f51a0 .param/l "BNE" 1 8 43, C4<0100>;
P_0x1377f51e0 .param/l "CMP" 1 8 49, C4<1000>;
P_0x1377f5220 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000000010000>;
P_0x1377f5260 .param/l "EXECUTE" 1 8 48, C4<0101>;
P_0x1377f52a0 .param/l "PC_ADDR_WIDTH" 0 8 16, +C4<00000000000000000000000000001000>;
L_0x137b30020 .functor BUFZ 8, v0x1377f5cd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1377f56f0_0 .net "alu_func", 3 0, L_0x137b31440;  alias, 1 drivers
v0x1377f5780_0 .net "alu_out", 15 0, L_0x137b2f5b0;  alias, 1 drivers
v0x1377f5810_0 .net "br_imm", 15 0, L_0x137b2eb20;  alias, 1 drivers
v0x1377f58a0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377f5930_0 .net "cmp_eq", 0 0, L_0x137b2f860;  alias, 1 drivers
v0x1377f59c0_0 .net "cmp_lt", 0 0, L_0x137b2f8d0;  alias, 1 drivers
v0x1377f5a70_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377f5b00_0 .net "curr_pc", 7 0, o0x138065240;  alias, 0 drivers
v0x1377f5ba0_0 .net "next_pc", 7 0, L_0x137b30020;  alias, 1 drivers
v0x1377f5cd0_0 .var "next_pc_reg", 7 0;
v0x1377f5d80_0 .net "opcode", 3 0, L_0x137b31b10;  alias, 1 drivers
L_0x138079648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377f5e20_0 .net "pc_en", 0 0, L_0x138079648;  1 drivers
v0x1377f5ec0_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
S_0x1377f6070 .scope module, "inst_rf" "xblock_rf" 5 209, 9 18 0, S_0x1377f1950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x1377f6230 .param/l "CU_IDX" 0 9 19, +C4<00000000000000000000000000000011>;
P_0x1377f6270 .param/l "CU_WIDTH" 0 9 20, +C4<00000000000000000000000000000100>;
P_0x1377f62b0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
P_0x1377f62f0 .param/l "DECODE" 1 9 74, C4<0010>;
P_0x1377f6330 .param/l "DONE" 1 9 79, C4<0111>;
P_0x1377f6370 .param/l "EXECUTE" 1 9 77, C4<0101>;
P_0x1377f63b0 .param/l "FETCH" 1 9 73, C4<0001>;
P_0x1377f63f0 .param/l "IDLE" 1 9 72, C4<0000>;
P_0x1377f6430 .param/l "REQ" 1 9 75, C4<0011>;
P_0x1377f6470 .param/l "THREAD_ID" 0 9 21, +C4<00000000000000000000000000000011>;
P_0x1377f64b0 .param/l "WAIT" 1 9 76, C4<0100>;
P_0x1377f64f0 .param/l "WRITEBACK" 1 9 78, C4<0110>;
L_0x137b2e920 .functor BUFZ 16, v0x1377f8880_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b2ea30 .functor BUFZ 16, v0x1377f8a10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x137b2eb20 .functor BUFZ 16, v0x1377f8710_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_0 .array/port v0x1377f7ff0, 0;
L_0x137b2eb90 .functor BUFZ 16, v0x1377f7ff0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_1 .array/port v0x1377f7ff0, 1;
L_0x137b2ec20 .functor BUFZ 16, v0x1377f7ff0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_2 .array/port v0x1377f7ff0, 2;
L_0x137b2ed00 .functor BUFZ 16, v0x1377f7ff0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_3 .array/port v0x1377f7ff0, 3;
L_0x137b2ed90 .functor BUFZ 16, v0x1377f7ff0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_4 .array/port v0x1377f7ff0, 4;
L_0x137b2ee80 .functor BUFZ 16, v0x1377f7ff0_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_5 .array/port v0x1377f7ff0, 5;
L_0x137b2ef10 .functor BUFZ 16, v0x1377f7ff0_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_6 .array/port v0x1377f7ff0, 6;
L_0x137b2f010 .functor BUFZ 16, v0x1377f7ff0_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_7 .array/port v0x1377f7ff0, 7;
L_0x137b2f0a0 .functor BUFZ 16, v0x1377f7ff0_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_8 .array/port v0x1377f7ff0, 8;
L_0x137b2f190 .functor BUFZ 16, v0x1377f7ff0_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_9 .array/port v0x1377f7ff0, 9;
L_0x137b2f220 .functor BUFZ 16, v0x1377f7ff0_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_10 .array/port v0x1377f7ff0, 10;
L_0x137b2f320 .functor BUFZ 16, v0x1377f7ff0_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_11 .array/port v0x1377f7ff0, 11;
L_0x137b2f3b0 .functor BUFZ 16, v0x1377f7ff0_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_12 .array/port v0x1377f7ff0, 12;
L_0x137b2f2b0 .functor BUFZ 16, v0x1377f7ff0_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_13 .array/port v0x1377f7ff0, 13;
L_0x137b2f4e0 .functor BUFZ 16, v0x1377f7ff0_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_14 .array/port v0x1377f7ff0, 14;
L_0x137b2f620 .functor BUFZ 16, v0x1377f7ff0_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f7ff0_15 .array/port v0x1377f7ff0, 15;
L_0x137b2f6b0 .functor BUFZ 16, v0x1377f7ff0_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1377f6b90_0 .net "alu_out_data", 15 0, L_0x137b2f5b0;  alias, 1 drivers
v0x1377f6c60_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
L_0x138079570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1377f6cf0_0 .net "cu_id", 15 0, L_0x138079570;  1 drivers
v0x1377f6d80_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377f6e10_0 .net "decoded_imm", 7 0, L_0x137b31380;  alias, 1 drivers
v0x1377f6ef0_0 .net "decoded_rd", 3 0, L_0x137b31140;  alias, 1 drivers
v0x1377f6f90_0 .net "decoded_rimm", 3 0, L_0x137b312f0;  alias, 1 drivers
v0x1377f7030_0 .net "decoded_rs1", 3 0, L_0x137b311b0;  alias, 1 drivers
v0x1377f70d0_0 .net "decoded_rs2", 3 0, L_0x137b31240;  alias, 1 drivers
v0x1377f71e0_0 .net "is_alu", 0 0, v0x1377f9ec0_0;  alias, 1 drivers
v0x1377f7270_0 .net "is_const", 0 0, v0x1377fa200_0;  alias, 1 drivers
v0x1377f7300_0 .net "is_read", 0 0, v0x1377fa540_0;  alias, 1 drivers
v0x1377f7390_0 .net "lsu_load_data", 15 0, L_0x137b2fae0;  alias, 1 drivers
v0x1377f7440_0 .net "reg0", 15 0, L_0x137b2eb90;  1 drivers
v0x1377f74d0_0 .net "reg1", 15 0, L_0x137b2ec20;  1 drivers
v0x1377f7560_0 .net "reg10", 15 0, L_0x137b2f320;  1 drivers
v0x1377f7600_0 .net "reg11", 15 0, L_0x137b2f3b0;  1 drivers
v0x1377f77b0_0 .net "reg12", 15 0, L_0x137b2f2b0;  1 drivers
v0x1377f7860_0 .net "reg13", 15 0, L_0x137b2f4e0;  1 drivers
v0x1377f7910_0 .net "reg14", 15 0, L_0x137b2f620;  1 drivers
v0x1377f79c0_0 .net "reg15", 15 0, L_0x137b2f6b0;  1 drivers
v0x1377f7a70_0 .net "reg2", 15 0, L_0x137b2ed00;  1 drivers
v0x1377f7b20_0 .net "reg3", 15 0, L_0x137b2ed90;  1 drivers
v0x1377f7bd0_0 .net "reg4", 15 0, L_0x137b2ee80;  1 drivers
v0x1377f7c80_0 .net "reg5", 15 0, L_0x137b2ef10;  1 drivers
v0x1377f7d30_0 .net "reg6", 15 0, L_0x137b2f010;  1 drivers
v0x1377f7de0_0 .net "reg7", 15 0, L_0x137b2f0a0;  1 drivers
v0x1377f7e90_0 .net "reg8", 15 0, L_0x137b2f190;  1 drivers
v0x1377f7f40_0 .net "reg9", 15 0, L_0x137b2f220;  1 drivers
v0x1377f7ff0 .array "registers", 0 15, 15 0;
v0x1377f8190_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
o0x138065b70 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1377f8220_0 .net "rf_addr", 3 0, o0x138065b70;  0 drivers
o0x138065ba0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1377f82d0_0 .net "rf_data", 15 0, o0x138065ba0;  0 drivers
L_0x138079528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1377f76b0_0 .net "rf_enable", 0 0, L_0x138079528;  1 drivers
v0x1377f8560_0 .net "rf_ren", 0 0, L_0x137b30400;  alias, 1 drivers
v0x1377f85f0_0 .net "rf_wen", 0 0, L_0x1377f9e40;  alias, 1 drivers
v0x1377f8680_0 .net "rimm_data", 15 0, L_0x137b2eb20;  alias, 1 drivers
v0x1377f8710_0 .var "rimm_data_reg", 15 0;
v0x1377f87a0_0 .net "rs1_data", 15 0, L_0x137b2e920;  alias, 1 drivers
v0x1377f8880_0 .var "rs1_data_reg", 15 0;
v0x1377f8930_0 .net "rs2_data", 15 0, L_0x137b2ea30;  alias, 1 drivers
v0x1377f8a10_0 .var "rs2_data_reg", 15 0;
S_0x1377f8cb0 .scope module, "inst_decoder" "decoder" 5 166, 10 9 0, S_0x1377db080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 4 "rd";
    .port_info 5 /OUTPUT 4 "rs1";
    .port_info 6 /OUTPUT 4 "rs2";
    .port_info 7 /OUTPUT 4 "rimm";
    .port_info 8 /OUTPUT 8 "imm";
    .port_info 9 /OUTPUT 4 "alu_func";
    .port_info 10 /OUTPUT 4 "opcode";
    .port_info 11 /OUTPUT 1 "is_alu";
    .port_info 12 /OUTPUT 1 "is_branch";
    .port_info 13 /OUTPUT 1 "is_const";
    .port_info 14 /OUTPUT 1 "is_load";
    .port_info 15 /OUTPUT 1 "is_store";
    .port_info 16 /OUTPUT 1 "is_nop";
    .port_info 17 /OUTPUT 1 "is_jr";
P_0x15080a200 .param/l "ADD" 1 10 41, C4<0000>;
P_0x15080a240 .param/l "BEQ" 1 10 46, C4<0101>;
P_0x15080a280 .param/l "BGT" 1 10 48, C4<0111>;
P_0x15080a2c0 .param/l "BLT" 1 10 47, C4<0110>;
P_0x15080a300 .param/l "BNE" 1 10 45, C4<0100>;
P_0x15080a340 .param/l "CONST" 1 10 49, C4<1000>;
P_0x15080a380 .param/l "DECODE" 1 10 66, C4<0010>;
P_0x15080a3c0 .param/l "DIV" 1 10 44, C4<0011>;
P_0x15080a400 .param/l "INST_MSG_WIDTH" 0 10 11, +C4<00000000000000000000000000010000>;
P_0x15080a440 .param/l "JR" 1 10 53, C4<1100>;
P_0x15080a480 .param/l "LW" 1 10 50, C4<1001>;
P_0x15080a4c0 .param/l "MUL" 1 10 43, C4<0010>;
P_0x15080a500 .param/l "NOP" 1 10 52, C4<1011>;
P_0x15080a540 .param/l "PC_ADDR_WIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x15080a580 .param/l "SUB" 1 10 42, C4<0001>;
P_0x15080a5c0 .param/l "SW" 1 10 51, C4<1010>;
P_0x15080a600 .param/l "alu_add" 1 10 56, C4<0000>;
P_0x15080a640 .param/l "alu_and" 1 10 60, C4<0100>;
P_0x15080a680 .param/l "alu_cmp" 1 10 64, C4<1000>;
P_0x15080a6c0 .param/l "alu_div" 1 10 59, C4<0011>;
P_0x15080a700 .param/l "alu_mul" 1 10 58, C4<0010>;
P_0x15080a740 .param/l "alu_or" 1 10 61, C4<0101>;
P_0x15080a780 .param/l "alu_sll" 1 10 63, C4<1111>;
P_0x15080a7c0 .param/l "alu_srl" 1 10 62, C4<0110>;
P_0x15080a800 .param/l "alu_sub" 1 10 57, C4<0001>;
L_0x137b31140 .functor BUFZ 4, v0x1377faab0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b311b0 .functor BUFZ 4, v0x1377faff0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b31240 .functor BUFZ 4, v0x1377fb190_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b312f0 .functor BUFZ 4, v0x1377fae50_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b31380 .functor BUFZ 8, v0x1377f9c70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b31440 .functor BUFZ 4, v0x1377f99a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b319c0 .functor BUFZ 1, v0x1377fa760_0, C4<0>, C4<0>, C4<0>;
L_0x137b31a30 .functor BUFZ 1, v0x1377fa320_0, C4<0>, C4<0>, C4<0>;
v0x1377f9800_0 .net "alu_func", 3 0, L_0x137b31440;  alias, 1 drivers
v0x1377f99a0_0 .var "alu_func_reg", 3 0;
v0x1377f9a40_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377f9ad0_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377f9b60_0 .net "imm", 7 0, L_0x137b31380;  alias, 1 drivers
v0x1377f9c70_0 .var "imm_reg", 7 0;
v0x1377f9d00_0 .net "instr", 15 0, v0x1377fbfd0_0;  alias, 1 drivers
v0x1377f9db0_0 .net "is_alu", 0 0, v0x1377f9ec0_0;  alias, 1 drivers
v0x1377f9ec0_0 .var "is_alu_reg", 0 0;
v0x1377f9fd0_0 .net "is_branch", 0 0, v0x1377fa060_0;  alias, 1 drivers
v0x1377fa060_0 .var "is_branch_reg", 0 0;
v0x1377fa0f0_0 .net "is_const", 0 0, v0x1377fa200_0;  alias, 1 drivers
v0x1377fa200_0 .var "is_const_reg", 0 0;
v0x1377fa290_0 .net "is_jr", 0 0, L_0x137b31a30;  alias, 1 drivers
v0x1377fa320_0 .var "is_jr_reg", 0 0;
v0x1377fa3b0_0 .net "is_load", 0 0, v0x1377fa540_0;  alias, 1 drivers
v0x1377fa540_0 .var "is_load_reg", 0 0;
v0x1377fa6d0_0 .net "is_nop", 0 0, L_0x137b319c0;  alias, 1 drivers
v0x1377fa760_0 .var "is_nop_reg", 0 0;
v0x1377fa7f0_0 .net "is_store", 0 0, v0x1377fa880_0;  alias, 1 drivers
v0x1377fa880_0 .var "is_store_reg", 0 0;
v0x1377fa910_0 .net "opcode", 3 0, L_0x137b31b10;  alias, 1 drivers
v0x1377fa9a0_0 .net "rd", 3 0, L_0x137b31140;  alias, 1 drivers
v0x1377faab0_0 .var "rd_reg", 3 0;
v0x1377fab40_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
v0x1377eb690_0 .net "rimm", 3 0, L_0x137b312f0;  alias, 1 drivers
v0x1377fae50_0 .var "rimm_reg", 3 0;
v0x1377faee0_0 .net "rs1", 3 0, L_0x137b311b0;  alias, 1 drivers
v0x1377faff0_0 .var "rs1_reg", 3 0;
v0x1377fb080_0 .net "rs2", 3 0, L_0x137b31240;  alias, 1 drivers
v0x1377fb190_0 .var "rs2_reg", 3 0;
L_0x137b31b10 .part v0x1377fbfd0_0, 12, 4;
S_0x1377fb2b0 .scope module, "inst_fetcher" "fetcher" 5 147, 11 12 0, S_0x1377db080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 8 "curr_pc";
    .port_info 4 /OUTPUT 2 "fetch_state";
    .port_info 5 /OUTPUT 16 "fetch_instr";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
P_0x1377fb470 .param/l "DECODE" 1 11 41, C4<0010>;
P_0x1377fb4b0 .param/l "DONE" 1 11 46, C4<0111>;
P_0x1377fb4f0 .param/l "EXECUTE" 1 11 44, C4<0101>;
P_0x1377fb530 .param/l "FETCH" 1 11 40, C4<0001>;
P_0x1377fb570 .param/l "FT_DONE" 1 11 52, C4<11>;
P_0x1377fb5b0 .param/l "FT_IDLE" 1 11 49, C4<00>;
P_0x1377fb5f0 .param/l "FT_REQ" 1 11 50, C4<01>;
P_0x1377fb630 .param/l "FT_WAIT" 1 11 51, C4<10>;
P_0x1377fb670 .param/l "IDLE" 1 11 39, C4<0000>;
P_0x1377fb6b0 .param/l "INST_MSG_WIDTH" 0 11 14, +C4<00000000000000000000000000010000>;
P_0x1377fb6f0 .param/l "PC_ADDR_WIDTH" 0 11 13, +C4<00000000000000000000000000001000>;
P_0x1377fb730 .param/l "REQ" 1 11 42, C4<0011>;
P_0x1377fb770 .param/l "WAIT" 1 11 43, C4<0100>;
P_0x1377fb7b0 .param/l "WRITEBACK" 1 11 45, C4<0110>;
L_0x137b31080 .functor BUFZ 2, v0x1377fc780_0, C4<00>, C4<00>, C4<00>;
v0x1377fbd30_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377fbdc0_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377fbe50_0 .net "curr_pc", 7 0, L_0x137b306b0;  alias, 1 drivers
v0x1377fbf20_0 .net "fetch_instr", 15 0, v0x1377fbfd0_0;  alias, 1 drivers
v0x1377fbfd0_0 .var "fetch_instr_reg", 15 0;
v0x1377fc0a0_0 .net "fetch_req_addr", 7 0, v0x1377fc150_0;  alias, 1 drivers
v0x1377fc150_0 .var "fetch_req_addr_reg", 7 0;
v0x1377fc200_0 .net8 "fetch_req_rdy", 0 0, RS_0x1380667d0;  alias, 2 drivers
v0x1377fc2a0_0 .net "fetch_req_val", 0 0, v0x1377fc3b0_0;  alias, 1 drivers
v0x1377fc3b0_0 .var "fetch_req_val_reg", 0 0;
v0x1377fc440_0 .net8 "fetch_resp_inst", 15 0, RS_0x138066860;  alias, 2 drivers
v0x1377fc4f0_0 .net "fetch_resp_rdy", 0 0, v0x1377fc590_0;  alias, 1 drivers
v0x1377fc590_0 .var "fetch_resp_rdy_reg", 0 0;
v0x1377fc630_0 .net8 "fetch_resp_val", 0 0, RS_0x1380668f0;  alias, 2 drivers
v0x1377fc6d0_0 .net "fetch_state", 1 0, L_0x137b31080;  alias, 1 drivers
v0x1377fc780_0 .var "fetch_state_reg", 1 0;
v0x1377fc830_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
S_0x1377fcaa0 .scope module, "inst_scheduler" "scheduler" 5 110, 12 23 0, S_0x1377db080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /INPUT 4 "rd";
    .port_info 4 /INPUT 4 "rs1";
    .port_info 5 /INPUT 4 "rs2";
    .port_info 6 /INPUT 4 "rimm";
    .port_info 7 /INPUT 8 "imm";
    .port_info 8 /INPUT 4 "alu_func";
    .port_info 9 /INPUT 1 "is_alu";
    .port_info 10 /INPUT 1 "is_branch";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_load";
    .port_info 13 /INPUT 1 "is_store";
    .port_info 14 /INPUT 1 "is_nop";
    .port_info 15 /INPUT 1 "is_jr";
    .port_info 16 /INPUT 2 "fetch_state";
    .port_info 17 /INPUT 8 "lsu_state";
    .port_info 18 /INPUT 8 "next_pc";
    .port_info 19 /OUTPUT 8 "curr_pc";
    .port_info 20 /OUTPUT 1 "rf_wen";
    .port_info 21 /OUTPUT 1 "rf_ren";
    .port_info 22 /OUTPUT 1 "mem_ren";
    .port_info 23 /OUTPUT 1 "mem_wen";
    .port_info 24 /OUTPUT 4 "cu_state";
    .port_info 25 /OUTPUT 1 "cu_complete";
P_0x15080aa00 .param/l "CU_WIDTH" 0 12 25, +C4<00000000000000000000000000000100>;
P_0x15080aa40 .param/l "DECODE" 1 12 68, C4<0010>;
P_0x15080aa80 .param/l "DONE" 1 12 73, C4<0111>;
P_0x15080aac0 .param/l "EXECUTE" 1 12 71, C4<0101>;
P_0x15080ab00 .param/l "FETCH" 1 12 67, C4<0001>;
P_0x15080ab40 .param/l "FT_DONE" 1 12 79, C4<11>;
P_0x15080ab80 .param/l "FT_IDLE" 1 12 76, C4<00>;
P_0x15080abc0 .param/l "FT_REQ" 1 12 77, C4<01>;
P_0x15080ac00 .param/l "FT_WAIT" 1 12 78, C4<10>;
P_0x15080ac40 .param/l "IDLE" 1 12 66, C4<0000>;
P_0x15080ac80 .param/l "LSU_DONE" 1 12 85, C4<11>;
P_0x15080acc0 .param/l "LSU_IDLE" 1 12 82, C4<00>;
P_0x15080ad00 .param/l "LSU_REQ" 1 12 83, C4<01>;
P_0x15080ad40 .param/l "LSU_WAIT" 1 12 84, C4<10>;
P_0x15080ad80 .param/l "PC_ADDR_WIDTH" 0 12 24, +C4<00000000000000000000000000001000>;
P_0x15080adc0 .param/l "REQ" 1 12 69, C4<0011>;
P_0x15080ae00 .param/l "WAIT" 1 12 70, C4<0100>;
P_0x15080ae40 .param/l "WRITEBACK" 1 12 72, C4<0110>;
L_0x137b306b0 .functor BUFZ 8, v0x1377fda20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b308c0 .functor BUFZ 1, v0x1377fe8b0_0, C4<0>, C4<0>, C4<0>;
L_0x137b30970 .functor BUFZ 1, v0x1377fe770_0, C4<0>, C4<0>, C4<0>;
L_0x137b30a50 .functor BUFZ 1, v0x1377fe470_0, C4<0>, C4<0>, C4<0>;
L_0x137b30b00 .functor BUFZ 1, v0x1377fe350_0, C4<0>, C4<0>, C4<0>;
v0x1377fd4b0_0 .net "alu_func", 3 0, L_0x137b31440;  alias, 1 drivers
v0x1377fd540_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x1377fd5d0_0 .net "cu_complete", 0 0, v0x1377fd680_0;  alias, 1 drivers
v0x1377fd680_0 .var "cu_complete_reg", 0 0;
v0x1377fd710_0 .net "cu_enable", 0 0, L_0x137b31cd0;  alias, 1 drivers
v0x1377fd7f0_0 .net "cu_state", 3 0, v0x1377fd890_0;  alias, 1 drivers
v0x1377fd890_0 .var "cu_state_reg", 3 0;
v0x1377fd940_0 .net "curr_pc", 7 0, L_0x137b306b0;  alias, 1 drivers
v0x1377fda20_0 .var "curr_pc_reg", 7 0;
v0x1377fdb30_0 .net "fetch_state", 1 0, L_0x137b31080;  alias, 1 drivers
v0x1377fdbe0_0 .var/i "ii", 31 0;
v0x1377fdc70_0 .net "imm", 7 0, L_0x137b31380;  alias, 1 drivers
v0x1377fdd00_0 .net "is_alu", 0 0, v0x1377f9ec0_0;  alias, 1 drivers
v0x1377fdd90_0 .net "is_branch", 0 0, v0x1377fa060_0;  alias, 1 drivers
v0x1377fde20_0 .net "is_const", 0 0, v0x1377fa200_0;  alias, 1 drivers
v0x1377fdeb0_0 .net "is_jr", 0 0, L_0x137b31a30;  alias, 1 drivers
v0x1377fdf60_0 .net "is_load", 0 0, v0x1377fa540_0;  alias, 1 drivers
v0x1377fe0f0_0 .net "is_nop", 0 0, L_0x137b319c0;  alias, 1 drivers
v0x1377fe1a0_0 .net "is_store", 0 0, v0x1377fa880_0;  alias, 1 drivers
v0x1377fe230 .array "lsu_state", 0 3;
v0x1377fe230_0 .net v0x1377fe230 0, 1 0, L_0x137b30bf0; 1 drivers
v0x1377fe230_1 .net v0x1377fe230 1, 1 0, L_0x137b30ca0; 1 drivers
v0x1377fe230_2 .net v0x1377fe230 2, 1 0, L_0x137b30d10; 1 drivers
v0x1377fe230_3 .net v0x1377fe230 3, 1 0, L_0x137b30dd0; 1 drivers
v0x1377fe2c0_0 .net "mem_ren", 0 0, L_0x137b30b00;  alias, 1 drivers
v0x1377fe350_0 .var "mem_ren_reg", 0 0;
v0x1377fe3e0_0 .net "mem_wen", 0 0, L_0x137b30a50;  alias, 1 drivers
v0x1377fe470_0 .var "mem_wen_reg", 0 0;
v0x1377fe500_0 .net "next_pc", 7 0, L_0x137b2bb30;  alias, 1 drivers
v0x1377fe5b0_0 .net "rd", 3 0, L_0x137b31140;  alias, 1 drivers
v0x1377fe640_0 .net "reset", 0 0, L_0x137b31c30;  alias, 1 drivers
v0x1377fe6d0_0 .net "rf_ren", 0 0, L_0x137b30970;  alias, 1 drivers
v0x1377fe770_0 .var "rf_ren_reg", 0 0;
v0x1377fe810_0 .net "rf_wen", 0 0, L_0x137b308c0;  alias, 1 drivers
v0x1377fe8b0_0 .var "rf_wen_reg", 0 0;
v0x1377fe950_0 .net "rimm", 3 0, L_0x137b312f0;  alias, 1 drivers
v0x1377fe9f0_0 .net "rs1", 3 0, L_0x137b311b0;  alias, 1 drivers
v0x1377fe000_0 .net "rs2", 3 0, L_0x137b31240;  alias, 1 drivers
v0x1377fec80_0 .var "wait_check", 0 0;
S_0x137b06ad0 .scope module, "inst_dispatcher" "dispatcher" 3 64, 13 29 0, S_0x13770e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "thread_count";
    .port_info 3 /INPUT 1 "kernel_start";
    .port_info 4 /INPUT 4 "cu_complete";
    .port_info 5 /OUTPUT 4 "cu_enable";
    .port_info 6 /OUTPUT 4 "cu_reset";
    .port_info 7 /OUTPUT 12 "cu_active_threads";
    .port_info 8 /OUTPUT 1 "kernel_complete";
P_0x137b06460 .param/l "NUM_CORES" 0 13 30, +C4<00000000000000000000000000000100>;
L_0x137b33e90 .functor BUFZ 1, v0x137b07cc0_0, C4<0>, C4<0>, C4<0>;
L_0x137b33f80 .functor BUFZ 3, v0x137b07470_0, C4<000>, C4<000>, C4<000>;
L_0x137b34030 .functor BUFZ 3, v0x137b07470_1, C4<000>, C4<000>, C4<000>;
L_0x137b34130 .functor BUFZ 3, v0x137b07470_2, C4<000>, C4<000>, C4<000>;
L_0x137b341a0 .functor BUFZ 3, v0x137b07470_3, C4<000>, C4<000>, C4<000>;
v0x137b06f00_0 .var "active_cores", 2 0;
v0x137b06fc0_0 .net "active_thread0", 2 0, L_0x137b33f80;  1 drivers
v0x137b07060_0 .net "active_thread1", 2 0, L_0x137b34030;  1 drivers
v0x137b070f0_0 .net "active_thread2", 2 0, L_0x137b34130;  1 drivers
v0x137b07180_0 .net "active_thread3", 2 0, L_0x137b341a0;  1 drivers
v0x137b07250_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137b072e0_0 .var "counter", 4 0;
v0x137b07390 .array "cu_active_threads", 0 3;
v0x137b07390_0 .net v0x137b07390 0, 2 0, v0x137b07470_0; 1 drivers
v0x137b07390_1 .net v0x137b07390 1, 2 0, v0x137b07470_1; 1 drivers
v0x137b07390_2 .net v0x137b07390 2, 2 0, v0x137b07470_2; 1 drivers
v0x137b07390_3 .net v0x137b07390 3, 2 0, v0x137b07470_3; 1 drivers
v0x137b07470 .array "cu_active_threads_reg", 0 3, 2 0;
v0x137b075f0_0 .net "cu_complete", 3 0, L_0x137b31d70;  alias, 1 drivers
v0x137b076a0_0 .var "cu_complete_check", 0 0;
v0x137b07740_0 .net "cu_enable", 3 0, v0x137b077f0_0;  alias, 1 drivers
v0x137b077f0_0 .var "cu_enable_reg", 3 0;
v0x137b078a0_0 .net "cu_reset", 3 0, v0x137b07950_0;  alias, 1 drivers
v0x137b07950_0 .var "cu_reset_reg", 3 0;
v0x137b07a00_0 .var "initial_reset", 0 0;
v0x137b07aa0_0 .var/i "j", 31 0;
v0x137b07c30_0 .net "kernel_complete", 0 0, L_0x137b33e90;  alias, 1 drivers
v0x137b07cc0_0 .var "kernel_complete_reg", 0 0;
v0x137b07d50_0 .net "kernel_start", 0 0, o0x138068630;  alias, 0 drivers
v0x137b07df0_0 .net "reset", 0 0, o0x138043130;  alias, 0 drivers
v0x137b07ea0_0 .net "thread_count", 4 0, L_0x137b342b0;  1 drivers
E_0x137b06ea0 .event anyedge, v0x137b07ea0_0;
S_0x137b07fa0 .scope module, "instructions" "inst_controller" 3 89, 14 9 0, S_0x13770e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "fetch_req_rdy";
    .port_info 3 /INPUT 4 "fetch_req_val";
    .port_info 4 /INPUT 32 "fetch_req_addr";
    .port_info 5 /INPUT 4 "fetch_resp_rdy";
    .port_info 6 /OUTPUT 4 "fetch_resp_val";
    .port_info 7 /OUTPUT 64 "fetch_resp_inst";
    .port_info 8 /INPUT 1 "mem2fetch_req_rdy";
    .port_info 9 /OUTPUT 1 "mem2fetch_req_val";
    .port_info 10 /OUTPUT 8 "mem2fetch_req_addr";
    .port_info 11 /OUTPUT 1 "mem2fetch_resp_rdy";
    .port_info 12 /INPUT 1 "mem2fetch_resp_val";
    .port_info 13 /INPUT 16 "mem2fetch_resp_inst";
    .port_info 14 /INPUT 16 "compute_state";
    .port_info 15 /OUTPUT 4 "compute_unit";
P_0x137b08110 .param/l "DECODE" 1 14 44, C4<0010>;
P_0x137b08150 .param/l "FETCH" 1 14 43, C4<0001>;
P_0x137b08190 .param/l "IDLE" 1 14 47, C4<00>;
P_0x137b081d0 .param/l "MEM_ADDR_WIDTH" 0 14 12, +C4<00000000000000000000000000001000>;
P_0x137b08210 .param/l "MEM_DATA_WIDTH" 0 14 13, +C4<00000000000000000000000000010000>;
P_0x137b08250 .param/l "NUM_CORES" 0 14 11, +C4<00000000000000000000000000000100>;
P_0x137b08290 .param/l "NUM_MEM_CHAN" 0 14 10, +C4<00000000000000000000000000000001>;
P_0x137b082d0 .param/l "REQUEST" 1 14 48, C4<01>;
P_0x137b08310 .param/l "RESPONSE" 1 14 49, C4<10>;
L_0x137b34d90 .functor BUFZ 4, v0x137b0a7f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b34e20 .functor BUFZ 1, v0x137b0a3f0_0, C4<0>, C4<0>, C4<0>;
L_0x137b34ed0 .functor BUFZ 8, v0x137b0a200_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x137b34fa0 .functor BUFZ 1, v0x137b0a5e0_0, C4<0>, C4<0>, C4<0>;
L_0x137b35050 .functor BUFZ 4, L_0x137b366f0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b35130 .functor BUFZ 4, L_0x137b36a70, C4<0000>, C4<0000>, C4<0000>;
L_0x137b351c0 .functor BUFZ 4, L_0x137b36830, C4<0000>, C4<0000>, C4<0000>;
L_0x137b352b0 .functor BUFZ 4, L_0x137b368a0, C4<0000>, C4<0000>, C4<0000>;
L_0x137b35340 .functor BUFZ 1, L_0x137b35930, C4<0>, C4<0>, C4<0>;
L_0x137b35440 .functor BUFZ 1, L_0x137b35ab0, C4<0>, C4<0>, C4<0>;
L_0x137b354d0 .functor BUFZ 1, L_0x137b35ba0, C4<0>, C4<0>, C4<0>;
L_0x137b355a0 .functor BUFZ 1, L_0x137b35cf0, C4<0>, C4<0>, C4<0>;
v0x137b09210_0 .var "channel_state", 1 0;
v0x137b092c0_0 .net "clk", 0 0, o0x138040640;  alias, 0 drivers
v0x137b09360 .array "compute_state", 0 3;
v0x137b09360_0 .net v0x137b09360 0, 3 0, L_0x137b366f0; 1 drivers
v0x137b09360_1 .net v0x137b09360 1, 3 0, L_0x137b36a70; 1 drivers
v0x137b09360_2 .net v0x137b09360 2, 3 0, L_0x137b36830; 1 drivers
v0x137b09360_3 .net v0x137b09360 3, 3 0, L_0x137b368a0; 1 drivers
v0x137b09460_0 .net "compute_unit", 3 0, L_0x137b34d90;  1 drivers
v0x137b09510 .array "fetch_req_addr", 0 3;
v0x137b09510_0 .net v0x137b09510 0, 7 0, L_0x137b353d0; 1 drivers
v0x137b09510_1 .net v0x137b09510 1, 7 0, L_0x137b35ed0; 1 drivers
v0x137b09510_2 .net v0x137b09510 2, 7 0, L_0x137b35fc0; 1 drivers
v0x137b09510_3 .net v0x137b09510 3, 7 0, L_0x137b35e60; 1 drivers
v0x137b09630 .array "fetch_req_rdy", 0 3;
v0x137b09630_0 .net v0x137b09630 0, 0 0, L_0x137b345d0; 1 drivers
v0x137b09630_1 .net v0x137b09630 1, 0 0, L_0x137b347c0; 1 drivers
v0x137b09630_2 .net v0x137b09630 2, 0 0, L_0x137b34990; 1 drivers
v0x137b09630_3 .net v0x137b09630 3, 0 0, L_0x137b34bc0; 1 drivers
v0x137b09720 .array "fetch_req_val", 0 3;
v0x137b09720_0 .net v0x137b09720 0, 0 0, L_0x137b35930; 1 drivers
v0x137b09720_1 .net v0x137b09720 1, 0 0, L_0x137b35ab0; 1 drivers
v0x137b09720_2 .net v0x137b09720 2, 0 0, L_0x137b35ba0; 1 drivers
v0x137b09720_3 .net v0x137b09720 3, 0 0, L_0x137b35cf0; 1 drivers
v0x137b09810_0 .net "fetch_req_val0", 0 0, L_0x137b35340;  1 drivers
v0x137b098b0_0 .net "fetch_req_val1", 0 0, L_0x137b35440;  1 drivers
v0x137b099d0_0 .net "fetch_req_val2", 0 0, L_0x137b354d0;  1 drivers
v0x137b09a70_0 .net "fetch_req_val3", 0 0, L_0x137b355a0;  1 drivers
v0x137b09b10 .array "fetch_resp_inst", 0 3;
v0x137b09b10_0 .net v0x137b09b10 0, 15 0, v0x137b09c10_0; 1 drivers
v0x137b09b10_1 .net v0x137b09b10 1, 15 0, v0x137b09c10_1; 1 drivers
v0x137b09b10_2 .net v0x137b09b10 2, 15 0, v0x137b09c10_2; 1 drivers
v0x137b09b10_3 .net v0x137b09b10 3, 15 0, v0x137b09c10_3; 1 drivers
v0x137b09c10 .array "fetch_resp_inst_reg", 0 3, 15 0;
v0x137b09d10 .array "fetch_resp_rdy", 0 3;
v0x137b09d10_0 .net v0x137b09d10 0, 0 0, L_0x137b36130; 1 drivers
v0x137b09d10_1 .net v0x137b09d10 1, 0 0, L_0x137b36230; 1 drivers
v0x137b09d10_2 .net v0x137b09d10 2, 0 0, L_0x137b362a0; 1 drivers
v0x137b09d10_3 .net v0x137b09d10 3, 0 0, L_0x137b0b880; 1 drivers
v0x137b09e00 .array "fetch_resp_val", 0 3;
v0x137b09e00_0 .net v0x137b09e00 0, 0 0, v0x137b09ef0_0; 1 drivers
v0x137b09e00_1 .net v0x137b09e00 1, 0 0, v0x137b09ef0_1; 1 drivers
v0x137b09e00_2 .net v0x137b09e00 2, 0 0, v0x137b09ef0_2; 1 drivers
v0x137b09e00_3 .net v0x137b09e00 3, 0 0, v0x137b09ef0_3; 1 drivers
v0x137b09ef0 .array "fetch_resp_val_reg", 0 3, 0 0;
v0x137b09fe0_0 .var/i "i", 31 0;
v0x137b0a170_0 .net "mem2fetch_req_addr", 7 0, L_0x137b34ed0;  alias, 1 drivers
v0x137b0a200_0 .var "mem2fetch_req_addr_reg", 7 0;
v0x137b0a2b0_0 .net "mem2fetch_req_rdy", 0 0, o0x1380690b0;  alias, 0 drivers
v0x137b0a350_0 .net "mem2fetch_req_val", 0 0, L_0x137b34e20;  alias, 1 drivers
v0x137b0a3f0_0 .var "mem2fetch_req_val_reg", 0 0;
v0x137b0a490_0 .net "mem2fetch_resp_inst", 15 0, o0x138069140;  alias, 0 drivers
v0x137b0a540_0 .net "mem2fetch_resp_rdy", 0 0, L_0x137b34fa0;  alias, 1 drivers
v0x137b0a5e0_0 .var "mem2fetch_resp_rdy_reg", 0 0;
v0x137b0a680_0 .net "mem2fetch_resp_val", 0 0, o0x1380691d0;  alias, 0 drivers
v0x137b0a720_0 .net "reset", 0 0, o0x138043130;  alias, 0 drivers
v0x137b0a7f0_0 .var "selected_unit", 3 0;
v0x137b0a880_0 .net "state_0", 3 0, L_0x137b35050;  1 drivers
v0x137b0a910_0 .net "state_1", 3 0, L_0x137b35130;  1 drivers
v0x137b0a9a0_0 .net "state_2", 3 0, L_0x137b351c0;  1 drivers
v0x137b0aa30_0 .net "state_3", 3 0, L_0x137b352b0;  1 drivers
S_0x137b088a0 .scope generate, "genblk1[0]" "genblk1[0]" 14 64, 14 64 0, S_0x137b07fa0;
 .timescale 0 0;
P_0x137b08a60 .param/l "k" 1 14 64, +C4<00>;
L_0x137b345d0 .functor BUFZ 1, o0x1380690b0, C4<0>, C4<0>, C4<0>;
S_0x137b08ae0 .scope generate, "genblk1[1]" "genblk1[1]" 14 64, 14 64 0, S_0x137b07fa0;
 .timescale 0 0;
P_0x137b08cb0 .param/l "k" 1 14 64, +C4<01>;
L_0x137b347c0 .functor BUFZ 1, o0x1380690b0, C4<0>, C4<0>, C4<0>;
S_0x137b08d40 .scope generate, "genblk1[2]" "genblk1[2]" 14 64, 14 64 0, S_0x137b07fa0;
 .timescale 0 0;
P_0x137b08f20 .param/l "k" 1 14 64, +C4<010>;
L_0x137b34990 .functor BUFZ 1, o0x1380690b0, C4<0>, C4<0>, C4<0>;
S_0x137b08fb0 .scope generate, "genblk1[3]" "genblk1[3]" 14 64, 14 64 0, S_0x137b07fa0;
 .timescale 0 0;
P_0x137b09170 .param/l "k" 1 14 64, +C4<011>;
L_0x137b34bc0 .functor BUFZ 1, o0x1380690b0, C4<0>, C4<0>, C4<0>;
    .scope S_0x13773d9c0;
T_0 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137751c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377487d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377462f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13774acb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13771e680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x137724530_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
    %load/vec4 v0x137723ee0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x150126ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x1377225a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x137751bf0, 4;
    %assign/vec4 v0x1377487d0_0, 0;
    %load/vec4 v0x137721f50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x137751bf0, 4;
    %assign/vec4 v0x1377462f0_0, 0;
    %load/vec4 v0x1377212b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x137751bf0, 4;
    %assign/vec4 v0x13774acb0_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x13774d1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x13771f320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x137720610_0;
    %load/vec4 v0x1377225a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
T_0.11 ;
    %load/vec4 v0x13771f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v0x137722c00_0;
    %pad/u 16;
    %load/vec4 v0x137721900_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
T_0.13 ;
    %load/vec4 v0x137720c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x150105180_0;
    %load/vec4 v0x137721900_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137751bf0, 0, 4;
T_0.15 ;
T_0.9 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13773ecb0;
T_1 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137738eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13773be30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13773b100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13773aa20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137739580_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13773ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13773c480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13773be30_0, 0;
    %jmp T_1.15;
T_1.4 ;
    %load/vec4 v0x13773f0b0_0;
    %load/vec4 v0x13773d770_0;
    %add;
    %assign/vec4 v0x13773be30_0, 0;
    %jmp T_1.15;
T_1.5 ;
    %load/vec4 v0x13773f0b0_0;
    %load/vec4 v0x13773d770_0;
    %sub;
    %assign/vec4 v0x13773be30_0, 0;
    %jmp T_1.15;
T_1.6 ;
    %load/vec4 v0x13773f0b0_0;
    %load/vec4 v0x13773d770_0;
    %mul;
    %assign/vec4 v0x13773be30_0, 0;
    %jmp T_1.15;
T_1.7 ;
    %load/vec4 v0x13773f0b0_0;
    %load/vec4 v0x13773d770_0;
    %div;
    %assign/vec4 v0x13773be30_0, 0;
    %jmp T_1.15;
T_1.8 ;
    %load/vec4 v0x13773f0b0_0;
    %load/vec4 v0x13773d770_0;
    %and;
    %assign/vec4 v0x13773be30_0, 0;
    %jmp T_1.15;
T_1.9 ;
    %load/vec4 v0x13773f0b0_0;
    %load/vec4 v0x13773d770_0;
    %or;
    %assign/vec4 v0x13773be30_0, 0;
    %jmp T_1.15;
T_1.10 ;
    %load/vec4 v0x13773f0b0_0;
    %load/vec4 v0x13773d770_0;
    %and;
    %assign/vec4 v0x13773be30_0, 0;
    %jmp T_1.15;
T_1.11 ;
    %load/vec4 v0x13773f0b0_0;
    %load/vec4 v0x13773d770_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x13773be30_0, 0;
    %jmp T_1.15;
T_1.12 ;
    %load/vec4 v0x13773f0b0_0;
    %load/vec4 v0x13773d770_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x13773be30_0, 0;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13773be30_0, 0;
    %load/vec4 v0x13773f0b0_0;
    %load/vec4 v0x13773d770_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x13773b100_0, 0;
    %load/vec4 v0x13773f0b0_0;
    %load/vec4 v0x13773d770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x137739580_0, 0;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13773c080;
T_2 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137730000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137738200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137736800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137731a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137730680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137729800_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x137735b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x137736180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x137736800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137736800_0, 0;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0x137737500_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x137736800_0, 0;
T_2.12 ;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0x137731380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x13772d280_0;
    %pad/u 8;
    %assign/vec4 v0x137734780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137731a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137730680_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x137736800_0, 0;
T_2.14 ;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0x137732080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137731a00_0, 0;
    %load/vec4 v0x137732700_0;
    %assign/vec4 v0x137738200_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x137736800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137730680_0, 0;
T_2.16 ;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0x137737500_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137736800_0, 0;
T_2.18 ;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x137733a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0x137736800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137736800_0, 0;
    %jmp T_2.27;
T_2.22 ;
    %load/vec4 v0x137737500_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x137736800_0, 0;
T_2.28 ;
    %jmp T_2.27;
T_2.23 ;
    %load/vec4 v0x13772c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %load/vec4 v0x13772d280_0;
    %pad/u 8;
    %assign/vec4 v0x13772df80_0, 0;
    %load/vec4 v0x13772d900_0;
    %assign/vec4 v0x13772b200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137729800_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x137736800_0, 0;
T_2.30 ;
    %jmp T_2.27;
T_2.24 ;
    %load/vec4 v0x137729180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137729800_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x137736800_0, 0;
T_2.32 ;
    %jmp T_2.27;
T_2.25 ;
    %load/vec4 v0x137737500_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137736800_0, 0;
T_2.34 ;
    %jmp T_2.27;
T_2.27 ;
    %pop/vec4 1;
T_2.20 ;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13773ba30;
T_3 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137724b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377251d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x137725e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x137727e00_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x137737b80_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x1377264c0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %load/vec4 v0x137726b20_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377251d0_0, 0;
    %jmp T_3.13;
T_3.8 ;
    %load/vec4 v0x137727160_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x137729e80_0;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v0x137726b20_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/u 8;
    %assign/vec4 v0x1377251d0_0, 0;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x137727160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %load/vec4 v0x137729e80_0;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %load/vec4 v0x137726b20_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/u 8;
    %assign/vec4 v0x1377251d0_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x137728450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.20, 9;
    %load/vec4 v0x137727160_0;
    %inv;
    %and;
T_3.20;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %load/vec4 v0x137729e80_0;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %load/vec4 v0x137726b20_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/u 8;
    %assign/vec4 v0x1377251d0_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x137728450_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.23, 9;
    %load/vec4 v0x137727160_0;
    %inv;
    %and;
T_3.23;
    %flag_set/vec4 8;
    %jmp/0 T_3.21, 8;
    %load/vec4 v0x137729e80_0;
    %jmp/1 T_3.22, 8;
T_3.21 ; End of true expr.
    %load/vec4 v0x137726b20_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.22, 8;
 ; End of false expr.
    %blend;
T_3.22;
    %pad/u 8;
    %assign/vec4 v0x1377251d0_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x137726b20_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377251d0_0, 0;
T_3.7 ;
T_3.4 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377251d0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x137727a00;
T_4 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137720860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13771cf90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13771e8d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13771d5e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x137721500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x137726810_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
    %load/vec4 v0x1377260c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x1377202a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v0x137723490_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13771efb0, 4;
    %assign/vec4 v0x13771cf90_0, 0;
    %load/vec4 v0x137723520_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13771efb0, 4;
    %assign/vec4 v0x13771e8d0_0, 0;
    %load/vec4 v0x137725b00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13771efb0, 4;
    %assign/vec4 v0x13771d5e0_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x13771fbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0x137724780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0x137724810_0;
    %load/vec4 v0x137723490_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
T_4.11 ;
    %load/vec4 v0x137722ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %load/vec4 v0x137726150_0;
    %pad/u 16;
    %load/vec4 v0x137725a70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
T_4.13 ;
    %load/vec4 v0x137722e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v0x137724dd0_0;
    %load/vec4 v0x137725a70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13771efb0, 0, 4;
T_4.15 ;
T_4.9 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13773cd20;
T_5 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x13770ef50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1376b4340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150140d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13770f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150140ce0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x137723890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x150175b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1376b4340_0, 0;
    %jmp T_5.15;
T_5.4 ;
    %load/vec4 v0x137746380_0;
    %load/vec4 v0x1376b43d0_0;
    %add;
    %assign/vec4 v0x1376b4340_0, 0;
    %jmp T_5.15;
T_5.5 ;
    %load/vec4 v0x137746380_0;
    %load/vec4 v0x1376b43d0_0;
    %sub;
    %assign/vec4 v0x1376b4340_0, 0;
    %jmp T_5.15;
T_5.6 ;
    %load/vec4 v0x137746380_0;
    %load/vec4 v0x1376b43d0_0;
    %mul;
    %assign/vec4 v0x1376b4340_0, 0;
    %jmp T_5.15;
T_5.7 ;
    %load/vec4 v0x137746380_0;
    %load/vec4 v0x1376b43d0_0;
    %div;
    %assign/vec4 v0x1376b4340_0, 0;
    %jmp T_5.15;
T_5.8 ;
    %load/vec4 v0x137746380_0;
    %load/vec4 v0x1376b43d0_0;
    %and;
    %assign/vec4 v0x1376b4340_0, 0;
    %jmp T_5.15;
T_5.9 ;
    %load/vec4 v0x137746380_0;
    %load/vec4 v0x1376b43d0_0;
    %or;
    %assign/vec4 v0x1376b4340_0, 0;
    %jmp T_5.15;
T_5.10 ;
    %load/vec4 v0x137746380_0;
    %load/vec4 v0x1376b43d0_0;
    %and;
    %assign/vec4 v0x1376b4340_0, 0;
    %jmp T_5.15;
T_5.11 ;
    %load/vec4 v0x137746380_0;
    %load/vec4 v0x1376b43d0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1376b4340_0, 0;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v0x137746380_0;
    %load/vec4 v0x1376b43d0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x1376b4340_0, 0;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1376b4340_0, 0;
    %load/vec4 v0x137746380_0;
    %load/vec4 v0x1376b43d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x150140d70_0, 0;
    %load/vec4 v0x137746380_0;
    %load/vec4 v0x1376b43d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x150140ce0_0, 0;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13773c6d0;
T_6 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1376ee810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137734df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137732e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13772cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1376ee780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137739180_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x137734e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x137730cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x137732e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137732e00_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x137736e70_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x137732e00_0, 0;
T_6.12 ;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x13772ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x1376b2d10_0;
    %pad/u 8;
    %assign/vec4 v0x13772ed00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13772cc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1376ee780_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x137732e00_0, 0;
T_6.14 ;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x137728af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13772cc80_0, 0;
    %load/vec4 v0x13772ac00_0;
    %assign/vec4 v0x137734df0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x137732e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1376ee780_0, 0;
T_6.16 ;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x137736e70_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137732e00_0, 0;
T_6.18 ;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x137730d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v0x137732e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137732e00_0, 0;
    %jmp T_6.27;
T_6.22 ;
    %load/vec4 v0x137736e70_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_6.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x137732e00_0, 0;
T_6.28 ;
    %jmp T_6.27;
T_6.23 ;
    %load/vec4 v0x137739860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.30, 8;
    %load/vec4 v0x1376b2d10_0;
    %pad/u 8;
    %assign/vec4 v0x137677210_0, 0;
    %load/vec4 v0x1376b2c80_0;
    %assign/vec4 v0x13763b710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137739180_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x137732e00_0, 0;
T_6.30 ;
    %jmp T_6.27;
T_6.24 ;
    %load/vec4 v0x137739210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137739180_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x137732e00_0, 0;
T_6.32 ;
    %jmp T_6.27;
T_6.25 ;
    %load/vec4 v0x137736e70_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_6.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137732e00_0, 0;
T_6.34 ;
    %jmp T_6.27;
T_6.27 ;
    %pop/vec4 1;
T_6.20 ;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13773ad00;
T_7 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377280e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x137726d60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x137728050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x137738b30_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x13770efe0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x137726df0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %load/vec4 v0x1377273b0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x137726d60_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v0x137739fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.14, 8;
    %load/vec4 v0x1501362b0_0;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %load/vec4 v0x1377273b0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %pad/u 8;
    %assign/vec4 v0x137726d60_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v0x137739fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_7.16, 8;
    %load/vec4 v0x1501362b0_0;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %load/vec4 v0x1377273b0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %pad/u 8;
    %assign/vec4 v0x137726d60_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v0x137738aa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.20, 9;
    %load/vec4 v0x137739fd0_0;
    %inv;
    %and;
T_7.20;
    %flag_set/vec4 8;
    %jmp/0 T_7.18, 8;
    %load/vec4 v0x1501362b0_0;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %load/vec4 v0x1377273b0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %pad/u 8;
    %assign/vec4 v0x137726d60_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x137738aa0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.23, 9;
    %load/vec4 v0x137739fd0_0;
    %inv;
    %and;
T_7.23;
    %flag_set/vec4 8;
    %jmp/0 T_7.21, 8;
    %load/vec4 v0x1501362b0_0;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %load/vec4 v0x1377273b0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %pad/u 8;
    %assign/vec4 v0x137726d60_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x1377273b0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x137726d60_0, 0;
T_7.7 ;
T_7.4 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x137726d60_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1377356c0;
T_8 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x13772baa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137729a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137776830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13772a130_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13772fc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1377343f0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
    %load/vec4 v0x137733ca0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x1377293a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x1377322e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13772c130, 4;
    %assign/vec4 v0x137729a20_0, 0;
    %load/vec4 v0x1377323b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13772c130, 4;
    %assign/vec4 v0x137776830_0, 0;
    %load/vec4 v0x1377316c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13772c130, 4;
    %assign/vec4 v0x13772a130_0, 0;
T_8.7 ;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x137729430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0x13772f5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %load/vec4 v0x13772f640_0;
    %load/vec4 v0x1377322e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
T_8.11 ;
    %load/vec4 v0x13772f520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v0x1377315a0_0;
    %pad/u 16;
    %load/vec4 v0x137731630_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
T_8.13 ;
    %load/vec4 v0x137731ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %load/vec4 v0x137733730_0;
    %load/vec4 v0x137731630_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13772c130, 0, 4;
T_8.15 ;
T_8.9 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13771dc30;
T_9 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377198f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13771bca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13771aa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13771a150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13771a9b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x13771c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x13771c2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13771bca0_0, 0;
    %jmp T_9.15;
T_9.4 ;
    %load/vec4 v0x13771c940_0;
    %load/vec4 v0x13771bd30_0;
    %add;
    %assign/vec4 v0x13771bca0_0, 0;
    %jmp T_9.15;
T_9.5 ;
    %load/vec4 v0x13771c940_0;
    %load/vec4 v0x13771bd30_0;
    %sub;
    %assign/vec4 v0x13771bca0_0, 0;
    %jmp T_9.15;
T_9.6 ;
    %load/vec4 v0x13771c940_0;
    %load/vec4 v0x13771bd30_0;
    %mul;
    %assign/vec4 v0x13771bca0_0, 0;
    %jmp T_9.15;
T_9.7 ;
    %load/vec4 v0x13771c940_0;
    %load/vec4 v0x13771bd30_0;
    %div;
    %assign/vec4 v0x13771bca0_0, 0;
    %jmp T_9.15;
T_9.8 ;
    %load/vec4 v0x13771c940_0;
    %load/vec4 v0x13771bd30_0;
    %and;
    %assign/vec4 v0x13771bca0_0, 0;
    %jmp T_9.15;
T_9.9 ;
    %load/vec4 v0x13771c940_0;
    %load/vec4 v0x13771bd30_0;
    %or;
    %assign/vec4 v0x13771bca0_0, 0;
    %jmp T_9.15;
T_9.10 ;
    %load/vec4 v0x13771c940_0;
    %load/vec4 v0x13771bd30_0;
    %and;
    %assign/vec4 v0x13771bca0_0, 0;
    %jmp T_9.15;
T_9.11 ;
    %load/vec4 v0x13771c940_0;
    %load/vec4 v0x13771bd30_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x13771bca0_0, 0;
    %jmp T_9.15;
T_9.12 ;
    %load/vec4 v0x13771c940_0;
    %load/vec4 v0x13771bd30_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x13771bca0_0, 0;
    %jmp T_9.15;
T_9.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13771bca0_0, 0;
    %load/vec4 v0x13771c940_0;
    %load/vec4 v0x13771bd30_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x13771aa40_0, 0;
    %load/vec4 v0x13771c940_0;
    %load/vec4 v0x13771bd30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x13771a9b0_0, 0;
    %jmp T_9.15;
T_9.15 ;
    %pop/vec4 1;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1377603d0;
T_10 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x13772ce40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137735040_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137734a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137730fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13772e920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137728dd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1377350d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x137732fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x137734a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137734a30_0, 0;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v0x137736a20_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x137734a30_0, 0;
T_10.12 ;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v0x1377308a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0x13772c7a0_0;
    %pad/u 8;
    %assign/vec4 v0x1377329b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137730fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13772e920_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x137734a30_0, 0;
T_10.14 ;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0x13772eec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137730fd0_0, 0;
    %load/vec4 v0x137730930_0;
    %assign/vec4 v0x137735040_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x137734a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13772e920_0, 0;
T_10.16 ;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x137736a20_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_10.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137734a30_0, 0;
T_10.18 ;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x137733050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0x137734a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137734a30_0, 0;
    %jmp T_10.27;
T_10.22 ;
    %load/vec4 v0x137736a20_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_10.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x137734a30_0, 0;
T_10.28 ;
    %jmp T_10.27;
T_10.23 ;
    %load/vec4 v0x13772a7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %load/vec4 v0x13772c7a0_0;
    %pad/u 8;
    %assign/vec4 v0x13772adc0_0, 0;
    %load/vec4 v0x13772ced0_0;
    %assign/vec4 v0x13772a720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137728dd0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x137734a30_0, 0;
T_10.30 ;
    %jmp T_10.27;
T_10.24 ;
    %load/vec4 v0x1377286a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137728dd0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x137734a30_0, 0;
T_10.32 ;
    %jmp T_10.27;
T_10.25 ;
    %load/vec4 v0x137736a20_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_10.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137734a30_0, 0;
T_10.34 ;
    %jmp T_10.27;
T_10.27 ;
    %pop/vec4 1;
T_10.20 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13775fd50;
T_11 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137737e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x137738420_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x137737da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x137737720_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x13775d720_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x1377384d0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %load/vec4 v0x1377377b0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x137738420_0, 0;
    %jmp T_11.13;
T_11.8 ;
    %load/vec4 v0x137742580_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.14, 8;
    %load/vec4 v0x13775f740_0;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %load/vec4 v0x1377377b0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %pad/u 8;
    %assign/vec4 v0x137738420_0, 0;
    %jmp T_11.13;
T_11.9 ;
    %load/vec4 v0x137742580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_11.16, 8;
    %load/vec4 v0x13775f740_0;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %load/vec4 v0x1377377b0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %pad/u 8;
    %assign/vec4 v0x137738420_0, 0;
    %jmp T_11.13;
T_11.10 ;
    %load/vec4 v0x137742610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.20, 9;
    %load/vec4 v0x137742580_0;
    %inv;
    %and;
T_11.20;
    %flag_set/vec4 8;
    %jmp/0 T_11.18, 8;
    %load/vec4 v0x13775f740_0;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %load/vec4 v0x1377377b0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %pad/u 8;
    %assign/vec4 v0x137738420_0, 0;
    %jmp T_11.13;
T_11.11 ;
    %load/vec4 v0x137742610_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.23, 9;
    %load/vec4 v0x137742580_0;
    %inv;
    %and;
T_11.23;
    %flag_set/vec4 8;
    %jmp/0 T_11.21, 8;
    %load/vec4 v0x13775f740_0;
    %jmp/1 T_11.22, 8;
T_11.21 ; End of true expr.
    %load/vec4 v0x1377377b0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.22, 8;
 ; End of false expr.
    %blend;
T_11.22;
    %pad/u 8;
    %assign/vec4 v0x137738420_0, 0;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x1377377b0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x137738420_0, 0;
T_11.7 ;
T_11.4 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x137738420_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13777b1a0;
T_12 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x13777d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13777dab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13777dc40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13777d940_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x13777c8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x137726710_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
    %load/vec4 v0x13777c020_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x13777d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v0x13777c260_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13777d220, 4;
    %assign/vec4 v0x13777dab0_0, 0;
    %load/vec4 v0x13777c300_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13777d220, 4;
    %assign/vec4 v0x13777dc40_0, 0;
    %load/vec4 v0x13777c1d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13777d220, 4;
    %assign/vec4 v0x13777d940_0, 0;
T_12.7 ;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x13777d820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %load/vec4 v0x13777c530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %load/vec4 v0x13777c5c0_0;
    %load/vec4 v0x13777c260_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
T_12.11 ;
    %load/vec4 v0x13777c4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %load/vec4 v0x13777c0b0_0;
    %pad/u 16;
    %load/vec4 v0x13777c140_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
T_12.13 ;
    %load/vec4 v0x13777c410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %load/vec4 v0x13777bcc0_0;
    %load/vec4 v0x13777c140_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13777d220, 0, 4;
T_12.15 ;
T_12.9 ;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x137776cd0;
T_13 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137777d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137777630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137777b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137777be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137777ab0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1377774e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x137777580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137777630_0, 0;
    %jmp T_13.15;
T_13.4 ;
    %load/vec4 v0x137777430_0;
    %load/vec4 v0x1377776e0_0;
    %add;
    %assign/vec4 v0x137777630_0, 0;
    %jmp T_13.15;
T_13.5 ;
    %load/vec4 v0x137777430_0;
    %load/vec4 v0x1377776e0_0;
    %sub;
    %assign/vec4 v0x137777630_0, 0;
    %jmp T_13.15;
T_13.6 ;
    %load/vec4 v0x137777430_0;
    %load/vec4 v0x1377776e0_0;
    %mul;
    %assign/vec4 v0x137777630_0, 0;
    %jmp T_13.15;
T_13.7 ;
    %load/vec4 v0x137777430_0;
    %load/vec4 v0x1377776e0_0;
    %div;
    %assign/vec4 v0x137777630_0, 0;
    %jmp T_13.15;
T_13.8 ;
    %load/vec4 v0x137777430_0;
    %load/vec4 v0x1377776e0_0;
    %and;
    %assign/vec4 v0x137777630_0, 0;
    %jmp T_13.15;
T_13.9 ;
    %load/vec4 v0x137777430_0;
    %load/vec4 v0x1377776e0_0;
    %or;
    %assign/vec4 v0x137777630_0, 0;
    %jmp T_13.15;
T_13.10 ;
    %load/vec4 v0x137777430_0;
    %load/vec4 v0x1377776e0_0;
    %and;
    %assign/vec4 v0x137777630_0, 0;
    %jmp T_13.15;
T_13.11 ;
    %load/vec4 v0x137777430_0;
    %load/vec4 v0x1377776e0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x137777630_0, 0;
    %jmp T_13.15;
T_13.12 ;
    %load/vec4 v0x137777430_0;
    %load/vec4 v0x1377776e0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x137777630_0, 0;
    %jmp T_13.15;
T_13.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137777630_0, 0;
    %load/vec4 v0x137777430_0;
    %load/vec4 v0x1377776e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x137777b40_0, 0;
    %load/vec4 v0x137777430_0;
    %load/vec4 v0x1377776e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x137777ab0_0, 0;
    %jmp T_13.15;
T_13.15 ;
    %pop/vec4 1;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x137777ea0;
T_14 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377797a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137778c80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137778ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377792f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137779710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137779cf0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x137778d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x137778f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x137778ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137778ec0_0, 0;
    %jmp T_14.11;
T_14.6 ;
    %load/vec4 v0x137778b20_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x137778ec0_0, 0;
T_14.12 ;
    %jmp T_14.11;
T_14.7 ;
    %load/vec4 v0x137779390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %load/vec4 v0x1377798e0_0;
    %pad/u 8;
    %assign/vec4 v0x1377791a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377792f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137779710_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x137778ec0_0, 0;
T_14.14 ;
    %jmp T_14.11;
T_14.8 ;
    %load/vec4 v0x1377794e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377792f0_0, 0;
    %load/vec4 v0x137779430_0;
    %assign/vec4 v0x137778c80_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x137778ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137779710_0, 0;
T_14.16 ;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v0x137778b20_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_14.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137778ec0_0, 0;
T_14.18 ;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x137779000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %load/vec4 v0x137778ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137778ec0_0, 0;
    %jmp T_14.27;
T_14.22 ;
    %load/vec4 v0x137778b20_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_14.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x137778ec0_0, 0;
T_14.28 ;
    %jmp T_14.27;
T_14.23 ;
    %load/vec4 v0x137779bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.30, 8;
    %load/vec4 v0x1377798e0_0;
    %pad/u 8;
    %assign/vec4 v0x137779a00_0, 0;
    %load/vec4 v0x137779830_0;
    %assign/vec4 v0x137779b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137779cf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x137778ec0_0, 0;
T_14.30 ;
    %jmp T_14.27;
T_14.24 ;
    %load/vec4 v0x137779d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137779cf0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x137778ec0_0, 0;
T_14.32 ;
    %jmp T_14.27;
T_14.25 ;
    %load/vec4 v0x137778b20_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_14.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137778ec0_0, 0;
T_14.34 ;
    %jmp T_14.27;
T_14.27 ;
    %pop/vec4 1;
T_14.20 ;
T_14.5 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13777a030;
T_15 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x13777aff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13777ae00_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x13777af50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x13777aba0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x13777a820_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x13777aeb0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %load/vec4 v0x13777ac30_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x13777ae00_0, 0;
    %jmp T_15.13;
T_15.8 ;
    %load/vec4 v0x13777aa60_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.14, 8;
    %load/vec4 v0x13777a940_0;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %load/vec4 v0x13777ac30_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %pad/u 8;
    %assign/vec4 v0x13777ae00_0, 0;
    %jmp T_15.13;
T_15.9 ;
    %load/vec4 v0x13777aa60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_15.16, 8;
    %load/vec4 v0x13777a940_0;
    %jmp/1 T_15.17, 8;
T_15.16 ; End of true expr.
    %load/vec4 v0x13777ac30_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.17, 8;
 ; End of false expr.
    %blend;
T_15.17;
    %pad/u 8;
    %assign/vec4 v0x13777ae00_0, 0;
    %jmp T_15.13;
T_15.10 ;
    %load/vec4 v0x13777aaf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.20, 9;
    %load/vec4 v0x13777aa60_0;
    %inv;
    %and;
T_15.20;
    %flag_set/vec4 8;
    %jmp/0 T_15.18, 8;
    %load/vec4 v0x13777a940_0;
    %jmp/1 T_15.19, 8;
T_15.18 ; End of true expr.
    %load/vec4 v0x13777ac30_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.19, 8;
 ; End of false expr.
    %blend;
T_15.19;
    %pad/u 8;
    %assign/vec4 v0x13777ae00_0, 0;
    %jmp T_15.13;
T_15.11 ;
    %load/vec4 v0x13777aaf0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.23, 9;
    %load/vec4 v0x13777aa60_0;
    %inv;
    %and;
T_15.23;
    %flag_set/vec4 8;
    %jmp/0 T_15.21, 8;
    %load/vec4 v0x13777a940_0;
    %jmp/1 T_15.22, 8;
T_15.21 ; End of true expr.
    %load/vec4 v0x13777ac30_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.22, 8;
 ; End of false expr.
    %blend;
T_15.22;
    %pad/u 8;
    %assign/vec4 v0x13777ae00_0, 0;
    %jmp T_15.13;
T_15.13 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x13777ac30_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x13777ae00_0, 0;
T_15.7 ;
T_15.4 ;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13777ae00_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x137781cd0;
T_16 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137783870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x137782c50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137782ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377828b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377839a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137783ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137783580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377836a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137783eb0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x137782ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v0x137782940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x137782ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x137782c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377828b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377839a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137783ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137783580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377836a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137783eb0_0, 0;
T_16.10 ;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v0x137782d60_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x137782ac0_0, 0;
T_16.12 ;
    %jmp T_16.9;
T_16.4 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x137782ac0_0, 0;
    %load/vec4 v0x137783190_0;
    %load/vec4 v0x1377833d0_0;
    %or;
    %load/vec4 v0x137782f30_0;
    %or;
    %load/vec4 v0x137782fc0_0;
    %or;
    %assign/vec4 v0x1377839a0_0, 0;
    %load/vec4 v0x137783190_0;
    %load/vec4 v0x137782f30_0;
    %or;
    %load/vec4 v0x137783050_0;
    %or;
    %assign/vec4 v0x137783ae0_0, 0;
    %load/vec4 v0x137783190_0;
    %assign/vec4 v0x137783580_0, 0;
    %load/vec4 v0x1377833d0_0;
    %assign/vec4 v0x1377836a0_0, 0;
    %jmp T_16.9;
T_16.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x137782ac0_0, 0;
    %jmp T_16.9;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137783eb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137782e10_0, 0, 32;
T_16.14 ;
    %load/vec4 v0x137782e10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.15, 5;
    %ix/getv/s 4, v0x137782e10_0;
    %load/vec4a v0x137783460, 4;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_16.18, 4;
    %flag_mov 8, 4;
    %ix/getv/s 4, v0x137782e10_0;
    %load/vec4a v0x137783460, 4;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_16.18;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137783eb0_0, 0, 1;
T_16.16 ;
    %load/vec4 v0x137782e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137782e10_0, 0, 32;
    %jmp T_16.14;
T_16.15 ;
    %load/vec4 v0x137783eb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.19, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x137782ac0_0, 0;
T_16.19 ;
    %jmp T_16.9;
T_16.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x137782ac0_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x1377830e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377828b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x137782ac0_0, 0;
    %jmp T_16.22;
T_16.21 ;
    %load/vec4 v0x137783730_0;
    %assign/vec4 v0x137782c50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x137782ac0_0, 0;
T_16.22 ;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1377804e0;
T_17 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137781a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377815e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x137781380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377817c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377819b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1377819b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377819b0_0, 0;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x137780ff0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377819b0_0, 0;
T_17.8 ;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x137781430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377815e0_0, 0;
    %load/vec4 v0x137781080_0;
    %assign/vec4 v0x137781380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377817c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377819b0_0, 0;
T_17.10 ;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x137781860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377815e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377817c0_0, 0;
    %load/vec4 v0x137781670_0;
    %assign/vec4 v0x137781200_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377819b0_0, 0;
T_17.12 ;
    %jmp T_17.7;
T_17.5 ;
    %load/vec4 v0x137780ff0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377819b0_0, 0;
T_17.14 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13777dee0;
T_18 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x13777fd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13777fce0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137780220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377803c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137780080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13777eea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13777ebd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13777f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13777f290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13777f430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13777f770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13777fab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13777f550_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x13777ed00_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x13777ef30_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x13777fce0_0, 0;
    %load/vec4 v0x13777ef30_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x137780220_0, 0;
    %load/vec4 v0x13777ef30_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x1377803c0_0, 0;
    %load/vec4 v0x13777ef30_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x137780080_0, 0;
    %load/vec4 v0x13777ef30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x13777eea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13777ebd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13777f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13777f290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13777f430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13777f770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13777fab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13777f550_0, 0;
    %load/vec4 v0x13777fb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %jmp T_18.17;
T_18.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13777ebd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f0f0_0, 0;
    %jmp T_18.17;
T_18.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x13777ebd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f0f0_0, 0;
    %jmp T_18.17;
T_18.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x13777ebd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f0f0_0, 0;
    %jmp T_18.17;
T_18.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x13777ebd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f0f0_0, 0;
    %jmp T_18.17;
T_18.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x13777ebd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f290_0, 0;
    %jmp T_18.17;
T_18.9 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x13777ebd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f290_0, 0;
    %jmp T_18.17;
T_18.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x13777ebd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f290_0, 0;
    %jmp T_18.17;
T_18.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x13777ebd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f290_0, 0;
    %jmp T_18.17;
T_18.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f430_0, 0;
    %jmp T_18.17;
T_18.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f770_0, 0;
    %jmp T_18.17;
T_18.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777fab0_0, 0;
    %jmp T_18.17;
T_18.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f990_0, 0;
    %jmp T_18.17;
T_18.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13777f550_0, 0;
    %jmp T_18.17;
T_18.17 ;
    %pop/vec4 1;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x137758ea0;
T_19 ;
    %wait E_0x1377526b0;
    %fork t_1, S_0x137740c40;
    %jmp t_0;
    .scope S_0x137740c40;
t_1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13773e430, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787340, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787290, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787640, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787430, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787530, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787930, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787730, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787830, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787aa0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787b90, 0, 4;
    %end;
    .scope S_0x137758ea0;
t_0 %join;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1377405f0;
T_20 ;
    %wait E_0x1377526b0;
    %fork t_3, S_0x137741f30;
    %jmp t_2;
    .scope S_0x137741f30;
t_3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13773e430, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787340, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787290, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787640, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787430, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787530, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787930, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787730, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787830, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787aa0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787b90, 0, 4;
    %end;
    .scope S_0x1377405f0;
t_2 %join;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1377418e0;
T_21 ;
    %wait E_0x1377526b0;
    %fork t_5, S_0x137741290;
    %jmp t_4;
    .scope S_0x137741290;
t_5 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13773e430, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787340, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787290, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787640, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787430, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787530, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787930, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787730, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787830, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787aa0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787b90, 0, 4;
    %end;
    .scope S_0x1377418e0;
t_4 %join;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13773e660;
T_22 ;
    %wait E_0x1377526b0;
    %fork t_7, S_0x13773e010;
    %jmp t_6;
    .scope S_0x13773e010;
t_7 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13773e430, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787340, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787290, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787640, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787430, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787530, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787930, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787730, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787830, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137787aa0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137787b90, 0, 4;
    %end;
    .scope S_0x13773e660;
t_6 %join;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13778e330;
T_23 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137790510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137790c20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137790db0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137790ab0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x13778fa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x13778efd0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
    %load/vec4 v0x13778f060_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %jmp T_23.6;
T_23.4 ;
    %load/vec4 v0x1377908e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %load/vec4 v0x13778f360_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x137790370, 4;
    %assign/vec4 v0x137790c20_0, 0;
    %load/vec4 v0x13778f410_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x137790370, 4;
    %assign/vec4 v0x137790db0_0, 0;
    %load/vec4 v0x13778f2b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x137790370, 4;
    %assign/vec4 v0x137790ab0_0, 0;
T_23.7 ;
    %jmp T_23.6;
T_23.5 ;
    %load/vec4 v0x137790970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.9, 8;
    %load/vec4 v0x13778f660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.11, 8;
    %load/vec4 v0x13778f710_0;
    %load/vec4 v0x13778f360_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
T_23.11 ;
    %load/vec4 v0x13778f5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.13, 8;
    %load/vec4 v0x13778f130_0;
    %pad/u 16;
    %load/vec4 v0x13778f200_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
T_23.13 ;
    %load/vec4 v0x13778f520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.15, 8;
    %load/vec4 v0x13778ee70_0;
    %load/vec4 v0x13778f200_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137790370, 0, 4;
T_23.15 ;
T_23.9 ;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x137789da0;
T_24 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x13778ae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13778a740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13778ac50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13778acf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13778abc0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x13778a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x13778a680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13778a740_0, 0;
    %jmp T_24.15;
T_24.4 ;
    %load/vec4 v0x13778a530_0;
    %load/vec4 v0x13778a7f0_0;
    %add;
    %assign/vec4 v0x13778a740_0, 0;
    %jmp T_24.15;
T_24.5 ;
    %load/vec4 v0x13778a530_0;
    %load/vec4 v0x13778a7f0_0;
    %sub;
    %assign/vec4 v0x13778a740_0, 0;
    %jmp T_24.15;
T_24.6 ;
    %load/vec4 v0x13778a530_0;
    %load/vec4 v0x13778a7f0_0;
    %mul;
    %assign/vec4 v0x13778a740_0, 0;
    %jmp T_24.15;
T_24.7 ;
    %load/vec4 v0x13778a530_0;
    %load/vec4 v0x13778a7f0_0;
    %div;
    %assign/vec4 v0x13778a740_0, 0;
    %jmp T_24.15;
T_24.8 ;
    %load/vec4 v0x13778a530_0;
    %load/vec4 v0x13778a7f0_0;
    %and;
    %assign/vec4 v0x13778a740_0, 0;
    %jmp T_24.15;
T_24.9 ;
    %load/vec4 v0x13778a530_0;
    %load/vec4 v0x13778a7f0_0;
    %or;
    %assign/vec4 v0x13778a740_0, 0;
    %jmp T_24.15;
T_24.10 ;
    %load/vec4 v0x13778a530_0;
    %load/vec4 v0x13778a7f0_0;
    %and;
    %assign/vec4 v0x13778a740_0, 0;
    %jmp T_24.15;
T_24.11 ;
    %load/vec4 v0x13778a530_0;
    %load/vec4 v0x13778a7f0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x13778a740_0, 0;
    %jmp T_24.15;
T_24.12 ;
    %load/vec4 v0x13778a530_0;
    %load/vec4 v0x13778a7f0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x13778a740_0, 0;
    %jmp T_24.15;
T_24.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13778a740_0, 0;
    %load/vec4 v0x13778a530_0;
    %load/vec4 v0x13778a7f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x13778ac50_0, 0;
    %load/vec4 v0x13778a530_0;
    %load/vec4 v0x13778a7f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x13778abc0_0, 0;
    %jmp T_24.15;
T_24.15 ;
    %pop/vec4 1;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x13778afc0;
T_25 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x13778c8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13778bdb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13778bff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13778c440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13778c860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13778ce50_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x13778be60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x13778c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x13778bff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13778bff0_0, 0;
    %jmp T_25.11;
T_25.6 ;
    %load/vec4 v0x13778bc40_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_25.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13778bff0_0, 0;
T_25.12 ;
    %jmp T_25.11;
T_25.7 ;
    %load/vec4 v0x13778c4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %load/vec4 v0x13778ca10_0;
    %pad/u 8;
    %assign/vec4 v0x13778c2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13778c440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13778c860_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13778bff0_0, 0;
T_25.14 ;
    %jmp T_25.11;
T_25.8 ;
    %load/vec4 v0x13778c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13778c440_0, 0;
    %load/vec4 v0x13778c580_0;
    %assign/vec4 v0x13778bdb0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x13778bff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13778c860_0, 0;
T_25.16 ;
    %jmp T_25.11;
T_25.9 ;
    %load/vec4 v0x13778bc40_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_25.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13778bff0_0, 0;
T_25.18 ;
    %jmp T_25.11;
T_25.11 ;
    %pop/vec4 1;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x13778c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.20, 8;
    %load/vec4 v0x13778bff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13778bff0_0, 0;
    %jmp T_25.27;
T_25.22 ;
    %load/vec4 v0x13778bc40_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_25.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13778bff0_0, 0;
T_25.28 ;
    %jmp T_25.27;
T_25.23 ;
    %load/vec4 v0x13778cd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.30, 8;
    %load/vec4 v0x13778ca10_0;
    %pad/u 8;
    %assign/vec4 v0x13778cb30_0, 0;
    %load/vec4 v0x13778c980_0;
    %assign/vec4 v0x13778cc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13778ce50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13778bff0_0, 0;
T_25.30 ;
    %jmp T_25.27;
T_25.24 ;
    %load/vec4 v0x13778cef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13778ce50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x13778bff0_0, 0;
T_25.32 ;
    %jmp T_25.27;
T_25.25 ;
    %load/vec4 v0x13778bc40_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_25.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13778bff0_0, 0;
T_25.34 ;
    %jmp T_25.27;
T_25.27 ;
    %pop/vec4 1;
T_25.20 ;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x13778d190;
T_26 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x13778e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13778df80_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x13778e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x13778dd20_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v0x13778d980_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_26.6, 4;
    %load/vec4 v0x13778e030_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %load/vec4 v0x13778ddd0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x13778df80_0, 0;
    %jmp T_26.13;
T_26.8 ;
    %load/vec4 v0x13778dbe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.14, 8;
    %load/vec4 v0x13778dac0_0;
    %jmp/1 T_26.15, 8;
T_26.14 ; End of true expr.
    %load/vec4 v0x13778ddd0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_26.15, 8;
 ; End of false expr.
    %blend;
T_26.15;
    %pad/u 8;
    %assign/vec4 v0x13778df80_0, 0;
    %jmp T_26.13;
T_26.9 ;
    %load/vec4 v0x13778dbe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_26.16, 8;
    %load/vec4 v0x13778dac0_0;
    %jmp/1 T_26.17, 8;
T_26.16 ; End of true expr.
    %load/vec4 v0x13778ddd0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_26.17, 8;
 ; End of false expr.
    %blend;
T_26.17;
    %pad/u 8;
    %assign/vec4 v0x13778df80_0, 0;
    %jmp T_26.13;
T_26.10 ;
    %load/vec4 v0x13778dc70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.20, 9;
    %load/vec4 v0x13778dbe0_0;
    %inv;
    %and;
T_26.20;
    %flag_set/vec4 8;
    %jmp/0 T_26.18, 8;
    %load/vec4 v0x13778dac0_0;
    %jmp/1 T_26.19, 8;
T_26.18 ; End of true expr.
    %load/vec4 v0x13778ddd0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_26.19, 8;
 ; End of false expr.
    %blend;
T_26.19;
    %pad/u 8;
    %assign/vec4 v0x13778df80_0, 0;
    %jmp T_26.13;
T_26.11 ;
    %load/vec4 v0x13778dc70_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.23, 9;
    %load/vec4 v0x13778dbe0_0;
    %inv;
    %and;
T_26.23;
    %flag_set/vec4 8;
    %jmp/0 T_26.21, 8;
    %load/vec4 v0x13778dac0_0;
    %jmp/1 T_26.22, 8;
T_26.21 ; End of true expr.
    %load/vec4 v0x13778ddd0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_26.22, 8;
 ; End of false expr.
    %blend;
T_26.22;
    %pad/u 8;
    %assign/vec4 v0x13778df80_0, 0;
    %jmp T_26.13;
T_26.13 ;
    %pop/vec4 1;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x13778ddd0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x13778df80_0, 0;
T_26.7 ;
T_26.4 ;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13778df80_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x137795810;
T_27 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377979e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377980f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137798280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137797f80_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x137796f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x1377964d0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
    %load/vec4 v0x137796560_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.4 ;
    %load/vec4 v0x137797db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %load/vec4 v0x137796830_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x137797840, 4;
    %assign/vec4 v0x1377980f0_0, 0;
    %load/vec4 v0x1377968e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x137797840, 4;
    %assign/vec4 v0x137798280_0, 0;
    %load/vec4 v0x137796780_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x137797840, 4;
    %assign/vec4 v0x137797f80_0, 0;
T_27.7 ;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v0x137797e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.9, 8;
    %load/vec4 v0x137796b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.11, 8;
    %load/vec4 v0x137796bc0_0;
    %load/vec4 v0x137796830_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
T_27.11 ;
    %load/vec4 v0x137796aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.13, 8;
    %load/vec4 v0x1377965f0_0;
    %pad/u 16;
    %load/vec4 v0x1377966d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
T_27.13 ;
    %load/vec4 v0x137796a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.15, 8;
    %load/vec4 v0x137796370_0;
    %load/vec4 v0x1377966d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137797840, 0, 4;
T_27.15 ;
T_27.9 ;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x137791210;
T_28 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137792320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137791c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137792130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377921d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377920a0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x137791ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x137791b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137791c40_0, 0;
    %jmp T_28.15;
T_28.4 ;
    %load/vec4 v0x137791a00_0;
    %load/vec4 v0x137791cf0_0;
    %add;
    %assign/vec4 v0x137791c40_0, 0;
    %jmp T_28.15;
T_28.5 ;
    %load/vec4 v0x137791a00_0;
    %load/vec4 v0x137791cf0_0;
    %sub;
    %assign/vec4 v0x137791c40_0, 0;
    %jmp T_28.15;
T_28.6 ;
    %load/vec4 v0x137791a00_0;
    %load/vec4 v0x137791cf0_0;
    %mul;
    %assign/vec4 v0x137791c40_0, 0;
    %jmp T_28.15;
T_28.7 ;
    %load/vec4 v0x137791a00_0;
    %load/vec4 v0x137791cf0_0;
    %div;
    %assign/vec4 v0x137791c40_0, 0;
    %jmp T_28.15;
T_28.8 ;
    %load/vec4 v0x137791a00_0;
    %load/vec4 v0x137791cf0_0;
    %and;
    %assign/vec4 v0x137791c40_0, 0;
    %jmp T_28.15;
T_28.9 ;
    %load/vec4 v0x137791a00_0;
    %load/vec4 v0x137791cf0_0;
    %or;
    %assign/vec4 v0x137791c40_0, 0;
    %jmp T_28.15;
T_28.10 ;
    %load/vec4 v0x137791a00_0;
    %load/vec4 v0x137791cf0_0;
    %and;
    %assign/vec4 v0x137791c40_0, 0;
    %jmp T_28.15;
T_28.11 ;
    %load/vec4 v0x137791a00_0;
    %load/vec4 v0x137791cf0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x137791c40_0, 0;
    %jmp T_28.15;
T_28.12 ;
    %load/vec4 v0x137791a00_0;
    %load/vec4 v0x137791cf0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x137791c40_0, 0;
    %jmp T_28.15;
T_28.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137791c40_0, 0;
    %load/vec4 v0x137791a00_0;
    %load/vec4 v0x137791cf0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x137792130_0, 0;
    %load/vec4 v0x137791a00_0;
    %load/vec4 v0x137791cf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1377920a0_0, 0;
    %jmp T_28.15;
T_28.15 ;
    %pop/vec4 1;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1377924d0;
T_29 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137793de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377932b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377934f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137793930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137793d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137794350_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x137793360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x1377935a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x1377934f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377934f0_0, 0;
    %jmp T_29.11;
T_29.6 ;
    %load/vec4 v0x137793150_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_29.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377934f0_0, 0;
T_29.12 ;
    %jmp T_29.11;
T_29.7 ;
    %load/vec4 v0x1377939c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.14, 8;
    %load/vec4 v0x137793f30_0;
    %pad/u 8;
    %assign/vec4 v0x137793810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137793930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137793d40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377934f0_0, 0;
T_29.14 ;
    %jmp T_29.11;
T_29.8 ;
    %load/vec4 v0x137793b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137793930_0, 0;
    %load/vec4 v0x137793a50_0;
    %assign/vec4 v0x1377932b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377934f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137793d40_0, 0;
T_29.16 ;
    %jmp T_29.11;
T_29.9 ;
    %load/vec4 v0x137793150_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_29.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377934f0_0, 0;
T_29.18 ;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x137793670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.20, 8;
    %load/vec4 v0x1377934f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377934f0_0, 0;
    %jmp T_29.27;
T_29.22 ;
    %load/vec4 v0x137793150_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_29.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377934f0_0, 0;
T_29.28 ;
    %jmp T_29.27;
T_29.23 ;
    %load/vec4 v0x137794210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.30, 8;
    %load/vec4 v0x137793f30_0;
    %pad/u 8;
    %assign/vec4 v0x137794050_0, 0;
    %load/vec4 v0x137793e70_0;
    %assign/vec4 v0x137794170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137794350_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377934f0_0, 0;
T_29.30 ;
    %jmp T_29.27;
T_29.24 ;
    %load/vec4 v0x1377943f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137794350_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377934f0_0, 0;
T_29.32 ;
    %jmp T_29.27;
T_29.25 ;
    %load/vec4 v0x137793150_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_29.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377934f0_0, 0;
T_29.34 ;
    %jmp T_29.27;
T_29.27 ;
    %pop/vec4 1;
T_29.20 ;
T_29.5 ;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x137794690;
T_30 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377956a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377954c0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x137795610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x137795200_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x137794e80_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0x137795550_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %load/vec4 v0x137795310_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377954c0_0, 0;
    %jmp T_30.13;
T_30.8 ;
    %load/vec4 v0x1377950c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.14, 8;
    %load/vec4 v0x137794fa0_0;
    %jmp/1 T_30.15, 8;
T_30.14 ; End of true expr.
    %load/vec4 v0x137795310_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_30.15, 8;
 ; End of false expr.
    %blend;
T_30.15;
    %pad/u 8;
    %assign/vec4 v0x1377954c0_0, 0;
    %jmp T_30.13;
T_30.9 ;
    %load/vec4 v0x1377950c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_30.16, 8;
    %load/vec4 v0x137794fa0_0;
    %jmp/1 T_30.17, 8;
T_30.16 ; End of true expr.
    %load/vec4 v0x137795310_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_30.17, 8;
 ; End of false expr.
    %blend;
T_30.17;
    %pad/u 8;
    %assign/vec4 v0x1377954c0_0, 0;
    %jmp T_30.13;
T_30.10 ;
    %load/vec4 v0x137795150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.20, 9;
    %load/vec4 v0x1377950c0_0;
    %inv;
    %and;
T_30.20;
    %flag_set/vec4 8;
    %jmp/0 T_30.18, 8;
    %load/vec4 v0x137794fa0_0;
    %jmp/1 T_30.19, 8;
T_30.18 ; End of true expr.
    %load/vec4 v0x137795310_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_30.19, 8;
 ; End of false expr.
    %blend;
T_30.19;
    %pad/u 8;
    %assign/vec4 v0x1377954c0_0, 0;
    %jmp T_30.13;
T_30.11 ;
    %load/vec4 v0x137795150_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.23, 9;
    %load/vec4 v0x1377950c0_0;
    %inv;
    %and;
T_30.23;
    %flag_set/vec4 8;
    %jmp/0 T_30.21, 8;
    %load/vec4 v0x137794fa0_0;
    %jmp/1 T_30.22, 8;
T_30.21 ; End of true expr.
    %load/vec4 v0x137795310_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_30.22, 8;
 ; End of false expr.
    %blend;
T_30.22;
    %pad/u 8;
    %assign/vec4 v0x1377954c0_0, 0;
    %jmp T_30.13;
T_30.13 ;
    %pop/vec4 1;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x137795310_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377954c0_0, 0;
T_30.7 ;
T_30.4 ;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377954c0_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x13779cd70;
T_31 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x13779ee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13779f540_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13779f6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13779f3d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x13779e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x13777be20_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
    %load/vec4 v0x13777beb0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %jmp T_31.6;
T_31.4 ;
    %load/vec4 v0x13779f1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.7, 8;
    %load/vec4 v0x13779dc70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13779ec70, 4;
    %assign/vec4 v0x13779f540_0, 0;
    %load/vec4 v0x13779dd40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13779ec70, 4;
    %assign/vec4 v0x13779f6d0_0, 0;
    %load/vec4 v0x13779dba0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13779ec70, 4;
    %assign/vec4 v0x13779f3d0_0, 0;
T_31.7 ;
    %jmp T_31.6;
T_31.5 ;
    %load/vec4 v0x13779f270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.9, 8;
    %load/vec4 v0x13779dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %load/vec4 v0x13779e080_0;
    %load/vec4 v0x13779dc70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
T_31.11 ;
    %load/vec4 v0x13779df20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.13, 8;
    %load/vec4 v0x13777bf40_0;
    %pad/u 16;
    %load/vec4 v0x13779db10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
T_31.13 ;
    %load/vec4 v0x13779de50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.15, 8;
    %load/vec4 v0x13779d8b0_0;
    %load/vec4 v0x13779db10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13779ec70, 0, 4;
T_31.15 ;
T_31.9 ;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x137798700;
T_32 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137799820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137799160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137799630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377996d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377995a0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x137798f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x137799030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_32.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137799160_0, 0;
    %jmp T_32.15;
T_32.4 ;
    %load/vec4 v0x137798ee0_0;
    %load/vec4 v0x137799210_0;
    %add;
    %assign/vec4 v0x137799160_0, 0;
    %jmp T_32.15;
T_32.5 ;
    %load/vec4 v0x137798ee0_0;
    %load/vec4 v0x137799210_0;
    %sub;
    %assign/vec4 v0x137799160_0, 0;
    %jmp T_32.15;
T_32.6 ;
    %load/vec4 v0x137798ee0_0;
    %load/vec4 v0x137799210_0;
    %mul;
    %assign/vec4 v0x137799160_0, 0;
    %jmp T_32.15;
T_32.7 ;
    %load/vec4 v0x137798ee0_0;
    %load/vec4 v0x137799210_0;
    %div;
    %assign/vec4 v0x137799160_0, 0;
    %jmp T_32.15;
T_32.8 ;
    %load/vec4 v0x137798ee0_0;
    %load/vec4 v0x137799210_0;
    %and;
    %assign/vec4 v0x137799160_0, 0;
    %jmp T_32.15;
T_32.9 ;
    %load/vec4 v0x137798ee0_0;
    %load/vec4 v0x137799210_0;
    %or;
    %assign/vec4 v0x137799160_0, 0;
    %jmp T_32.15;
T_32.10 ;
    %load/vec4 v0x137798ee0_0;
    %load/vec4 v0x137799210_0;
    %and;
    %assign/vec4 v0x137799160_0, 0;
    %jmp T_32.15;
T_32.11 ;
    %load/vec4 v0x137798ee0_0;
    %load/vec4 v0x137799210_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x137799160_0, 0;
    %jmp T_32.15;
T_32.12 ;
    %load/vec4 v0x137798ee0_0;
    %load/vec4 v0x137799210_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x137799160_0, 0;
    %jmp T_32.15;
T_32.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x137799160_0, 0;
    %load/vec4 v0x137798ee0_0;
    %load/vec4 v0x137799210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x137799630_0, 0;
    %load/vec4 v0x137798ee0_0;
    %load/vec4 v0x137799210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1377995a0_0, 0;
    %jmp T_32.15;
T_32.15 ;
    %pop/vec4 1;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x137799a50;
T_33 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x13779b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13779a7f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13779aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13779aeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13779b2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13779b8c0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x13779a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x13779aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x13779aa30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13779aa30_0, 0;
    %jmp T_33.11;
T_33.6 ;
    %load/vec4 v0x13779a690_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_33.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13779aa30_0, 0;
T_33.12 ;
    %jmp T_33.11;
T_33.7 ;
    %load/vec4 v0x13779af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.14, 8;
    %load/vec4 v0x13779b4a0_0;
    %pad/u 8;
    %assign/vec4 v0x13779ad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13779aeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13779b2c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13779aa30_0, 0;
T_33.14 ;
    %jmp T_33.11;
T_33.8 ;
    %load/vec4 v0x13779b090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13779aeb0_0, 0;
    %load/vec4 v0x13779afe0_0;
    %assign/vec4 v0x13779a7f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x13779aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13779b2c0_0, 0;
T_33.16 ;
    %jmp T_33.11;
T_33.9 ;
    %load/vec4 v0x13779a690_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_33.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13779aa30_0, 0;
T_33.18 ;
    %jmp T_33.11;
T_33.11 ;
    %pop/vec4 1;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x13779abf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.20, 8;
    %load/vec4 v0x13779aa30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13779aa30_0, 0;
    %jmp T_33.27;
T_33.22 ;
    %load/vec4 v0x13779a690_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_33.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13779aa30_0, 0;
T_33.28 ;
    %jmp T_33.27;
T_33.23 ;
    %load/vec4 v0x13779b780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.30, 8;
    %load/vec4 v0x13779b4a0_0;
    %pad/u 8;
    %assign/vec4 v0x13779b5c0_0, 0;
    %load/vec4 v0x13779b3e0_0;
    %assign/vec4 v0x13779b6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13779b8c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13779aa30_0, 0;
T_33.30 ;
    %jmp T_33.27;
T_33.24 ;
    %load/vec4 v0x13779b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13779b8c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x13779aa30_0, 0;
T_33.32 ;
    %jmp T_33.27;
T_33.25 ;
    %load/vec4 v0x13779a690_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_33.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13779aa30_0, 0;
T_33.34 ;
    %jmp T_33.27;
T_33.27 ;
    %pop/vec4 1;
T_33.20 ;
T_33.5 ;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x13779bc00;
T_34 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x13779cbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13779c9d0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x13779cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x13779c770_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_34.4, 4;
    %load/vec4 v0x13779c3f0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_34.6, 4;
    %load/vec4 v0x13779ca80_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %load/vec4 v0x13779c800_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x13779c9d0_0, 0;
    %jmp T_34.13;
T_34.8 ;
    %load/vec4 v0x13779c630_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.14, 8;
    %load/vec4 v0x13779c510_0;
    %jmp/1 T_34.15, 8;
T_34.14 ; End of true expr.
    %load/vec4 v0x13779c800_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_34.15, 8;
 ; End of false expr.
    %blend;
T_34.15;
    %pad/u 8;
    %assign/vec4 v0x13779c9d0_0, 0;
    %jmp T_34.13;
T_34.9 ;
    %load/vec4 v0x13779c630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_34.16, 8;
    %load/vec4 v0x13779c510_0;
    %jmp/1 T_34.17, 8;
T_34.16 ; End of true expr.
    %load/vec4 v0x13779c800_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_34.17, 8;
 ; End of false expr.
    %blend;
T_34.17;
    %pad/u 8;
    %assign/vec4 v0x13779c9d0_0, 0;
    %jmp T_34.13;
T_34.10 ;
    %load/vec4 v0x13779c6c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.20, 9;
    %load/vec4 v0x13779c630_0;
    %inv;
    %and;
T_34.20;
    %flag_set/vec4 8;
    %jmp/0 T_34.18, 8;
    %load/vec4 v0x13779c510_0;
    %jmp/1 T_34.19, 8;
T_34.18 ; End of true expr.
    %load/vec4 v0x13779c800_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_34.19, 8;
 ; End of false expr.
    %blend;
T_34.19;
    %pad/u 8;
    %assign/vec4 v0x13779c9d0_0, 0;
    %jmp T_34.13;
T_34.11 ;
    %load/vec4 v0x13779c6c0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.23, 9;
    %load/vec4 v0x13779c630_0;
    %inv;
    %and;
T_34.23;
    %flag_set/vec4 8;
    %jmp/0 T_34.21, 8;
    %load/vec4 v0x13779c510_0;
    %jmp/1 T_34.22, 8;
T_34.21 ; End of true expr.
    %load/vec4 v0x13779c800_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_34.22, 8;
 ; End of false expr.
    %blend;
T_34.22;
    %pad/u 8;
    %assign/vec4 v0x13779c9d0_0, 0;
    %jmp T_34.13;
T_34.13 ;
    %pop/vec4 1;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0x13779c800_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x13779c9d0_0, 0;
T_34.7 ;
T_34.4 ;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13779c9d0_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1377a4090;
T_35 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377a61b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377a68a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377a6a30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377a6730_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1377a56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x1377a4d10_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
    %load/vec4 v0x1377a4da0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %jmp T_35.6;
T_35.4 ;
    %load/vec4 v0x1377a6580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.7, 8;
    %load/vec4 v0x1377a5050_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377a6010, 4;
    %assign/vec4 v0x1377a68a0_0, 0;
    %load/vec4 v0x1377a50f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377a6010, 4;
    %assign/vec4 v0x1377a6a30_0, 0;
    %load/vec4 v0x1377a4fb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377a6010, 4;
    %assign/vec4 v0x1377a6730_0, 0;
T_35.7 ;
    %jmp T_35.6;
T_35.5 ;
    %load/vec4 v0x1377a6610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %load/vec4 v0x1377a5320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.11, 8;
    %load/vec4 v0x1377a53b0_0;
    %load/vec4 v0x1377a5050_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
T_35.11 ;
    %load/vec4 v0x1377a5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.13, 8;
    %load/vec4 v0x1377a4e30_0;
    %pad/u 16;
    %load/vec4 v0x1377a4f10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
T_35.13 ;
    %load/vec4 v0x1377a5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.15, 8;
    %load/vec4 v0x1377a4bb0_0;
    %load/vec4 v0x1377a4f10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377a6010, 0, 4;
T_35.15 ;
T_35.9 ;
    %jmp T_35.6;
T_35.6 ;
    %pop/vec4 1;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x13779fbc0;
T_36 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377a0c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377a0520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a0a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a0ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a09a0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1377a03d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x1377a0470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_36.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_36.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_36.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377a0520_0, 0;
    %jmp T_36.15;
T_36.4 ;
    %load/vec4 v0x1377a0320_0;
    %load/vec4 v0x1377a05d0_0;
    %add;
    %assign/vec4 v0x1377a0520_0, 0;
    %jmp T_36.15;
T_36.5 ;
    %load/vec4 v0x1377a0320_0;
    %load/vec4 v0x1377a05d0_0;
    %sub;
    %assign/vec4 v0x1377a0520_0, 0;
    %jmp T_36.15;
T_36.6 ;
    %load/vec4 v0x1377a0320_0;
    %load/vec4 v0x1377a05d0_0;
    %mul;
    %assign/vec4 v0x1377a0520_0, 0;
    %jmp T_36.15;
T_36.7 ;
    %load/vec4 v0x1377a0320_0;
    %load/vec4 v0x1377a05d0_0;
    %div;
    %assign/vec4 v0x1377a0520_0, 0;
    %jmp T_36.15;
T_36.8 ;
    %load/vec4 v0x1377a0320_0;
    %load/vec4 v0x1377a05d0_0;
    %and;
    %assign/vec4 v0x1377a0520_0, 0;
    %jmp T_36.15;
T_36.9 ;
    %load/vec4 v0x1377a0320_0;
    %load/vec4 v0x1377a05d0_0;
    %or;
    %assign/vec4 v0x1377a0520_0, 0;
    %jmp T_36.15;
T_36.10 ;
    %load/vec4 v0x1377a0320_0;
    %load/vec4 v0x1377a05d0_0;
    %and;
    %assign/vec4 v0x1377a0520_0, 0;
    %jmp T_36.15;
T_36.11 ;
    %load/vec4 v0x1377a0320_0;
    %load/vec4 v0x1377a05d0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1377a0520_0, 0;
    %jmp T_36.15;
T_36.12 ;
    %load/vec4 v0x1377a0320_0;
    %load/vec4 v0x1377a05d0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x1377a0520_0, 0;
    %jmp T_36.15;
T_36.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377a0520_0, 0;
    %load/vec4 v0x1377a0320_0;
    %load/vec4 v0x1377a05d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x1377a0a30_0, 0;
    %load/vec4 v0x1377a0320_0;
    %load/vec4 v0x1377a05d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1377a09a0_0, 0;
    %jmp T_36.15;
T_36.15 ;
    %pop/vec4 1;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1377a0d90;
T_37 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377a2690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377a1b70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377a1db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a21e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a2600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a2be0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1377a1c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1377a1e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x1377a1db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377a1db0_0, 0;
    %jmp T_37.11;
T_37.6 ;
    %load/vec4 v0x1377a1a10_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377a1db0_0, 0;
T_37.12 ;
    %jmp T_37.11;
T_37.7 ;
    %load/vec4 v0x1377a2280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.14, 8;
    %load/vec4 v0x1377a27d0_0;
    %pad/u 8;
    %assign/vec4 v0x1377a2090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a21e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a2600_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377a1db0_0, 0;
T_37.14 ;
    %jmp T_37.11;
T_37.8 ;
    %load/vec4 v0x1377a23d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a21e0_0, 0;
    %load/vec4 v0x1377a2320_0;
    %assign/vec4 v0x1377a1b70_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377a1db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a2600_0, 0;
T_37.16 ;
    %jmp T_37.11;
T_37.9 ;
    %load/vec4 v0x1377a1a10_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377a1db0_0, 0;
T_37.18 ;
    %jmp T_37.11;
T_37.11 ;
    %pop/vec4 1;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x1377a1ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.20, 8;
    %load/vec4 v0x1377a1db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377a1db0_0, 0;
    %jmp T_37.27;
T_37.22 ;
    %load/vec4 v0x1377a1a10_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_37.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377a1db0_0, 0;
T_37.28 ;
    %jmp T_37.27;
T_37.23 ;
    %load/vec4 v0x1377a2aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.30, 8;
    %load/vec4 v0x1377a27d0_0;
    %pad/u 8;
    %assign/vec4 v0x1377a28f0_0, 0;
    %load/vec4 v0x1377a2720_0;
    %assign/vec4 v0x1377a2a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a2be0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377a1db0_0, 0;
T_37.30 ;
    %jmp T_37.27;
T_37.24 ;
    %load/vec4 v0x1377a2c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a2be0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377a1db0_0, 0;
T_37.32 ;
    %jmp T_37.27;
T_37.25 ;
    %load/vec4 v0x1377a1a10_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_37.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377a1db0_0, 0;
T_37.34 ;
    %jmp T_37.27;
T_37.27 ;
    %pop/vec4 1;
T_37.20 ;
T_37.5 ;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1377a2f20;
T_38 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377a3ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377a3cf0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1377a3e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x1377a3a90_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_38.4, 4;
    %load/vec4 v0x1377a3710_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_38.6, 4;
    %load/vec4 v0x1377a3da0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %load/vec4 v0x1377a3b20_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377a3cf0_0, 0;
    %jmp T_38.13;
T_38.8 ;
    %load/vec4 v0x1377a3950_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.14, 8;
    %load/vec4 v0x1377a3830_0;
    %jmp/1 T_38.15, 8;
T_38.14 ; End of true expr.
    %load/vec4 v0x1377a3b20_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_38.15, 8;
 ; End of false expr.
    %blend;
T_38.15;
    %pad/u 8;
    %assign/vec4 v0x1377a3cf0_0, 0;
    %jmp T_38.13;
T_38.9 ;
    %load/vec4 v0x1377a3950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_38.16, 8;
    %load/vec4 v0x1377a3830_0;
    %jmp/1 T_38.17, 8;
T_38.16 ; End of true expr.
    %load/vec4 v0x1377a3b20_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_38.17, 8;
 ; End of false expr.
    %blend;
T_38.17;
    %pad/u 8;
    %assign/vec4 v0x1377a3cf0_0, 0;
    %jmp T_38.13;
T_38.10 ;
    %load/vec4 v0x1377a39e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.20, 9;
    %load/vec4 v0x1377a3950_0;
    %inv;
    %and;
T_38.20;
    %flag_set/vec4 8;
    %jmp/0 T_38.18, 8;
    %load/vec4 v0x1377a3830_0;
    %jmp/1 T_38.19, 8;
T_38.18 ; End of true expr.
    %load/vec4 v0x1377a3b20_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_38.19, 8;
 ; End of false expr.
    %blend;
T_38.19;
    %pad/u 8;
    %assign/vec4 v0x1377a3cf0_0, 0;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v0x1377a39e0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.23, 9;
    %load/vec4 v0x1377a3950_0;
    %inv;
    %and;
T_38.23;
    %flag_set/vec4 8;
    %jmp/0 T_38.21, 8;
    %load/vec4 v0x1377a3830_0;
    %jmp/1 T_38.22, 8;
T_38.21 ; End of true expr.
    %load/vec4 v0x1377a3b20_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_38.22, 8;
 ; End of false expr.
    %blend;
T_38.22;
    %pad/u 8;
    %assign/vec4 v0x1377a3cf0_0, 0;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x1377a3b20_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377a3cf0_0, 0;
T_38.7 ;
T_38.4 ;
    %jmp T_38.3;
T_38.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377a3cf0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1377aaac0;
T_39 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377ac660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377aba40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377ab8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ab6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ac790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ac8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ac370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ac490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377acca0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1377ab8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %jmp T_39.9;
T_39.2 ;
    %load/vec4 v0x1377ab730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1377ab8b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377aba40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ab6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ac790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ac8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ac370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ac490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377acca0_0, 0;
T_39.10 ;
    %jmp T_39.9;
T_39.3 ;
    %load/vec4 v0x1377abb50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_39.12, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1377ab8b0_0, 0;
T_39.12 ;
    %jmp T_39.9;
T_39.4 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1377ab8b0_0, 0;
    %load/vec4 v0x1377abf80_0;
    %load/vec4 v0x1377ac1c0_0;
    %or;
    %load/vec4 v0x1377abd20_0;
    %or;
    %load/vec4 v0x1377abdb0_0;
    %or;
    %assign/vec4 v0x1377ac790_0, 0;
    %load/vec4 v0x1377abf80_0;
    %load/vec4 v0x1377abd20_0;
    %or;
    %load/vec4 v0x1377abe40_0;
    %or;
    %assign/vec4 v0x1377ac8d0_0, 0;
    %load/vec4 v0x1377abf80_0;
    %assign/vec4 v0x1377ac370_0, 0;
    %load/vec4 v0x1377ac1c0_0;
    %assign/vec4 v0x1377ac490_0, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x1377ab8b0_0, 0;
    %jmp T_39.9;
T_39.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1377acca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1377abc00_0, 0, 32;
T_39.14 ;
    %load/vec4 v0x1377abc00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_39.15, 5;
    %ix/getv/s 4, v0x1377abc00_0;
    %load/vec4a v0x1377ac250, 4;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_39.18, 4;
    %flag_mov 8, 4;
    %ix/getv/s 4, v0x1377abc00_0;
    %load/vec4a v0x1377ac250, 4;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_39.18;
    %jmp/0xz  T_39.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1377acca0_0, 0, 1;
T_39.16 ;
    %load/vec4 v0x1377abc00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1377abc00_0, 0, 32;
    %jmp T_39.14;
T_39.15 ;
    %load/vec4 v0x1377acca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.19, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1377ab8b0_0, 0;
T_39.19 ;
    %jmp T_39.9;
T_39.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1377ab8b0_0, 0;
    %jmp T_39.9;
T_39.8 ;
    %load/vec4 v0x1377abed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377ab6a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1377ab8b0_0, 0;
    %jmp T_39.22;
T_39.21 ;
    %load/vec4 v0x1377ac520_0;
    %assign/vec4 v0x1377aba40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1377ab8b0_0, 0;
T_39.22 ;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1377a92b0;
T_40 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377aa850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377aa3d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377aa170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377aa5b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377aa7a0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x1377aa7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377aa7a0_0, 0;
    %jmp T_40.7;
T_40.2 ;
    %load/vec4 v0x1377a9de0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_40.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377aa7a0_0, 0;
T_40.8 ;
    %jmp T_40.7;
T_40.3 ;
    %load/vec4 v0x1377aa220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377aa3d0_0, 0;
    %load/vec4 v0x1377a9e70_0;
    %assign/vec4 v0x1377aa170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377aa5b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377aa7a0_0, 0;
T_40.10 ;
    %jmp T_40.7;
T_40.4 ;
    %load/vec4 v0x1377aa650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377aa3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377aa5b0_0, 0;
    %load/vec4 v0x1377aa460_0;
    %assign/vec4 v0x1377a9ff0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377aa7a0_0, 0;
T_40.12 ;
    %jmp T_40.7;
T_40.5 ;
    %load/vec4 v0x1377a9de0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377aa7a0_0, 0;
T_40.14 ;
    %jmp T_40.7;
T_40.7 ;
    %pop/vec4 1;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1377a6cd0;
T_41 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377a8b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377a8ad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377a8f90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377a9130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377a8e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377a7c90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377a79c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a7ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a8080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a8220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a8560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a88a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a8340_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1377a7af0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.2, 4;
    %load/vec4 v0x1377a7d20_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x1377a8ad0_0, 0;
    %load/vec4 v0x1377a7d20_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x1377a8f90_0, 0;
    %load/vec4 v0x1377a7d20_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x1377a9130_0, 0;
    %load/vec4 v0x1377a7d20_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x1377a8e70_0, 0;
    %load/vec4 v0x1377a7d20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x1377a7c90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377a79c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a7ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a8080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a8220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a8560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a88a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377a8340_0, 0;
    %load/vec4 v0x1377a8930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.16, 6;
    %jmp T_41.17;
T_41.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377a79c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a7ee0_0, 0;
    %jmp T_41.17;
T_41.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1377a79c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a7ee0_0, 0;
    %jmp T_41.17;
T_41.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1377a79c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a7ee0_0, 0;
    %jmp T_41.17;
T_41.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1377a79c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a7ee0_0, 0;
    %jmp T_41.17;
T_41.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1377a79c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a7ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a8080_0, 0;
    %jmp T_41.17;
T_41.9 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1377a79c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a7ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a8080_0, 0;
    %jmp T_41.17;
T_41.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1377a79c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a7ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a8080_0, 0;
    %jmp T_41.17;
T_41.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1377a79c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a7ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a8080_0, 0;
    %jmp T_41.17;
T_41.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a8220_0, 0;
    %jmp T_41.17;
T_41.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a8560_0, 0;
    %jmp T_41.17;
T_41.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a88a0_0, 0;
    %jmp T_41.17;
T_41.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a8780_0, 0;
    %jmp T_41.17;
T_41.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377a8340_0, 0;
    %jmp T_41.17;
T_41.17 ;
    %pop/vec4 1;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x137787ec0;
T_42 ;
    %wait E_0x1377526b0;
    %fork t_9, S_0x137788130;
    %jmp t_8;
    .scope S_0x137788130;
t_9 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137789860, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b01f0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0140, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0440, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b02c0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b0370, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b0720, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0520, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0620, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0890, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b0980, 0, 4;
    %end;
    .scope S_0x137787ec0;
t_8 %join;
    %jmp T_42;
    .thread T_42;
    .scope S_0x137788410;
T_43 ;
    %wait E_0x1377526b0;
    %fork t_11, S_0x137788600;
    %jmp t_10;
    .scope S_0x137788600;
t_11 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137789860, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b01f0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0140, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0440, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b02c0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b0370, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b0720, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0520, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0620, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0890, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b0980, 0, 4;
    %end;
    .scope S_0x137788410;
t_10 %join;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1377888e0;
T_44 ;
    %wait E_0x1377526b0;
    %fork t_13, S_0x137788ae0;
    %jmp t_12;
    .scope S_0x137788ae0;
t_13 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137789860, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b01f0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0140, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0440, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b02c0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b0370, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b0720, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0520, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0620, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0890, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b0980, 0, 4;
    %end;
    .scope S_0x1377888e0;
t_12 %join;
    %jmp T_44;
    .thread T_44;
    .scope S_0x137788dc0;
T_45 ;
    %wait E_0x1377526b0;
    %fork t_15, S_0x137789030;
    %jmp t_14;
    .scope S_0x137789030;
t_15 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137789860, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b01f0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0140, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0440, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b02c0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b0370, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b0720, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0520, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0620, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377b0890, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b0980, 0, 4;
    %end;
    .scope S_0x137788dc0;
t_14 %join;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1377b7110;
T_46 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377b92f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377b9a00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377b9b90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377b9890_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1377b8810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x1377b7db0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
    %load/vec4 v0x1377b7e40_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %jmp T_46.6;
T_46.4 ;
    %load/vec4 v0x1377b96c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.7, 8;
    %load/vec4 v0x1377b8140_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377b9150, 4;
    %assign/vec4 v0x1377b9a00_0, 0;
    %load/vec4 v0x1377b81f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377b9150, 4;
    %assign/vec4 v0x1377b9b90_0, 0;
    %load/vec4 v0x1377b8090_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377b9150, 4;
    %assign/vec4 v0x1377b9890_0, 0;
T_46.7 ;
    %jmp T_46.6;
T_46.5 ;
    %load/vec4 v0x1377b9750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.9, 8;
    %load/vec4 v0x1377b8440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.11, 8;
    %load/vec4 v0x1377b84f0_0;
    %load/vec4 v0x1377b8140_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
T_46.11 ;
    %load/vec4 v0x1377b83a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.13, 8;
    %load/vec4 v0x1377b7f10_0;
    %pad/u 16;
    %load/vec4 v0x1377b7fe0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
T_46.13 ;
    %load/vec4 v0x1377b8300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.15, 8;
    %load/vec4 v0x1377b7c50_0;
    %load/vec4 v0x1377b7fe0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b9150, 0, 4;
T_46.15 ;
T_46.9 ;
    %jmp T_46.6;
T_46.6 ;
    %pop/vec4 1;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1377b2b80;
T_47 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377b3c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377b3520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377b3a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377b3ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377b39a0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1377b33c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x1377b3460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_47.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_47.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_47.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_47.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_47.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_47.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377b3520_0, 0;
    %jmp T_47.15;
T_47.4 ;
    %load/vec4 v0x1377b3310_0;
    %load/vec4 v0x1377b35d0_0;
    %add;
    %assign/vec4 v0x1377b3520_0, 0;
    %jmp T_47.15;
T_47.5 ;
    %load/vec4 v0x1377b3310_0;
    %load/vec4 v0x1377b35d0_0;
    %sub;
    %assign/vec4 v0x1377b3520_0, 0;
    %jmp T_47.15;
T_47.6 ;
    %load/vec4 v0x1377b3310_0;
    %load/vec4 v0x1377b35d0_0;
    %mul;
    %assign/vec4 v0x1377b3520_0, 0;
    %jmp T_47.15;
T_47.7 ;
    %load/vec4 v0x1377b3310_0;
    %load/vec4 v0x1377b35d0_0;
    %div;
    %assign/vec4 v0x1377b3520_0, 0;
    %jmp T_47.15;
T_47.8 ;
    %load/vec4 v0x1377b3310_0;
    %load/vec4 v0x1377b35d0_0;
    %and;
    %assign/vec4 v0x1377b3520_0, 0;
    %jmp T_47.15;
T_47.9 ;
    %load/vec4 v0x1377b3310_0;
    %load/vec4 v0x1377b35d0_0;
    %or;
    %assign/vec4 v0x1377b3520_0, 0;
    %jmp T_47.15;
T_47.10 ;
    %load/vec4 v0x1377b3310_0;
    %load/vec4 v0x1377b35d0_0;
    %and;
    %assign/vec4 v0x1377b3520_0, 0;
    %jmp T_47.15;
T_47.11 ;
    %load/vec4 v0x1377b3310_0;
    %load/vec4 v0x1377b35d0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1377b3520_0, 0;
    %jmp T_47.15;
T_47.12 ;
    %load/vec4 v0x1377b3310_0;
    %load/vec4 v0x1377b35d0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x1377b3520_0, 0;
    %jmp T_47.15;
T_47.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377b3520_0, 0;
    %load/vec4 v0x1377b3310_0;
    %load/vec4 v0x1377b35d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x1377b3a30_0, 0;
    %load/vec4 v0x1377b3310_0;
    %load/vec4 v0x1377b35d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1377b39a0_0, 0;
    %jmp T_47.15;
T_47.15 ;
    %pop/vec4 1;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x1377b3da0;
T_48 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377b56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377b4b90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377b4dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377b5220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377b5640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377b5c30_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1377b4c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x1377b4e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0x1377b4dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_48.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377b4dd0_0, 0;
    %jmp T_48.11;
T_48.6 ;
    %load/vec4 v0x1377b4a20_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_48.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377b4dd0_0, 0;
T_48.12 ;
    %jmp T_48.11;
T_48.7 ;
    %load/vec4 v0x1377b52c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.14, 8;
    %load/vec4 v0x1377b57f0_0;
    %pad/u 8;
    %assign/vec4 v0x1377b50d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377b5220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377b5640_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377b4dd0_0, 0;
T_48.14 ;
    %jmp T_48.11;
T_48.8 ;
    %load/vec4 v0x1377b5410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377b5220_0, 0;
    %load/vec4 v0x1377b5360_0;
    %assign/vec4 v0x1377b4b90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377b4dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377b5640_0, 0;
T_48.16 ;
    %jmp T_48.11;
T_48.9 ;
    %load/vec4 v0x1377b4a20_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_48.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377b4dd0_0, 0;
T_48.18 ;
    %jmp T_48.11;
T_48.11 ;
    %pop/vec4 1;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x1377b4f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.20, 8;
    %load/vec4 v0x1377b4dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_48.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_48.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377b4dd0_0, 0;
    %jmp T_48.27;
T_48.22 ;
    %load/vec4 v0x1377b4a20_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_48.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377b4dd0_0, 0;
T_48.28 ;
    %jmp T_48.27;
T_48.23 ;
    %load/vec4 v0x1377b5af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.30, 8;
    %load/vec4 v0x1377b57f0_0;
    %pad/u 8;
    %assign/vec4 v0x1377b5910_0, 0;
    %load/vec4 v0x1377b5760_0;
    %assign/vec4 v0x1377b5a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377b5c30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377b4dd0_0, 0;
T_48.30 ;
    %jmp T_48.27;
T_48.24 ;
    %load/vec4 v0x1377b5cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377b5c30_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377b4dd0_0, 0;
T_48.32 ;
    %jmp T_48.27;
T_48.25 ;
    %load/vec4 v0x1377b4a20_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_48.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377b4dd0_0, 0;
T_48.34 ;
    %jmp T_48.27;
T_48.27 ;
    %pop/vec4 1;
T_48.20 ;
T_48.5 ;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1377b5f70;
T_49 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377b6f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377b6d60_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1377b6ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x1377b6b00_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_49.4, 4;
    %load/vec4 v0x1377b6760_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_49.6, 4;
    %load/vec4 v0x1377b6e10_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_49.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_49.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_49.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_49.11, 6;
    %load/vec4 v0x1377b6bb0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377b6d60_0, 0;
    %jmp T_49.13;
T_49.8 ;
    %load/vec4 v0x1377b69c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.14, 8;
    %load/vec4 v0x1377b68a0_0;
    %jmp/1 T_49.15, 8;
T_49.14 ; End of true expr.
    %load/vec4 v0x1377b6bb0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_49.15, 8;
 ; End of false expr.
    %blend;
T_49.15;
    %pad/u 8;
    %assign/vec4 v0x1377b6d60_0, 0;
    %jmp T_49.13;
T_49.9 ;
    %load/vec4 v0x1377b69c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_49.16, 8;
    %load/vec4 v0x1377b68a0_0;
    %jmp/1 T_49.17, 8;
T_49.16 ; End of true expr.
    %load/vec4 v0x1377b6bb0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_49.17, 8;
 ; End of false expr.
    %blend;
T_49.17;
    %pad/u 8;
    %assign/vec4 v0x1377b6d60_0, 0;
    %jmp T_49.13;
T_49.10 ;
    %load/vec4 v0x1377b6a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.20, 9;
    %load/vec4 v0x1377b69c0_0;
    %inv;
    %and;
T_49.20;
    %flag_set/vec4 8;
    %jmp/0 T_49.18, 8;
    %load/vec4 v0x1377b68a0_0;
    %jmp/1 T_49.19, 8;
T_49.18 ; End of true expr.
    %load/vec4 v0x1377b6bb0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_49.19, 8;
 ; End of false expr.
    %blend;
T_49.19;
    %pad/u 8;
    %assign/vec4 v0x1377b6d60_0, 0;
    %jmp T_49.13;
T_49.11 ;
    %load/vec4 v0x1377b6a50_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.23, 9;
    %load/vec4 v0x1377b69c0_0;
    %inv;
    %and;
T_49.23;
    %flag_set/vec4 8;
    %jmp/0 T_49.21, 8;
    %load/vec4 v0x1377b68a0_0;
    %jmp/1 T_49.22, 8;
T_49.21 ; End of true expr.
    %load/vec4 v0x1377b6bb0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_49.22, 8;
 ; End of false expr.
    %blend;
T_49.22;
    %pad/u 8;
    %assign/vec4 v0x1377b6d60_0, 0;
    %jmp T_49.13;
T_49.13 ;
    %pop/vec4 1;
    %jmp T_49.7;
T_49.6 ;
    %load/vec4 v0x1377b6bb0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377b6d60_0, 0;
T_49.7 ;
T_49.4 ;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377b6d60_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1377be5f0;
T_50 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377c07c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377c0ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377c1060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377c0d60_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1377bfce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x1377bf2b0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
    %load/vec4 v0x1377bf340_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %jmp T_50.6;
T_50.4 ;
    %load/vec4 v0x1377c0b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.7, 8;
    %load/vec4 v0x1377bf610_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377c0620, 4;
    %assign/vec4 v0x1377c0ed0_0, 0;
    %load/vec4 v0x1377bf6c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377c0620, 4;
    %assign/vec4 v0x1377c1060_0, 0;
    %load/vec4 v0x1377bf560_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377c0620, 4;
    %assign/vec4 v0x1377c0d60_0, 0;
T_50.7 ;
    %jmp T_50.6;
T_50.5 ;
    %load/vec4 v0x1377c0c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.9, 8;
    %load/vec4 v0x1377bf910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.11, 8;
    %load/vec4 v0x1377bf9a0_0;
    %load/vec4 v0x1377bf610_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
T_50.11 ;
    %load/vec4 v0x1377bf880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.13, 8;
    %load/vec4 v0x1377bf3d0_0;
    %pad/u 16;
    %load/vec4 v0x1377bf4b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
T_50.13 ;
    %load/vec4 v0x1377bf7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.15, 8;
    %load/vec4 v0x1377bf150_0;
    %load/vec4 v0x1377bf4b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c0620, 0, 4;
T_50.15 ;
T_50.9 ;
    %jmp T_50.6;
T_50.6 ;
    %pop/vec4 1;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1377b9ff0;
T_51 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377bb100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377baa20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377baf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377bafb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377bae80_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1377ba890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x1377ba930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_51.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_51.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_51.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_51.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_51.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_51.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377baa20_0, 0;
    %jmp T_51.15;
T_51.4 ;
    %load/vec4 v0x1377ba7e0_0;
    %load/vec4 v0x1377baad0_0;
    %add;
    %assign/vec4 v0x1377baa20_0, 0;
    %jmp T_51.15;
T_51.5 ;
    %load/vec4 v0x1377ba7e0_0;
    %load/vec4 v0x1377baad0_0;
    %sub;
    %assign/vec4 v0x1377baa20_0, 0;
    %jmp T_51.15;
T_51.6 ;
    %load/vec4 v0x1377ba7e0_0;
    %load/vec4 v0x1377baad0_0;
    %mul;
    %assign/vec4 v0x1377baa20_0, 0;
    %jmp T_51.15;
T_51.7 ;
    %load/vec4 v0x1377ba7e0_0;
    %load/vec4 v0x1377baad0_0;
    %div;
    %assign/vec4 v0x1377baa20_0, 0;
    %jmp T_51.15;
T_51.8 ;
    %load/vec4 v0x1377ba7e0_0;
    %load/vec4 v0x1377baad0_0;
    %and;
    %assign/vec4 v0x1377baa20_0, 0;
    %jmp T_51.15;
T_51.9 ;
    %load/vec4 v0x1377ba7e0_0;
    %load/vec4 v0x1377baad0_0;
    %or;
    %assign/vec4 v0x1377baa20_0, 0;
    %jmp T_51.15;
T_51.10 ;
    %load/vec4 v0x1377ba7e0_0;
    %load/vec4 v0x1377baad0_0;
    %and;
    %assign/vec4 v0x1377baa20_0, 0;
    %jmp T_51.15;
T_51.11 ;
    %load/vec4 v0x1377ba7e0_0;
    %load/vec4 v0x1377baad0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1377baa20_0, 0;
    %jmp T_51.15;
T_51.12 ;
    %load/vec4 v0x1377ba7e0_0;
    %load/vec4 v0x1377baad0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x1377baa20_0, 0;
    %jmp T_51.15;
T_51.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377baa20_0, 0;
    %load/vec4 v0x1377ba7e0_0;
    %load/vec4 v0x1377baad0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x1377baf10_0, 0;
    %load/vec4 v0x1377ba7e0_0;
    %load/vec4 v0x1377baad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1377bae80_0, 0;
    %jmp T_51.15;
T_51.15 ;
    %pop/vec4 1;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1377bb2b0;
T_52 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377bcbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377bc090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377bc2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377bc710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377bcb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377bd130_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1377bc140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x1377bc380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x1377bc2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_52.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_52.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377bc2d0_0, 0;
    %jmp T_52.11;
T_52.6 ;
    %load/vec4 v0x1377bbf30_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_52.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377bc2d0_0, 0;
T_52.12 ;
    %jmp T_52.11;
T_52.7 ;
    %load/vec4 v0x1377bc7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v0x1377bcd10_0;
    %pad/u 8;
    %assign/vec4 v0x1377bc5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377bc710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377bcb20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377bc2d0_0, 0;
T_52.14 ;
    %jmp T_52.11;
T_52.8 ;
    %load/vec4 v0x1377bc8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377bc710_0, 0;
    %load/vec4 v0x1377bc830_0;
    %assign/vec4 v0x1377bc090_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377bc2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377bcb20_0, 0;
T_52.16 ;
    %jmp T_52.11;
T_52.9 ;
    %load/vec4 v0x1377bbf30_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_52.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377bc2d0_0, 0;
T_52.18 ;
    %jmp T_52.11;
T_52.11 ;
    %pop/vec4 1;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0x1377bc450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v0x1377bc2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_52.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_52.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_52.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_52.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377bc2d0_0, 0;
    %jmp T_52.27;
T_52.22 ;
    %load/vec4 v0x1377bbf30_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_52.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377bc2d0_0, 0;
T_52.28 ;
    %jmp T_52.27;
T_52.23 ;
    %load/vec4 v0x1377bcff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v0x1377bcd10_0;
    %pad/u 8;
    %assign/vec4 v0x1377bce30_0, 0;
    %load/vec4 v0x1377bcc50_0;
    %assign/vec4 v0x1377bcf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377bd130_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377bc2d0_0, 0;
T_52.30 ;
    %jmp T_52.27;
T_52.24 ;
    %load/vec4 v0x1377bd1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377bd130_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377bc2d0_0, 0;
T_52.32 ;
    %jmp T_52.27;
T_52.25 ;
    %load/vec4 v0x1377bbf30_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_52.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377bc2d0_0, 0;
T_52.34 ;
    %jmp T_52.27;
T_52.27 ;
    %pop/vec4 1;
T_52.20 ;
T_52.5 ;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x1377bd470;
T_53 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377be480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377be2a0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1377be3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x1377bdfe0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_53.4, 4;
    %load/vec4 v0x1377bdc60_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_53.6, 4;
    %load/vec4 v0x1377be330_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_53.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_53.11, 6;
    %load/vec4 v0x1377be0f0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377be2a0_0, 0;
    %jmp T_53.13;
T_53.8 ;
    %load/vec4 v0x1377bdea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.14, 8;
    %load/vec4 v0x1377bdd80_0;
    %jmp/1 T_53.15, 8;
T_53.14 ; End of true expr.
    %load/vec4 v0x1377be0f0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_53.15, 8;
 ; End of false expr.
    %blend;
T_53.15;
    %pad/u 8;
    %assign/vec4 v0x1377be2a0_0, 0;
    %jmp T_53.13;
T_53.9 ;
    %load/vec4 v0x1377bdea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_53.16, 8;
    %load/vec4 v0x1377bdd80_0;
    %jmp/1 T_53.17, 8;
T_53.16 ; End of true expr.
    %load/vec4 v0x1377be0f0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_53.17, 8;
 ; End of false expr.
    %blend;
T_53.17;
    %pad/u 8;
    %assign/vec4 v0x1377be2a0_0, 0;
    %jmp T_53.13;
T_53.10 ;
    %load/vec4 v0x1377bdf30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.20, 9;
    %load/vec4 v0x1377bdea0_0;
    %inv;
    %and;
T_53.20;
    %flag_set/vec4 8;
    %jmp/0 T_53.18, 8;
    %load/vec4 v0x1377bdd80_0;
    %jmp/1 T_53.19, 8;
T_53.18 ; End of true expr.
    %load/vec4 v0x1377be0f0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_53.19, 8;
 ; End of false expr.
    %blend;
T_53.19;
    %pad/u 8;
    %assign/vec4 v0x1377be2a0_0, 0;
    %jmp T_53.13;
T_53.11 ;
    %load/vec4 v0x1377bdf30_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.23, 9;
    %load/vec4 v0x1377bdea0_0;
    %inv;
    %and;
T_53.23;
    %flag_set/vec4 8;
    %jmp/0 T_53.21, 8;
    %load/vec4 v0x1377bdd80_0;
    %jmp/1 T_53.22, 8;
T_53.21 ; End of true expr.
    %load/vec4 v0x1377be0f0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_53.22, 8;
 ; End of false expr.
    %blend;
T_53.22;
    %pad/u 8;
    %assign/vec4 v0x1377be2a0_0, 0;
    %jmp T_53.13;
T_53.13 ;
    %pop/vec4 1;
    %jmp T_53.7;
T_53.6 ;
    %load/vec4 v0x1377be0f0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377be2a0_0, 0;
T_53.7 ;
T_53.4 ;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377be2a0_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1377c5b50;
T_54 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377c7df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377c8520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377c86b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377c83b0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x1377c7380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x1377c67f0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
    %load/vec4 v0x1377c6880_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %jmp T_54.6;
T_54.4 ;
    %load/vec4 v0x1377c81c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.7, 8;
    %load/vec4 v0x1377c6c80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377c7c50, 4;
    %assign/vec4 v0x1377c8520_0, 0;
    %load/vec4 v0x1377c6d50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377c7c50, 4;
    %assign/vec4 v0x1377c86b0_0, 0;
    %load/vec4 v0x1377c6bb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377c7c50, 4;
    %assign/vec4 v0x1377c83b0_0, 0;
T_54.7 ;
    %jmp T_54.6;
T_54.5 ;
    %load/vec4 v0x1377c8250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.9, 8;
    %load/vec4 v0x1377c7000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.11, 8;
    %load/vec4 v0x1377c7090_0;
    %load/vec4 v0x1377c6c80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
T_54.11 ;
    %load/vec4 v0x1377c6f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.13, 8;
    %load/vec4 v0x1377c6a10_0;
    %pad/u 16;
    %load/vec4 v0x1377c6ae0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
T_54.13 ;
    %load/vec4 v0x1377c6e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.15, 8;
    %load/vec4 v0x1377c6690_0;
    %load/vec4 v0x1377c6ae0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377c7c50, 0, 4;
T_54.15 ;
T_54.9 ;
    %jmp T_54.6;
T_54.6 ;
    %pop/vec4 1;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x1377c14e0;
T_55 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377c2600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377c1f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377c2410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377c24b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377c2380_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x1377c1d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x1377c1e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_55.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_55.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_55.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_55.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_55.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377c1f40_0, 0;
    %jmp T_55.15;
T_55.4 ;
    %load/vec4 v0x1377c1cc0_0;
    %load/vec4 v0x1377c1ff0_0;
    %add;
    %assign/vec4 v0x1377c1f40_0, 0;
    %jmp T_55.15;
T_55.5 ;
    %load/vec4 v0x1377c1cc0_0;
    %load/vec4 v0x1377c1ff0_0;
    %sub;
    %assign/vec4 v0x1377c1f40_0, 0;
    %jmp T_55.15;
T_55.6 ;
    %load/vec4 v0x1377c1cc0_0;
    %load/vec4 v0x1377c1ff0_0;
    %mul;
    %assign/vec4 v0x1377c1f40_0, 0;
    %jmp T_55.15;
T_55.7 ;
    %load/vec4 v0x1377c1cc0_0;
    %load/vec4 v0x1377c1ff0_0;
    %div;
    %assign/vec4 v0x1377c1f40_0, 0;
    %jmp T_55.15;
T_55.8 ;
    %load/vec4 v0x1377c1cc0_0;
    %load/vec4 v0x1377c1ff0_0;
    %and;
    %assign/vec4 v0x1377c1f40_0, 0;
    %jmp T_55.15;
T_55.9 ;
    %load/vec4 v0x1377c1cc0_0;
    %load/vec4 v0x1377c1ff0_0;
    %or;
    %assign/vec4 v0x1377c1f40_0, 0;
    %jmp T_55.15;
T_55.10 ;
    %load/vec4 v0x1377c1cc0_0;
    %load/vec4 v0x1377c1ff0_0;
    %and;
    %assign/vec4 v0x1377c1f40_0, 0;
    %jmp T_55.15;
T_55.11 ;
    %load/vec4 v0x1377c1cc0_0;
    %load/vec4 v0x1377c1ff0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1377c1f40_0, 0;
    %jmp T_55.15;
T_55.12 ;
    %load/vec4 v0x1377c1cc0_0;
    %load/vec4 v0x1377c1ff0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x1377c1f40_0, 0;
    %jmp T_55.15;
T_55.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377c1f40_0, 0;
    %load/vec4 v0x1377c1cc0_0;
    %load/vec4 v0x1377c1ff0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x1377c2410_0, 0;
    %load/vec4 v0x1377c1cc0_0;
    %load/vec4 v0x1377c1ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1377c2380_0, 0;
    %jmp T_55.15;
T_55.15 ;
    %pop/vec4 1;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1377c2830;
T_56 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377c4130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377c35d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377c3810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377c3c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377c40a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377c46a0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x1377c3680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x1377c38c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %load/vec4 v0x1377c3810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377c3810_0, 0;
    %jmp T_56.11;
T_56.6 ;
    %load/vec4 v0x1377c3470_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_56.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377c3810_0, 0;
T_56.12 ;
    %jmp T_56.11;
T_56.7 ;
    %load/vec4 v0x1377c3d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.14, 8;
    %load/vec4 v0x1377c4280_0;
    %pad/u 8;
    %assign/vec4 v0x1377c3b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377c3c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377c40a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377c3810_0, 0;
T_56.14 ;
    %jmp T_56.11;
T_56.8 ;
    %load/vec4 v0x1377c3e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377c3c90_0, 0;
    %load/vec4 v0x1377c3dc0_0;
    %assign/vec4 v0x1377c35d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377c3810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377c40a0_0, 0;
T_56.16 ;
    %jmp T_56.11;
T_56.9 ;
    %load/vec4 v0x1377c3470_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_56.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377c3810_0, 0;
T_56.18 ;
    %jmp T_56.11;
T_56.11 ;
    %pop/vec4 1;
    %jmp T_56.5;
T_56.4 ;
    %load/vec4 v0x1377c39d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.20, 8;
    %load/vec4 v0x1377c3810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377c3810_0, 0;
    %jmp T_56.27;
T_56.22 ;
    %load/vec4 v0x1377c3470_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_56.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377c3810_0, 0;
T_56.28 ;
    %jmp T_56.27;
T_56.23 ;
    %load/vec4 v0x1377c4560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.30, 8;
    %load/vec4 v0x1377c4280_0;
    %pad/u 8;
    %assign/vec4 v0x1377c43a0_0, 0;
    %load/vec4 v0x1377c41c0_0;
    %assign/vec4 v0x1377c44c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377c46a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377c3810_0, 0;
T_56.30 ;
    %jmp T_56.27;
T_56.24 ;
    %load/vec4 v0x1377c4740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377c46a0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377c3810_0, 0;
T_56.32 ;
    %jmp T_56.27;
T_56.25 ;
    %load/vec4 v0x1377c3470_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_56.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377c3810_0, 0;
T_56.34 ;
    %jmp T_56.27;
T_56.27 ;
    %pop/vec4 1;
T_56.20 ;
T_56.5 ;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x1377c49e0;
T_57 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377c59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377c57b0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x1377c5900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x1377c5550_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v0x1377c51d0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_57.6, 4;
    %load/vec4 v0x1377c5860_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_57.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_57.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_57.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_57.11, 6;
    %load/vec4 v0x1377c55e0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377c57b0_0, 0;
    %jmp T_57.13;
T_57.8 ;
    %load/vec4 v0x1377c5410_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.14, 8;
    %load/vec4 v0x1377c52f0_0;
    %jmp/1 T_57.15, 8;
T_57.14 ; End of true expr.
    %load/vec4 v0x1377c55e0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_57.15, 8;
 ; End of false expr.
    %blend;
T_57.15;
    %pad/u 8;
    %assign/vec4 v0x1377c57b0_0, 0;
    %jmp T_57.13;
T_57.9 ;
    %load/vec4 v0x1377c5410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_57.16, 8;
    %load/vec4 v0x1377c52f0_0;
    %jmp/1 T_57.17, 8;
T_57.16 ; End of true expr.
    %load/vec4 v0x1377c55e0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_57.17, 8;
 ; End of false expr.
    %blend;
T_57.17;
    %pad/u 8;
    %assign/vec4 v0x1377c57b0_0, 0;
    %jmp T_57.13;
T_57.10 ;
    %load/vec4 v0x1377c54a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.20, 9;
    %load/vec4 v0x1377c5410_0;
    %inv;
    %and;
T_57.20;
    %flag_set/vec4 8;
    %jmp/0 T_57.18, 8;
    %load/vec4 v0x1377c52f0_0;
    %jmp/1 T_57.19, 8;
T_57.18 ; End of true expr.
    %load/vec4 v0x1377c55e0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_57.19, 8;
 ; End of false expr.
    %blend;
T_57.19;
    %pad/u 8;
    %assign/vec4 v0x1377c57b0_0, 0;
    %jmp T_57.13;
T_57.11 ;
    %load/vec4 v0x1377c54a0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.23, 9;
    %load/vec4 v0x1377c5410_0;
    %inv;
    %and;
T_57.23;
    %flag_set/vec4 8;
    %jmp/0 T_57.21, 8;
    %load/vec4 v0x1377c52f0_0;
    %jmp/1 T_57.22, 8;
T_57.21 ; End of true expr.
    %load/vec4 v0x1377c55e0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_57.22, 8;
 ; End of false expr.
    %blend;
T_57.22;
    %pad/u 8;
    %assign/vec4 v0x1377c57b0_0, 0;
    %jmp T_57.13;
T_57.13 ;
    %pop/vec4 1;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x1377c55e0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377c57b0_0, 0;
T_57.7 ;
T_57.4 ;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377c57b0_0, 0;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x1377cd070;
T_58 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377cf190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377cf880_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377cfa10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377cf710_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x1377ce6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x1377cdcf0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
    %load/vec4 v0x1377cdd80_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %jmp T_58.6;
T_58.4 ;
    %load/vec4 v0x1377cf560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.7, 8;
    %load/vec4 v0x1377ce030_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377ceff0, 4;
    %assign/vec4 v0x1377cf880_0, 0;
    %load/vec4 v0x1377ce0d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377ceff0, 4;
    %assign/vec4 v0x1377cfa10_0, 0;
    %load/vec4 v0x1377cdf90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377ceff0, 4;
    %assign/vec4 v0x1377cf710_0, 0;
T_58.7 ;
    %jmp T_58.6;
T_58.5 ;
    %load/vec4 v0x1377cf5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.9, 8;
    %load/vec4 v0x1377ce300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.11, 8;
    %load/vec4 v0x1377ce390_0;
    %load/vec4 v0x1377ce030_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
T_58.11 ;
    %load/vec4 v0x1377ce270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.13, 8;
    %load/vec4 v0x1377cde10_0;
    %pad/u 16;
    %load/vec4 v0x1377cdef0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
T_58.13 ;
    %load/vec4 v0x1377ce1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.15, 8;
    %load/vec4 v0x1377cdb90_0;
    %load/vec4 v0x1377cdef0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377ceff0, 0, 4;
T_58.15 ;
T_58.9 ;
    %jmp T_58.6;
T_58.6 ;
    %pop/vec4 1;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1377c8ba0;
T_59 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377c9c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377c9500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377c9a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377c9ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377c9980_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x1377c93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x1377c9450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_59.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_59.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_59.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_59.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_59.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_59.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377c9500_0, 0;
    %jmp T_59.15;
T_59.4 ;
    %load/vec4 v0x1377c9300_0;
    %load/vec4 v0x1377c95b0_0;
    %add;
    %assign/vec4 v0x1377c9500_0, 0;
    %jmp T_59.15;
T_59.5 ;
    %load/vec4 v0x1377c9300_0;
    %load/vec4 v0x1377c95b0_0;
    %sub;
    %assign/vec4 v0x1377c9500_0, 0;
    %jmp T_59.15;
T_59.6 ;
    %load/vec4 v0x1377c9300_0;
    %load/vec4 v0x1377c95b0_0;
    %mul;
    %assign/vec4 v0x1377c9500_0, 0;
    %jmp T_59.15;
T_59.7 ;
    %load/vec4 v0x1377c9300_0;
    %load/vec4 v0x1377c95b0_0;
    %div;
    %assign/vec4 v0x1377c9500_0, 0;
    %jmp T_59.15;
T_59.8 ;
    %load/vec4 v0x1377c9300_0;
    %load/vec4 v0x1377c95b0_0;
    %and;
    %assign/vec4 v0x1377c9500_0, 0;
    %jmp T_59.15;
T_59.9 ;
    %load/vec4 v0x1377c9300_0;
    %load/vec4 v0x1377c95b0_0;
    %or;
    %assign/vec4 v0x1377c9500_0, 0;
    %jmp T_59.15;
T_59.10 ;
    %load/vec4 v0x1377c9300_0;
    %load/vec4 v0x1377c95b0_0;
    %and;
    %assign/vec4 v0x1377c9500_0, 0;
    %jmp T_59.15;
T_59.11 ;
    %load/vec4 v0x1377c9300_0;
    %load/vec4 v0x1377c95b0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1377c9500_0, 0;
    %jmp T_59.15;
T_59.12 ;
    %load/vec4 v0x1377c9300_0;
    %load/vec4 v0x1377c95b0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x1377c9500_0, 0;
    %jmp T_59.15;
T_59.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377c9500_0, 0;
    %load/vec4 v0x1377c9300_0;
    %load/vec4 v0x1377c95b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x1377c9a10_0, 0;
    %load/vec4 v0x1377c9300_0;
    %load/vec4 v0x1377c95b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1377c9980_0, 0;
    %jmp T_59.15;
T_59.15 ;
    %pop/vec4 1;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x1377c9d70;
T_60 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377cb670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377cab50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377cad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377cb1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377cb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377cbbc0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x1377cac00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x1377cae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %load/vec4 v0x1377cad90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_60.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377cad90_0, 0;
    %jmp T_60.11;
T_60.6 ;
    %load/vec4 v0x1377ca9f0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_60.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377cad90_0, 0;
T_60.12 ;
    %jmp T_60.11;
T_60.7 ;
    %load/vec4 v0x1377cb260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.14, 8;
    %load/vec4 v0x1377cb7b0_0;
    %pad/u 8;
    %assign/vec4 v0x1377cb070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377cb1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377cb5e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377cad90_0, 0;
T_60.14 ;
    %jmp T_60.11;
T_60.8 ;
    %load/vec4 v0x1377cb3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377cb1c0_0, 0;
    %load/vec4 v0x1377cb300_0;
    %assign/vec4 v0x1377cab50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377cad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377cb5e0_0, 0;
T_60.16 ;
    %jmp T_60.11;
T_60.9 ;
    %load/vec4 v0x1377ca9f0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_60.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377cad90_0, 0;
T_60.18 ;
    %jmp T_60.11;
T_60.11 ;
    %pop/vec4 1;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v0x1377caed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.20, 8;
    %load/vec4 v0x1377cad90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_60.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_60.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377cad90_0, 0;
    %jmp T_60.27;
T_60.22 ;
    %load/vec4 v0x1377ca9f0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_60.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377cad90_0, 0;
T_60.28 ;
    %jmp T_60.27;
T_60.23 ;
    %load/vec4 v0x1377cba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.30, 8;
    %load/vec4 v0x1377cb7b0_0;
    %pad/u 8;
    %assign/vec4 v0x1377cb8d0_0, 0;
    %load/vec4 v0x1377cb700_0;
    %assign/vec4 v0x1377cb9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377cbbc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377cad90_0, 0;
T_60.30 ;
    %jmp T_60.27;
T_60.24 ;
    %load/vec4 v0x1377cbc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377cbbc0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377cad90_0, 0;
T_60.32 ;
    %jmp T_60.27;
T_60.25 ;
    %load/vec4 v0x1377ca9f0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_60.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377cad90_0, 0;
T_60.34 ;
    %jmp T_60.27;
T_60.27 ;
    %pop/vec4 1;
T_60.20 ;
T_60.5 ;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x1377cbf00;
T_61 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377ccec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377cccd0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x1377cce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x1377cca70_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_61.4, 4;
    %load/vec4 v0x1377cc6f0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_61.6, 4;
    %load/vec4 v0x1377ccd80_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_61.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_61.11, 6;
    %load/vec4 v0x1377ccb00_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377cccd0_0, 0;
    %jmp T_61.13;
T_61.8 ;
    %load/vec4 v0x1377cc930_0;
    %flag_set/vec4 8;
    %jmp/0 T_61.14, 8;
    %load/vec4 v0x1377cc810_0;
    %jmp/1 T_61.15, 8;
T_61.14 ; End of true expr.
    %load/vec4 v0x1377ccb00_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_61.15, 8;
 ; End of false expr.
    %blend;
T_61.15;
    %pad/u 8;
    %assign/vec4 v0x1377cccd0_0, 0;
    %jmp T_61.13;
T_61.9 ;
    %load/vec4 v0x1377cc930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_61.16, 8;
    %load/vec4 v0x1377cc810_0;
    %jmp/1 T_61.17, 8;
T_61.16 ; End of true expr.
    %load/vec4 v0x1377ccb00_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_61.17, 8;
 ; End of false expr.
    %blend;
T_61.17;
    %pad/u 8;
    %assign/vec4 v0x1377cccd0_0, 0;
    %jmp T_61.13;
T_61.10 ;
    %load/vec4 v0x1377cc9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.20, 9;
    %load/vec4 v0x1377cc930_0;
    %inv;
    %and;
T_61.20;
    %flag_set/vec4 8;
    %jmp/0 T_61.18, 8;
    %load/vec4 v0x1377cc810_0;
    %jmp/1 T_61.19, 8;
T_61.18 ; End of true expr.
    %load/vec4 v0x1377ccb00_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_61.19, 8;
 ; End of false expr.
    %blend;
T_61.19;
    %pad/u 8;
    %assign/vec4 v0x1377cccd0_0, 0;
    %jmp T_61.13;
T_61.11 ;
    %load/vec4 v0x1377cc9c0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.23, 9;
    %load/vec4 v0x1377cc930_0;
    %inv;
    %and;
T_61.23;
    %flag_set/vec4 8;
    %jmp/0 T_61.21, 8;
    %load/vec4 v0x1377cc810_0;
    %jmp/1 T_61.22, 8;
T_61.21 ; End of true expr.
    %load/vec4 v0x1377ccb00_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_61.22, 8;
 ; End of false expr.
    %blend;
T_61.22;
    %pad/u 8;
    %assign/vec4 v0x1377cccd0_0, 0;
    %jmp T_61.13;
T_61.13 ;
    %pop/vec4 1;
    %jmp T_61.7;
T_61.6 ;
    %load/vec4 v0x1377ccb00_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377cccd0_0, 0;
T_61.7 ;
T_61.4 ;
    %jmp T_61.3;
T_61.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377cccd0_0, 0;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x1377d3aa0;
T_62 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377d5640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377d4a20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377d4890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d4680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d5770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d58b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d5350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d5470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d5c80_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x1377d4890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x1377d4710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1377d4890_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377d4a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d4680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d5770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d58b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d5350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d5470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d5c80_0, 0;
T_62.10 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x1377d4b30_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_62.12, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1377d4890_0, 0;
T_62.12 ;
    %jmp T_62.9;
T_62.4 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1377d4890_0, 0;
    %load/vec4 v0x1377d4f60_0;
    %load/vec4 v0x1377d51a0_0;
    %or;
    %load/vec4 v0x1377d4d00_0;
    %or;
    %load/vec4 v0x1377d4d90_0;
    %or;
    %assign/vec4 v0x1377d5770_0, 0;
    %load/vec4 v0x1377d4f60_0;
    %load/vec4 v0x1377d4d00_0;
    %or;
    %load/vec4 v0x1377d4e20_0;
    %or;
    %assign/vec4 v0x1377d58b0_0, 0;
    %load/vec4 v0x1377d4f60_0;
    %assign/vec4 v0x1377d5350_0, 0;
    %load/vec4 v0x1377d51a0_0;
    %assign/vec4 v0x1377d5470_0, 0;
    %jmp T_62.9;
T_62.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x1377d4890_0, 0;
    %jmp T_62.9;
T_62.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1377d5c80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1377d4be0_0, 0, 32;
T_62.14 ;
    %load/vec4 v0x1377d4be0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_62.15, 5;
    %ix/getv/s 4, v0x1377d4be0_0;
    %load/vec4a v0x1377d5230, 4;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_62.18, 4;
    %flag_mov 8, 4;
    %ix/getv/s 4, v0x1377d4be0_0;
    %load/vec4a v0x1377d5230, 4;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_62.18;
    %jmp/0xz  T_62.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1377d5c80_0, 0, 1;
T_62.16 ;
    %load/vec4 v0x1377d4be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1377d4be0_0, 0, 32;
    %jmp T_62.14;
T_62.15 ;
    %load/vec4 v0x1377d5c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.19, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1377d4890_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1377d4890_0, 0;
    %jmp T_62.9;
T_62.8 ;
    %load/vec4 v0x1377d4eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d4680_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1377d4890_0, 0;
    %jmp T_62.22;
T_62.21 ;
    %load/vec4 v0x1377d5500_0;
    %assign/vec4 v0x1377d4a20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1377d4890_0, 0;
T_62.22 ;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x1377d22b0;
T_63 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377d3830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d33b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377d3150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d3590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377d3780_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x1377d3780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377d3780_0, 0;
    %jmp T_63.7;
T_63.2 ;
    %load/vec4 v0x1377d2dc0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_63.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377d3780_0, 0;
T_63.8 ;
    %jmp T_63.7;
T_63.3 ;
    %load/vec4 v0x1377d3200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d33b0_0, 0;
    %load/vec4 v0x1377d2e50_0;
    %assign/vec4 v0x1377d3150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d3590_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377d3780_0, 0;
T_63.10 ;
    %jmp T_63.7;
T_63.4 ;
    %load/vec4 v0x1377d3630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d33b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d3590_0, 0;
    %load/vec4 v0x1377d3440_0;
    %assign/vec4 v0x1377d2fd0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377d3780_0, 0;
T_63.12 ;
    %jmp T_63.7;
T_63.5 ;
    %load/vec4 v0x1377d2dc0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_63.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377d3780_0, 0;
T_63.14 ;
    %jmp T_63.7;
T_63.7 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1377cfcb0;
T_64 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377d1b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377d1ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377d1ff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377d2190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377d1e50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377d0c70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377d09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d0ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d1060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d1200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d1540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d1880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d1320_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x1377d0ad0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_64.2, 4;
    %load/vec4 v0x1377d0d00_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x1377d1ab0_0, 0;
    %load/vec4 v0x1377d0d00_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x1377d1ff0_0, 0;
    %load/vec4 v0x1377d0d00_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x1377d2190_0, 0;
    %load/vec4 v0x1377d0d00_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x1377d1e50_0, 0;
    %load/vec4 v0x1377d0d00_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x1377d0c70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377d09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d0ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d1060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d1200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d1540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d1880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377d1320_0, 0;
    %load/vec4 v0x1377d1910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_64.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_64.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_64.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_64.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_64.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_64.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_64.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_64.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_64.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_64.16, 6;
    %jmp T_64.17;
T_64.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377d09a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d0ec0_0, 0;
    %jmp T_64.17;
T_64.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1377d09a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d0ec0_0, 0;
    %jmp T_64.17;
T_64.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1377d09a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d0ec0_0, 0;
    %jmp T_64.17;
T_64.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1377d09a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d0ec0_0, 0;
    %jmp T_64.17;
T_64.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1377d09a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d0ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d1060_0, 0;
    %jmp T_64.17;
T_64.9 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1377d09a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d0ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d1060_0, 0;
    %jmp T_64.17;
T_64.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1377d09a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d0ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d1060_0, 0;
    %jmp T_64.17;
T_64.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1377d09a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d0ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d1060_0, 0;
    %jmp T_64.17;
T_64.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d1200_0, 0;
    %jmp T_64.17;
T_64.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d1540_0, 0;
    %jmp T_64.17;
T_64.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d1880_0, 0;
    %jmp T_64.17;
T_64.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d1760_0, 0;
    %jmp T_64.17;
T_64.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377d1320_0, 0;
    %jmp T_64.17;
T_64.17 ;
    %pop/vec4 1;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x1377b0ca0;
T_65 ;
    %wait E_0x1377526b0;
    %fork t_17, S_0x1377b0f10;
    %jmp t_16;
    .scope S_0x1377b0f10;
t_17 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b2640, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d91d0, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9120, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9420, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d92a0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d9350, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d9700, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9500, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9600, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9870, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d9960, 0, 4;
    %end;
    .scope S_0x1377b0ca0;
t_16 %join;
    %jmp T_65;
    .thread T_65;
    .scope S_0x1377b11f0;
T_66 ;
    %wait E_0x1377526b0;
    %fork t_19, S_0x1377b13e0;
    %jmp t_18;
    .scope S_0x1377b13e0;
t_19 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b2640, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d91d0, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9120, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9420, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d92a0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d9350, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d9700, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9500, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9600, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9870, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d9960, 0, 4;
    %end;
    .scope S_0x1377b11f0;
t_18 %join;
    %jmp T_66;
    .thread T_66;
    .scope S_0x1377b16c0;
T_67 ;
    %wait E_0x1377526b0;
    %fork t_21, S_0x1377b18c0;
    %jmp t_20;
    .scope S_0x1377b18c0;
t_21 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b2640, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d91d0, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9120, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9420, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d92a0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d9350, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d9700, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9500, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9600, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9870, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d9960, 0, 4;
    %end;
    .scope S_0x1377b16c0;
t_20 %join;
    %jmp T_67;
    .thread T_67;
    .scope S_0x1377b1ba0;
T_68 ;
    %wait E_0x1377526b0;
    %fork t_23, S_0x1377b1e10;
    %jmp t_22;
    .scope S_0x1377b1e10;
t_23 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377b2640, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d91d0, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9120, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9420, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d92a0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d9350, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d9700, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9500, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9600, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1377d9870, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377d9960, 0, 4;
    %end;
    .scope S_0x1377b1ba0;
t_22 %join;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1377e0110;
T_69 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377e22f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377e2a00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377e2b90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377e2890_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x1377e1810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x1377e0db0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
    %load/vec4 v0x1377e0e40_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_69.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_69.5, 6;
    %jmp T_69.6;
T_69.4 ;
    %load/vec4 v0x1377e26c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.7, 8;
    %load/vec4 v0x1377e1140_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377e2150, 4;
    %assign/vec4 v0x1377e2a00_0, 0;
    %load/vec4 v0x1377e11f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377e2150, 4;
    %assign/vec4 v0x1377e2b90_0, 0;
    %load/vec4 v0x1377e1090_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377e2150, 4;
    %assign/vec4 v0x1377e2890_0, 0;
T_69.7 ;
    %jmp T_69.6;
T_69.5 ;
    %load/vec4 v0x1377e2750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.9, 8;
    %load/vec4 v0x1377e1440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.11, 8;
    %load/vec4 v0x1377e14f0_0;
    %load/vec4 v0x1377e1140_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
T_69.11 ;
    %load/vec4 v0x1377e13a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.13, 8;
    %load/vec4 v0x1377e0f10_0;
    %pad/u 16;
    %load/vec4 v0x1377e0fe0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
T_69.13 ;
    %load/vec4 v0x1377e1300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.15, 8;
    %load/vec4 v0x1377e0c50_0;
    %load/vec4 v0x1377e0fe0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e2150, 0, 4;
T_69.15 ;
T_69.9 ;
    %jmp T_69.6;
T_69.6 ;
    %pop/vec4 1;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x1377dbb80;
T_70 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377dcc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377dc520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377dca30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377dcad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377dc9a0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x1377dc3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x1377dc460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_70.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_70.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_70.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_70.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_70.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_70.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_70.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_70.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377dc520_0, 0;
    %jmp T_70.15;
T_70.4 ;
    %load/vec4 v0x1377dc310_0;
    %load/vec4 v0x1377dc5d0_0;
    %add;
    %assign/vec4 v0x1377dc520_0, 0;
    %jmp T_70.15;
T_70.5 ;
    %load/vec4 v0x1377dc310_0;
    %load/vec4 v0x1377dc5d0_0;
    %sub;
    %assign/vec4 v0x1377dc520_0, 0;
    %jmp T_70.15;
T_70.6 ;
    %load/vec4 v0x1377dc310_0;
    %load/vec4 v0x1377dc5d0_0;
    %mul;
    %assign/vec4 v0x1377dc520_0, 0;
    %jmp T_70.15;
T_70.7 ;
    %load/vec4 v0x1377dc310_0;
    %load/vec4 v0x1377dc5d0_0;
    %div;
    %assign/vec4 v0x1377dc520_0, 0;
    %jmp T_70.15;
T_70.8 ;
    %load/vec4 v0x1377dc310_0;
    %load/vec4 v0x1377dc5d0_0;
    %and;
    %assign/vec4 v0x1377dc520_0, 0;
    %jmp T_70.15;
T_70.9 ;
    %load/vec4 v0x1377dc310_0;
    %load/vec4 v0x1377dc5d0_0;
    %or;
    %assign/vec4 v0x1377dc520_0, 0;
    %jmp T_70.15;
T_70.10 ;
    %load/vec4 v0x1377dc310_0;
    %load/vec4 v0x1377dc5d0_0;
    %and;
    %assign/vec4 v0x1377dc520_0, 0;
    %jmp T_70.15;
T_70.11 ;
    %load/vec4 v0x1377dc310_0;
    %load/vec4 v0x1377dc5d0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1377dc520_0, 0;
    %jmp T_70.15;
T_70.12 ;
    %load/vec4 v0x1377dc310_0;
    %load/vec4 v0x1377dc5d0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x1377dc520_0, 0;
    %jmp T_70.15;
T_70.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377dc520_0, 0;
    %load/vec4 v0x1377dc310_0;
    %load/vec4 v0x1377dc5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x1377dca30_0, 0;
    %load/vec4 v0x1377dc310_0;
    %load/vec4 v0x1377dc5d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1377dc9a0_0, 0;
    %jmp T_70.15;
T_70.15 ;
    %pop/vec4 1;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x1377dcda0;
T_71 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377de6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377ddb90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377dddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377de220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377de640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377dec30_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x1377ddc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x1377dde80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %load/vec4 v0x1377dddd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_71.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_71.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_71.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377dddd0_0, 0;
    %jmp T_71.11;
T_71.6 ;
    %load/vec4 v0x1377dda20_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_71.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377dddd0_0, 0;
T_71.12 ;
    %jmp T_71.11;
T_71.7 ;
    %load/vec4 v0x1377de2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.14, 8;
    %load/vec4 v0x1377de7f0_0;
    %pad/u 8;
    %assign/vec4 v0x1377de0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377de220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377de640_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377dddd0_0, 0;
T_71.14 ;
    %jmp T_71.11;
T_71.8 ;
    %load/vec4 v0x1377de410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377de220_0, 0;
    %load/vec4 v0x1377de360_0;
    %assign/vec4 v0x1377ddb90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377dddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377de640_0, 0;
T_71.16 ;
    %jmp T_71.11;
T_71.9 ;
    %load/vec4 v0x1377dda20_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_71.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377dddd0_0, 0;
T_71.18 ;
    %jmp T_71.11;
T_71.11 ;
    %pop/vec4 1;
    %jmp T_71.5;
T_71.4 ;
    %load/vec4 v0x1377ddf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.20, 8;
    %load/vec4 v0x1377dddd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_71.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_71.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_71.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_71.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377dddd0_0, 0;
    %jmp T_71.27;
T_71.22 ;
    %load/vec4 v0x1377dda20_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_71.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377dddd0_0, 0;
T_71.28 ;
    %jmp T_71.27;
T_71.23 ;
    %load/vec4 v0x1377deaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.30, 8;
    %load/vec4 v0x1377de7f0_0;
    %pad/u 8;
    %assign/vec4 v0x1377de910_0, 0;
    %load/vec4 v0x1377de760_0;
    %assign/vec4 v0x1377dea40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377dec30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377dddd0_0, 0;
T_71.30 ;
    %jmp T_71.27;
T_71.24 ;
    %load/vec4 v0x1377decd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377dec30_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377dddd0_0, 0;
T_71.32 ;
    %jmp T_71.27;
T_71.25 ;
    %load/vec4 v0x1377dda20_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_71.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377dddd0_0, 0;
T_71.34 ;
    %jmp T_71.27;
T_71.27 ;
    %pop/vec4 1;
T_71.20 ;
T_71.5 ;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x1377def70;
T_72 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377dff60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377dfd60_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x1377dfec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x1377dfb00_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_72.4, 4;
    %load/vec4 v0x1377df760_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_72.6, 4;
    %load/vec4 v0x1377dfe10_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_72.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_72.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_72.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_72.11, 6;
    %load/vec4 v0x1377dfbb0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377dfd60_0, 0;
    %jmp T_72.13;
T_72.8 ;
    %load/vec4 v0x1377df9c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_72.14, 8;
    %load/vec4 v0x1377df8a0_0;
    %jmp/1 T_72.15, 8;
T_72.14 ; End of true expr.
    %load/vec4 v0x1377dfbb0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_72.15, 8;
 ; End of false expr.
    %blend;
T_72.15;
    %pad/u 8;
    %assign/vec4 v0x1377dfd60_0, 0;
    %jmp T_72.13;
T_72.9 ;
    %load/vec4 v0x1377df9c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_72.16, 8;
    %load/vec4 v0x1377df8a0_0;
    %jmp/1 T_72.17, 8;
T_72.16 ; End of true expr.
    %load/vec4 v0x1377dfbb0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_72.17, 8;
 ; End of false expr.
    %blend;
T_72.17;
    %pad/u 8;
    %assign/vec4 v0x1377dfd60_0, 0;
    %jmp T_72.13;
T_72.10 ;
    %load/vec4 v0x1377dfa50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.20, 9;
    %load/vec4 v0x1377df9c0_0;
    %inv;
    %and;
T_72.20;
    %flag_set/vec4 8;
    %jmp/0 T_72.18, 8;
    %load/vec4 v0x1377df8a0_0;
    %jmp/1 T_72.19, 8;
T_72.18 ; End of true expr.
    %load/vec4 v0x1377dfbb0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_72.19, 8;
 ; End of false expr.
    %blend;
T_72.19;
    %pad/u 8;
    %assign/vec4 v0x1377dfd60_0, 0;
    %jmp T_72.13;
T_72.11 ;
    %load/vec4 v0x1377dfa50_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.23, 9;
    %load/vec4 v0x1377df9c0_0;
    %inv;
    %and;
T_72.23;
    %flag_set/vec4 8;
    %jmp/0 T_72.21, 8;
    %load/vec4 v0x1377df8a0_0;
    %jmp/1 T_72.22, 8;
T_72.21 ; End of true expr.
    %load/vec4 v0x1377dfbb0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_72.22, 8;
 ; End of false expr.
    %blend;
T_72.22;
    %pad/u 8;
    %assign/vec4 v0x1377dfd60_0, 0;
    %jmp T_72.13;
T_72.13 ;
    %pop/vec4 1;
    %jmp T_72.7;
T_72.6 ;
    %load/vec4 v0x1377dfbb0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377dfd60_0, 0;
T_72.7 ;
T_72.4 ;
    %jmp T_72.3;
T_72.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377dfd60_0, 0;
T_72.3 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x1377e75f0;
T_73 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377e97c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377e9ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377ea060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377e9d60_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x1377e8ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x1377e82b0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
    %load/vec4 v0x1377e8340_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %jmp T_73.6;
T_73.4 ;
    %load/vec4 v0x1377e9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.7, 8;
    %load/vec4 v0x1377e8610_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377e9620, 4;
    %assign/vec4 v0x1377e9ed0_0, 0;
    %load/vec4 v0x1377e86c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377e9620, 4;
    %assign/vec4 v0x1377ea060_0, 0;
    %load/vec4 v0x1377e8560_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377e9620, 4;
    %assign/vec4 v0x1377e9d60_0, 0;
T_73.7 ;
    %jmp T_73.6;
T_73.5 ;
    %load/vec4 v0x1377e9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.9, 8;
    %load/vec4 v0x1377e8910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.11, 8;
    %load/vec4 v0x1377e89a0_0;
    %load/vec4 v0x1377e8610_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
T_73.11 ;
    %load/vec4 v0x1377e8880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.13, 8;
    %load/vec4 v0x1377e83d0_0;
    %pad/u 16;
    %load/vec4 v0x1377e84b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
T_73.13 ;
    %load/vec4 v0x1377e87f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.15, 8;
    %load/vec4 v0x1377e8150_0;
    %load/vec4 v0x1377e84b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377e9620, 0, 4;
T_73.15 ;
T_73.9 ;
    %jmp T_73.6;
T_73.6 ;
    %pop/vec4 1;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x1377e2ff0;
T_74 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377e4100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377e3a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377e3f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377e3fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377e3e80_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x1377e3890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x1377e3930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_74.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_74.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_74.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_74.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_74.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_74.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377e3a20_0, 0;
    %jmp T_74.15;
T_74.4 ;
    %load/vec4 v0x1377e37e0_0;
    %load/vec4 v0x1377e3ad0_0;
    %add;
    %assign/vec4 v0x1377e3a20_0, 0;
    %jmp T_74.15;
T_74.5 ;
    %load/vec4 v0x1377e37e0_0;
    %load/vec4 v0x1377e3ad0_0;
    %sub;
    %assign/vec4 v0x1377e3a20_0, 0;
    %jmp T_74.15;
T_74.6 ;
    %load/vec4 v0x1377e37e0_0;
    %load/vec4 v0x1377e3ad0_0;
    %mul;
    %assign/vec4 v0x1377e3a20_0, 0;
    %jmp T_74.15;
T_74.7 ;
    %load/vec4 v0x1377e37e0_0;
    %load/vec4 v0x1377e3ad0_0;
    %div;
    %assign/vec4 v0x1377e3a20_0, 0;
    %jmp T_74.15;
T_74.8 ;
    %load/vec4 v0x1377e37e0_0;
    %load/vec4 v0x1377e3ad0_0;
    %and;
    %assign/vec4 v0x1377e3a20_0, 0;
    %jmp T_74.15;
T_74.9 ;
    %load/vec4 v0x1377e37e0_0;
    %load/vec4 v0x1377e3ad0_0;
    %or;
    %assign/vec4 v0x1377e3a20_0, 0;
    %jmp T_74.15;
T_74.10 ;
    %load/vec4 v0x1377e37e0_0;
    %load/vec4 v0x1377e3ad0_0;
    %and;
    %assign/vec4 v0x1377e3a20_0, 0;
    %jmp T_74.15;
T_74.11 ;
    %load/vec4 v0x1377e37e0_0;
    %load/vec4 v0x1377e3ad0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1377e3a20_0, 0;
    %jmp T_74.15;
T_74.12 ;
    %load/vec4 v0x1377e37e0_0;
    %load/vec4 v0x1377e3ad0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x1377e3a20_0, 0;
    %jmp T_74.15;
T_74.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377e3a20_0, 0;
    %load/vec4 v0x1377e37e0_0;
    %load/vec4 v0x1377e3ad0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x1377e3f10_0, 0;
    %load/vec4 v0x1377e37e0_0;
    %load/vec4 v0x1377e3ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1377e3e80_0, 0;
    %jmp T_74.15;
T_74.15 ;
    %pop/vec4 1;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x1377e42b0;
T_75 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377e5bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377e5090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377e52d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377e5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377e5b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377e6130_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x1377e5140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x1377e5380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.4, 8;
    %load/vec4 v0x1377e52d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_75.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_75.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_75.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_75.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377e52d0_0, 0;
    %jmp T_75.11;
T_75.6 ;
    %load/vec4 v0x1377e4f30_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_75.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377e52d0_0, 0;
T_75.12 ;
    %jmp T_75.11;
T_75.7 ;
    %load/vec4 v0x1377e57a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.14, 8;
    %load/vec4 v0x1377e5d10_0;
    %pad/u 8;
    %assign/vec4 v0x1377e55f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377e5710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377e5b20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377e52d0_0, 0;
T_75.14 ;
    %jmp T_75.11;
T_75.8 ;
    %load/vec4 v0x1377e58e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377e5710_0, 0;
    %load/vec4 v0x1377e5830_0;
    %assign/vec4 v0x1377e5090_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377e52d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377e5b20_0, 0;
T_75.16 ;
    %jmp T_75.11;
T_75.9 ;
    %load/vec4 v0x1377e4f30_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_75.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377e52d0_0, 0;
T_75.18 ;
    %jmp T_75.11;
T_75.11 ;
    %pop/vec4 1;
    %jmp T_75.5;
T_75.4 ;
    %load/vec4 v0x1377e5450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.20, 8;
    %load/vec4 v0x1377e52d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_75.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_75.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_75.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_75.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377e52d0_0, 0;
    %jmp T_75.27;
T_75.22 ;
    %load/vec4 v0x1377e4f30_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_75.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377e52d0_0, 0;
T_75.28 ;
    %jmp T_75.27;
T_75.23 ;
    %load/vec4 v0x1377e5ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.30, 8;
    %load/vec4 v0x1377e5d10_0;
    %pad/u 8;
    %assign/vec4 v0x1377e5e30_0, 0;
    %load/vec4 v0x1377e5c50_0;
    %assign/vec4 v0x1377e5f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377e6130_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377e52d0_0, 0;
T_75.30 ;
    %jmp T_75.27;
T_75.24 ;
    %load/vec4 v0x1377e61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377e6130_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377e52d0_0, 0;
T_75.32 ;
    %jmp T_75.27;
T_75.25 ;
    %load/vec4 v0x1377e4f30_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_75.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377e52d0_0, 0;
T_75.34 ;
    %jmp T_75.27;
T_75.27 ;
    %pop/vec4 1;
T_75.20 ;
T_75.5 ;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x1377e6470;
T_76 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377e7480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377e72a0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x1377e73f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x1377e6fe0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_76.4, 4;
    %load/vec4 v0x1377e6c60_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_76.6, 4;
    %load/vec4 v0x1377e7330_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_76.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_76.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_76.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_76.11, 6;
    %load/vec4 v0x1377e70f0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377e72a0_0, 0;
    %jmp T_76.13;
T_76.8 ;
    %load/vec4 v0x1377e6ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.14, 8;
    %load/vec4 v0x1377e6d80_0;
    %jmp/1 T_76.15, 8;
T_76.14 ; End of true expr.
    %load/vec4 v0x1377e70f0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_76.15, 8;
 ; End of false expr.
    %blend;
T_76.15;
    %pad/u 8;
    %assign/vec4 v0x1377e72a0_0, 0;
    %jmp T_76.13;
T_76.9 ;
    %load/vec4 v0x1377e6ea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_76.16, 8;
    %load/vec4 v0x1377e6d80_0;
    %jmp/1 T_76.17, 8;
T_76.16 ; End of true expr.
    %load/vec4 v0x1377e70f0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_76.17, 8;
 ; End of false expr.
    %blend;
T_76.17;
    %pad/u 8;
    %assign/vec4 v0x1377e72a0_0, 0;
    %jmp T_76.13;
T_76.10 ;
    %load/vec4 v0x1377e6f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_76.20, 9;
    %load/vec4 v0x1377e6ea0_0;
    %inv;
    %and;
T_76.20;
    %flag_set/vec4 8;
    %jmp/0 T_76.18, 8;
    %load/vec4 v0x1377e6d80_0;
    %jmp/1 T_76.19, 8;
T_76.18 ; End of true expr.
    %load/vec4 v0x1377e70f0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_76.19, 8;
 ; End of false expr.
    %blend;
T_76.19;
    %pad/u 8;
    %assign/vec4 v0x1377e72a0_0, 0;
    %jmp T_76.13;
T_76.11 ;
    %load/vec4 v0x1377e6f30_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_76.23, 9;
    %load/vec4 v0x1377e6ea0_0;
    %inv;
    %and;
T_76.23;
    %flag_set/vec4 8;
    %jmp/0 T_76.21, 8;
    %load/vec4 v0x1377e6d80_0;
    %jmp/1 T_76.22, 8;
T_76.21 ; End of true expr.
    %load/vec4 v0x1377e70f0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_76.22, 8;
 ; End of false expr.
    %blend;
T_76.22;
    %pad/u 8;
    %assign/vec4 v0x1377e72a0_0, 0;
    %jmp T_76.13;
T_76.13 ;
    %pop/vec4 1;
    %jmp T_76.7;
T_76.6 ;
    %load/vec4 v0x1377e70f0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377e72a0_0, 0;
T_76.7 ;
T_76.4 ;
    %jmp T_76.3;
T_76.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377e72a0_0, 0;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x1377eeb50;
T_77 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377f0df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377f1520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377f16b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377f13b0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x1377f0380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0x1377ef7f0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
    %load/vec4 v0x1377ef880_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_77.5, 6;
    %jmp T_77.6;
T_77.4 ;
    %load/vec4 v0x1377f11c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.7, 8;
    %load/vec4 v0x1377efc80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377f0c50, 4;
    %assign/vec4 v0x1377f1520_0, 0;
    %load/vec4 v0x1377efd50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377f0c50, 4;
    %assign/vec4 v0x1377f16b0_0, 0;
    %load/vec4 v0x1377efbb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377f0c50, 4;
    %assign/vec4 v0x1377f13b0_0, 0;
T_77.7 ;
    %jmp T_77.6;
T_77.5 ;
    %load/vec4 v0x1377f1250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.9, 8;
    %load/vec4 v0x1377f0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.11, 8;
    %load/vec4 v0x1377f0090_0;
    %load/vec4 v0x1377efc80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
T_77.11 ;
    %load/vec4 v0x1377eff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.13, 8;
    %load/vec4 v0x1377efa10_0;
    %pad/u 16;
    %load/vec4 v0x1377efae0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
T_77.13 ;
    %load/vec4 v0x1377efe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.15, 8;
    %load/vec4 v0x1377ef690_0;
    %load/vec4 v0x1377efae0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f0c50, 0, 4;
T_77.15 ;
T_77.9 ;
    %jmp T_77.6;
T_77.6 ;
    %pop/vec4 1;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1377ea4e0;
T_78 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377eb600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377eaf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377eb410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377eb4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377eb380_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x1377ead70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x1377eae10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_78.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_78.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_78.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_78.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_78.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_78.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377eaf40_0, 0;
    %jmp T_78.15;
T_78.4 ;
    %load/vec4 v0x1377eacc0_0;
    %load/vec4 v0x1377eaff0_0;
    %add;
    %assign/vec4 v0x1377eaf40_0, 0;
    %jmp T_78.15;
T_78.5 ;
    %load/vec4 v0x1377eacc0_0;
    %load/vec4 v0x1377eaff0_0;
    %sub;
    %assign/vec4 v0x1377eaf40_0, 0;
    %jmp T_78.15;
T_78.6 ;
    %load/vec4 v0x1377eacc0_0;
    %load/vec4 v0x1377eaff0_0;
    %mul;
    %assign/vec4 v0x1377eaf40_0, 0;
    %jmp T_78.15;
T_78.7 ;
    %load/vec4 v0x1377eacc0_0;
    %load/vec4 v0x1377eaff0_0;
    %div;
    %assign/vec4 v0x1377eaf40_0, 0;
    %jmp T_78.15;
T_78.8 ;
    %load/vec4 v0x1377eacc0_0;
    %load/vec4 v0x1377eaff0_0;
    %and;
    %assign/vec4 v0x1377eaf40_0, 0;
    %jmp T_78.15;
T_78.9 ;
    %load/vec4 v0x1377eacc0_0;
    %load/vec4 v0x1377eaff0_0;
    %or;
    %assign/vec4 v0x1377eaf40_0, 0;
    %jmp T_78.15;
T_78.10 ;
    %load/vec4 v0x1377eacc0_0;
    %load/vec4 v0x1377eaff0_0;
    %and;
    %assign/vec4 v0x1377eaf40_0, 0;
    %jmp T_78.15;
T_78.11 ;
    %load/vec4 v0x1377eacc0_0;
    %load/vec4 v0x1377eaff0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1377eaf40_0, 0;
    %jmp T_78.15;
T_78.12 ;
    %load/vec4 v0x1377eacc0_0;
    %load/vec4 v0x1377eaff0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x1377eaf40_0, 0;
    %jmp T_78.15;
T_78.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377eaf40_0, 0;
    %load/vec4 v0x1377eacc0_0;
    %load/vec4 v0x1377eaff0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x1377eb410_0, 0;
    %load/vec4 v0x1377eacc0_0;
    %load/vec4 v0x1377eaff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1377eb380_0, 0;
    %jmp T_78.15;
T_78.15 ;
    %pop/vec4 1;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1377eb830;
T_79 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377ed130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377ec5d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377ec810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ecc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ed0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ed6a0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x1377ec680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x1377ec8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.4, 8;
    %load/vec4 v0x1377ec810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_79.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377ec810_0, 0;
    %jmp T_79.11;
T_79.6 ;
    %load/vec4 v0x1377ec470_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_79.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377ec810_0, 0;
T_79.12 ;
    %jmp T_79.11;
T_79.7 ;
    %load/vec4 v0x1377ecd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.14, 8;
    %load/vec4 v0x1377ed280_0;
    %pad/u 8;
    %assign/vec4 v0x1377ecb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377ecc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377ed0a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377ec810_0, 0;
T_79.14 ;
    %jmp T_79.11;
T_79.8 ;
    %load/vec4 v0x1377ece70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ecc90_0, 0;
    %load/vec4 v0x1377ecdc0_0;
    %assign/vec4 v0x1377ec5d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377ec810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ed0a0_0, 0;
T_79.16 ;
    %jmp T_79.11;
T_79.9 ;
    %load/vec4 v0x1377ec470_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_79.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377ec810_0, 0;
T_79.18 ;
    %jmp T_79.11;
T_79.11 ;
    %pop/vec4 1;
    %jmp T_79.5;
T_79.4 ;
    %load/vec4 v0x1377ec9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.20, 8;
    %load/vec4 v0x1377ec810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_79.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_79.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_79.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_79.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377ec810_0, 0;
    %jmp T_79.27;
T_79.22 ;
    %load/vec4 v0x1377ec470_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_79.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377ec810_0, 0;
T_79.28 ;
    %jmp T_79.27;
T_79.23 ;
    %load/vec4 v0x1377ed560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.30, 8;
    %load/vec4 v0x1377ed280_0;
    %pad/u 8;
    %assign/vec4 v0x1377ed3a0_0, 0;
    %load/vec4 v0x1377ed1c0_0;
    %assign/vec4 v0x1377ed4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377ed6a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377ec810_0, 0;
T_79.30 ;
    %jmp T_79.27;
T_79.24 ;
    %load/vec4 v0x1377ed740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377ed6a0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377ec810_0, 0;
T_79.32 ;
    %jmp T_79.27;
T_79.25 ;
    %load/vec4 v0x1377ec470_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_79.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377ec810_0, 0;
T_79.34 ;
    %jmp T_79.27;
T_79.27 ;
    %pop/vec4 1;
T_79.20 ;
T_79.5 ;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x1377ed9e0;
T_80 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377ee9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377ee7b0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x1377ee900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x1377ee550_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_80.4, 4;
    %load/vec4 v0x1377ee1d0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_80.6, 4;
    %load/vec4 v0x1377ee860_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_80.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_80.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_80.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_80.11, 6;
    %load/vec4 v0x1377ee5e0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377ee7b0_0, 0;
    %jmp T_80.13;
T_80.8 ;
    %load/vec4 v0x1377ee410_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.14, 8;
    %load/vec4 v0x1377ee2f0_0;
    %jmp/1 T_80.15, 8;
T_80.14 ; End of true expr.
    %load/vec4 v0x1377ee5e0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_80.15, 8;
 ; End of false expr.
    %blend;
T_80.15;
    %pad/u 8;
    %assign/vec4 v0x1377ee7b0_0, 0;
    %jmp T_80.13;
T_80.9 ;
    %load/vec4 v0x1377ee410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_80.16, 8;
    %load/vec4 v0x1377ee2f0_0;
    %jmp/1 T_80.17, 8;
T_80.16 ; End of true expr.
    %load/vec4 v0x1377ee5e0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_80.17, 8;
 ; End of false expr.
    %blend;
T_80.17;
    %pad/u 8;
    %assign/vec4 v0x1377ee7b0_0, 0;
    %jmp T_80.13;
T_80.10 ;
    %load/vec4 v0x1377ee4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_80.20, 9;
    %load/vec4 v0x1377ee410_0;
    %inv;
    %and;
T_80.20;
    %flag_set/vec4 8;
    %jmp/0 T_80.18, 8;
    %load/vec4 v0x1377ee2f0_0;
    %jmp/1 T_80.19, 8;
T_80.18 ; End of true expr.
    %load/vec4 v0x1377ee5e0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_80.19, 8;
 ; End of false expr.
    %blend;
T_80.19;
    %pad/u 8;
    %assign/vec4 v0x1377ee7b0_0, 0;
    %jmp T_80.13;
T_80.11 ;
    %load/vec4 v0x1377ee4a0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_80.23, 9;
    %load/vec4 v0x1377ee410_0;
    %inv;
    %and;
T_80.23;
    %flag_set/vec4 8;
    %jmp/0 T_80.21, 8;
    %load/vec4 v0x1377ee2f0_0;
    %jmp/1 T_80.22, 8;
T_80.21 ; End of true expr.
    %load/vec4 v0x1377ee5e0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_80.22, 8;
 ; End of false expr.
    %blend;
T_80.22;
    %pad/u 8;
    %assign/vec4 v0x1377ee7b0_0, 0;
    %jmp T_80.13;
T_80.13 ;
    %pop/vec4 1;
    %jmp T_80.7;
T_80.6 ;
    %load/vec4 v0x1377ee5e0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377ee7b0_0, 0;
T_80.7 ;
T_80.4 ;
    %jmp T_80.3;
T_80.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377ee7b0_0, 0;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x1377f6070;
T_81 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377f8190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377f8880_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377f8a10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377f8710_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x1377f76b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x1377f6cf0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
    %load/vec4 v0x1377f6d80_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_81.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_81.5, 6;
    %jmp T_81.6;
T_81.4 ;
    %load/vec4 v0x1377f8560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.7, 8;
    %load/vec4 v0x1377f7030_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377f7ff0, 4;
    %assign/vec4 v0x1377f8880_0, 0;
    %load/vec4 v0x1377f70d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377f7ff0, 4;
    %assign/vec4 v0x1377f8a10_0, 0;
    %load/vec4 v0x1377f6f90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1377f7ff0, 4;
    %assign/vec4 v0x1377f8710_0, 0;
T_81.7 ;
    %jmp T_81.6;
T_81.5 ;
    %load/vec4 v0x1377f85f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.9, 8;
    %load/vec4 v0x1377f7300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.11, 8;
    %load/vec4 v0x1377f7390_0;
    %load/vec4 v0x1377f7030_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
T_81.11 ;
    %load/vec4 v0x1377f7270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.13, 8;
    %load/vec4 v0x1377f6e10_0;
    %pad/u 16;
    %load/vec4 v0x1377f6ef0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
T_81.13 ;
    %load/vec4 v0x1377f71e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.15, 8;
    %load/vec4 v0x1377f6b90_0;
    %load/vec4 v0x1377f6ef0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377f7ff0, 0, 4;
T_81.15 ;
T_81.9 ;
    %jmp T_81.6;
T_81.6 ;
    %pop/vec4 1;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1377f1ba0;
T_82 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377f2c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377f2500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377f2a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377f2ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377f2980_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x1377f23b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0x1377f2450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_82.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_82.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_82.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_82.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_82.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_82.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_82.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_82.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_82.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377f2500_0, 0;
    %jmp T_82.15;
T_82.4 ;
    %load/vec4 v0x1377f2300_0;
    %load/vec4 v0x1377f25b0_0;
    %add;
    %assign/vec4 v0x1377f2500_0, 0;
    %jmp T_82.15;
T_82.5 ;
    %load/vec4 v0x1377f2300_0;
    %load/vec4 v0x1377f25b0_0;
    %sub;
    %assign/vec4 v0x1377f2500_0, 0;
    %jmp T_82.15;
T_82.6 ;
    %load/vec4 v0x1377f2300_0;
    %load/vec4 v0x1377f25b0_0;
    %mul;
    %assign/vec4 v0x1377f2500_0, 0;
    %jmp T_82.15;
T_82.7 ;
    %load/vec4 v0x1377f2300_0;
    %load/vec4 v0x1377f25b0_0;
    %div;
    %assign/vec4 v0x1377f2500_0, 0;
    %jmp T_82.15;
T_82.8 ;
    %load/vec4 v0x1377f2300_0;
    %load/vec4 v0x1377f25b0_0;
    %and;
    %assign/vec4 v0x1377f2500_0, 0;
    %jmp T_82.15;
T_82.9 ;
    %load/vec4 v0x1377f2300_0;
    %load/vec4 v0x1377f25b0_0;
    %or;
    %assign/vec4 v0x1377f2500_0, 0;
    %jmp T_82.15;
T_82.10 ;
    %load/vec4 v0x1377f2300_0;
    %load/vec4 v0x1377f25b0_0;
    %and;
    %assign/vec4 v0x1377f2500_0, 0;
    %jmp T_82.15;
T_82.11 ;
    %load/vec4 v0x1377f2300_0;
    %load/vec4 v0x1377f25b0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1377f2500_0, 0;
    %jmp T_82.15;
T_82.12 ;
    %load/vec4 v0x1377f2300_0;
    %load/vec4 v0x1377f25b0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x1377f2500_0, 0;
    %jmp T_82.15;
T_82.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377f2500_0, 0;
    %load/vec4 v0x1377f2300_0;
    %load/vec4 v0x1377f25b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x1377f2a10_0, 0;
    %load/vec4 v0x1377f2300_0;
    %load/vec4 v0x1377f25b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1377f2980_0, 0;
    %jmp T_82.15;
T_82.15 ;
    %pop/vec4 1;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x1377f2d70;
T_83 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377f4670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1377f3b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377f3d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377f41c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377f45e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377f4bc0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x1377f3c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x1377f3e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x1377f3d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_83.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_83.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377f3d90_0, 0;
    %jmp T_83.11;
T_83.6 ;
    %load/vec4 v0x1377f39f0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_83.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377f3d90_0, 0;
T_83.12 ;
    %jmp T_83.11;
T_83.7 ;
    %load/vec4 v0x1377f4260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.14, 8;
    %load/vec4 v0x1377f47b0_0;
    %pad/u 8;
    %assign/vec4 v0x1377f4070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377f41c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377f45e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377f3d90_0, 0;
T_83.14 ;
    %jmp T_83.11;
T_83.8 ;
    %load/vec4 v0x1377f43b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377f41c0_0, 0;
    %load/vec4 v0x1377f4300_0;
    %assign/vec4 v0x1377f3b50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377f3d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377f45e0_0, 0;
T_83.16 ;
    %jmp T_83.11;
T_83.9 ;
    %load/vec4 v0x1377f39f0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_83.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377f3d90_0, 0;
T_83.18 ;
    %jmp T_83.11;
T_83.11 ;
    %pop/vec4 1;
    %jmp T_83.5;
T_83.4 ;
    %load/vec4 v0x1377f3ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.20, 8;
    %load/vec4 v0x1377f3d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_83.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_83.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377f3d90_0, 0;
    %jmp T_83.27;
T_83.22 ;
    %load/vec4 v0x1377f39f0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_83.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377f3d90_0, 0;
T_83.28 ;
    %jmp T_83.27;
T_83.23 ;
    %load/vec4 v0x1377f4a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.30, 8;
    %load/vec4 v0x1377f47b0_0;
    %pad/u 8;
    %assign/vec4 v0x1377f48d0_0, 0;
    %load/vec4 v0x1377f4700_0;
    %assign/vec4 v0x1377f49f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377f4bc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377f3d90_0, 0;
T_83.30 ;
    %jmp T_83.27;
T_83.24 ;
    %load/vec4 v0x1377f4c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377f4bc0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377f3d90_0, 0;
T_83.32 ;
    %jmp T_83.27;
T_83.25 ;
    %load/vec4 v0x1377f39f0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_83.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377f3d90_0, 0;
T_83.34 ;
    %jmp T_83.27;
T_83.27 ;
    %pop/vec4 1;
T_83.20 ;
T_83.5 ;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x1377f4f00;
T_84 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377f5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377f5cd0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x1377f5e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x1377f5a70_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_84.4, 4;
    %load/vec4 v0x1377f56f0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_84.6, 4;
    %load/vec4 v0x1377f5d80_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_84.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_84.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_84.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_84.11, 6;
    %load/vec4 v0x1377f5b00_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377f5cd0_0, 0;
    %jmp T_84.13;
T_84.8 ;
    %load/vec4 v0x1377f5930_0;
    %flag_set/vec4 8;
    %jmp/0 T_84.14, 8;
    %load/vec4 v0x1377f5810_0;
    %jmp/1 T_84.15, 8;
T_84.14 ; End of true expr.
    %load/vec4 v0x1377f5b00_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_84.15, 8;
 ; End of false expr.
    %blend;
T_84.15;
    %pad/u 8;
    %assign/vec4 v0x1377f5cd0_0, 0;
    %jmp T_84.13;
T_84.9 ;
    %load/vec4 v0x1377f5930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_84.16, 8;
    %load/vec4 v0x1377f5810_0;
    %jmp/1 T_84.17, 8;
T_84.16 ; End of true expr.
    %load/vec4 v0x1377f5b00_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_84.17, 8;
 ; End of false expr.
    %blend;
T_84.17;
    %pad/u 8;
    %assign/vec4 v0x1377f5cd0_0, 0;
    %jmp T_84.13;
T_84.10 ;
    %load/vec4 v0x1377f59c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.20, 9;
    %load/vec4 v0x1377f5930_0;
    %inv;
    %and;
T_84.20;
    %flag_set/vec4 8;
    %jmp/0 T_84.18, 8;
    %load/vec4 v0x1377f5810_0;
    %jmp/1 T_84.19, 8;
T_84.18 ; End of true expr.
    %load/vec4 v0x1377f5b00_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_84.19, 8;
 ; End of false expr.
    %blend;
T_84.19;
    %pad/u 8;
    %assign/vec4 v0x1377f5cd0_0, 0;
    %jmp T_84.13;
T_84.11 ;
    %load/vec4 v0x1377f59c0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.23, 9;
    %load/vec4 v0x1377f5930_0;
    %inv;
    %and;
T_84.23;
    %flag_set/vec4 8;
    %jmp/0 T_84.21, 8;
    %load/vec4 v0x1377f5810_0;
    %jmp/1 T_84.22, 8;
T_84.21 ; End of true expr.
    %load/vec4 v0x1377f5b00_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_84.22, 8;
 ; End of false expr.
    %blend;
T_84.22;
    %pad/u 8;
    %assign/vec4 v0x1377f5cd0_0, 0;
    %jmp T_84.13;
T_84.13 ;
    %pop/vec4 1;
    %jmp T_84.7;
T_84.6 ;
    %load/vec4 v0x1377f5b00_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x1377f5cd0_0, 0;
T_84.7 ;
T_84.4 ;
    %jmp T_84.3;
T_84.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377f5cd0_0, 0;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x1377fcaa0;
T_85 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377fe640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377fda20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377fd890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fd680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fe770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fe8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fe350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fe470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fec80_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x1377fd890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_85.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_85.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_85.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_85.8, 6;
    %jmp T_85.9;
T_85.2 ;
    %load/vec4 v0x1377fd710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1377fd890_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377fda20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fd680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fe770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fe8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fe350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fe470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fec80_0, 0;
T_85.10 ;
    %jmp T_85.9;
T_85.3 ;
    %load/vec4 v0x1377fdb30_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_85.12, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1377fd890_0, 0;
T_85.12 ;
    %jmp T_85.9;
T_85.4 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1377fd890_0, 0;
    %load/vec4 v0x1377fdf60_0;
    %load/vec4 v0x1377fe1a0_0;
    %or;
    %load/vec4 v0x1377fdd00_0;
    %or;
    %load/vec4 v0x1377fdd90_0;
    %or;
    %assign/vec4 v0x1377fe770_0, 0;
    %load/vec4 v0x1377fdf60_0;
    %load/vec4 v0x1377fdd00_0;
    %or;
    %load/vec4 v0x1377fde20_0;
    %or;
    %assign/vec4 v0x1377fe8b0_0, 0;
    %load/vec4 v0x1377fdf60_0;
    %assign/vec4 v0x1377fe350_0, 0;
    %load/vec4 v0x1377fe1a0_0;
    %assign/vec4 v0x1377fe470_0, 0;
    %jmp T_85.9;
T_85.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x1377fd890_0, 0;
    %jmp T_85.9;
T_85.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1377fec80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1377fdbe0_0, 0, 32;
T_85.14 ;
    %load/vec4 v0x1377fdbe0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_85.15, 5;
    %ix/getv/s 4, v0x1377fdbe0_0;
    %load/vec4a v0x1377fe230, 4;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_85.18, 4;
    %flag_mov 8, 4;
    %ix/getv/s 4, v0x1377fdbe0_0;
    %load/vec4a v0x1377fe230, 4;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_85.18;
    %jmp/0xz  T_85.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1377fec80_0, 0, 1;
T_85.16 ;
    %load/vec4 v0x1377fdbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1377fdbe0_0, 0, 32;
    %jmp T_85.14;
T_85.15 ;
    %load/vec4 v0x1377fec80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.19, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1377fd890_0, 0;
T_85.19 ;
    %jmp T_85.9;
T_85.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1377fd890_0, 0;
    %jmp T_85.9;
T_85.8 ;
    %load/vec4 v0x1377fdeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377fd680_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1377fd890_0, 0;
    %jmp T_85.22;
T_85.21 ;
    %load/vec4 v0x1377fe500_0;
    %assign/vec4 v0x1377fda20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1377fd890_0, 0;
T_85.22 ;
    %jmp T_85.9;
T_85.9 ;
    %pop/vec4 1;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x1377fb2b0;
T_86 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377fc830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fc3b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377fc150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fc590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377fc780_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x1377fc780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_86.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_86.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_86.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_86.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377fc780_0, 0;
    %jmp T_86.7;
T_86.2 ;
    %load/vec4 v0x1377fbdc0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_86.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1377fc780_0, 0;
T_86.8 ;
    %jmp T_86.7;
T_86.3 ;
    %load/vec4 v0x1377fc200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377fc3b0_0, 0;
    %load/vec4 v0x1377fbe50_0;
    %assign/vec4 v0x1377fc150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377fc590_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1377fc780_0, 0;
T_86.10 ;
    %jmp T_86.7;
T_86.4 ;
    %load/vec4 v0x1377fc630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fc3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fc590_0, 0;
    %load/vec4 v0x1377fc440_0;
    %assign/vec4 v0x1377fbfd0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1377fc780_0, 0;
T_86.12 ;
    %jmp T_86.7;
T_86.5 ;
    %load/vec4 v0x1377fbdc0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_86.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1377fc780_0, 0;
T_86.14 ;
    %jmp T_86.7;
T_86.7 ;
    %pop/vec4 1;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x1377f8cb0;
T_87 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x1377fab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377faab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377faff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377fb190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377fae50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1377f9c70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377f99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377f9ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fa060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fa200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fa540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fa880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fa320_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x1377f9ad0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_87.2, 4;
    %load/vec4 v0x1377f9d00_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x1377faab0_0, 0;
    %load/vec4 v0x1377f9d00_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x1377faff0_0, 0;
    %load/vec4 v0x1377f9d00_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x1377fb190_0, 0;
    %load/vec4 v0x1377f9d00_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x1377fae50_0, 0;
    %load/vec4 v0x1377f9d00_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x1377f9c70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377f99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377f9ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fa060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fa200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fa540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fa880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1377fa320_0, 0;
    %load/vec4 v0x1377fa910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_87.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_87.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_87.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_87.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_87.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_87.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_87.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_87.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_87.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_87.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_87.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_87.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_87.16, 6;
    %jmp T_87.17;
T_87.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1377f99a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377f9ec0_0, 0;
    %jmp T_87.17;
T_87.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1377f99a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377f9ec0_0, 0;
    %jmp T_87.17;
T_87.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1377f99a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377f9ec0_0, 0;
    %jmp T_87.17;
T_87.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1377f99a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377f9ec0_0, 0;
    %jmp T_87.17;
T_87.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1377f99a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377f9ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377fa060_0, 0;
    %jmp T_87.17;
T_87.9 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1377f99a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377f9ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377fa060_0, 0;
    %jmp T_87.17;
T_87.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1377f99a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377f9ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377fa060_0, 0;
    %jmp T_87.17;
T_87.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1377f99a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377f9ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377fa060_0, 0;
    %jmp T_87.17;
T_87.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377fa200_0, 0;
    %jmp T_87.17;
T_87.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377fa540_0, 0;
    %jmp T_87.17;
T_87.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377fa880_0, 0;
    %jmp T_87.17;
T_87.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377fa760_0, 0;
    %jmp T_87.17;
T_87.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1377fa320_0, 0;
    %jmp T_87.17;
T_87.17 ;
    %pop/vec4 1;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x1377d9cc0;
T_88 ;
    %wait E_0x1377526b0;
    %fork t_25, S_0x1377d9f10;
    %jmp t_24;
    .scope S_0x1377d9f10;
t_25 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377db640, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b06250, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b061a0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b064a0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b06320, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b063d0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b06780, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b06580, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b06680, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b068f0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b069e0, 0, 4;
    %end;
    .scope S_0x1377d9cc0;
t_24 %join;
    %jmp T_88;
    .thread T_88;
    .scope S_0x1377da1f0;
T_89 ;
    %wait E_0x1377526b0;
    %fork t_27, S_0x1377da3e0;
    %jmp t_26;
    .scope S_0x1377da3e0;
t_27 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377db640, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b06250, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b061a0, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b064a0, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b06320, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b063d0, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b06780, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b06580, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b06680, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b068f0, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b069e0, 0, 4;
    %end;
    .scope S_0x1377da1f0;
t_26 %join;
    %jmp T_89;
    .thread T_89;
    .scope S_0x1377da6c0;
T_90 ;
    %wait E_0x1377526b0;
    %fork t_29, S_0x1377da8c0;
    %jmp t_28;
    .scope S_0x1377da8c0;
t_29 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377db640, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b06250, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b061a0, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b064a0, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b06320, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b063d0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b06780, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b06580, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b06680, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b068f0, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b069e0, 0, 4;
    %end;
    .scope S_0x1377da6c0;
t_28 %join;
    %jmp T_90;
    .thread T_90;
    .scope S_0x1377daba0;
T_91 ;
    %wait E_0x1377526b0;
    %fork t_31, S_0x1377dae10;
    %jmp t_30;
    .scope S_0x1377dae10;
t_31 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0ce30, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377db640, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b06250, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0cc20, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b061a0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0c900, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b064a0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d470, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d040, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b06320, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d260, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b063d0, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d850, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b06780, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b06580, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d710, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b06680, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d7b0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b068f0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b0d8e0, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x137b0d970, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b069e0, 0, 4;
    %end;
    .scope S_0x1377daba0;
t_30 %join;
    %jmp T_91;
    .thread T_91;
    .scope S_0x137b06ad0;
T_92 ;
    %wait E_0x137b06ea0;
    %load/vec4 v0x137b07ea0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pad/u 3;
    %store/vec4 v0x137b06f00_0, 0, 3;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x137b06ad0;
T_93 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137b07df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137b077f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137b07950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137b07cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137b07aa0_0, 0, 32;
T_93.2 ;
    %load/vec4 v0x137b07aa0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_93.3, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0x137b07aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b07470, 0, 4;
    %load/vec4 v0x137b07aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137b07aa0_0, 0, 32;
    %jmp T_93.2;
T_93.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x137b072e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137b07a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137b076a0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x137b07d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x137b072e0_0, 0;
    %load/vec4 v0x137b07a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137b07a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137b07aa0_0, 0, 32;
T_93.8 ;
    %load/vec4 v0x137b07aa0_0;
    %load/vec4 v0x137b06f00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_93.9, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x137b07aa0_0;
    %assign/vec4/off/d v0x137b07950_0, 4, 5;
    %load/vec4 v0x137b07aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137b07aa0_0, 0, 32;
    %jmp T_93.8;
T_93.9 ;
    %jmp T_93.7;
T_93.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137b07aa0_0, 0, 32;
T_93.10 ;
    %load/vec4 v0x137b07aa0_0;
    %load/vec4 v0x137b06f00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_93.11, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x137b07aa0_0;
    %assign/vec4/off/d v0x137b07950_0, 4, 5;
    %load/vec4 v0x137b07aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137b07aa0_0, 0, 32;
    %jmp T_93.10;
T_93.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137b07aa0_0, 0, 32;
T_93.12 ;
    %load/vec4 v0x137b07aa0_0;
    %load/vec4 v0x137b06f00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_93.13, 5;
    %load/vec4 v0x137b07ea0_0;
    %pad/u 32;
    %load/vec4 v0x137b072e0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmp/u;
    %jmp/0xz  T_93.14, 5;
    %load/vec4 v0x137b07ea0_0;
    %load/vec4 v0x137b072e0_0;
    %sub;
    %pad/u 3;
    %ix/getv/s 3, v0x137b07aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b07470, 0, 4;
    %jmp T_93.15;
T_93.14 ;
    %pushi/vec4 4, 0, 3;
    %ix/getv/s 3, v0x137b07aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b07470, 0, 4;
    %load/vec4 v0x137b072e0_0;
    %addi 4, 0, 5;
    %store/vec4 v0x137b072e0_0, 0, 5;
T_93.15 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x137b07aa0_0;
    %store/vec4 v0x137b077f0_0, 4, 1;
    %load/vec4 v0x137b075f0_0;
    %load/vec4 v0x137b07aa0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.18, 9;
    %load/vec4 v0x137b077f0_0;
    %load/vec4 v0x137b07aa0_0;
    %part/s 1;
    %and;
T_93.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.16, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x137b07aa0_0;
    %store/vec4 v0x137b077f0_0, 4, 1;
T_93.16 ;
    %load/vec4 v0x137b07aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137b07aa0_0, 0, 32;
    %jmp T_93.12;
T_93.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137b076a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137b07aa0_0, 0, 32;
T_93.19 ;
    %load/vec4 v0x137b07aa0_0;
    %load/vec4 v0x137b06f00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_93.20, 5;
    %load/vec4 v0x137b075f0_0;
    %load/vec4 v0x137b07aa0_0;
    %part/s 1;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.23, 9;
    %load/vec4 v0x137b077f0_0;
    %load/vec4 v0x137b07aa0_0;
    %part/s 1;
    %and;
T_93.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137b076a0_0, 0, 1;
T_93.21 ;
    %load/vec4 v0x137b07aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137b07aa0_0, 0, 32;
    %jmp T_93.19;
T_93.20 ;
    %load/vec4 v0x137b076a0_0;
    %nor/r;
    %assign/vec4 v0x137b07cc0_0, 0;
T_93.7 ;
T_93.4 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x137b07fa0;
T_94 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137b0a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137b09fe0_0, 0, 32;
T_94.2 ;
    %load/vec4 v0x137b09fe0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_94.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x137b09fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b09ef0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x137b09fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b09c10, 0, 4;
    %load/vec4 v0x137b09fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137b09fe0_0, 0, 32;
    %jmp T_94.2;
T_94.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137b0a3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x137b0a200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137b0a5e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137b09210_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137b0a7f0_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x137b09210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_94.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_94.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_94.6, 6;
    %jmp T_94.7;
T_94.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137b09fe0_0, 0, 32;
T_94.8 ;
    %load/vec4 v0x137b09fe0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_94.9, 5;
    %ix/getv/s 4, v0x137b09fe0_0;
    %load/vec4a v0x137b09720, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.10, 8;
    %load/vec4 v0x137b09fe0_0;
    %pad/s 4;
    %assign/vec4 v0x137b0a7f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x137b09210_0, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x137b09fe0_0, 0, 32;
T_94.10 ;
    %load/vec4 v0x137b09fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137b09fe0_0, 0, 32;
    %jmp T_94.8;
T_94.9 ;
    %jmp T_94.7;
T_94.5 ;
    %ix/getv 4, v0x137b0a7f0_0;
    %load/vec4a v0x137b09720, 4;
    %assign/vec4 v0x137b0a3f0_0, 0;
    %ix/getv 4, v0x137b0a7f0_0;
    %load/vec4a v0x137b09510, 4;
    %assign/vec4 v0x137b0a200_0, 0;
    %ix/getv 4, v0x137b0a7f0_0;
    %load/vec4a v0x137b09d10, 4;
    %assign/vec4 v0x137b0a5e0_0, 0;
    %load/vec4 v0x137b0a680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.14, 9;
    %ix/getv 4, v0x137b0a7f0_0;
    %load/vec4a v0x137b09d10, 4;
    %and;
T_94.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.12, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv 3, v0x137b0a7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b09ef0, 0, 4;
    %load/vec4 v0x137b0a490_0;
    %ix/getv 3, v0x137b0a7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b09c10, 0, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x137b09210_0, 0;
T_94.12 ;
    %jmp T_94.7;
T_94.6 ;
    %ix/getv 4, v0x137b0a7f0_0;
    %load/vec4a v0x137b09360, 4;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_94.15, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137b0a3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x137b0a200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137b0a5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv 3, v0x137b0a7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b09ef0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv 3, v0x137b0a7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137b09c10, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137b0a7f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137b09210_0, 0;
T_94.15 ;
    %jmp T_94.7;
T_94.7 ;
    %pop/vec4 1;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x137761f90;
T_95 ;
    %wait E_0x1377526b0;
    %load/vec4 v0x137753050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377543f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13775a650, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137748a90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13775fb60_0, 0, 32;
T_95.2 ;
    %load/vec4 v0x13775fb60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_95.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13775e130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13775d430, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13775acc0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137759970, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137758c80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137757900, 0, 4;
    %load/vec4 v0x13775fb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13775fb60_0, 0, 32;
    %jmp T_95.2;
T_95.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137761590_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137751ed0_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x137761590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_95.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_95.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_95.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_95.7, 6;
    %jmp T_95.8;
T_95.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13775fb60_0, 0, 32;
T_95.9 ;
    %load/vec4 v0x13775fb60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_95.10, 5;
    %ix/getv/s 4, v0x13775fb60_0;
    %load/vec4a v0x13775f490, 4;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_95.11, 4;
    %load/vec4 v0x13775fb60_0;
    %pad/s 4;
    %assign/vec4 v0x137751ed0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x137761590_0, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x13775fb60_0, 0, 32;
T_95.11 ;
    %ix/getv/s 4, v0x13775fb60_0;
    %load/vec4a v0x13775ee30, 4;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_95.13, 4;
    %load/vec4 v0x13775fb60_0;
    %pad/s 4;
    %assign/vec4 v0x137751ed0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x137761590_0, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x13775fb60_0, 0, 32;
T_95.13 ;
    %load/vec4 v0x13775fb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13775fb60_0, 0, 32;
    %jmp T_95.9;
T_95.10 ;
    %jmp T_95.8;
T_95.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13775fb60_0, 0, 32;
T_95.15 ;
    %load/vec4 v0x13775fb60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_95.16, 5;
    %load/vec4 v0x137751ed0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x13775fb60_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1377565b0, 4;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13775d430, 0, 4;
    %load/vec4 v0x137751ed0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x13775fb60_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x137756c40, 4;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13775e130, 0, 4;
    %load/vec4 v0x137751ed0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x13775fb60_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x150111010, 4;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13775acc0, 0, 4;
    %ix/getv/s 4, v0x13775fb60_0;
    %load/vec4a v0x13775b9b0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_95.19, 9;
    %load/vec4 v0x137751ed0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x13775fb60_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x150111010, 4;
    %and;
T_95.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.17, 8;
    %ix/getv/s 4, v0x13775fb60_0;
    %load/vec4a v0x13775c050, 4;
    %load/vec4 v0x137751ed0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x13775fb60_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377543f0, 0, 4;
    %ix/getv/s 4, v0x13775fb60_0;
    %load/vec4a v0x13775b9b0, 4;
    %load/vec4 v0x137751ed0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x13775fb60_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13775a650, 0, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x137761590_0, 0;
T_95.17 ;
    %load/vec4 v0x13775fb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13775fb60_0, 0, 32;
    %jmp T_95.15;
T_95.16 ;
    %jmp T_95.8;
T_95.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13775fb60_0, 0, 32;
T_95.20 ;
    %load/vec4 v0x13775fb60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_95.21, 5;
    %load/vec4 v0x137751ed0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x13775fb60_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13774cac0, 4;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137759970, 0, 4;
    %load/vec4 v0x137751ed0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x13775fb60_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13774f9b0, 4;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137758c80, 0, 4;
    %load/vec4 v0x137751ed0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x13775fb60_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13774af70, 4;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137757900, 0, 4;
    %ix/getv/s 4, v0x13775fb60_0;
    %load/vec4a v0x137757290, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.22, 8;
    %ix/getv/s 4, v0x13775fb60_0;
    %load/vec4a v0x137757290, 4;
    %load/vec4 v0x137751ed0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x13775fb60_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137748a90, 0, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x137761590_0, 0;
T_95.22 ;
    %load/vec4 v0x13775fb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13775fb60_0, 0, 32;
    %jmp T_95.20;
T_95.21 ;
    %jmp T_95.8;
T_95.7 ;
    %ix/getv 4, v0x137751ed0_0;
    %load/vec4a v0x137760840, 4;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_95.24, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13775fb60_0, 0, 32;
T_95.26 ;
    %load/vec4 v0x13775fb60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_95.27, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13775d430, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13775e130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13775acc0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x137751ed0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x13775fb60_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1377543f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x137751ed0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x13775fb60_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13775a650, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137759970, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137758c80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13775fb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137757900, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x137751ed0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x13775fb60_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137748a90, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137761590_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137751ed0_0, 0;
    %load/vec4 v0x13775fb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13775fb60_0, 0, 32;
    %jmp T_95.26;
T_95.27 ;
T_95.24 ;
    %jmp T_95.8;
T_95.8 ;
    %pop/vec4 1;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "gpu.v";
    "./../controllers/data_control.v";
    "./../cu/cu.v";
    "./../../src/alu/alu.v";
    "./../../src/lsu/lsu.v";
    "./../../src/pc/pc.v";
    "./../../src/rf/xblock_rf.v";
    "./../../src/decoder/decoder.v";
    "./../../src/fetcher/fetcher.v";
    "./../../src/scheduler/scheduler.v";
    "./../dispatcher/dispatcher.v";
    "./../controllers/inst_control.v";
