Parallelizing the Chambolle Algorithm for Performance-Optimized Mapping on FPGA Devices