
## Verilog and Xilinx ISE Webpack project files for a GPS -> SPI Bridge

```
Inputs         

(From GPS chip)

GPS_I0
GPS_I1
GPS_Q0
GPS_Q1
GPS_CLK_16_368     (GPS data clock)

(From MCU)
RESET_N
MCU_CLK_25_000     (25Mhz Clock)


Outputs       

(To MCU) 

MCU_MISO
MCU_CLK
MCU_SS


```





