{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1389102314859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1389102314859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 07 21:45:14 2014 " "Processing started: Tue Jan 07 21:45:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1389102314859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1389102314859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex13 -c ex13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex13 -c ex13" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1389102314859 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1389102315500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_rom " "Found entity 1: ex_rom" {  } { { "ex_rom.v" "" { Text "D:/FpgaExample/ex15/ex_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102315671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102315671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_shiftreg " "Found entity 1: ex_shiftreg" {  } { { "ex_shiftreg.v" "" { Text "D:/FpgaExample/ex15/ex_shiftreg.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102315671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102315671 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex13.v 1 1 " "Using design file ex13.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ex13 " "Found entity 1: ex13" {  } { { "ex13.v" "" { Text "D:/FpgaExample/ex15/ex13.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102316218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1389102316218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex13 " "Elaborating entity \"ex13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1389102316218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_shiftreg ex_shiftreg:ex_shiftreg_inst " "Elaborating entity \"ex_shiftreg\" for hierarchy \"ex_shiftreg:ex_shiftreg_inst\"" {  } { { "ex13.v" "ex_shiftreg_inst" { Text "D:/FpgaExample/ex15/ex13.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389102316296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "ex_shiftreg.v" "ALTSHIFT_TAPS_component" { Text "D:/FpgaExample/ex15/ex_shiftreg.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389102316546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "ex_shiftreg.v" "" { Text "D:/FpgaExample/ex15/ex_shiftreg.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389102316546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389102316546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389102316546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389102316546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 4 " "Parameter \"number_of_taps\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389102316546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 8 " "Parameter \"tap_distance\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389102316546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389102316546 ""}  } { { "ex_shiftreg.v" "" { Text "D:/FpgaExample/ex15/ex_shiftreg.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389102316546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_n301.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_n301.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_n301 " "Found entity 1: shift_taps_n301" {  } { { "db/shift_taps_n301.tdf" "" { Text "D:/FpgaExample/ex15/db/shift_taps_n301.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102316640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102316640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_n301 ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_n301:auto_generated " "Elaborating entity \"shift_taps_n301\" for hierarchy \"ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_n301:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389102316640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osc1 " "Found entity 1: altsyncram_osc1" {  } { { "db/altsyncram_osc1.tdf" "" { Text "D:/FpgaExample/ex15/db/altsyncram_osc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102316765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102316765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_osc1 ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_n301:auto_generated\|altsyncram_osc1:altsyncram2 " "Elaborating entity \"altsyncram_osc1\" for hierarchy \"ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_n301:auto_generated\|altsyncram_osc1:altsyncram2\"" {  } { { "db/shift_taps_n301.tdf" "altsyncram2" { Text "D:/FpgaExample/ex15/db/shift_taps_n301.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389102316765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1of " "Found entity 1: cntr_1of" {  } { { "db/cntr_1of.tdf" "" { Text "D:/FpgaExample/ex15/db/cntr_1of.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102316953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102316953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1of ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_n301:auto_generated\|cntr_1of:cntr1 " "Elaborating entity \"cntr_1of\" for hierarchy \"ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_n301:auto_generated\|cntr_1of:cntr1\"" {  } { { "db/shift_taps_n301.tdf" "cntr1" { Text "D:/FpgaExample/ex15/db/shift_taps_n301.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389102316953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gfc " "Found entity 1: cmpr_gfc" {  } { { "db/cmpr_gfc.tdf" "" { Text "D:/FpgaExample/ex15/db/cmpr_gfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102317046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102317046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gfc ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_n301:auto_generated\|cntr_1of:cntr1\|cmpr_gfc:cmpr7 " "Elaborating entity \"cmpr_gfc\" for hierarchy \"ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_n301:auto_generated\|cntr_1of:cntr1\|cmpr_gfc:cmpr7\"" {  } { { "db/cntr_1of.tdf" "cmpr7" { Text "D:/FpgaExample/ex15/db/cntr_1of.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389102317046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n7h " "Found entity 1: cntr_n7h" {  } { { "db/cntr_n7h.tdf" "" { Text "D:/FpgaExample/ex15/db/cntr_n7h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102317140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102317140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n7h ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_n301:auto_generated\|cntr_n7h:cntr3 " "Elaborating entity \"cntr_n7h\" for hierarchy \"ex_shiftreg:ex_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_n301:auto_generated\|cntr_n7h:cntr3\"" {  } { { "db/shift_taps_n301.tdf" "cntr3" { Text "D:/FpgaExample/ex15/db/shift_taps_n301.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389102317140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jv14 " "Found entity 1: altsyncram_jv14" {  } { { "db/altsyncram_jv14.tdf" "" { Text "D:/FpgaExample/ex15/db/altsyncram_jv14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102319046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102319046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_grc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_grc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_grc " "Found entity 1: mux_grc" {  } { { "db/mux_grc.tdf" "" { Text "D:/FpgaExample/ex15/db/mux_grc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102319250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102319250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "D:/FpgaExample/ex15/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102319390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102319390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3fi " "Found entity 1: cntr_3fi" {  } { { "db/cntr_3fi.tdf" "" { Text "D:/FpgaExample/ex15/db/cntr_3fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102319546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102319546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "D:/FpgaExample/ex15/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102319640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102319640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v7j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v7j " "Found entity 1: cntr_v7j" {  } { { "db/cntr_v7j.tdf" "" { Text "D:/FpgaExample/ex15/db/cntr_v7j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102319781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102319781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4fi " "Found entity 1: cntr_4fi" {  } { { "db/cntr_4fi.tdf" "" { Text "D:/FpgaExample/ex15/db/cntr_4fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102319921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102319921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "D:/FpgaExample/ex15/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102320000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102320000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "D:/FpgaExample/ex15/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102320109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102320109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "D:/FpgaExample/ex15/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389102320171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389102320171 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1389102320296 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_n301.tdf" "" { Text "D:/FpgaExample/ex15/db/shift_taps_n301.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1389102322328 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1389102322328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1389102322640 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1 27 0 0 26 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1 of its 27 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 26 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "" 0 -1 1389102323796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1389102323859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1389102323859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "792 " "Implemented 792 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1389102324140 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1389102324140 ""} { "Info" "ICUT_CUT_TM_LCELLS" "700 " "Implemented 700 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1389102324140 ""} { "Info" "ICUT_CUT_TM_RAMS" "45 " "Implemented 45 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1389102324140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1389102324140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1389102324234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 07 21:45:24 2014 " "Processing ended: Tue Jan 07 21:45:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1389102324234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1389102324234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1389102324234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1389102324234 ""}
