

================================================================
== Vivado HLS Report for 'Offload_Out'
================================================================
* Date:           Wed Apr 19 11:51:05 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        convolution
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      792|      792| 7.920 us | 7.920 us |  792|  792|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      790|      790|        63|         56|          1|    14|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     163|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     570|    -|
|Register         |        -|      -|    1882|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1882|     733|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |L_ro_fu_1377_p2                    |     +    |      0|  0|  13|           4|           1|
    |add_ln66_fu_1454_p2                |     +    |      0|  0|  17|          10|           6|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage32_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage33_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage34_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage35_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage36_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage37_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage38_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage39_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage40_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage41_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage42_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage43_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage44_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage45_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage46_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage47_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage48_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage49_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage50_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage51_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage52_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage53_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage54_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage55_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state59_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state64_pp0_stage6_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln64_fu_1371_p2               |   icmp   |      0|  0|   9|           4|           3|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 163|          80|          73|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |L_ro_0_reg_1348                    |    9|          2|    4|          8|
    |Out_ddr_blk_n_AW                   |    9|          2|    1|          2|
    |Out_ddr_blk_n_B                    |    9|          2|    1|          2|
    |Out_ddr_blk_n_W                    |    9|          2|    1|          2|
    |ap_NS_fsm                          |  253|         59|    1|         59|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_phi_mux_L_ro_0_phi_fu_1352_p4   |    9|          2|    4|          8|
    |ap_phi_mux_p_0_idx_phi_fu_1363_p4  |    9|          2|   10|         20|
    |m_axi_Out_ddr_WDATA                |  245|         57|   32|       1824|
    |p_0_idx_reg_1359                   |    9|          2|   10|         20|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  570|        132|   65|       1947|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |L_ro_0_reg_1348                   |   4|   0|    4|          0|
    |L_ro_reg_1464                     |   4|   0|    4|          0|
    |Out_0_0_load_reg_1810             |  32|   0|   32|          0|
    |Out_0_10_load_reg_2010            |  32|   0|   32|          0|
    |Out_0_11_load_reg_2030            |  32|   0|   32|          0|
    |Out_0_12_load_reg_2050            |  32|   0|   32|          0|
    |Out_0_13_load_reg_2070            |  32|   0|   32|          0|
    |Out_0_1_load_reg_1830             |  32|   0|   32|          0|
    |Out_0_2_load_reg_1850             |  32|   0|   32|          0|
    |Out_0_3_load_reg_1870             |  32|   0|   32|          0|
    |Out_0_4_load_reg_1890             |  32|   0|   32|          0|
    |Out_0_5_load_reg_1910             |  32|   0|   32|          0|
    |Out_0_6_load_reg_1930             |  32|   0|   32|          0|
    |Out_0_7_load_reg_1950             |  32|   0|   32|          0|
    |Out_0_8_load_reg_1970             |  32|   0|   32|          0|
    |Out_0_9_load_reg_1990             |  32|   0|   32|          0|
    |Out_1_0_load_reg_1815             |  32|   0|   32|          0|
    |Out_1_10_load_reg_2015            |  32|   0|   32|          0|
    |Out_1_11_load_reg_2035            |  32|   0|   32|          0|
    |Out_1_12_load_reg_2055            |  32|   0|   32|          0|
    |Out_1_13_load_reg_2075            |  32|   0|   32|          0|
    |Out_1_1_load_reg_1835             |  32|   0|   32|          0|
    |Out_1_2_load_reg_1855             |  32|   0|   32|          0|
    |Out_1_3_load_reg_1875             |  32|   0|   32|          0|
    |Out_1_4_load_reg_1895             |  32|   0|   32|          0|
    |Out_1_5_load_reg_1915             |  32|   0|   32|          0|
    |Out_1_6_load_reg_1935             |  32|   0|   32|          0|
    |Out_1_7_load_reg_1955             |  32|   0|   32|          0|
    |Out_1_8_load_reg_1975             |  32|   0|   32|          0|
    |Out_1_9_load_reg_1995             |  32|   0|   32|          0|
    |Out_2_0_load_reg_1820             |  32|   0|   32|          0|
    |Out_2_10_load_reg_2020            |  32|   0|   32|          0|
    |Out_2_11_load_reg_2040            |  32|   0|   32|          0|
    |Out_2_12_load_reg_2060            |  32|   0|   32|          0|
    |Out_2_13_load_reg_2080            |  32|   0|   32|          0|
    |Out_2_1_load_reg_1840             |  32|   0|   32|          0|
    |Out_2_2_load_reg_1860             |  32|   0|   32|          0|
    |Out_2_3_load_reg_1880             |  32|   0|   32|          0|
    |Out_2_4_load_reg_1900             |  32|   0|   32|          0|
    |Out_2_5_load_reg_1920             |  32|   0|   32|          0|
    |Out_2_6_load_reg_1940             |  32|   0|   32|          0|
    |Out_2_7_load_reg_1960             |  32|   0|   32|          0|
    |Out_2_8_load_reg_1980             |  32|   0|   32|          0|
    |Out_2_9_load_reg_2000             |  32|   0|   32|          0|
    |Out_3_0_load_reg_1825             |  32|   0|   32|          0|
    |Out_3_10_load_reg_2025            |  32|   0|   32|          0|
    |Out_3_11_load_reg_2045            |  32|   0|   32|          0|
    |Out_3_12_load_reg_2065            |  32|   0|   32|          0|
    |Out_3_13_load_reg_2085            |  32|   0|   32|          0|
    |Out_3_1_load_reg_1845             |  32|   0|   32|          0|
    |Out_3_2_load_reg_1865             |  32|   0|   32|          0|
    |Out_3_3_load_reg_1885             |  32|   0|   32|          0|
    |Out_3_4_load_reg_1905             |  32|   0|   32|          0|
    |Out_3_5_load_reg_1925             |  32|   0|   32|          0|
    |Out_3_6_load_reg_1945             |  32|   0|   32|          0|
    |Out_3_7_load_reg_1965             |  32|   0|   32|          0|
    |Out_3_8_load_reg_1985             |  32|   0|   32|          0|
    |Out_3_9_load_reg_2005             |  32|   0|   32|          0|
    |add_ln66_reg_2090                 |  10|   0|   10|          0|
    |ap_CS_fsm                         |  58|   0|   58|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |icmp_ln64_reg_1460                |   1|   0|    1|          0|
    |icmp_ln64_reg_1460_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_0_idx_reg_1359                  |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1882|   0| 1882|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  Offload_Out | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  Offload_Out | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  Offload_Out | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  Offload_Out | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  Offload_Out | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  Offload_Out | return value |
|m_axi_Out_ddr_AWVALID   | out |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_AWREADY   |  in |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_AWADDR    | out |   32|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_AWID      | out |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_AWLEN     | out |   32|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_AWSIZE    | out |    3|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_AWBURST   | out |    2|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_AWLOCK    | out |    2|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_AWCACHE   | out |    4|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_AWPROT    | out |    3|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_AWQOS     | out |    4|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_AWREGION  | out |    4|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_AWUSER    | out |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_WVALID    | out |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_WREADY    |  in |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_WDATA     | out |   32|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_WSTRB     | out |    4|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_WLAST     | out |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_WID       | out |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_WUSER     | out |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_ARVALID   | out |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_ARREADY   |  in |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_ARADDR    | out |   32|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_ARID      | out |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_ARLEN     | out |   32|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_ARSIZE    | out |    3|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_ARBURST   | out |    2|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_ARLOCK    | out |    2|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_ARCACHE   | out |    4|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_ARPROT    | out |    3|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_ARQOS     | out |    4|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_ARREGION  | out |    4|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_ARUSER    | out |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_RVALID    |  in |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_RREADY    | out |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_RDATA     |  in |   32|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_RLAST     |  in |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_RID       |  in |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_RUSER     |  in |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_RRESP     |  in |    2|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_BVALID    |  in |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_BREADY    | out |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_BRESP     |  in |    2|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_BID       |  in |    1|    m_axi   |    Out_ddr   |    pointer   |
|m_axi_Out_ddr_BUSER     |  in |    1|    m_axi   |    Out_ddr   |    pointer   |
|Out_0_0_address0        | out |    4|  ap_memory |    Out_0_0   |     array    |
|Out_0_0_ce0             | out |    1|  ap_memory |    Out_0_0   |     array    |
|Out_0_0_q0              |  in |   32|  ap_memory |    Out_0_0   |     array    |
|Out_0_1_address0        | out |    4|  ap_memory |    Out_0_1   |     array    |
|Out_0_1_ce0             | out |    1|  ap_memory |    Out_0_1   |     array    |
|Out_0_1_q0              |  in |   32|  ap_memory |    Out_0_1   |     array    |
|Out_0_2_address0        | out |    4|  ap_memory |    Out_0_2   |     array    |
|Out_0_2_ce0             | out |    1|  ap_memory |    Out_0_2   |     array    |
|Out_0_2_q0              |  in |   32|  ap_memory |    Out_0_2   |     array    |
|Out_0_3_address0        | out |    4|  ap_memory |    Out_0_3   |     array    |
|Out_0_3_ce0             | out |    1|  ap_memory |    Out_0_3   |     array    |
|Out_0_3_q0              |  in |   32|  ap_memory |    Out_0_3   |     array    |
|Out_0_4_address0        | out |    4|  ap_memory |    Out_0_4   |     array    |
|Out_0_4_ce0             | out |    1|  ap_memory |    Out_0_4   |     array    |
|Out_0_4_q0              |  in |   32|  ap_memory |    Out_0_4   |     array    |
|Out_0_5_address0        | out |    4|  ap_memory |    Out_0_5   |     array    |
|Out_0_5_ce0             | out |    1|  ap_memory |    Out_0_5   |     array    |
|Out_0_5_q0              |  in |   32|  ap_memory |    Out_0_5   |     array    |
|Out_0_6_address0        | out |    4|  ap_memory |    Out_0_6   |     array    |
|Out_0_6_ce0             | out |    1|  ap_memory |    Out_0_6   |     array    |
|Out_0_6_q0              |  in |   32|  ap_memory |    Out_0_6   |     array    |
|Out_0_7_address0        | out |    4|  ap_memory |    Out_0_7   |     array    |
|Out_0_7_ce0             | out |    1|  ap_memory |    Out_0_7   |     array    |
|Out_0_7_q0              |  in |   32|  ap_memory |    Out_0_7   |     array    |
|Out_0_8_address0        | out |    4|  ap_memory |    Out_0_8   |     array    |
|Out_0_8_ce0             | out |    1|  ap_memory |    Out_0_8   |     array    |
|Out_0_8_q0              |  in |   32|  ap_memory |    Out_0_8   |     array    |
|Out_0_9_address0        | out |    4|  ap_memory |    Out_0_9   |     array    |
|Out_0_9_ce0             | out |    1|  ap_memory |    Out_0_9   |     array    |
|Out_0_9_q0              |  in |   32|  ap_memory |    Out_0_9   |     array    |
|Out_0_10_address0       | out |    4|  ap_memory |   Out_0_10   |     array    |
|Out_0_10_ce0            | out |    1|  ap_memory |   Out_0_10   |     array    |
|Out_0_10_q0             |  in |   32|  ap_memory |   Out_0_10   |     array    |
|Out_0_11_address0       | out |    4|  ap_memory |   Out_0_11   |     array    |
|Out_0_11_ce0            | out |    1|  ap_memory |   Out_0_11   |     array    |
|Out_0_11_q0             |  in |   32|  ap_memory |   Out_0_11   |     array    |
|Out_0_12_address0       | out |    4|  ap_memory |   Out_0_12   |     array    |
|Out_0_12_ce0            | out |    1|  ap_memory |   Out_0_12   |     array    |
|Out_0_12_q0             |  in |   32|  ap_memory |   Out_0_12   |     array    |
|Out_0_13_address0       | out |    4|  ap_memory |   Out_0_13   |     array    |
|Out_0_13_ce0            | out |    1|  ap_memory |   Out_0_13   |     array    |
|Out_0_13_q0             |  in |   32|  ap_memory |   Out_0_13   |     array    |
|Out_1_0_address0        | out |    4|  ap_memory |    Out_1_0   |     array    |
|Out_1_0_ce0             | out |    1|  ap_memory |    Out_1_0   |     array    |
|Out_1_0_q0              |  in |   32|  ap_memory |    Out_1_0   |     array    |
|Out_1_1_address0        | out |    4|  ap_memory |    Out_1_1   |     array    |
|Out_1_1_ce0             | out |    1|  ap_memory |    Out_1_1   |     array    |
|Out_1_1_q0              |  in |   32|  ap_memory |    Out_1_1   |     array    |
|Out_1_2_address0        | out |    4|  ap_memory |    Out_1_2   |     array    |
|Out_1_2_ce0             | out |    1|  ap_memory |    Out_1_2   |     array    |
|Out_1_2_q0              |  in |   32|  ap_memory |    Out_1_2   |     array    |
|Out_1_3_address0        | out |    4|  ap_memory |    Out_1_3   |     array    |
|Out_1_3_ce0             | out |    1|  ap_memory |    Out_1_3   |     array    |
|Out_1_3_q0              |  in |   32|  ap_memory |    Out_1_3   |     array    |
|Out_1_4_address0        | out |    4|  ap_memory |    Out_1_4   |     array    |
|Out_1_4_ce0             | out |    1|  ap_memory |    Out_1_4   |     array    |
|Out_1_4_q0              |  in |   32|  ap_memory |    Out_1_4   |     array    |
|Out_1_5_address0        | out |    4|  ap_memory |    Out_1_5   |     array    |
|Out_1_5_ce0             | out |    1|  ap_memory |    Out_1_5   |     array    |
|Out_1_5_q0              |  in |   32|  ap_memory |    Out_1_5   |     array    |
|Out_1_6_address0        | out |    4|  ap_memory |    Out_1_6   |     array    |
|Out_1_6_ce0             | out |    1|  ap_memory |    Out_1_6   |     array    |
|Out_1_6_q0              |  in |   32|  ap_memory |    Out_1_6   |     array    |
|Out_1_7_address0        | out |    4|  ap_memory |    Out_1_7   |     array    |
|Out_1_7_ce0             | out |    1|  ap_memory |    Out_1_7   |     array    |
|Out_1_7_q0              |  in |   32|  ap_memory |    Out_1_7   |     array    |
|Out_1_8_address0        | out |    4|  ap_memory |    Out_1_8   |     array    |
|Out_1_8_ce0             | out |    1|  ap_memory |    Out_1_8   |     array    |
|Out_1_8_q0              |  in |   32|  ap_memory |    Out_1_8   |     array    |
|Out_1_9_address0        | out |    4|  ap_memory |    Out_1_9   |     array    |
|Out_1_9_ce0             | out |    1|  ap_memory |    Out_1_9   |     array    |
|Out_1_9_q0              |  in |   32|  ap_memory |    Out_1_9   |     array    |
|Out_1_10_address0       | out |    4|  ap_memory |   Out_1_10   |     array    |
|Out_1_10_ce0            | out |    1|  ap_memory |   Out_1_10   |     array    |
|Out_1_10_q0             |  in |   32|  ap_memory |   Out_1_10   |     array    |
|Out_1_11_address0       | out |    4|  ap_memory |   Out_1_11   |     array    |
|Out_1_11_ce0            | out |    1|  ap_memory |   Out_1_11   |     array    |
|Out_1_11_q0             |  in |   32|  ap_memory |   Out_1_11   |     array    |
|Out_1_12_address0       | out |    4|  ap_memory |   Out_1_12   |     array    |
|Out_1_12_ce0            | out |    1|  ap_memory |   Out_1_12   |     array    |
|Out_1_12_q0             |  in |   32|  ap_memory |   Out_1_12   |     array    |
|Out_1_13_address0       | out |    4|  ap_memory |   Out_1_13   |     array    |
|Out_1_13_ce0            | out |    1|  ap_memory |   Out_1_13   |     array    |
|Out_1_13_q0             |  in |   32|  ap_memory |   Out_1_13   |     array    |
|Out_2_0_address0        | out |    4|  ap_memory |    Out_2_0   |     array    |
|Out_2_0_ce0             | out |    1|  ap_memory |    Out_2_0   |     array    |
|Out_2_0_q0              |  in |   32|  ap_memory |    Out_2_0   |     array    |
|Out_2_1_address0        | out |    4|  ap_memory |    Out_2_1   |     array    |
|Out_2_1_ce0             | out |    1|  ap_memory |    Out_2_1   |     array    |
|Out_2_1_q0              |  in |   32|  ap_memory |    Out_2_1   |     array    |
|Out_2_2_address0        | out |    4|  ap_memory |    Out_2_2   |     array    |
|Out_2_2_ce0             | out |    1|  ap_memory |    Out_2_2   |     array    |
|Out_2_2_q0              |  in |   32|  ap_memory |    Out_2_2   |     array    |
|Out_2_3_address0        | out |    4|  ap_memory |    Out_2_3   |     array    |
|Out_2_3_ce0             | out |    1|  ap_memory |    Out_2_3   |     array    |
|Out_2_3_q0              |  in |   32|  ap_memory |    Out_2_3   |     array    |
|Out_2_4_address0        | out |    4|  ap_memory |    Out_2_4   |     array    |
|Out_2_4_ce0             | out |    1|  ap_memory |    Out_2_4   |     array    |
|Out_2_4_q0              |  in |   32|  ap_memory |    Out_2_4   |     array    |
|Out_2_5_address0        | out |    4|  ap_memory |    Out_2_5   |     array    |
|Out_2_5_ce0             | out |    1|  ap_memory |    Out_2_5   |     array    |
|Out_2_5_q0              |  in |   32|  ap_memory |    Out_2_5   |     array    |
|Out_2_6_address0        | out |    4|  ap_memory |    Out_2_6   |     array    |
|Out_2_6_ce0             | out |    1|  ap_memory |    Out_2_6   |     array    |
|Out_2_6_q0              |  in |   32|  ap_memory |    Out_2_6   |     array    |
|Out_2_7_address0        | out |    4|  ap_memory |    Out_2_7   |     array    |
|Out_2_7_ce0             | out |    1|  ap_memory |    Out_2_7   |     array    |
|Out_2_7_q0              |  in |   32|  ap_memory |    Out_2_7   |     array    |
|Out_2_8_address0        | out |    4|  ap_memory |    Out_2_8   |     array    |
|Out_2_8_ce0             | out |    1|  ap_memory |    Out_2_8   |     array    |
|Out_2_8_q0              |  in |   32|  ap_memory |    Out_2_8   |     array    |
|Out_2_9_address0        | out |    4|  ap_memory |    Out_2_9   |     array    |
|Out_2_9_ce0             | out |    1|  ap_memory |    Out_2_9   |     array    |
|Out_2_9_q0              |  in |   32|  ap_memory |    Out_2_9   |     array    |
|Out_2_10_address0       | out |    4|  ap_memory |   Out_2_10   |     array    |
|Out_2_10_ce0            | out |    1|  ap_memory |   Out_2_10   |     array    |
|Out_2_10_q0             |  in |   32|  ap_memory |   Out_2_10   |     array    |
|Out_2_11_address0       | out |    4|  ap_memory |   Out_2_11   |     array    |
|Out_2_11_ce0            | out |    1|  ap_memory |   Out_2_11   |     array    |
|Out_2_11_q0             |  in |   32|  ap_memory |   Out_2_11   |     array    |
|Out_2_12_address0       | out |    4|  ap_memory |   Out_2_12   |     array    |
|Out_2_12_ce0            | out |    1|  ap_memory |   Out_2_12   |     array    |
|Out_2_12_q0             |  in |   32|  ap_memory |   Out_2_12   |     array    |
|Out_2_13_address0       | out |    4|  ap_memory |   Out_2_13   |     array    |
|Out_2_13_ce0            | out |    1|  ap_memory |   Out_2_13   |     array    |
|Out_2_13_q0             |  in |   32|  ap_memory |   Out_2_13   |     array    |
|Out_3_0_address0        | out |    4|  ap_memory |    Out_3_0   |     array    |
|Out_3_0_ce0             | out |    1|  ap_memory |    Out_3_0   |     array    |
|Out_3_0_q0              |  in |   32|  ap_memory |    Out_3_0   |     array    |
|Out_3_1_address0        | out |    4|  ap_memory |    Out_3_1   |     array    |
|Out_3_1_ce0             | out |    1|  ap_memory |    Out_3_1   |     array    |
|Out_3_1_q0              |  in |   32|  ap_memory |    Out_3_1   |     array    |
|Out_3_2_address0        | out |    4|  ap_memory |    Out_3_2   |     array    |
|Out_3_2_ce0             | out |    1|  ap_memory |    Out_3_2   |     array    |
|Out_3_2_q0              |  in |   32|  ap_memory |    Out_3_2   |     array    |
|Out_3_3_address0        | out |    4|  ap_memory |    Out_3_3   |     array    |
|Out_3_3_ce0             | out |    1|  ap_memory |    Out_3_3   |     array    |
|Out_3_3_q0              |  in |   32|  ap_memory |    Out_3_3   |     array    |
|Out_3_4_address0        | out |    4|  ap_memory |    Out_3_4   |     array    |
|Out_3_4_ce0             | out |    1|  ap_memory |    Out_3_4   |     array    |
|Out_3_4_q0              |  in |   32|  ap_memory |    Out_3_4   |     array    |
|Out_3_5_address0        | out |    4|  ap_memory |    Out_3_5   |     array    |
|Out_3_5_ce0             | out |    1|  ap_memory |    Out_3_5   |     array    |
|Out_3_5_q0              |  in |   32|  ap_memory |    Out_3_5   |     array    |
|Out_3_6_address0        | out |    4|  ap_memory |    Out_3_6   |     array    |
|Out_3_6_ce0             | out |    1|  ap_memory |    Out_3_6   |     array    |
|Out_3_6_q0              |  in |   32|  ap_memory |    Out_3_6   |     array    |
|Out_3_7_address0        | out |    4|  ap_memory |    Out_3_7   |     array    |
|Out_3_7_ce0             | out |    1|  ap_memory |    Out_3_7   |     array    |
|Out_3_7_q0              |  in |   32|  ap_memory |    Out_3_7   |     array    |
|Out_3_8_address0        | out |    4|  ap_memory |    Out_3_8   |     array    |
|Out_3_8_ce0             | out |    1|  ap_memory |    Out_3_8   |     array    |
|Out_3_8_q0              |  in |   32|  ap_memory |    Out_3_8   |     array    |
|Out_3_9_address0        | out |    4|  ap_memory |    Out_3_9   |     array    |
|Out_3_9_ce0             | out |    1|  ap_memory |    Out_3_9   |     array    |
|Out_3_9_q0              |  in |   32|  ap_memory |    Out_3_9   |     array    |
|Out_3_10_address0       | out |    4|  ap_memory |   Out_3_10   |     array    |
|Out_3_10_ce0            | out |    1|  ap_memory |   Out_3_10   |     array    |
|Out_3_10_q0             |  in |   32|  ap_memory |   Out_3_10   |     array    |
|Out_3_11_address0       | out |    4|  ap_memory |   Out_3_11   |     array    |
|Out_3_11_ce0            | out |    1|  ap_memory |   Out_3_11   |     array    |
|Out_3_11_q0             |  in |   32|  ap_memory |   Out_3_11   |     array    |
|Out_3_12_address0       | out |    4|  ap_memory |   Out_3_12   |     array    |
|Out_3_12_ce0            | out |    1|  ap_memory |   Out_3_12   |     array    |
|Out_3_12_q0             |  in |   32|  ap_memory |   Out_3_12   |     array    |
|Out_3_13_address0       | out |    4|  ap_memory |   Out_3_13   |     array    |
|Out_3_13_ce0            | out |    1|  ap_memory |   Out_3_13   |     array    |
|Out_3_13_q0             |  in |   32|  ap_memory |   Out_3_13   |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

