{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587330820603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587330820620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 17:13:40 2020 " "Processing started: Sun Apr 19 17:13:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587330820620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330820620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab06 -c Lab06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab06 -c Lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330820620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587330821918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587330821918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab06.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab06.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab06-structural " "Found design unit 1: Lab06-structural" {  } { { "Lab06.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330841517 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab06 " "Found entity 1: Lab06" {  } { { "Lab06.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330841517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330841517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330841528 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330841528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330841528 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CONTROL.vhd " "Can't analyze file -- file CONTROL.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1587330841545 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DATAPATH.vhd " "Can't analyze file -- file DATAPATH.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1587330841560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_32_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_32_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_32_6-rtl " "Found design unit 1: ROM_32_6-rtl" {  } { { "ROM_32_6.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/ROM_32_6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330841571 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_32_6 " "Found entity 1: ROM_32_6" {  } { { "ROM_32_6.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/ROM_32_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330841571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330841571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCOUNTER-structural " "Found design unit 1: PCOUNTER-structural" {  } { { "PCOUNTER.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/PCOUNTER.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330841582 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCOUNTER " "Found entity 1: PCOUNTER" {  } { { "PCOUNTER.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/PCOUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330841582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330841582 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab06 " "Elaborating entity \"Lab06\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587330841767 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C Lab06.vhd(14) " "VHDL Signal Declaration warning at Lab06.vhd(14): used implicit default value for signal \"C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab06.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587330841788 "|Lab06"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Creg Lab06.vhd(106) " "Verilog HDL or VHDL warning at Lab06.vhd(106): object \"Creg\" assigned a value but never read" {  } { { "Lab06.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587330841791 "|Lab06"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_datapath.vhd 2 1 " "Using design file reg_datapath.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_DATAPATH-structural " "Found design unit 1: REG_DATAPATH-structural" {  } { { "reg_datapath.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/reg_datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330841934 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_DATAPATH " "Found entity 1: REG_DATAPATH" {  } { { "reg_datapath.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/reg_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330841934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587330841934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_DATAPATH REG_DATAPATH:TheRegDatapath " "Elaborating entity \"REG_DATAPATH\" for hierarchy \"REG_DATAPATH:TheRegDatapath\"" {  } { { "Lab06.vhd" "TheRegDatapath" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587330841937 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_alu.vhd 2 1 " "Using design file reg_alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_alu-Behavioral " "Found design unit 1: reg_alu-Behavioral" {  } { { "reg_alu.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/reg_alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330842023 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_alu " "Found entity 1: reg_alu" {  } { { "reg_alu.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/reg_alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330842023 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587330842023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ALU REG_DATAPATH:TheRegDatapath\|REG_ALU:TheALU " "Elaborating entity \"REG_ALU\" for hierarchy \"REG_DATAPATH:TheRegDatapath\|REG_ALU:TheALU\"" {  } { { "reg_datapath.vhd" "TheALU" { Text "C:/Users/gregm/Desktop/Lab 06/reg_datapath.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587330842026 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CIN reg_alu.vhd(31) " "VHDL Process Statement warning at reg_alu.vhd(31): signal \"CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_alu.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/reg_alu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587330842027 "|Lab06|REG_DATAPATH:TheRegDatapath|REG_ALU:TheALU"}
{ "Warning" "WSGN_SEARCH_FILE" "gcpu_controller.vhd 2 1 " "Using design file gcpu_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcpu_controller-Behavioral " "Found design unit 1: gcpu_controller-Behavioral" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/gcpu_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330842125 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcpu_controller " "Found entity 1: gcpu_controller" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/gcpu_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330842125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587330842125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcpu_controller gcpu_controller:Control " "Elaborating entity \"gcpu_controller\" for hierarchy \"gcpu_controller:Control\"" {  } { { "Lab06.vhd" "Control" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587330842129 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCload gcpu_controller.vhd(50) " "VHDL Process Statement warning at gcpu_controller.vhd(50): inferring latch(es) for signal or variable \"PCload\", which holds its previous value in one or more paths through the process" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/gcpu_controller.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587330842137 "|Lab06|gcpu_controller:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done gcpu_controller.vhd(50) " "VHDL Process Statement warning at gcpu_controller.vhd(50): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/gcpu_controller.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587330842138 "|Lab06|gcpu_controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done gcpu_controller.vhd(50) " "Inferred latch for \"done\" at gcpu_controller.vhd(50)" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/gcpu_controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330842142 "|Lab06|gcpu_controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCload gcpu_controller.vhd(50) " "Inferred latch for \"PCload\" at gcpu_controller.vhd(50)" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/gcpu_controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330842143 "|Lab06|gcpu_controller:Control"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "done gcpu_controller.vhd(34) " "Can't resolve multiple constant drivers for net \"done\" at gcpu_controller.vhd(34)" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/gcpu_controller.vhd" 34 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330842148 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "gcpu_controller.vhd(50) " "Constant driver at gcpu_controller.vhd(50)" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/gcpu_controller.vhd" 50 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330842148 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "gcpu_controller:Control " "Can't elaborate user hierarchy \"gcpu_controller:Control\"" {  } { { "Lab06.vhd" "Control" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 165 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587330842150 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587330842504 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 19 17:14:02 2020 " "Processing ended: Sun Apr 19 17:14:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587330842504 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587330842504 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587330842504 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330842504 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330843606 ""}
