INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/controlador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decodificador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/div_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.ip_user_files/bd/design_1/ip/design_1_PWM_0_0/sim/design_1_PWM_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_PWM_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.ip_user_files/bd/design_1/ip/design_1_ROM_0_0/sim/design_1_ROM_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ROM_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.ip_user_files/bd/design_1/ip/design_1_controlador_0_0/sim/design_1_controlador_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_controlador_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.ip_user_files/bd/design_1/ip/design_1_decodificador_0_0/sim/design_1_decodificador_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_decodificador_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.ip_user_files/bd/design_1/ip/design_1_div_0_0/sim/design_1_div_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_div_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.ip_user_files/bd/design_1/ip/design_1_div_4_0_0/sim/design_1_div_4_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_div_4_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.ip_user_files/bd/design_1/ip/design_1_debouncer_0_0/sim/design_1_debouncer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_debouncer_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.ip_user_files/bd/design_1/ip/design_1_debouncer_1_0/sim/design_1_debouncer_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_debouncer_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sim_Fin/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wraper_tb'
ERROR: [VRFC 10-719] formal port/generic <senal_salida_2_1> is not declared in <design_1_wrapper> [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sim_Fin/new/test_bench.vhd:42]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sim_Fin/new/test_bench.vhd:18]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sim_Fin/new/test_bench.vhd' is ignored due to errors
