// Annotate this macro before synthesis
// `define RUN_TRACE  //traceÊ±Òªï¿½Å¿ï¿½ï¿½ï¿½ï¿½Ûºï¿½/Êµï¿½ï¿½/ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ç°ï¿½ï¿½Òª×¢ï¿½ï¿½

// TODO: ï¿½Ú´Ë´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Äºï¿?
// 
	//<npc_op> ï¿½ï¿½ï¿½ï¿½NPCï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½Ö¸ï¿½ï¿½Äµï¿½Ö·ï¿½Ä²ï¿½ï¿½ï¿? ï¿½ï¿½+4 ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½×ªï¿½ï¿½PC+offsetï¿½ï¿½ï¿½ï¿½ï¿½Ç¸ï¿½ï¿½ï¿½beqï¿½ï¿½Bï¿½ï¿½Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    `define NPC_PC4  'b00
    `define NPC_JMP  'b01
    `define NPC_JMPR 'b10
    `define NPC_BEQ  'b11
	
	//<NPCO_sel>  ï¿½ï¿½ï¿½ï¿½offsetï¿½ï¿½ï¿½ï¿½ALU.Cï¿½ï¿½jalrï¿½ï¿½ï¿½ï¿½ï¿½ï¿½SEXT.extï¿½ï¿½jalï¿½ï¿½
	`define NPCO_ALU  'b1
    `define NPCO_SEXT 'b0

	//rf_weï¿½ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Ð´Ê¹ï¿½ï¿½ï¿½Åºï¿½ rdï¿½ï¿½ï¿½Ç·ï¿½Ð´ï¿½Ø¼Ä´ï¿½ï¿½ï¿½
	`define RF_WN  'b0
    `define RF_WY  'b1
	
	//rf_wselï¿½ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Ð´Ñ¡ï¿½ï¿½ï¿½Åºï¿½ Ð´ï¿½Ø¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    `define WB_ALU	'b00
    `define WB_DRAM 'b01
    `define WB_EXT  'b10
    `define WB_PC4  'b11

    // sext_op: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Õ¹ï¿½ï¿½Ê½
    `define EXT_I   'b000
    `define EXT_S   'b001
    `define EXT_B  	'b010
    `define EXT_U   'b011
    `define EXT_J  	'b100
	//ï¿½ï¿½ï¿½ï¿½Òªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Õ¹ï¿½ï¿½ï¿½ï¿½ÒªÐ´ï¿½ï¿½ ï¿½ï¿½ÒªÖ¸ï¿½ï¿½ï¿½ï¿½Ê½ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Õ¹


    // alu_op: ALUï¿½ï¿½Îª
    `define ALU_ADD 'b0000
    `define ALU_SUB 'b0001
    `define ALU_AND 'b0010
    `define ALU_OR  'b0011
	
    `define ALU_XOR 'b0100
    `define ALU_SLL 'b0101
    `define ALU_SRL 'b0110
    `define ALU_SRA 'b0111
	
	`define	ALU_BEQ 'b1000
	`define	ALU_BNE 'b1001
	`define	ALU_BLT 'b1010
	`define	ALU_BGE 'b1011

	//LUIï¿½ï¿½Òªï¿½ð£¿£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½jalï¿½ï¿½Òªï¿½ï¿½

	// alub_sel: aluï¿½ÄµÚ¶ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ô?
    `define ALUB_RS2	'b0
    `define ALUB_EXT	'b1
	//ï¿½ï¿½Ò»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÒªÑ¡ï¿½ï¿½ï¿½ï¿½
	
	//ï¿½ï¿½Ö§Ö¸ï¿½ï¿½ï¿½ï¿½ÒªÏ¸ï¿½ï¿½ï¿½ï¿½Ï¸ï¿½ï¿½ï¿½ï¿½ï¿½Ö¾ï¿½ï¿½ï¿½ï¿½ï¿½Ä³Ò»ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½ï¿½BrSel

	//BrEQ A==Bï¿½Ä½ï¿½ï¿½ï¿½ï¿½BrLT A<Bï¿½Ä½ï¿½ï¿?

    // Mem: memory access
    `define MEM_NON    'b0
    `define MEM_EN     'b1

    // ram_we: ï¿½Ç·ï¿½Ð´ï¿½ï¿½ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½DRAM  
    `define DRAM_WN   'b0
    `define DRAM_WY    'b1
	//ï¿½ï¿½ï¿½Þ¶ï¿½DRAMï¿½Ä²ï¿½ï¿½ï¿½Memï¿½Ç·ï¿½ï¿½ï¿½Òª  
	//PCSelï¿½ï¿½Òªï¿½ï¿½
	/////////////////////////
// ï¿½ï¿½ï¿½ï¿½I/Oï¿½Ó¿Úµï¿½Â·ï¿½Ä¶Ë¿Úµï¿½Ö·
`define PERI_ADDR_DIG   32'hFFFF_F000
`define PERI_ADDR_LED   32'hFFFF_F060
`define PERI_ADDR_SW    32'hFFFF_F070
`define PERI_ADDR_BTN   32'hFFFF_F078
