#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar 30 18:24:29 2023
# Process ID: 3932
# Current directory: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.runs/synth_1
# Command line: vivado.exe -log MemoryStage.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MemoryStage.tcl
# Log file: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.runs/synth_1/MemoryStage.vds
# Journal file: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.runs/synth_1\vivado.jou
# Running On: DESKTOP-5CIH7MF, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16872 MB
#-----------------------------------------------------------
source MemoryStage.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 429.895 ; gain = 93.152
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/utils_1/imports/synth_1/MemoryStage.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/utils_1/imports/synth_1/MemoryStage.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top MemoryStage -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13012
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 869.309 ; gain = 407.004
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MemoryStage' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/new/MemoryStage.vhd:27]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/new/data_memory.vhd:21]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_SPACE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_memory' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/new/data_memory.vhd:21]
INFO: [Synth 8-638] synthesizing module 'SevenSegController' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/new/seven_seg_controller.vhd:28]
INFO: [Synth 8-3491] module 'BCDSevenSegConverter' declared at 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/imports/DSD2-Lab5/bcd_seven_seg_converter.vhd:6' bound to instance 'BCDSevenSegConverter_0' of component 'BCDSevenSegConverter' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/new/seven_seg_controller.vhd:43]
INFO: [Synth 8-638] synthesizing module 'BCDSevenSegConverter' [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/imports/DSD2-Lab5/bcd_seven_seg_converter.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/imports/DSD2-Lab5/bcd_seven_seg_converter.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'BCDSevenSegConverter' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/imports/DSD2-Lab5/bcd_seven_seg_converter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SevenSegController' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/new/seven_seg_controller.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'MemoryStage' (0#1) [C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/new/MemoryStage.vhd:27]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 960.863 ; gain = 498.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 960.863 ; gain = 498.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 960.863 ; gain = 498.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 960.863 ; gain = 498.559
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1146.148 ; gain = 683.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------------------+-----------+----------------------+------------------+
|MemoryStage | dataMem_inst/mips_mem_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
+------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1150.070 ; gain = 687.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------------------+-----------+----------------------+------------------+
|MemoryStage | dataMem_inst/mips_mem_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
+------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1150.246 ; gain = 687.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.246 ; gain = 687.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.246 ; gain = 687.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.246 ; gain = 687.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.246 ; gain = 687.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.246 ; gain = 687.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.246 ; gain = 687.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     5|
|2     |LUT1      |     1|
|3     |LUT2      |     5|
|4     |LUT3      |     4|
|5     |LUT4      |     9|
|6     |LUT6      |    55|
|7     |RAM256X1S |   128|
|8     |FDCE      |    20|
|9     |FDRE      |    48|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |   275|
|2     |  dataMem_inst              |data_memory        |   245|
|3     |  seven_seg_controller_inst |SevenSegController |    30|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.246 ; gain = 687.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.246 ; gain = 687.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.246 ; gain = 687.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1162.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1256.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

Synth Design complete, checksum: 623ac9a2
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1256.160 ; gain = 802.379
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.runs/synth_1/MemoryStage.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1600.320 ; gain = 344.160
INFO: [runtcl-4] Executing : report_utilization -file MemoryStage_utilization_synth.rpt -pb MemoryStage_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 18:25:04 2023...
