# MScFPGAStuff
Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA

Clock cycles requirement for the proposed single pipelined stage router in a 2x3 mesh network for zero load
![routers](https://user-images.githubusercontent.com/13660762/28440453-3e30574a-6d9e-11e7-8283-6bb28ccb68b8.png)

Simulation waveform with test load
![testbench](https://user-images.githubusercontent.com/13660762/28440455-40096d36-6d9e-11e7-8a5e-b75af72fe581.png)
