#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cf2f9f9430 .scope module, "ShiftRegister_tb" "ShiftRegister_tb" 2 1;
 .timescale 0 0;
v000001cf2f9f6b10_0 .var "clk", 0 0;
v000001cf2f9f6bb0_0 .var "data", 0 0;
v000001cf2f9f6c50_0 .var "reset", 0 0;
v000001cf2f902ec0_0 .var "shift_enable", 0 0;
v000001cf2f902f60_0 .net "stored_data", 7 0, L_000001cf2f907280;  1 drivers
E_000001cf2f8f4480 .event posedge, v000001cf2f9fb1f0_0;
S_000001cf2f9fb060 .scope module, "dut" "ShiftRegister" 2 13, 3 1 0, S_000001cf2f9f9430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /INPUT 1 "shift_enable";
    .port_info 4 /OUTPUT 8 "stored_data";
L_000001cf2f907280 .functor BUFZ 8, v000001cf2f9f69d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001cf2f9fb1f0_0 .net "clk", 0 0, v000001cf2f9f6b10_0;  1 drivers
v000001cf2f9fb290_0 .net "data", 0 0, v000001cf2f9f6bb0_0;  1 drivers
v000001cf2f9f6890_0 .net "reset", 0 0, v000001cf2f9f6c50_0;  1 drivers
v000001cf2f9f6930_0 .net "shift_enable", 0 0, v000001cf2f902ec0_0;  1 drivers
v000001cf2f9f69d0_0 .var "shift_reg", 7 0;
v000001cf2f9f6a70_0 .net "stored_data", 7 0, L_000001cf2f907280;  alias, 1 drivers
E_000001cf2f8f4500 .event posedge, v000001cf2f9f6890_0, v000001cf2f9fb1f0_0;
    .scope S_000001cf2f9fb060;
T_0 ;
    %wait E_000001cf2f8f4500;
    %load/vec4 v000001cf2f9f6890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cf2f9f69d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cf2f9f6930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001cf2f9f69d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001cf2f9fb290_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001cf2f9f69d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001cf2f9f9430;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001cf2f9f6b10_0;
    %inv;
    %store/vec4 v000001cf2f9f6b10_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cf2f9f9430;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf2f9f6c50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf2f9f6c50_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001cf2f9f9430;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf2f9f6bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf2f9f6bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf2f9f6bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf2f9f6bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf2f9f6bb0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001cf2f9f9430;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf2f902ec0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf2f902ec0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf2f902ec0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf2f902ec0_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf2f902ec0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001cf2f9f9430;
T_5 ;
    %wait E_000001cf2f8f4480;
    %vpi_call 2 50 "$display", "Stored Data: %b", v000001cf2f902f60_0 {0 0 0};
    %load/vec4 v000001cf2f902f60_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.0, 6;
    %vpi_call 2 52 "$display", "Passed: Initial state test" {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001cf2f902f60_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_5.2, 6;
    %vpi_call 2 54 "$display", "Passed: Shift operation test" {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001cf2f902f60_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.4, 6;
    %vpi_call 2 56 "$display", "Passed: Reset operation test" {0 0 0};
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001cf2f902f60_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.6, 6;
    %vpi_call 2 58 "$display", "Passed: Hold state test" {0 0 0};
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000001cf2f902f60_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_5.8, 6;
    %vpi_call 2 60 "$display", "Passed: Output verification test" {0 0 0};
    %jmp T_5.9;
T_5.8 ;
    %vpi_call 2 62 "$display", "Failed: Unexpected output" {0 0 0};
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001cf2f9f9430;
T_6 ;
    %vpi_call 2 67 "$dumpfile", "WaveOutput.vcd" {0 0 0};
    %vpi_call 2 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cf2f9f9430 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ShiftRegister";
    "ShiftRegister.v";
