{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749888742725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749888742725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 14 02:12:22 2025 " "Processing started: Sat Jun 14 02:12:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749888742725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1749888742725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyectofinal -c computer_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyectofinal -c computer_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1749888742726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1749888743990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1749888743990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888755973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888755973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computer_top " "Found entity 1: computer_top" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888755980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888755980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888755988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888755988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888755995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888755995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756024 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(24) " "Verilog HDL warning at extend.sv(24): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1749888756029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756062 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(13) " "Verilog HDL warning at alu.sv(13): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1749888756067 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(84) " "Verilog HDL warning at alu.sv(84): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1749888756068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_map " "Found entity 1: mem_map" {  } { { "mem_map.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mem_map.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computer_top_tb " "Found entity 1: computer_top_tb" {  } { { "computer_top_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer_top " "Elaborating entity \"computer_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1749888756237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm_processor " "Elaborating entity \"arm\" for hierarchy \"arm:arm_processor\"" {  } { { "computer_top.sv" "arm_processor" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756240 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DataAdr arm.sv(6) " "Output port \"DataAdr\" at arm.sv(6) has no driver" {  } { { "arm.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1749888756242 "|computer_top|arm:arm_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm_processor\|datapath:processor " "Elaborating entity \"datapath\" for hierarchy \"arm:arm_processor\|datapath:processor\"" {  } { { "arm.sv" "processor" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm_processor\|datapath:processor\|flopenr:pcreg " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm_processor\|datapath:processor\|flopenr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm_processor\|datapath:processor\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:arm_processor\|datapath:processor\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm_processor\|datapath:processor\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm_processor\|datapath:processor\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm_processor\|datapath:processor\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm_processor\|datapath:processor\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:arm_processor\|datapath:processor\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:arm_processor\|datapath:processor\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm_processor\|datapath:processor\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm_processor\|datapath:processor\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm_processor\|datapath:processor\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm_processor\|datapath:processor\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm_processor\|decoder:decode_unit " "Elaborating entity \"decoder\" for hierarchy \"arm:arm_processor\|decoder:decode_unit\"" {  } { { "arm.sv" "decode_unit" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd decoder.sv(15) " "Verilog HDL or VHDL warning at decoder.sv(15): object \"Rd\" assigned a value but never read" {  } { { "decoder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1749888756293 "|computer_top|arm:arm_processor|decoder:decode_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm_processor\|condlogic:control_unit " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm_processor\|condlogic:control_unit\"" {  } { { "arm.sv" "control_unit" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm_processor\|condlogic:control_unit\|flopenr:flag_reg " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm_processor\|condlogic:control_unit\|flopenr:flag_reg\"" {  } { { "condlogic.sv" "flag_reg" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:instruction_rom " "Elaborating entity \"rom\" for hierarchy \"rom:instruction_rom\"" {  } { { "computer_top.sv" "instruction_rom" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:instruction_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:instruction_rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:instruction_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:instruction_rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1749888756419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:instruction_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:instruction_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_data.mif " "Parameter \"init_file\" = \"rom_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756420 ""}  } { { "rom.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1749888756420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4mf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4mf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4mf1 " "Found entity 1: altsyncram_4mf1" {  } { { "db/altsyncram_4mf1.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_4mf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749888756511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749888756511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4mf1 rom:instruction_rom\|altsyncram:altsyncram_component\|altsyncram_4mf1:auto_generated " "Elaborating entity \"altsyncram_4mf1\" for hierarchy \"rom:instruction_rom\|altsyncram:altsyncram_component\|altsyncram_4mf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_map mem_map:main_memory_map " "Elaborating entity \"mem_map\" for hierarchy \"mem_map:main_memory_map\"" {  } { { "computer_top.sv" "main_memory_map" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749888756561 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mem_map.sv(13) " "Verilog HDL Case Statement warning at mem_map.sv(13): can't check case statement for completeness because the case expression has too many possible states" {  } { { "mem_map.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mem_map.sv" 13 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1749888756564 "|computer_top|mem_map:mem_map_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mem_map.sv(29) " "Verilog HDL Case Statement warning at mem_map.sv(29): can't check case statement for completeness because the case expression has too many possible states" {  } { { "mem_map.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mem_map.sv" 29 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1749888756564 "|computer_top|mem_map:mem_map_inst"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/output_files/computer_top.map.smsg " "Generated suppressed messages file C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/output_files/computer_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1749888756822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749888756837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 14 02:12:36 2025 " "Processing ended: Sat Jun 14 02:12:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749888756837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749888756837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749888756837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1749888756837 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1749888757499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749888758240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749888758249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 14 02:12:37 2025 " "Processing started: Sat Jun 14 02:12:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749888758249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1749888758249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim proyectofinal computer_top " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim proyectofinal computer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1749888758249 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim proyectofinal computer_top " "Quartus(args): --rtl_sim proyectofinal computer_top" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1749888758249 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1749888758610 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1749888758879 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1749888758881 ""}
{ "Warning" "0" "" "Warning: File computer_top_run_msim_rtl_verilog.do already exists - backing up current file as computer_top_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File computer_top_run_msim_rtl_verilog.do already exists - backing up current file as computer_top_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1749888758957 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/simulation/modelsim/computer_top_run_msim_rtl_verilog.do" {  } { { "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/simulation/modelsim/computer_top_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/simulation/modelsim/computer_top_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/simulation/modelsim/computer_top_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1749888759146 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1749888759147 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1749888759150 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1749888759151 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top_nativelink_simulation.rpt" {  } { { "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top_nativelink_simulation.rpt" "0" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1749888759151 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1749888759151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749888759154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 14 02:12:39 2025 " "Processing ended: Sat Jun 14 02:12:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749888759154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749888759154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749888759154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1749888759154 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1749888770096 ""}
