<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>fpga on Tea Engineering Blog</title><link>https://shucksmith.uk/tags/fpga/</link><description>Recent content in fpga on Tea Engineering Blog</description><generator>Hugo -- gohugo.io</generator><language>en-uk</language><copyright>Tea Engineering Ltd.</copyright><lastBuildDate>Sun, 06 Nov 2022 18:30:00 +0000</lastBuildDate><atom:link href="https://shucksmith.uk/tags/fpga/index.xml" rel="self" type="application/rss+xml"/><item><title>FuseSoc options for SystemVerilog support in Yosys</title><link>https://shucksmith.uk/posts/2022-11-06-fusesoc-yosys-options/</link><pubDate>Sun, 06 Nov 2022 18:30:00 +0000</pubDate><guid>https://shucksmith.uk/posts/2022-11-06-fusesoc-yosys-options/</guid><description>If you get this error syntax error, unexpected TOK_ID, expecting from fusesoc invoking Yosys:
$ fusesoc run --target=orangecrab_r0.2 shuckc:fpgachess:uci ... -- Running command `tcl edalize_yosys_template.tcl' -- 1. Executing Verilog-2005 frontend: ../src/shuckc_fpgachess_uci_0/hw/fen_decode.sv Lexer warning: The SystemVerilog keyword `logic' (at ../src/shuckc_fpgachess_uci_0/hw/fen_decode.sv:3) is not recognized unless read_verilog is called with -sv! ../src/shuckc_fpgachess_uci_0/hw/fen_decode.sv:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')' make: *** [Makefile:6: shuckc_fpgachess_uci_0.json] Error 1 This is caused by the fusesoc .</description></item><item><title>Bringing up ECP5 Versa with open tools on Windows</title><link>https://shucksmith.uk/posts/2021-06-14-fpga-versa-ecp5-board-demo/</link><pubDate>Mon, 14 Jun 2021 17:00:00 +0000</pubDate><guid>https://shucksmith.uk/posts/2021-06-14-fpga-versa-ecp5-board-demo/</guid><description>Specifically the Lattice ECP5 FPGA Versa Dev Kit with part number LFE5UM-45F-VERSA-EVN which is ever so slightly different from the prjtrellis example versa5g design as it has a previous iteration of the FPGA.
I used a windows machine for this walkthrough, so most of this was setting up the host USB stack ready for OpenOCD.
FPGA Toolchain I used the YoWASP binary builds by Whitequark which are distributed as&amp;hellip; python packages and installed using pip.</description></item></channel></rss>