

================================================================
== Vivado HLS Report for 'operator_float_div10'
================================================================
* Date:           Fri Aug  3 10:39:52 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div10
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    21.443|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 20.0>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !362"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !368"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_float_div10_1) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 6 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:7765]   --->   Operation 7 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:7234->test.cpp:7777]   --->   Operation 8 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:7235->test.cpp:7777]   --->   Operation 9 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:7236->test.cpp:7777]   --->   Operation 10 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i32 %p_Val2_s to i23" [test.cpp:7237->test.cpp:7777]   --->   Operation 11 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xf_V_3_cast = zext i23 %new_mant_V to i24" [test.cpp:7782]   --->   Operation 12 'zext' 'xf_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_Val2_s, i32 21, i32 22)" [test.cpp:7783]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.64ns)   --->   "%icmp = icmp eq i2 %tmp, 0" [test.cpp:7783]   --->   Operation 14 'icmp' 'icmp' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.66ns)   --->   "%p_cast_cast = select i1 %icmp, i8 4, i8 3" [test.cpp:7783]   --->   Operation 15 'select' 'p_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.22ns)   --->   "%tmp_1 = icmp eq i8 %new_exp_V, -1" [test.cpp:7785]   --->   Operation 16 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.22ns)   --->   "%tmp_2 = icmp ugt i8 %p_cast_cast, %new_exp_V" [test.cpp:7786]   --->   Operation 17 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %p_cast_cast" [test.cpp:7789]   --->   Operation 18 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_1, i8 -1, i8 0" [test.cpp:6558->test.cpp:7810]   --->   Operation 19 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_9 = or i1 %tmp_1, %tmp_2" [test.cpp:6558->test.cpp:7810]   --->   Operation 20 'or' 'tmp_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_9, i8 %p_new_exp_V_1, i8 %new_exp_V_1" [test.cpp:6558->test.cpp:7810]   --->   Operation 21 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.06ns)   --->   "br i1 %tmp_1, label %._crit_edge416, label %_ifconv1" [test.cpp:7790]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 23 [1/1] (1.22ns)   --->   "%tmp_4 = icmp eq i8 %new_exp_V, 0" [test.cpp:7791]   --->   Operation 23 'icmp' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.22ns)   --->   "%tmp_5 = icmp ult i8 %p_cast_cast, %new_exp_V" [test.cpp:7794]   --->   Operation 24 'icmp' 'tmp_5' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%shift_V_cast_cast = select i1 %icmp, i8 3, i8 2" [test.cpp:7783]   --->   Operation 25 'select' 'shift_V_cast_cast' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.22ns)   --->   "%tmp_7 = icmp ult i8 %new_exp_V, 3" [test.cpp:7795]   --->   Operation 26 'icmp' 'tmp_7' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.39ns)   --->   "%shift_V = sub i8 2, %new_exp_V" [test.cpp:7796]   --->   Operation 27 'sub' 'shift_V' <Predicate = (!tmp_1)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -2, %new_exp_V" [test.cpp:7798]   --->   Operation 28 'add' 'shift_V_1' <Predicate = (!tmp_1)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp = xor i1 %tmp_4, true" [test.cpp:7791]   --->   Operation 29 'xor' 'sel_tmp' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp2 = and i1 %tmp_5, %sel_tmp" [test.cpp:7794]   --->   Operation 30 'and' 'sel_tmp2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_2 = select i1 %sel_tmp2, i8 %shift_V_cast_cast, i8 %shift_V_1" [test.cpp:7794]   --->   Operation 31 'select' 'shift_V_2' <Predicate = (!tmp_1)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6_demorgan = or i1 %tmp_4, %tmp_5" [test.cpp:7791]   --->   Operation 32 'or' 'sel_tmp6_demorgan' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [test.cpp:7791]   --->   Operation 33 'xor' 'sel_tmp6' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_7, %sel_tmp6" [test.cpp:7795]   --->   Operation 34 'and' 'sel_tmp7' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%shift_V_3 = select i1 %sel_tmp7, i8 %shift_V, i8 %shift_V_2" [test.cpp:7795]   --->   Operation 35 'select' 'shift_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %tmp_4, i8 1, i8 %shift_V_3" [test.cpp:7791]   --->   Operation 36 'select' 'shift_V_4' <Predicate = (!tmp_1)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %new_mant_V)" [test.cpp:7802]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.66ns)   --->   "%xf_V_1 = select i1 %tmp_4, i24 %xf_V_3_cast, i24 %tmp_s" [test.cpp:7791]   --->   Operation 38 'select' 'xf_V_1' <Predicate = (!tmp_1)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3 = zext i24 %xf_V_1 to i32" [test.cpp:7804]   --->   Operation 39 'zext' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_6 = zext i8 %shift_V_4 to i32" [test.cpp:7804]   --->   Operation 40 'zext' 'tmp_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_6_cast = zext i8 %shift_V_4 to i24" [test.cpp:7804]   --->   Operation 41 'zext' 'tmp_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_8 = lshr i24 %xf_V_1, %tmp_6_cast" [test.cpp:7804]   --->   Operation 42 'lshr' 'tmp_8' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_10 = shl i32 %tmp_3, %tmp_6" [test.cpp:7806]   --->   Operation 43 'shl' 'tmp_10' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_11 = zext i24 %tmp_8 to i28" [test.cpp:7804]   --->   Operation 44 'zext' 'tmp_11' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_13 = trunc i32 %tmp_10 to i28" [test.cpp:7806]   --->   Operation 45 'trunc' 'tmp_13' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%xf_V_2 = select i1 %tmp_7, i28 %tmp_11, i28 %tmp_13" [test.cpp:7795]   --->   Operation 46 'select' 'xf_V_2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.44ns) (out node of the LUT)   --->   "%xf_V = add i28 2, %xf_V_2" [test.cpp:7807]   --->   Operation 47 'add' 'xf_V' <Predicate = (!tmp_1)> <Delay = 2.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %xf_V, i32 27)" [test.cpp:7746->test.cpp:7761->test.cpp:7808]   --->   Operation 48 'bitselect' 'tmp_14' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i1 %tmp_14 to i3" [test.cpp:7746->test.cpp:7761->test.cpp:7808]   --->   Operation 49 'zext' 'd_chunk_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (3.39ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:7747->test.cpp:7761->test.cpp:7808]   --->   Operation 50 'call' 'call_ret_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret_i_i, 1" [test.cpp:7747->test.cpp:7761->test.cpp:7808]   --->   Operation 51 'extractvalue' 'r_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_22_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 24, i32 26) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 52 'partselect' 'p_Result_22_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (3.39ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_i_i, i3 %r_V) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 53 'call' 'call_ret4_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%r_V_ret3_i_i = extractvalue { i3, i3 } %call_ret4_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 54 'extractvalue' 'r_V_ret3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_22_1_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 21, i32 23) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 55 'partselect' 'p_Result_22_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (3.39ns)   --->   "%call_ret4_1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_1_i_i, i3 %r_V_ret3_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 56 'call' 'call_ret4_1_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 57 'extractvalue' 'q_chunk_V_ret2_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%r_V_ret3_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 58 'extractvalue' 'r_V_ret3_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_22_2_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 18, i32 20) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 59 'partselect' 'p_Result_22_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (3.39ns)   --->   "%call_ret4_2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_2_i_i, i3 %r_V_ret3_1_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 60 'call' 'call_ret4_2_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 61 'extractvalue' 'q_chunk_V_ret2_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_ret3_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 62 'extractvalue' 'r_V_ret3_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_22_3_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 15, i32 17) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 63 'partselect' 'p_Result_22_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_22_4_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 12, i32 14) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 64 'partselect' 'p_Result_22_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_22_5_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 9, i32 11) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 65 'partselect' 'p_Result_22_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_22_6_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 6, i32 8) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 66 'partselect' 'p_Result_22_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_22_7_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 3, i32 5) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 67 'partselect' 'p_Result_22_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i28 %xf_V to i3" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 68 'trunc' 'tmp_15' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i3 %q_chunk_V_ret2_1_i_i to i2" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 69 'trunc' 'tmp_16' <Predicate = (!tmp_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 21.4>
ST_2 : Operation 70 [1/1] (3.39ns)   --->   "%call_ret4_3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_3_i_i, i3 %r_V_ret3_2_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 70 'call' 'call_ret4_3_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 71 'extractvalue' 'q_chunk_V_ret2_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%r_V_ret3_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 72 'extractvalue' 'r_V_ret3_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (3.39ns)   --->   "%call_ret4_4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_4_i_i, i3 %r_V_ret3_3_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 73 'call' 'call_ret4_4_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 74 'extractvalue' 'q_chunk_V_ret2_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%r_V_ret3_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 75 'extractvalue' 'r_V_ret3_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (3.39ns)   --->   "%call_ret4_5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_5_i_i, i3 %r_V_ret3_4_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 76 'call' 'call_ret4_5_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 77 'extractvalue' 'q_chunk_V_ret2_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%r_V_ret3_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 78 'extractvalue' 'r_V_ret3_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (3.39ns)   --->   "%call_ret4_6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_6_i_i, i3 %r_V_ret3_5_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 79 'call' 'call_ret4_6_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 80 'extractvalue' 'q_chunk_V_ret2_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%r_V_ret3_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 81 'extractvalue' 'r_V_ret3_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (3.39ns)   --->   "%call_ret4_7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_7_i_i, i3 %r_V_ret3_6_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 82 'call' 'call_ret4_7_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 83 'extractvalue' 'q_chunk_V_ret2_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_ret3_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 84 'extractvalue' 'r_V_ret3_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (3.39ns)   --->   "%call_ret4_8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %tmp_15, i3 %r_V_ret3_7_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 85 'call' 'call_ret4_8_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_8_i_i = extractvalue { i3, i3 } %call_ret4_8_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 86 'extractvalue' 'q_chunk_V_ret2_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%new_mant_V_1 = call i23 @_ssdm_op_BitConcatenate.i23.i2.i3.i3.i3.i3.i3.i3.i3(i2 %tmp_16, i3 %q_chunk_V_ret2_2_i_i, i3 %q_chunk_V_ret2_3_i_i, i3 %q_chunk_V_ret2_4_i_i, i3 %q_chunk_V_ret2_5_i_i, i3 %q_chunk_V_ret2_6_i_i, i3 %q_chunk_V_ret2_7_i_i, i3 %q_chunk_V_ret2_8_i_i)" [test.cpp:7808]   --->   Operation 87 'bitconcatenate' 'new_mant_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.06ns)   --->   "br label %._crit_edge416" [test.cpp:7809]   --->   Operation 88 'br' <Predicate = (!tmp_1)> <Delay = 1.06>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i23 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 89 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:6559->test.cpp:7810]   --->   Operation 90 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_s to float" [test.cpp:6560->test.cpp:7810]   --->   Operation 91 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:7811]   --->   Operation 92 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 20ns
The critical path consists of the following:
	wire read on port 'in_r' [5]  (0 ns)
	'icmp' operation ('icmp', test.cpp:7783) [13]  (0.644 ns)
	'select' operation ('p_cast_cast', test.cpp:7783) [14]  (0.66 ns)
	'icmp' operation ('tmp_5', test.cpp:7794) [24]  (1.22 ns)
	'and' operation ('sel_tmp2', test.cpp:7794) [30]  (0 ns)
	'select' operation ('shift.V', test.cpp:7794) [31]  (0.74 ns)
	'select' operation ('shift.V', test.cpp:7795) [35]  (0 ns)
	'select' operation ('shift.V', test.cpp:7791) [36]  (0.74 ns)
	'lshr' operation ('tmp_8', test.cpp:7804) [42]  (0 ns)
	'select' operation ('xf.V', test.cpp:7795) [46]  (0 ns)
	'add' operation ('xf.V', test.cpp:7807) [47]  (2.45 ns)
	'call' operation ('call_ret_i_i', test.cpp:7747->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' [50]  (3.4 ns)
	'call' operation ('call_ret4_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' [53]  (3.4 ns)
	'call' operation ('call_ret4_1_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' [56]  (3.4 ns)
	'call' operation ('call_ret4_2_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' [60]  (3.4 ns)

 <State 2>: 21.4ns
The critical path consists of the following:
	'call' operation ('call_ret4_3_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' [64]  (3.4 ns)
	'call' operation ('call_ret4_4_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' [68]  (3.4 ns)
	'call' operation ('call_ret4_5_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' [72]  (3.4 ns)
	'call' operation ('call_ret4_6_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' [76]  (3.4 ns)
	'call' operation ('call_ret4_7_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' [80]  (3.4 ns)
	'call' operation ('call_ret4_8_i_i', test.cpp:7753->test.cpp:7761->test.cpp:7808) to 'lut_div5_chunk' [84]  (3.4 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', test.cpp:7237->test.cpp:7777) ('new_mant.V', test.cpp:7808) [90]  (1.06 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
