#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 17 15:37:50 2019
# Process ID: 8696
# Current directory: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9308 C:\Users\FoersterGame\Documents\GitHub\ENES246\12ControlPathDoesDonts\6_ResetAsyncModule\reset.xpr
# Log file: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/vivado.log
# Journal file: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule'
INFO: [Project 1-313] Project file moved from 'C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_Example' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 17 15:39:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/synth_1/runme.log
[Sun Mar 17 15:39:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 17 15:42:02 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/synth_1/runme.log
[Sun Mar 17 15:42:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/clkDivider.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/clkDivider.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/clkDivider.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/clkDivider.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: clkDivider
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1808.246 ; gain = 98.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clkDivider' [C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.srcs/sources_1/imports/clockTest/ClkDivider.sv:3]
WARNING: [Synth 8-87] always_comb on 'count_up_reg' did not result in combinational logic [C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.srcs/sources_1/imports/clockTest/ClkDivider.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'clkDivider' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.srcs/sources_1/imports/clockTest/ClkDivider.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1846.125 ; gain = 136.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1846.211 ; gain = 136.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1846.211 ; gain = 136.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.srcs/constrs_1/imports/clockTest/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.srcs/constrs_1/imports/clockTest/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2219.871 ; gain = 509.945
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2219.871 ; gain = 509.945
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 17 15:46:06 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/synth_1/runme.log
[Sun Mar 17 15:46:06 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/clkDivider.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 17 15:48:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/synth_1/runme.log
[Sun Mar 17 15:48:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 17 15:49:46 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/synth_1/runme.log
[Sun Mar 17 15:49:46 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/clkDivider.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 17 15:59:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 17 16:03:06 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/synth_1/runme.log
[Sun Mar 17 16:03:06 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/6_ResetAsyncModule/reset.runs/impl_1/clkDivider.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 17 16:04:51 2019...
