

================================================================
== Vitis HLS Report for 'make_win97'
================================================================
* Date:           Mon Oct 27 19:18:39 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.676 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      149|    71294|  1.490 us|  0.713 ms|  149|  71294|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_make_win97_Pipeline_win9x9_read_pix_fu_126  |make_win97_Pipeline_win9x9_read_pix  |      147|    71292|  1.470 us|  0.713 ms|  147|  71292|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      66|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|    3227|    1481|    -|
|Memory           |        8|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|      40|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|     0|    3267|    1612|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_make_win97_Pipeline_win9x9_read_pix_fu_126  |make_win97_Pipeline_win9x9_read_pix  |        0|   0|  3227|  1431|    0|
    |mul_9ns_9ns_17_1_1_U139                         |mul_9ns_9ns_17_1_1                   |        0|   0|     0|    50|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|   0|  3227|  1481|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lb1_U    |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   32|     1|          896|
    |lb1_1_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   32|     1|          896|
    |lb1_2_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   32|     1|          896|
    |lb1_3_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   32|     1|          896|
    |lb1_4_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   32|     1|          896|
    |lb1_5_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   32|     1|          896|
    |lb1_6_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   32|     1|          896|
    |lb1_7_U  |make_win97_lb1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    28|   32|     1|          896|
    +---------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                 |        8|  0|   0|    0|   224|  256|     8|         7168|
    +---------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |PH_fu_181_p2         |         +|   0|  0|  16|           9|           4|
    |PW_fu_190_p2         |         +|   0|  0|  16|           9|           4|
    |add_ln962_fu_145_p2  |         +|   0|  0|  16|           9|           5|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |th_eff_fu_169_p3     |    select|   0|  0|   8|           1|           8|
    |xor_ln962_fu_163_p2  |       xor|   0|  0|   8|           8|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  66|          37|          24|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |ap_done               |   9|          2|    1|          2|
    |h0_c_blk_n            |   9|          2|    1|          2|
    |s_pix_i_read          |   9|          2|    1|          2|
    |s_win_i_write         |   9|          2|    1|          2|
    |tw_eff_loc_i_c_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  65|         14|    6|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |PH_reg_216                                                   |   9|   0|    9|          0|
    |PW_reg_222                                                   |   9|   0|    9|          0|
    |ap_CS_fsm                                                    |   3|   0|    3|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |grp_make_win97_Pipeline_win9x9_read_pix_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln145_reg_227                                            |  17|   0|   17|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  40|   0|   40|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+------+------------+----------------+--------------+
|           RTL Ports           | Dir | Bits |  Protocol  |  Source Object |    C Type    |
+-------------------------------+-----+------+------------+----------------+--------------+
|ap_clk                         |   in|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_rst                         |   in|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_start                       |   in|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_done                        |  out|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_continue                    |   in|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_idle                        |  out|     1|  ap_ctrl_hs|      make_win97|  return value|
|ap_ready                       |  out|     1|  ap_ctrl_hs|      make_win97|  return value|
|s_pix_i_dout                   |   in|    32|     ap_fifo|         s_pix_i|       pointer|
|s_pix_i_num_data_valid         |   in|    11|     ap_fifo|         s_pix_i|       pointer|
|s_pix_i_fifo_cap               |   in|    11|     ap_fifo|         s_pix_i|       pointer|
|s_pix_i_empty_n                |   in|     1|     ap_fifo|         s_pix_i|       pointer|
|s_pix_i_read                   |  out|     1|     ap_fifo|         s_pix_i|       pointer|
|s_win_i_din                    |  out|  2593|     ap_fifo|         s_win_i|       pointer|
|s_win_i_num_data_valid         |   in|     7|     ap_fifo|         s_win_i|       pointer|
|s_win_i_fifo_cap               |   in|     7|     ap_fifo|         s_win_i|       pointer|
|s_win_i_full_n                 |   in|     1|     ap_fifo|         s_win_i|       pointer|
|s_win_i_write                  |  out|     1|     ap_fifo|         s_win_i|       pointer|
|h0                             |   in|     9|     ap_none|              h0|       pointer|
|p_read                         |   in|     8|     ap_none|          p_read|        scalar|
|h0_c_din                       |  out|     9|     ap_fifo|            h0_c|       pointer|
|h0_c_num_data_valid            |   in|     2|     ap_fifo|            h0_c|       pointer|
|h0_c_fifo_cap                  |   in|     2|     ap_fifo|            h0_c|       pointer|
|h0_c_full_n                    |   in|     1|     ap_fifo|            h0_c|       pointer|
|h0_c_write                     |  out|     1|     ap_fifo|            h0_c|       pointer|
|tw_eff_loc_i_c_din             |  out|     8|     ap_fifo|  tw_eff_loc_i_c|       pointer|
|tw_eff_loc_i_c_num_data_valid  |   in|     2|     ap_fifo|  tw_eff_loc_i_c|       pointer|
|tw_eff_loc_i_c_fifo_cap        |   in|     2|     ap_fifo|  tw_eff_loc_i_c|       pointer|
|tw_eff_loc_i_c_full_n          |   in|     1|     ap_fifo|  tw_eff_loc_i_c|       pointer|
|tw_eff_loc_i_c_write           |  out|     1|     ap_fifo|  tw_eff_loc_i_c|       pointer|
+-------------------------------+-----+------+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.volatile.i9P0A, i9 %h0"   --->   Operation 5 'read' 'h0_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %tw_eff_loc_i_c, i8 %p_read_1"   --->   Operation 6 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i9P0A, i9 %h0_c, i9 %h0_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.23ns)   --->   "%lb1 = alloca i64 1" [src/srcnn.cpp:131->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 8 'alloca' 'lb1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 9 [1/1] (1.23ns)   --->   "%lb1_1 = alloca i64 1" [src/srcnn.cpp:131->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 9 'alloca' 'lb1_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 10 [1/1] (1.23ns)   --->   "%lb1_2 = alloca i64 1" [src/srcnn.cpp:131->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 10 'alloca' 'lb1_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%lb1_3 = alloca i64 1" [src/srcnn.cpp:131->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 11 'alloca' 'lb1_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%lb1_4 = alloca i64 1" [src/srcnn.cpp:131->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 12 'alloca' 'lb1_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%lb1_5 = alloca i64 1" [src/srcnn.cpp:131->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 13 'alloca' 'lb1_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%lb1_6 = alloca i64 1" [src/srcnn.cpp:131->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 14 'alloca' 'lb1_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 15 [1/1] (1.23ns)   --->   "%lb1_7 = alloca i64 1" [src/srcnn.cpp:131->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 15 'alloca' 'lb1_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_1 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln962 = add i9 %h0_read, i9 16" [src/srcnn.cpp:962]   --->   Operation 16 'add' 'add_ln962' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node PH)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln962, i32 8" [src/srcnn.cpp:962]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node PH)   --->   "%trunc_ln961 = trunc i9 %h0_read" [src/srcnn.cpp:961]   --->   Operation 18 'trunc' 'trunc_ln961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node PH)   --->   "%xor_ln962 = xor i8 %trunc_ln961, i8 255" [src/srcnn.cpp:962]   --->   Operation 19 'xor' 'xor_ln962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node PH)   --->   "%th_eff = select i1 %tmp, i8 %xor_ln962, i8 16" [src/srcnn.cpp:962]   --->   Operation 20 'select' 'th_eff' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node PH)   --->   "%th_eff_cast_i = zext i8 %th_eff" [src/srcnn.cpp:962]   --->   Operation 21 'zext' 'th_eff_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns) (out node of the LUT)   --->   "%PH = add i9 %th_eff_cast_i, i9 12" [src/srcnn.cpp:124->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 22 'add' 'PH' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.50>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_cast = zext i8 %p_read_1"   --->   Operation 23 'zext' 'p_read_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.76ns)   --->   "%PW = add i9 %p_read_cast, i9 12" [src/srcnn.cpp:125->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 24 'add' 'PW' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i9 %PH" [src/srcnn.cpp:145->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 25 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i9 %PW" [src/srcnn.cpp:145->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 26 'zext' 'zext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.74ns)   --->   "%mul_ln145 = mul i17 %zext_ln145, i17 %zext_ln145_1" [src/srcnn.cpp:145->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 27 'mul' 'mul_ln145' <Predicate = true> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 28 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln145 = call void @make_win97_Pipeline_win9x9_read_pix, i17 %mul_ln145, i9 %PW, i32 %s_pix_i, i32 %lb1_7, i32 %lb1_6, i32 %lb1_5, i32 %lb1_4, i32 %lb1_3, i32 %lb1_2, i32 %lb1_1, i32 %lb1, i9 %PH, i2593 %s_win_i" [src/srcnn.cpp:145->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 29 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tw_eff_loc_i_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2593 %s_win_i, void @empty_17, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_pix_i, void @empty_17, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln132 = specmemcore void @_ssdm_op_SpecMemCore, i32 %lb1_7, i64 666, i64 22, i64 18446744073709551615" [src/srcnn.cpp:132->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 34 'specmemcore' 'specmemcore_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln132 = specmemcore void @_ssdm_op_SpecMemCore, i32 %lb1_6, i64 666, i64 22, i64 18446744073709551615" [src/srcnn.cpp:132->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 35 'specmemcore' 'specmemcore_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln132 = specmemcore void @_ssdm_op_SpecMemCore, i32 %lb1_5, i64 666, i64 22, i64 18446744073709551615" [src/srcnn.cpp:132->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 36 'specmemcore' 'specmemcore_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln132 = specmemcore void @_ssdm_op_SpecMemCore, i32 %lb1_4, i64 666, i64 22, i64 18446744073709551615" [src/srcnn.cpp:132->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 37 'specmemcore' 'specmemcore_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln132 = specmemcore void @_ssdm_op_SpecMemCore, i32 %lb1_3, i64 666, i64 22, i64 18446744073709551615" [src/srcnn.cpp:132->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 38 'specmemcore' 'specmemcore_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln132 = specmemcore void @_ssdm_op_SpecMemCore, i32 %lb1_2, i64 666, i64 22, i64 18446744073709551615" [src/srcnn.cpp:132->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 39 'specmemcore' 'specmemcore_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln132 = specmemcore void @_ssdm_op_SpecMemCore, i32 %lb1_1, i64 666, i64 22, i64 18446744073709551615" [src/srcnn.cpp:132->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 40 'specmemcore' 'specmemcore_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln132 = specmemcore void @_ssdm_op_SpecMemCore, i32 %lb1, i64 666, i64 22, i64 18446744073709551615" [src/srcnn.cpp:132->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 41 'specmemcore' 'specmemcore_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln145 = call void @make_win97_Pipeline_win9x9_read_pix, i17 %mul_ln145, i9 %PW, i32 %s_pix_i, i32 %lb1_7, i32 %lb1_6, i32 %lb1_5, i32 %lb1_4, i32 %lb1_3, i32 %lb1_2, i32 %lb1_1, i32 %lb1, i9 %PH, i2593 %s_win_i" [src/srcnn.cpp:145->src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 42 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln413 = ret" [src/srcnn.cpp:413->src/srcnn.cpp:983->src/srcnn.cpp:969]   --->   Operation 43 'ret' 'ret_ln413' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_pix_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_win_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ h0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h0_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tw_eff_loc_i_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1          (read         ) [ 0010]
h0_read           (read         ) [ 0000]
write_ln0         (write        ) [ 0000]
write_ln0         (write        ) [ 0000]
lb1               (alloca       ) [ 0011]
lb1_1             (alloca       ) [ 0011]
lb1_2             (alloca       ) [ 0011]
lb1_3             (alloca       ) [ 0011]
lb1_4             (alloca       ) [ 0011]
lb1_5             (alloca       ) [ 0011]
lb1_6             (alloca       ) [ 0011]
lb1_7             (alloca       ) [ 0011]
add_ln962         (add          ) [ 0000]
tmp               (bitselect    ) [ 0000]
trunc_ln961       (trunc        ) [ 0000]
xor_ln962         (xor          ) [ 0000]
th_eff            (select       ) [ 0000]
th_eff_cast_i     (zext         ) [ 0000]
PH                (add          ) [ 0011]
p_read_cast       (zext         ) [ 0000]
PW                (add          ) [ 0001]
zext_ln145        (zext         ) [ 0000]
zext_ln145_1      (zext         ) [ 0000]
mul_ln145         (mul          ) [ 0001]
empty             (wait         ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specmemcore_ln132 (specmemcore  ) [ 0000]
specmemcore_ln132 (specmemcore  ) [ 0000]
specmemcore_ln132 (specmemcore  ) [ 0000]
specmemcore_ln132 (specmemcore  ) [ 0000]
specmemcore_ln132 (specmemcore  ) [ 0000]
specmemcore_ln132 (specmemcore  ) [ 0000]
specmemcore_ln132 (specmemcore  ) [ 0000]
specmemcore_ln132 (specmemcore  ) [ 0000]
call_ln145        (call         ) [ 0000]
ret_ln413         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_pix_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_pix_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_win_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_win_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h0_c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0_c"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tw_eff_loc_i_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tw_eff_loc_i_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="make_win97_Pipeline_win9x9_read_pix"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="lb1_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lb1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="lb1_1_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lb1_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="lb1_2_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lb1_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="lb1_3_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lb1_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="lb1_4_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lb1_4/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="lb1_5_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lb1_5/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="lb1_6_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lb1_6/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="lb1_7_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lb1_7/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="h0_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="0" index="1" bw="9" slack="0"/>
<pin id="107" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="9" slack="0"/>
<pin id="121" dir="0" index="2" bw="9" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_make_win97_Pipeline_win9x9_read_pix_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="17" slack="0"/>
<pin id="129" dir="0" index="2" bw="9" slack="0"/>
<pin id="130" dir="0" index="3" bw="32" slack="0"/>
<pin id="131" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="12" bw="9" slack="1"/>
<pin id="140" dir="0" index="13" bw="2593" slack="0"/>
<pin id="141" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln145/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln962_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="6" slack="0"/>
<pin id="148" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln962/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="9" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln961_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln961/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="xor_ln962_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln962/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="th_eff_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="th_eff/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="th_eff_cast_i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="th_eff_cast_i/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="PH_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="PH/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_read_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read_cast/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="PW_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="0"/>
<pin id="193" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="PW/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln145_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="1"/>
<pin id="199" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln145_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mul_ln145_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="0" index="1" bw="9" slack="0"/>
<pin id="207" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln145/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="p_read_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="PH_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="1"/>
<pin id="218" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="PH "/>
</bind>
</comp>

<comp id="222" class="1005" name="PW_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="1"/>
<pin id="224" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="PW "/>
</bind>
</comp>

<comp id="227" class="1005" name="mul_ln145_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="17" slack="1"/>
<pin id="229" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln145 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="98" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="104" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="126" pin=13"/></net>

<net id="149"><net_src comp="104" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="145" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="104" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="151" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="163" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="190" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="203"><net_src comp="190" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="197" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="204" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="214"><net_src comp="98" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="219"><net_src comp="181" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="126" pin=12"/></net>

<net id="225"><net_src comp="190" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="230"><net_src comp="204" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="126" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_pix_i | {}
	Port: s_win_i | {2 3 }
	Port: h0_c | {1 }
	Port: tw_eff_loc_i_c | {1 }
 - Input state : 
	Port: make_win97 : s_pix_i | {2 3 }
	Port: make_win97 : h0 | {1 }
	Port: make_win97 : p_read | {1 }
  - Chain level:
	State 1
		tmp : 1
		xor_ln962 : 1
		th_eff : 1
		th_eff_cast_i : 2
		PH : 3
	State 2
		PW : 1
		zext_ln145_1 : 2
		mul_ln145 : 3
		call_ln145 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_make_win97_Pipeline_win9x9_read_pix_fu_126 |    0    |  3.416  |   3285  |   1279  |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    mul   |                mul_ln145_fu_204                |    0    |    0    |    0    |    50   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                add_ln962_fu_145                |    0    |    0    |    0    |    16   |
|    add   |                    PH_fu_181                   |    0    |    0    |    0    |    15   |
|          |                    PW_fu_190                   |    0    |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    xor   |                xor_ln962_fu_163                |    0    |    0    |    0    |    8    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|  select  |                  th_eff_fu_169                 |    0    |    0    |    0    |    8    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   read   |               p_read_1_read_fu_98              |    0    |    0    |    0    |    0    |
|          |               h0_read_read_fu_104              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   write  |             write_ln0_write_fu_110             |    0    |    0    |    0    |    0    |
|          |             write_ln0_write_fu_118             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
| bitselect|                   tmp_fu_151                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln961_fu_159               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |              th_eff_cast_i_fu_177              |    0    |    0    |    0    |    0    |
|   zext   |               p_read_cast_fu_187               |    0    |    0    |    0    |    0    |
|          |                zext_ln145_fu_197               |    0    |    0    |    0    |    0    |
|          |               zext_ln145_1_fu_200              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    0    |  3.416  |   3285  |   1391  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
| lb1 |    1   |    0   |    0   |
|lb1_1|    1   |    0   |    0   |
|lb1_2|    1   |    0   |    0   |
|lb1_3|    1   |    0   |    0   |
|lb1_4|    1   |    0   |    0   |
|lb1_5|    1   |    0   |    0   |
|lb1_6|    1   |    0   |    0   |
|lb1_7|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    8   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    PH_reg_216   |    9   |
|    PW_reg_222   |    9   |
|mul_ln145_reg_227|   17   |
| p_read_1_reg_211|    8   |
+-----------------+--------+
|      Total      |   43   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
| grp_make_win97_Pipeline_win9x9_read_pix_fu_126 |  p1  |   2  |  17  |   34   ||    9    |
| grp_make_win97_Pipeline_win9x9_read_pix_fu_126 |  p2  |   2  |   9  |   18   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   52   ||  0.854  ||    18   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    3   |  3285  |  1391  |
|   Memory  |    8   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |    -   |   43   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    0   |    4   |  3328  |  1409  |
+-----------+--------+--------+--------+--------+--------+
