# DDR_PHY_CTRL Register Reference

> Base Address: `0x40000000`

DDR PHY Controller Register Block

## Address Map

| Register | Offset | Access | Description |
|:---------|:-------|:------:|:------------|
| PHY_CONFIG | 0x0 | RW | PHY Configuration Register |
| PHY_STATUS | 0x4 | RO | PHY Status Register |

## Register Details

## PHY_CONFIG (0x0)

**Access:** RW

**Description:** PHY Configuration Register

### Bit Fields

| Bits | Name | Access | Reset | Description |
|:-----|:-----|:------:|:------|:------------|
| [3:1] | calibration_mode | RW | 0x2 | Calibration mode selection |
| [0] | enable | RW | 0x0 | PHY enable signal |

---

## PHY_STATUS (0x4)

**Access:** RO

**Description:** PHY Status Register

### Bit Fields

| Bits | Name | Access | Reset | Description |
|:-----|:-----|:------:|:------|:------------|
| [15:8] | error_count | RO | 0x0 | Error counter value |
| [0] | lock_status | RO | 0x0 | PLL lock status indicator |

---

*Auto-generated by LazySOC*