// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_probe_timer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng2timer_clearProbeTimer_dout,
        rxEng2timer_clearProbeTimer_empty_n,
        rxEng2timer_clearProbeTimer_read,
        txEng2timer_setProbeTimer_dout,
        txEng2timer_setProbeTimer_empty_n,
        txEng2timer_setProbeTimer_read,
        probeTimer2eventEng_setEvent_din,
        probeTimer2eventEng_setEvent_full_n,
        probeTimer2eventEng_setEvent_write
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] rxEng2timer_clearProbeTimer_dout;
input   rxEng2timer_clearProbeTimer_empty_n;
output   rxEng2timer_clearProbeTimer_read;
input  [15:0] txEng2timer_setProbeTimer_dout;
input   txEng2timer_setProbeTimer_empty_n;
output   txEng2timer_setProbeTimer_read;
output  [127:0] probeTimer2eventEng_setEvent_din;
input   probeTimer2eventEng_setEvent_full_n;
output   probeTimer2eventEng_setEvent_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng2timer_clearProbeTimer_read;
reg txEng2timer_setProbeTimer_read;
reg probeTimer2eventEng_setEvent_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] pt_WaitForWrite_load_reg_321;
reg   [0:0] tmp_i_reg_325;
reg   [0:0] tmp_i_274_reg_334;
reg    ap_predicate_op48_read_state2;
reg    ap_predicate_op56_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg   [0:0] pt_WaitForWrite_load_reg_321_pp0_iter1_reg;
reg   [0:0] tmp_i_reg_325_pp0_iter1_reg;
reg   [0:0] probeTimerTable_active_load_reg_351;
reg   [0:0] tmp_23_i_reg_355;
wire   [0:0] or_ln101_fu_290_p2;
reg    ap_predicate_op74_write_state4;
reg    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state5_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg   [0:0] pt_WaitForWrite;
reg   [15:0] pt_updSessionID_V;
reg   [15:0] pt_prevSessionID_V;
reg   [9:0] probeTimerTable_time_V_address0;
reg    probeTimerTable_time_V_ce0;
reg    probeTimerTable_time_V_we0;
reg   [31:0] probeTimerTable_time_V_d0;
wire   [9:0] probeTimerTable_time_V_address1;
reg    probeTimerTable_time_V_ce1;
wire   [31:0] probeTimerTable_time_V_q1;
reg   [9:0] probeTimerTable_active_address0;
reg    probeTimerTable_active_ce0;
reg    probeTimerTable_active_we0;
wire   [0:0] probeTimerTable_active_q0;
wire   [9:0] probeTimerTable_active_address1;
reg    probeTimerTable_active_ce1;
reg    probeTimerTable_active_we1;
reg   [15:0] pt_currSessionID_V;
reg    txEng2timer_setProbeTimer_blk_n;
wire    ap_block_pp0_stage1;
reg    rxEng2timer_clearProbeTimer_blk_n;
reg    probeTimer2eventEng_setEvent_blk_n;
reg   [15:0] checkID_V_2_reg_165;
wire   [0:0] pt_WaitForWrite_load_load_fu_189_p1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] pt_WaitForWrite_load_reg_321_pp0_iter2_reg;
wire   [0:0] tmp_i_nbreadreq_fu_68_p3;
reg   [0:0] tmp_i_reg_325_pp0_iter2_reg;
wire   [0:0] tmp_i_274_nbreadreq_fu_76_p3;
wire   [63:0] zext_ln534_15_fu_261_p1;
reg   [63:0] zext_ln534_15_reg_341;
reg   [9:0] probeTimerTable_active_addr_1_reg_346;
reg   [9:0] probeTimerTable_active_addr_1_reg_346_pp0_iter1_reg;
reg   [0:0] probeTimerTable_active_load_reg_351_pp0_iter2_reg;
wire   [0:0] tmp_23_i_nbwritereq_fu_96_p3;
reg   [0:0] tmp_23_i_reg_355_pp0_iter2_reg;
reg   [9:0] probeTimerTable_time_V_addr_1_reg_359;
reg   [9:0] probeTimerTable_time_V_addr_1_reg_359_pp0_iter2_reg;
reg   [31:0] probeTimerTable_time_V_load_reg_365;
reg   [0:0] or_ln101_reg_370;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage1_subdone;
reg   [15:0] ap_phi_mux_checkID_V_2_phi_fu_168_p4;
reg   [15:0] ap_phi_reg_pp0_iter0_checkID_V_2_reg_165;
wire   [0:0] ap_phi_reg_pp0_iter0_fastResume_reg_176;
reg   [0:0] ap_phi_reg_pp0_iter1_fastResume_reg_176;
wire   [63:0] zext_ln534_fu_237_p1;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln874_fu_231_p2;
wire   [15:0] add_ln692_fu_249_p2;
wire   [15:0] select_ln92_fu_217_p3;
reg    ap_block_pp0_stage1_01001;
wire   [31:0] add_ln692_1_fu_315_p2;
wire   [15:0] add_ln691_fu_205_p2;
wire   [0:0] icmp_ln870_fu_211_p2;
wire   [0:0] icmp_ln870_76_fu_284_p2;
wire   [47:0] shl_ln_fu_296_p3;
wire   [47:0] or_ln174_fu_304_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op40_store_state1;
reg    ap_enable_operation_40;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op65_load_state3;
reg    ap_enable_operation_65;
reg    ap_enable_state3_pp0_iter1_stage0;
reg    ap_predicate_op67_load_state4;
reg    ap_enable_operation_67;
reg    ap_enable_state4_pp0_iter1_stage1;
reg    ap_predicate_op76_store_state5;
reg    ap_enable_operation_76;
reg    ap_enable_state5_pp0_iter2_stage1;
reg    ap_predicate_op78_store_state5;
reg    ap_enable_operation_78;
reg    ap_predicate_op42_store_state1;
reg    ap_enable_operation_42;
reg    ap_predicate_op53_load_state2;
reg    ap_enable_operation_53;
reg    ap_enable_state2_pp0_iter0_stage1;
reg    ap_predicate_op60_load_state3;
reg    ap_enable_operation_60;
reg    ap_predicate_op81_store_state6;
reg    ap_enable_operation_81;
reg    ap_enable_state6_pp0_iter2_stage0;
wire    ap_enable_pp0;
reg    ap_condition_56;
reg    ap_condition_104;
reg    ap_condition_415;
reg    ap_condition_420;
reg    ap_condition_179;
reg    ap_condition_427;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 pt_WaitForWrite = 1'd0;
#0 pt_updSessionID_V = 16'd0;
#0 pt_prevSessionID_V = 16'd0;
#0 pt_currSessionID_V = 16'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

toe_top_retransmit_timer_retransmitTimerTable_type #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
probeTimerTable_time_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(probeTimerTable_time_V_address0),
    .ce0(probeTimerTable_time_V_ce0),
    .we0(probeTimerTable_time_V_we0),
    .d0(probeTimerTable_time_V_d0),
    .address1(probeTimerTable_time_V_address1),
    .ce1(probeTimerTable_time_V_ce1),
    .q1(probeTimerTable_time_V_q1)
);

toe_top_tx_sar_table_tx_table_finReady #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
probeTimerTable_active_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(probeTimerTable_active_address0),
    .ce0(probeTimerTable_active_ce0),
    .we0(probeTimerTable_active_we0),
    .d0(1'd0),
    .q0(probeTimerTable_active_q0),
    .address1(probeTimerTable_active_address1),
    .ce1(probeTimerTable_active_ce1),
    .we1(probeTimerTable_active_we1),
    .d1(1'd1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_104)) begin
        if ((1'b1 == ap_condition_56)) begin
            ap_phi_reg_pp0_iter1_fastResume_reg_176 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_fastResume_reg_176 <= ap_phi_reg_pp0_iter0_fastResume_reg_176;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_104)) begin
        if ((1'b1 == ap_condition_56)) begin
            checkID_V_2_reg_165 <= rxEng2timer_clearProbeTimer_dout;
        end else if ((1'b1 == 1'b1)) begin
            checkID_V_2_reg_165 <= ap_phi_reg_pp0_iter0_checkID_V_2_reg_165;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_420)) begin
            pt_WaitForWrite <= 1'd0;
        end else if ((1'b1 == ap_condition_415)) begin
            pt_WaitForWrite <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_427)) begin
            pt_prevSessionID_V <= add_ln692_fu_249_p2;
        end else if ((1'b1 == ap_condition_179)) begin
            pt_prevSessionID_V <= ap_phi_mux_checkID_V_2_phi_fu_168_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_i_274_nbreadreq_fu_76_p3 == 1'd0) & (tmp_i_nbreadreq_fu_68_p3 == 1'd0) & (pt_WaitForWrite_load_load_fu_189_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter0_checkID_V_2_reg_165 <= pt_currSessionID_V;
        pt_currSessionID_V <= select_ln92_fu_217_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_23_i_reg_355 == 1'd1) & (probeTimerTable_active_load_reg_351 == 1'd1) & (tmp_i_reg_325_pp0_iter1_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        or_ln101_reg_370 <= or_ln101_fu_290_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_325 == 1'd0) & (pt_WaitForWrite_load_reg_321 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        probeTimerTable_active_addr_1_reg_346 <= zext_ln534_15_fu_261_p1;
        zext_ln534_15_reg_341[15 : 0] <= zext_ln534_15_fu_261_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        probeTimerTable_active_addr_1_reg_346_pp0_iter1_reg <= probeTimerTable_active_addr_1_reg_346;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_325 == 1'd0) & (pt_WaitForWrite_load_reg_321 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimerTable_active_load_reg_351 <= probeTimerTable_active_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimerTable_active_load_reg_351_pp0_iter2_reg <= probeTimerTable_active_load_reg_351;
        probeTimerTable_time_V_addr_1_reg_359_pp0_iter2_reg <= probeTimerTable_time_V_addr_1_reg_359;
        pt_WaitForWrite_load_reg_321 <= pt_WaitForWrite;
        pt_WaitForWrite_load_reg_321_pp0_iter1_reg <= pt_WaitForWrite_load_reg_321;
        pt_WaitForWrite_load_reg_321_pp0_iter2_reg <= pt_WaitForWrite_load_reg_321_pp0_iter1_reg;
        tmp_23_i_reg_355_pp0_iter2_reg <= tmp_23_i_reg_355;
        tmp_i_reg_325_pp0_iter1_reg <= tmp_i_reg_325;
        tmp_i_reg_325_pp0_iter2_reg <= tmp_i_reg_325_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_325 == 1'd0) & (pt_WaitForWrite_load_reg_321 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_23_i_nbwritereq_fu_96_p3 == 1'd1) & (probeTimerTable_active_q0 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimerTable_time_V_addr_1_reg_359 <= zext_ln534_15_reg_341;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_23_i_reg_355 == 1'd1) & (probeTimerTable_active_load_reg_351 == 1'd1) & (tmp_i_reg_325_pp0_iter1_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        probeTimerTable_time_V_load_reg_365 <= probeTimerTable_time_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_325 == 1'd1) & (pt_WaitForWrite_load_reg_321 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        pt_updSessionID_V <= txEng2timer_setProbeTimer_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_325 == 1'd0) & (pt_WaitForWrite_load_reg_321 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (probeTimerTable_active_q0 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_23_i_reg_355 <= probeTimer2eventEng_setEvent_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_i_nbreadreq_fu_68_p3 == 1'd0) & (pt_WaitForWrite_load_load_fu_189_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_274_reg_334 <= tmp_i_274_nbreadreq_fu_76_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (pt_WaitForWrite_load_load_fu_189_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_325 <= tmp_i_nbreadreq_fu_68_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_274_reg_334 == 1'd1) & (tmp_i_reg_325 == 1'd0) & (pt_WaitForWrite_load_reg_321 == 1'd0))) begin
        ap_phi_mux_checkID_V_2_phi_fu_168_p4 = rxEng2timer_clearProbeTimer_dout;
    end else begin
        ap_phi_mux_checkID_V_2_phi_fu_168_p4 = ap_phi_reg_pp0_iter0_checkID_V_2_reg_165;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op74_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        probeTimer2eventEng_setEvent_blk_n = probeTimer2eventEng_setEvent_full_n;
    end else begin
        probeTimer2eventEng_setEvent_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op74_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        probeTimer2eventEng_setEvent_write = 1'b1;
    end else begin
        probeTimer2eventEng_setEvent_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        probeTimerTable_active_address0 = probeTimerTable_active_addr_1_reg_346_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        probeTimerTable_active_address0 = zext_ln534_15_fu_261_p1;
    end else begin
        probeTimerTable_active_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        probeTimerTable_active_ce0 = 1'b1;
    end else begin
        probeTimerTable_active_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimerTable_active_ce1 = 1'b1;
    end else begin
        probeTimerTable_active_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_23_i_reg_355 == 1'd1) & (probeTimerTable_active_load_reg_351 == 1'd1) & (tmp_i_reg_325_pp0_iter1_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln101_reg_370 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimerTable_active_we0 = 1'b1;
    end else begin
        probeTimerTable_active_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln874_fu_231_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pt_WaitForWrite == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimerTable_active_we1 = 1'b1;
    end else begin
        probeTimerTable_active_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln101_reg_370 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_23_i_reg_355_pp0_iter2_reg == 1'd1) & (probeTimerTable_active_load_reg_351_pp0_iter2_reg == 1'd1) & (tmp_i_reg_325_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln101_reg_370 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_23_i_reg_355_pp0_iter2_reg == 1'd1) & (probeTimerTable_active_load_reg_351_pp0_iter2_reg == 1'd1) & (tmp_i_reg_325_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        probeTimerTable_time_V_address0 = probeTimerTable_time_V_addr_1_reg_359_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        probeTimerTable_time_V_address0 = zext_ln534_fu_237_p1;
    end else begin
        probeTimerTable_time_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln101_reg_370 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_23_i_reg_355_pp0_iter2_reg == 1'd1) & (probeTimerTable_active_load_reg_351_pp0_iter2_reg == 1'd1) & (tmp_i_reg_325_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln101_reg_370 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_23_i_reg_355_pp0_iter2_reg == 1'd1) & (probeTimerTable_active_load_reg_351_pp0_iter2_reg == 1'd1) & (tmp_i_reg_325_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        probeTimerTable_time_V_ce0 = 1'b1;
    end else begin
        probeTimerTable_time_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimerTable_time_V_ce1 = 1'b1;
    end else begin
        probeTimerTable_time_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln101_reg_370 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_23_i_reg_355_pp0_iter2_reg == 1'd1) & (probeTimerTable_active_load_reg_351_pp0_iter2_reg == 1'd1) & (tmp_i_reg_325_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1))) begin
        probeTimerTable_time_V_d0 = 32'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln101_reg_370 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_23_i_reg_355_pp0_iter2_reg == 1'd1) & (probeTimerTable_active_load_reg_351_pp0_iter2_reg == 1'd1) & (tmp_i_reg_325_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1))) begin
        probeTimerTable_time_V_d0 = add_ln692_1_fu_315_p2;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        probeTimerTable_time_V_d0 = 32'd7813;
    end else begin
        probeTimerTable_time_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln874_fu_231_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pt_WaitForWrite == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln101_reg_370 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_23_i_reg_355_pp0_iter2_reg == 1'd1) & (probeTimerTable_active_load_reg_351_pp0_iter2_reg == 1'd1) & (tmp_i_reg_325_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln101_reg_370 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_23_i_reg_355_pp0_iter2_reg == 1'd1) & (probeTimerTable_active_load_reg_351_pp0_iter2_reg == 1'd1) & (tmp_i_reg_325_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        probeTimerTable_time_V_we0 = 1'b1;
    end else begin
        probeTimerTable_time_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op48_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        rxEng2timer_clearProbeTimer_blk_n = rxEng2timer_clearProbeTimer_empty_n;
    end else begin
        rxEng2timer_clearProbeTimer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op48_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        rxEng2timer_clearProbeTimer_read = 1'b1;
    end else begin
        rxEng2timer_clearProbeTimer_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op56_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        txEng2timer_setProbeTimer_blk_n = txEng2timer_setProbeTimer_empty_n;
    end else begin
        txEng2timer_setProbeTimer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op56_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        txEng2timer_setProbeTimer_read = 1'b1;
    end else begin
        txEng2timer_setProbeTimer_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone)) | ((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln691_fu_205_p2 = (pt_currSessionID_V + 16'd1);

assign add_ln692_1_fu_315_p2 = ($signed(probeTimerTable_time_V_load_reg_365) + $signed(32'd4294967295));

assign add_ln692_fu_249_p2 = ($signed(pt_prevSessionID_V) + $signed(16'd65535));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_predicate_op74_write_state4 == 1'b1) & (probeTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op56_read_state2 == 1'b1) & (txEng2timer_setProbeTimer_empty_n == 1'b0)) | ((ap_predicate_op48_read_state2 == 1'b1) & (rxEng2timer_clearProbeTimer_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_predicate_op74_write_state4 == 1'b1) & (probeTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op56_read_state2 == 1'b1) & (txEng2timer_setProbeTimer_empty_n == 1'b0)) | ((ap_predicate_op48_read_state2 == 1'b1) & (rxEng2timer_clearProbeTimer_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_predicate_op74_write_state4 == 1'b1) & (probeTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op56_read_state2 == 1'b1) & (txEng2timer_setProbeTimer_empty_n == 1'b0)) | ((ap_predicate_op48_read_state2 == 1'b1) & (rxEng2timer_clearProbeTimer_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = (((ap_predicate_op56_read_state2 == 1'b1) & (txEng2timer_setProbeTimer_empty_n == 1'b0)) | ((ap_predicate_op48_read_state2 == 1'b1) & (rxEng2timer_clearProbeTimer_empty_n == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage1_iter1 = ((ap_predicate_op74_write_state4 == 1'b1) & (probeTimer2eventEng_setEvent_full_n == 1'b0));
end

assign ap_block_state5_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_104 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_179 = ((tmp_i_reg_325 == 1'd0) & (pt_WaitForWrite_load_reg_321 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_415 = ((tmp_i_reg_325 == 1'd1) & (pt_WaitForWrite_load_reg_321 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_420 = ((icmp_ln874_fu_231_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pt_WaitForWrite == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_427 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (pt_WaitForWrite == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_56 = ((tmp_i_274_reg_334 == 1'd1) & (tmp_i_reg_325 == 1'd0) & (pt_WaitForWrite_load_reg_321 == 1'd0));
end

always @ (*) begin
    ap_enable_operation_40 = (ap_predicate_op40_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_42 = (ap_predicate_op42_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_53 = (ap_predicate_op53_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_60 = (ap_predicate_op60_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_65 = (ap_predicate_op65_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_67 = (ap_predicate_op67_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_76 = (ap_predicate_op76_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_78 = (ap_predicate_op78_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_81 = (ap_predicate_op81_store_state6 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter0_stage1 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state3_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state5_pp0_iter2_stage1 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state6_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_fastResume_reg_176 = 1'd0;

always @ (*) begin
    ap_predicate_op40_store_state1 = ((icmp_ln874_fu_231_p2 == 1'd0) & (pt_WaitForWrite == 1'd1));
end

always @ (*) begin
    ap_predicate_op42_store_state1 = ((icmp_ln874_fu_231_p2 == 1'd0) & (pt_WaitForWrite == 1'd1));
end

always @ (*) begin
    ap_predicate_op48_read_state2 = ((tmp_i_274_reg_334 == 1'd1) & (tmp_i_reg_325 == 1'd0) & (pt_WaitForWrite_load_reg_321 == 1'd0));
end

always @ (*) begin
    ap_predicate_op53_load_state2 = ((tmp_i_reg_325 == 1'd0) & (pt_WaitForWrite_load_reg_321 == 1'd0));
end

always @ (*) begin
    ap_predicate_op56_read_state2 = ((tmp_i_reg_325 == 1'd1) & (pt_WaitForWrite_load_reg_321 == 1'd0));
end

always @ (*) begin
    ap_predicate_op60_load_state3 = ((tmp_i_reg_325 == 1'd0) & (pt_WaitForWrite_load_reg_321 == 1'd0));
end

always @ (*) begin
    ap_predicate_op65_load_state3 = ((tmp_i_reg_325 == 1'd0) & (pt_WaitForWrite_load_reg_321 == 1'd0) & (tmp_23_i_nbwritereq_fu_96_p3 == 1'd1) & (probeTimerTable_active_q0 == 1'd1));
end

always @ (*) begin
    ap_predicate_op67_load_state4 = ((tmp_23_i_reg_355 == 1'd1) & (probeTimerTable_active_load_reg_351 == 1'd1) & (tmp_i_reg_325_pp0_iter1_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op74_write_state4 = ((or_ln101_fu_290_p2 == 1'd1) & (tmp_23_i_reg_355 == 1'd1) & (probeTimerTable_active_load_reg_351 == 1'd1) & (tmp_i_reg_325_pp0_iter1_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op76_store_state5 = ((or_ln101_reg_370 == 1'd0) & (tmp_23_i_reg_355_pp0_iter2_reg == 1'd1) & (probeTimerTable_active_load_reg_351_pp0_iter2_reg == 1'd1) & (tmp_i_reg_325_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op78_store_state5 = ((or_ln101_reg_370 == 1'd1) & (tmp_23_i_reg_355_pp0_iter2_reg == 1'd1) & (probeTimerTable_active_load_reg_351_pp0_iter2_reg == 1'd1) & (tmp_i_reg_325_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_store_state6 = ((tmp_23_i_reg_355 == 1'd1) & (probeTimerTable_active_load_reg_351 == 1'd1) & (tmp_i_reg_325_pp0_iter1_reg == 1'd0) & (pt_WaitForWrite_load_reg_321_pp0_iter1_reg == 1'd0) & (or_ln101_reg_370 == 1'd1));
end

assign icmp_ln870_76_fu_284_p2 = ((probeTimerTable_time_V_q1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_211_p2 = ((add_ln691_fu_205_p2 == 16'd1000) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_231_p2 = ((pt_updSessionID_V == pt_prevSessionID_V) ? 1'b1 : 1'b0);

assign or_ln101_fu_290_p2 = (icmp_ln870_76_fu_284_p2 | ap_phi_reg_pp0_iter1_fastResume_reg_176);

assign or_ln174_fu_304_p2 = (shl_ln_fu_296_p3 | 48'd1);

assign probeTimer2eventEng_setEvent_din = or_ln174_fu_304_p2;

assign probeTimerTable_active_address1 = zext_ln534_fu_237_p1;

assign probeTimerTable_time_V_address1 = zext_ln534_15_reg_341;

assign pt_WaitForWrite_load_load_fu_189_p1 = pt_WaitForWrite;

assign select_ln92_fu_217_p3 = ((icmp_ln870_fu_211_p2[0:0] == 1'b1) ? 16'd0 : add_ln691_fu_205_p2);

assign shl_ln_fu_296_p3 = {{checkID_V_2_reg_165}, {32'd0}};

assign tmp_23_i_nbwritereq_fu_96_p3 = probeTimer2eventEng_setEvent_full_n;

assign tmp_i_274_nbreadreq_fu_76_p3 = rxEng2timer_clearProbeTimer_empty_n;

assign tmp_i_nbreadreq_fu_68_p3 = txEng2timer_setProbeTimer_empty_n;

assign zext_ln534_15_fu_261_p1 = ap_phi_mux_checkID_V_2_phi_fu_168_p4;

assign zext_ln534_fu_237_p1 = pt_updSessionID_V;

always @ (posedge ap_clk) begin
    zext_ln534_15_reg_341[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end

endmodule //toe_top_probe_timer
