Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2355
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000020202101950417273
power__switching__total,0.0000028821075375162764
power__leakage__total,0.0000017594652490515728
power__total,0.000024843673600116745
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25048475114183666
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25056710193701726
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13275395047894467
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.482401576783193
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.132754
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.302624
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2508948675387321
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25096139765536435
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6619922020152991
timing__setup__ws__corner:nom_slow_1p08V_125C,15.119271595975619
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.661992
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.676426
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2506407097256317
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2507144285365517
timing__hold__ws__corner:nom_typ_1p20V_25C,0.321482016773472
timing__setup__ws__corner:nom_typ_1p20V_25C,15.351590655430174
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.321482
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.080969
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25048475114183666
clock__skew__worst_setup,0.25056710193701726
timing__hold__ws,0.13275395047894467
timing__setup__ws,15.119271595975619
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.132754
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.676426
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,45
design__instance__area__stdcell,573.35
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0198107
design__instance__utilization__stdcell,0.0198107
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,4
design__instance__area__class:inverter,21.7728
design__instance__count__class:sequential_cell,4
design__instance__area__class:sequential_cell,195.955
design__instance__count__class:multi_input_combinational_cell,28
design__instance__area__class:multi_input_combinational_cell,205.027
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,541.757
design__violations,0
design__instance__count__class:timing_repair_buffer,5
design__instance__area__class:timing_repair_buffer,72.576
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,4
global_route__vias,108
global_route__wirelength,485
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,64
route__net__special,2
route__drc_errors__iter:0,0
route__wirelength__iter:0,474
route__drc_errors,0
route__wirelength,474
route__vias,154
route__vias__singlecut,154
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,79.94
design__instance__count__class:fill_cell,2310
design__instance__area__class:fill_cell,28368.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,20
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,20
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,20
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,20
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19991
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000898317
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00006657
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000045033
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00006657
design_powergrid__voltage__worst,0.00006657
design_powergrid__voltage__worst__net:VPWR,1.19991
design_powergrid__drop__worst,0.0000898317
design_powergrid__drop__worst__net:VPWR,0.0000898317
design_powergrid__voltage__worst__net:VGND,0.00006657
design_powergrid__drop__worst__net:VGND,0.00006657
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000038099999999999999440573363040929422140834503807127475738525390625
ir__drop__worst,0.000089800000000000000806819888676812979610986076295375823974609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
