<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBank.h' l='47' type='unsigned int llvm::RegisterBank::getID() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBank.h' l='46'>/// Get the identifier of this register bank.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='74' u='c' c='_ZNK4llvm12RegisterBankeqERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='74' u='c' c='_ZNK4llvm12RegisterBankeqERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='90' u='c' c='_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='73' u='c' c='_ZNK4llvm16RegisterBankInfo6verifyERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='246' u='c' c='_ZL18hashPartialMappingjjPKN4llvm12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='250' u='c' c='_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='607' u='c' c='_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='607' u='c' c='_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1430' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1547' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1618' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1618' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='578' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='578' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='597' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='597' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='147' u='c' c='_ZN4llvm6AMDGPU15getValueMappingEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='983' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='52' u='c' c='_ZN4llvm3ARML16checkPartMappingERKNS_16RegisterBankInfo14PartialMappingEjjj'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='725' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector21selectTruncOrPtrToIntERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='725' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector21selectTruncOrPtrToIntERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='900' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector12selectAnyextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='900' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector12selectAnyextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
