# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd /home/shivansh/cpre381/Lab2
vlib work
vcom -reportprogress 300 -work work /home/shivansh/cpre381/Lab2/dffg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:23:34 on Feb 01,2024
# vcom -reportprogress 300 -work work /home/shivansh/cpre381/Lab2/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 10:23:34 on Feb 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/shivansh/cpre381/Lab2/mem.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:23:37 on Feb 01,2024
# vcom -reportprogress 300 -work work /home/shivansh/cpre381/Lab2/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 10:23:37 on Feb 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/shivansh/cpre381/Lab2/tb_dffg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:23:39 on Feb 01,2024
# vcom -reportprogress 300 -work work /home/shivansh/cpre381/Lab2/tb_dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# End time: 10:23:39 on Feb 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/shivansh/cpre381/Lab2/tb_dffg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:23:40 on Feb 01,2024
# vcom -reportprogress 300 -work work /home/shivansh/cpre381/Lab2/tb_dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# End time: 10:23:40 on Feb 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_dffg
# vsim work.tb_dffg 
# Start time: 10:24:10 on Feb 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_dffg(behavior)#1
add wave -position insertpoint  \
sim:/tb_dffg/DUT/s_D \
sim:/tb_dffg/DUT/s_Q
add wave -position insertpoint sim:/tb_dffg/P_TB/*
# (vish-4014) No objects found matching 'sim:/tb_dffg/P_TB/*'.
add wave -position insertpoint sim:/tb_dffg/P_CLK/*
# (vish-4014) No objects found matching 'sim:/tb_dffg/P_CLK/*'.
add wave -position insertpoint  \
sim:/tb_dffg/gCLK_HPER \
sim:/tb_dffg/s_CLK \
sim:/tb_dffg/s_RST \
sim:/tb_dffg/s_WE \
sim:/tb_dffg/s_D \
sim:/tb_dffg/cCLK_PER
run 200
run 200
quit -sim
# End time: 10:31:19 on Feb 01,2024, Elapsed time: 0:07:09
# Errors: 0, Warnings: 0
