// Seed: 111666761
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
  id_11 :
  assert property (@(negedge id_1 or -1) -1)
  else;
  wire id_12;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    input supply0 id_3,
    input wand id_4,
    input tri id_5,
    input wire id_6,
    output tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    output logic id_12,
    input tri0 id_13,
    input tri1 id_14,
    output tri0 id_15,
    output tri1 id_16,
    input supply1 id_17,
    input tri1 id_18,
    output wire id_19,
    input wire id_20,
    input supply1 id_21,
    input tri id_22,
    output tri id_23,
    output supply0 id_24,
    output uwire id_25,
    input uwire id_26,
    output uwire id_27,
    input wor id_28,
    input wor id_29,
    output uwire id_30,
    output uwire id_31,
    input tri id_32
);
  reg id_34;
  for (id_35 = id_2 && "" && -1; 1; id_34 = 1) begin : LABEL_0
    always @(posedge id_20 or posedge -1) id_12 = 1;
  end
  wire [-1 'd0 : 1] id_36;
  wire id_37;
  module_0 modCall_1 (
      id_36,
      id_35,
      id_37,
      id_37,
      id_35,
      id_37,
      id_35,
      id_37,
      id_37
  );
endmodule
