$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  8 % io_a [7:0] $end
  $var wire  8 & io_b [7:0] $end
  $var wire  1 ( io_cout $end
  $var wire  8 ' io_s [7:0] $end
  $var wire  1 $ reset $end
  $scope module Adder $end
   $var wire  1 # clock $end
   $var wire  8 % io_a [7:0] $end
   $var wire  8 & io_b [7:0] $end
   $var wire  1 ( io_cout $end
   $var wire  8 ' io_s [7:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000 %
b00000000 &
b00000000 '
0(
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
b10111111 %
b00110100 &
b11110011 '
#11
1#
#12
0#
b10110000 %
b00101110 &
b11011110 '
#13
1#
#14
0#
b01010110 %
b11110000 &
b01000110 '
1(
#15
1#
#16
0#
b01010000 %
b00111101 &
b10001101 '
0(
#17
1#
#18
0#
b10011110 %
b10010000 &
b00101110 '
1(
#19
1#
#20
0#
b01110110 %
b11111101 &
b01110011 '
#21
1#
#22
0#
b01000000 %
b00011000 &
b01011000 '
0(
#23
1#
#24
0#
b01101001 %
b10110000 &
b00011001 '
1(
#25
1#
#26
0#
b00011010 %
b11011101 &
b11110111 '
0(
#27
1#
#28
0#
b11010101 %
b10010111 &
b01101100 '
1(
#29
1#
