<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: projects/fmcadc5/src/axi_fmcadc5_sync.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a9ec1ef424966475f993eb98877e3088.html">projects</a></li><li class="navelem"><a class="el" href="dir_836ef167ad1223f0f55ad5917a426e9e.html">fmcadc5</a></li><li class="navelem"><a class="el" href="dir_9242a79edf9821d86d5334a396d7b4ab.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">axi_fmcadc5_sync.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="axi__fmcadc5__sync_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * axi_fmcadc5_sync.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Created on: Mar 30, 2018</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *      Author: adrimbar</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef SRC_I5G_H_</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define SRC_I5G_H_</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160; </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/* Register addresses &amp; data (direct access) */</span></div>
<div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#aba296375f696c5fdd171de567a3a4291">   12</a></span>&#160;<span class="preprocessor">#define I5G_VERSION_ADDR        (0x0000 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#afd688f543d80379e6d38f10a431652f8">   13</a></span>&#160;<span class="preprocessor">#define I5G_IDENTIFIER_ADDR     (0x0001 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a9926f277bcbf8d4c9b1745d5bcb13633">   14</a></span>&#160;<span class="preprocessor">#define I5G_SCRATCH_ADDR        (0x0002 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a493e48d22ac65348baf048651c654995">   15</a></span>&#160;<span class="preprocessor">#define I5G_TIMER_ADDR          (0x0003 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a4f68addfe1d7ac7bd1adb7f33eee9a6d">   16</a></span>&#160;<span class="preprocessor">#define I5G_SPI_REQUEST_ADDR    (0x0010 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a14ea0881749cb2f7aa17679c26b6475e">   17</a></span>&#160;<span class="preprocessor">#define I5G_SPI_GRANT_ADDR      (0x0011 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a877d917c5b654e384add7c9433b490e5">   18</a></span>&#160;<span class="preprocessor">#define I5G_SPI_SELECT_N_ADDR   (0x0012 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a5fe01168d963e1968821bbbca5554849">   19</a></span>&#160;<span class="preprocessor">#define I5G_SPI_TRANSMIT_ADDR   (0x0013 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#aae319a5812933b284775a7f46df3e26a">   20</a></span>&#160;<span class="preprocessor">#define I5G_SPI_RECEIVE_ADDR    (0x0014 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#aec743ce3ee984547c76f953de5b1102c">   21</a></span>&#160;<span class="preprocessor">#define I5G_SPI_BUSY_ADDR       (0x0015 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a73a6147e0a9d6ca02fe7e3a72879aed8">   22</a></span>&#160;<span class="preprocessor">#define I5G_DELAY_ADDR          (0x0020 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a1073d9726e1a7deb798e47dc28a7e80f">   23</a></span>&#160;<span class="preprocessor">#define I5G_DELAY_VERIFY_ADDR   (0x0021 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a762186b4ca1e3a68166a2cb76f567bb1">   24</a></span>&#160;<span class="preprocessor">#define I5G_DELAY_LOCKED_ADDR   (0x0022 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a7d9fed2be14cc4e0bf046804a947e151">   25</a></span>&#160;<span class="preprocessor">#define I5G_SYNC_CONTROL_ADDR   (0x0030 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#af23ccb814b1831242a051c64f5f0acc9">   26</a></span>&#160;<span class="preprocessor">#define I5G_SYNC_STATUS_ADDR    (0x0031 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a8503489f36ac6db9fe7ede2a2da63370">   27</a></span>&#160;<span class="preprocessor">#define I5G_SYSREF_CONTROL_ADDR (0x0040 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a34ba2264f640cb97a43d66b91c505c85">   28</a></span>&#160;<span class="preprocessor">#define I5G_SYSREF_REQUEST_ADDR (0x0041 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a6d2fff84f4e13f4d714d912acd3e38a0">   29</a></span>&#160;<span class="preprocessor">#define I5G_VCAL_CNT_ADDR       (0x0050 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#abc2059b588d4f4299473a81414fcf745">   30</a></span>&#160;<span class="preprocessor">#define I5G_VCAL_ENABLE_ADDR    (0x0051 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a462f58676e93e3ad18a7163b0cf7579a">   31</a></span>&#160;<span class="preprocessor">#define I5G_CAL_ENABLE_ADDR     (0x0060 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a3d2b975af62eb343a6f62d8a92cffde6">   32</a></span>&#160;<span class="preprocessor">#define I5G_CAL_MAX_0_ADDR      (0x0064 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a3c4518e300fba81e52366f6c9fa722cb">   33</a></span>&#160;<span class="preprocessor">#define I5G_CAL_MIN_0_ADDR      (0x0065 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a1a11f411946f089a55f6744768fee20b">   34</a></span>&#160;<span class="preprocessor">#define I5G_CAL_MAX_1_ADDR      (0x0066 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a8b7ecbecca3ff4490655f5fef1febecc">   35</a></span>&#160;<span class="preprocessor">#define I5G_CAL_MIN_1_ADDR      (0x0067 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a925a01a8e759ac7f841e85cba6bae0cd">   36</a></span>&#160;<span class="preprocessor">#define I5G_COR_ENABLE_ADDR     (0x0061 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a6985e8c4918f6a4932797f9bde7ab8ec">   37</a></span>&#160;<span class="preprocessor">#define I5G_COR_SCALE_0_ADDR    (0x0068 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a511dc4c4a88951077309b3b29e1e553c">   38</a></span>&#160;<span class="preprocessor">#define I5G_COR_OFFSET_0_ADDR   (0x0069 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a86ecc0fe2f14b323a9d3c0b6b36b84a3">   39</a></span>&#160;<span class="preprocessor">#define I5G_COR_SCALE_1_ADDR    (0x006a &lt;&lt; 2)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a6919552b1de3af969ac6a60283158d5f">   40</a></span>&#160;<span class="preprocessor">#define I5G_COR_OFFSET_1_ADDR   (0x006b &lt;&lt; 2)</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Register addresses &amp; data (direct access) */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a182b0aa5bd0a3e1736e57e3191e8c1e0">   43</a></span>&#160;<span class="preprocessor">#define I5G_VERSION             0x040063    </span><span class="comment">/* version (4.0a) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a67a5b51c71aba4632b9a88a5ba26d60a">   44</a></span>&#160;<span class="preprocessor">#define I5G_SPI_REQUEST_ACCESS  0x000001    </span><span class="comment">/* request access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#ac540745408ef7c6720d4a99bced86c67">   45</a></span>&#160;<span class="preprocessor">#define I5G_SPI_REQUEST_RELEASE 0x000000    </span><span class="comment">/* release access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#abfac9f228bdf2e6264e5578bb906fb3c">   46</a></span>&#160;<span class="preprocessor">#define I5G_SPI_ACCESS_ENABLED  0x000001    </span><span class="comment">/* request enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#aa617503658746c47b1d2eb6126c1eab9">   47</a></span>&#160;<span class="preprocessor">#define I5G_SPI_ACCESS_DISABLED 0x000000    </span><span class="comment">/* request disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a9b0bcb3b8d70e67b4e04a4aa4f4292da">   48</a></span>&#160;<span class="preprocessor">#define I5G_SPI_BUSY            0x000001    </span><span class="comment">/* access busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a765230edd8c87058c3341778fa30725b">   49</a></span>&#160;<span class="preprocessor">#define I5G_DELAY_LOCKED        0x000001    </span><span class="comment">/* delay is locked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a5a5da24e92a731ca07858cca171cf8ca">   50</a></span>&#160;<span class="preprocessor">#define I5G_SYNC_SET            0x000007    </span><span class="comment">/* dual mode and disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#af733fb5e5e0dcd90dd9e2dd0c86d3424">   51</a></span>&#160;<span class="preprocessor">#define I5G_SYNC_RELEASE        0x000004    </span><span class="comment">/* dual mode and enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a9b19852cd3bf2fbfe86d4783da89f4eb">   52</a></span>&#160;<span class="preprocessor">#define I5G_SYNC_OOS            0x000000    </span><span class="comment">/* out-of-sync */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a6183b3443a385a6eb9a3074fd6b87e29">   53</a></span>&#160;<span class="preprocessor">#define I5G_SYSREF_SET          0x000021    </span><span class="comment">/* one-shot and disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a929bf568c36292832ec60feeea051f86">   54</a></span>&#160;<span class="preprocessor">#define I5G_SYSREF_RELEASE      0x000020    </span><span class="comment">/* one-shot and enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a73236660ddd52982e913b7b56521c2ba">   55</a></span>&#160;<span class="preprocessor">#define I5G_SYSREF_REQUEST      0x000001    </span><span class="comment">/* sysref-request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a373479af4b59d984305ea8c12f5c65e0">   56</a></span>&#160;<span class="preprocessor">#define I5G_SYSREF_BUSY         0x000001    </span><span class="comment">/* sysref-busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#af58f06bbf6f6b33fe4881e7d5cfb6679">   57</a></span>&#160;<span class="preprocessor">#define I5G_VCAL_CNT_10M        0x000004    </span><span class="comment">/* 100/((n+1)*2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a316c61bf3bd70b24c1a81f7f42ebbf99">   58</a></span>&#160;<span class="preprocessor">#define I5G_VCAL_ENABLE         0x000001    </span><span class="comment">/* enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#acc9ee0ca5f5776ce01ca8754cf0b7d8d">   59</a></span>&#160;<span class="preprocessor">#define I5G_VCAL_DISABLE        0x000000    </span><span class="comment">/* enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#af3a720e8b21a42aa8eeddfdd8f82e1e6">   60</a></span>&#160;<span class="preprocessor">#define I5G_CAL_ENABLE          0x000001    </span><span class="comment">/* enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#af25d88842beb3978e162901eb7a0d505">   61</a></span>&#160;<span class="preprocessor">#define I5G_CAL_DISABLE         0x000000    </span><span class="comment">/* enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#adc2a3ccfd5be7b08fd129d8c58ab923c">   62</a></span>&#160;<span class="preprocessor">#define I5G_COR_ENABLE          0x000001    </span><span class="comment">/* enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a07781ab0decfc932c3c904304b74b373">   63</a></span>&#160;<span class="preprocessor">#define I5G_COR_DISABLE         0x000000    </span><span class="comment">/* enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* Register addresses &amp; data (indirect access) */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a273b2c457fcdfb61ff578a339372acdd">   66</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_ID_ADDR 0x000001 </span><span class="comment">/* identifier address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a5da1a9a077044e717823f5303f7ff1aa">   67</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_ID_DATA 0x000041 </span><span class="comment">/* refer data sheet for details */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a873544cb2d9524c5c6976b4bdccc371e">   68</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_ST_ADDR 0x000072 </span><span class="comment">/* sysref time-stamp address [7:6] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a3dbc4fa0b4caa7646a0ccac7ef29ed0a">   69</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_ST_DATA 0x00008b </span><span class="comment">/* sysref timestamping enabled (2&#39;b10) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a71a9917762abcde7ea1ea8fd10eaad2c">   70</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_SG_ADDR 0x00013c </span><span class="comment">/* sysref guard band [7:5] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#acdc79a6c4e4f31443a239652e5472fda">   71</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_SS_ADDR 0x000100 </span><span class="comment">/* sysref status reporting [2] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#af418658f09625e912642e6c476c1ba2c">   72</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_SS_MASK 0x000004     </span><span class="comment">/* setup violations mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#ad114a0cc0b3cd644ccd8bafb73387b4e">   73</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_SS_SET  0x000004     </span><span class="comment">/* setup violations detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a77677c6e713df0155bc45646926dcd60">   74</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_IO_ADDR 0x0000ff </span><span class="comment">/* internal update address [0] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a423abe8873bea77c48d05509db10de4b">   75</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_IO_DATA 0x000001     </span><span class="comment">/* register update(1), self-clearing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a7a9d5eaeda77c0d46a13a6d8bcf1dcf3">   76</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_SC_ADDR 0x00003a </span><span class="comment">/* sysref control address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* [6] run(0)/clear(1), [3] @pos(0)/@neg(1), [2] continous(0)/one-shot(1),</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * [1] disable(0)/enable(0)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a3d2ccd92bd8c119ed62de45d3dcf5268">   81</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_SC_ENABLE(sel)   ((sel == 1) ? 0x00000e : 0x000006)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#add73289d8342453b9f8e3611e81eb3e8">   82</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_SC_RECEIVED(sel) ((sel == 1) ? 0x00000c : 0x000004)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a45282ac1c40c24fe73b12431fca15a12">   83</a></span>&#160;<span class="preprocessor">#define I5G_AD9625_SC_CLEAR(sel)    ((sel == 1) ? 0x00004e : 0x000046)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* Default is ms, we need finer delays (10ns) */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="axi__fmcadc5__sync_8h.html#a6be35441d10f2bb9780e3af4a791fe0a">   86</a></span>&#160;<span class="preprocessor">#define I5G_TIMER_US(d) ((d*100)-1)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/*************************** Types Declarations *******************************/</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structs__i5g.html">   91</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structs__i5g.html">s_i5g</a> {</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structs__i5g.html#ac4eb9ac1d980eb3fd2e0f95951a1fee8">   92</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structad9625__dev.html">ad9625_dev</a> *<a class="code" href="structs__i5g.html#ac4eb9ac1d980eb3fd2e0f95951a1fee8">ad9625_0_device</a>;</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structs__i5g.html#a57182dfc6833fde9f0ba1f52ed1d42ef">   93</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structad9625__dev.html">ad9625_dev</a> *<a class="code" href="structs__i5g.html#a57182dfc6833fde9f0ba1f52ed1d42ef">ad9625_1_device</a>;</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structs__i5g.html#af1c49b336f2cba62a723ea6b697f28c4">   94</a></span>&#160;    int32_t <a class="code" href="structs__i5g.html#af1c49b336f2cba62a723ea6b697f28c4">regs</a>;</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structs__i5g.html#adb9e88329310ce1e24f2aef0ae4fa4cd">   95</a></span>&#160;    int32_t <a class="code" href="structs__i5g.html#adb9e88329310ce1e24f2aef0ae4fa4cd">ad9625_cs_0</a>;</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structs__i5g.html#adca1dd40435bbf4640eebce0d321a53a">   96</a></span>&#160;    int32_t <a class="code" href="structs__i5g.html#adca1dd40435bbf4640eebce0d321a53a">ad9625_cs_1</a>;</div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structs__i5g.html#a9a7588d5896c92bc7a44bd715acfec25">   97</a></span>&#160;    int32_t <a class="code" href="structs__i5g.html#a9a7588d5896c92bc7a44bd715acfec25">sysref_delay</a>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;};</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structs__i5g__init.html">  100</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structs__i5g__init.html">s_i5g_init</a> {</div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structs__i5g__init.html#ad4bceb336a05faa546845045568ce7e2">  101</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structad9625__dev.html">ad9625_dev</a> *<a class="code" href="structs__i5g__init.html#ad4bceb336a05faa546845045568ce7e2">ad9625_0_device</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structs__i5g__init.html#a3f9ee103b7cf5bd2bcb6416389540ceb">  102</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structad9625__dev.html">ad9625_dev</a> *<a class="code" href="structs__i5g__init.html#a3f9ee103b7cf5bd2bcb6416389540ceb">ad9625_1_device</a>;</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structs__i5g__init.html#aa64bd487a9b786e05282dbaa42fb5704">  103</a></span>&#160;    int32_t <a class="code" href="structs__i5g__init.html#aa64bd487a9b786e05282dbaa42fb5704">regs</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structs__i5g__init.html#a0944f7f32f076fc152f1294165e50f22">  104</a></span>&#160;    int32_t <a class="code" href="structs__i5g__init.html#a0944f7f32f076fc152f1294165e50f22">ad9625_cs_0</a>;</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structs__i5g__init.html#a7985cff5ba0fb9d019f3fb6885c8be1d">  105</a></span>&#160;    int32_t <a class="code" href="structs__i5g__init.html#a7985cff5ba0fb9d019f3fb6885c8be1d">ad9625_cs_1</a>;</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structs__i5g__init.html#ac5215edbed40a17b567b3a03d7c2d78a">  106</a></span>&#160;    int32_t <a class="code" href="structs__i5g__init.html#ac5215edbed40a17b567b3a03d7c2d78a">sysref_delay</a>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;};</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/************************ Functions Declarations ******************************/</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* Initializes core descriptor with the devices */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;int32_t <a class="code" href="axi__fmcadc5__sync_8h.html#a8e7e7a58492c050460d379d7a6e64b04">i5g_setup</a>(<span class="keyword">struct</span> <a class="code" href="structs__i5g.html">s_i5g</a> **descriptor,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;          <span class="keyword">struct</span> <a class="code" href="structs__i5g__init.html">s_i5g_init</a> <a class="code" href="ad7616__sdz_8c.html#a004ee9c9a8f813ff6f5d69cd04bd6ae6">init_param</a>);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Free the resources allocated by i5g_setup() */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;int32_t <a class="code" href="axi__fmcadc5__sync_8h.html#a7329991d877a02312dfe4cf0d5dfd957">i5g_remove</a>(<span class="keyword">struct</span> <a class="code" href="structs__i5g.html">s_i5g</a> *desc);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SRC_I5G_H_ */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aaxi__adc__core_8h_html"><div class="ttname"><a href="axi__adc__core_8h.html">axi_adc_core.h</a></div><div class="ttdoc">Driver for the Analog Devices AXI-ADC-CORE module.</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a508bce6b00ea4fb0e316517b9c6dd0f9"><div class="ttname"><a href="axi__adxcvr_8c.html#a508bce6b00ea4fb0e316517b9c6dd0f9">adxcvr_clk_enable</a></div><div class="ttdeci">int adxcvr_clk_enable(struct adxcvr *xcvr)</div><div class="ttdoc">AXI ADXCVR Clock Enable.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:499</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_ac540745408ef7c6720d4a99bced86c67"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#ac540745408ef7c6720d4a99bced86c67">I5G_SPI_REQUEST_RELEASE</a></div><div class="ttdeci">#define I5G_SPI_REQUEST_RELEASE</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:45</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a4f68addfe1d7ac7bd1adb7f33eee9a6d"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a4f68addfe1d7ac7bd1adb7f33eee9a6d">I5G_SPI_REQUEST_ADDR</a></div><div class="ttdeci">#define I5G_SPI_REQUEST_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:16</div></div>
<div class="ttc" id="astructiio__app__init__param_html"><div class="ttname"><a href="structiio__app__init__param.html">iio_app_init_param</a></div><div class="ttdoc">IIO application descriptor initialization parameters.</div><div class="ttdef"><b>Definition:</b> iio_app.h:107</div></div>
<div class="ttc" id="aad413x_8c_html_ab5627d8d8b095c198e2523c44ca380ac"><div class="ttname"><a href="ad413x_8c.html#ab5627d8d8b095c198e2523c44ca380ac">timeout</a></div><div class="ttdeci">uint32_t timeout</div><div class="ttdef"><b>Definition:</b> ad413x.c:55</div></div>
<div class="ttc" id="astructs__i5g__init_html_ac5215edbed40a17b567b3a03d7c2d78a"><div class="ttname"><a href="structs__i5g__init.html#ac5215edbed40a17b567b3a03d7c2d78a">s_i5g_init::sysref_delay</a></div><div class="ttdeci">int32_t sysref_delay</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:106</div></div>
<div class="ttc" id="ano__os__alloc_8h_html"><div class="ttname"><a href="no__os__alloc_8h.html">no_os_alloc.h</a></div></div>
<div class="ttc" id="astructno__os__gpio__init__param_html"><div class="ttname"><a href="structno__os__gpio__init__param.html">no_os_gpio_init_param</a></div><div class="ttdoc">Structure holding the parameters for GPIO initialization.</div><div class="ttdef"><b>Definition:</b> no_os_gpio.h:85</div></div>
<div class="ttc" id="aad3552r__fmcz_2srcs_2parameters_8h_html_a2c7ed0283bd6f2f9d791860d6254ef4f"><div class="ttname"><a href="ad3552r__fmcz_2srcs_2parameters_8h.html#a2c7ed0283bd6f2f9d791860d6254ef4f">UART_BAUDRATE</a></div><div class="ttdeci">#define UART_BAUDRATE</div><div class="ttdef"><b>Definition:</b> parameters.h:74</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a7a9d5eaeda77c0d46a13a6d8bcf1dcf3"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a7a9d5eaeda77c0d46a13a6d8bcf1dcf3">I5G_AD9625_SC_ADDR</a></div><div class="ttdeci">#define I5G_AD9625_SC_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:76</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a3c4518e300fba81e52366f6c9fa722cb"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a3c4518e300fba81e52366f6c9fa722cb">I5G_CAL_MIN_0_ADDR</a></div><div class="ttdeci">#define I5G_CAL_MIN_0_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:33</div></div>
<div class="ttc" id="aad9625_8c_html_adaea3b9e828fc5a548dcab5ec43f2880"><div class="ttname"><a href="ad9625_8c.html#adaea3b9e828fc5a548dcab5ec43f2880">ad9625_spi_read</a></div><div class="ttdeci">int32_t ad9625_spi_read(struct ad9625_dev *dev, uint16_t reg_addr, uint8_t *reg_data)</div><div class="ttdoc">ad9625_spi_read</div><div class="ttdef"><b>Definition:</b> ad9625.c:51</div></div>
<div class="ttc" id="astructadxcvr_html_a02bbdee99c3b5b340825d37f700aacf0"><div class="ttname"><a href="structadxcvr.html#a02bbdee99c3b5b340825d37f700aacf0">adxcvr::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.h:96</div></div>
<div class="ttc" id="astructiio__app__init__param_html_a4c7928aaa3694d4dcd11acb0e502bdc9"><div class="ttname"><a href="structiio__app__init__param.html#a4c7928aaa3694d4dcd11acb0e502bdc9">iio_app_init_param::uart_init_params</a></div><div class="ttdeci">struct no_os_uart_init_param uart_init_params</div><div class="ttdef"><b>Definition:</b> iio_app.h:121</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_aec743ce3ee984547c76f953de5b1102c"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#aec743ce3ee984547c76f953de5b1102c">I5G_SPI_BUSY_ADDR</a></div><div class="ttdeci">#define I5G_SPI_BUSY_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:21</div></div>
<div class="ttc" id="aiio__app_8h_html_a5300f1d6c844c42da3fdc11ea2814050"><div class="ttname"><a href="iio__app_8h.html#a5300f1d6c844c42da3fdc11ea2814050">IIO_APP_DEVICE</a></div><div class="ttdeci">#define IIO_APP_DEVICE(_name, _dev, _dev_descriptor, _read_buff, _write_buff, _default_trigger_id)</div><div class="ttdef"><b>Definition:</b> iio_app.h:53</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a462f58676e93e3ad18a7163b0cf7579a"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a462f58676e93e3ad18a7163b0cf7579a">I5G_CAL_ENABLE_ADDR</a></div><div class="ttdeci">#define I5G_CAL_ENABLE_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:31</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a273b2c457fcdfb61ff578a339372acdd"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a273b2c457fcdfb61ff578a339372acdd">I5G_AD9625_ID_ADDR</a></div><div class="ttdeci">#define I5G_AD9625_ID_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:66</div></div>
<div class="ttc" id="axilinx__gpio_8h_html_aca2baafcdc235319e5c0b28f8b5a7a46a1a3e66c3de62f33e591bc5a0281acadb"><div class="ttname"><a href="xilinx__gpio_8h.html#aca2baafcdc235319e5c0b28f8b5a7a46a1a3e66c3de62f33e591bc5a0281acadb">GPIO_PS</a></div><div class="ttdeci">@ GPIO_PS</div><div class="ttdef"><b>Definition:</b> xilinx_gpio.h:62</div></div>
<div class="ttc" id="afmcadc2_2src_2parameters_8h_html_abf2ee67bd28664addb32e685f23a5f69"><div class="ttname"><a href="fmcadc2_2src_2parameters_8h.html#abf2ee67bd28664addb32e685f23a5f69">ADC_MAX_SAMPLES</a></div><div class="ttdeci">#define ADC_MAX_SAMPLES</div><div class="ttdef"><b>Definition:</b> parameters.h:46</div></div>
<div class="ttc" id="axilinx__spi_8h_html_a33825cf7ee4bbc6536f422afb9557c76a4f6e534efb5fa1afd425138953ee8bf9"><div class="ttname"><a href="xilinx__spi_8h.html#a33825cf7ee4bbc6536f422afb9557c76a4f6e534efb5fa1afd425138953ee8bf9">SPI_PS</a></div><div class="ttdeci">@ SPI_PS</div><div class="ttdef"><b>Definition:</b> xilinx_spi.h:68</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a3dbc4fa0b4caa7646a0ccac7ef29ed0a"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a3dbc4fa0b4caa7646a0ccac7ef29ed0a">I5G_AD9625_ST_DATA</a></div><div class="ttdeci">#define I5G_AD9625_ST_DATA</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:69</div></div>
<div class="ttc" id="astructiio__data__buffer_html_acdd42bb480dfa27aad0f475fe353ae59"><div class="ttname"><a href="structiio__data__buffer.html#acdd42bb480dfa27aad0f475fe353ae59">iio_data_buffer::size</a></div><div class="ttdeci">uint32_t size</div><div class="ttdef"><b>Definition:</b> iio_app.h:69</div></div>
<div class="ttc" id="aad9625_8h_html_ad49a9d0549c33fbb0fe5598d860a9dc6"><div class="ttname"><a href="ad9625_8h.html#ad49a9d0549c33fbb0fe5598d860a9dc6">AD9625_TEST_OFF</a></div><div class="ttdeci">#define AD9625_TEST_OFF</div><div class="ttdef"><b>Definition:</b> ad9625.h:70</div></div>
<div class="ttc" id="astructaxi__dmac__init_html"><div class="ttname"><a href="structaxi__dmac__init.html">axi_dmac_init</a></div><div class="ttdef"><b>Definition:</b> axi_dmac.h:129</div></div>
<div class="ttc" id="astructaxi__dmac__init_html_a0d27589277187a4dbd1cb479bce1955f"><div class="ttname"><a href="structaxi__dmac__init.html#a0d27589277187a4dbd1cb479bce1955f">axi_dmac_init::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> axi_dmac.h:130</div></div>
<div class="ttc" id="astructs__i5g_html_ac4eb9ac1d980eb3fd2e0f95951a1fee8"><div class="ttname"><a href="structs__i5g.html#ac4eb9ac1d980eb3fd2e0f95951a1fee8">s_i5g::ad9625_0_device</a></div><div class="ttdeci">struct ad9625_dev * ad9625_0_device</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:92</div></div>
<div class="ttc" id="afmcadc2_2src_2parameters_8h_html"><div class="ttname"><a href="fmcadc2_2src_2parameters_8h.html">parameters.h</a></div><div class="ttdoc">Platform dependent parameters.</div></div>
<div class="ttc" id="aad3552r__fmcz_2srcs_2parameters_8h_html_adff4ff00d8f3375e4fb198270ae24597"><div class="ttname"><a href="ad3552r__fmcz_2srcs_2parameters_8h.html#adff4ff00d8f3375e4fb198270ae24597">UART_IRQ_ID</a></div><div class="ttdeci">#define UART_IRQ_ID</div><div class="ttdef"><b>Definition:</b> parameters.h:81</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a6985e8c4918f6a4932797f9bde7ab8ec"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a6985e8c4918f6a4932797f9bde7ab8ec">I5G_COR_SCALE_0_ADDR</a></div><div class="ttdeci">#define I5G_COR_SCALE_0_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:37</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_adc2a3ccfd5be7b08fd129d8c58ab923c"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#adc2a3ccfd5be7b08fd129d8c58ab923c">I5G_COR_ENABLE</a></div><div class="ttdeci">#define I5G_COR_ENABLE</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:62</div></div>
<div class="ttc" id="aad9625_8h_html_a3073a5e7f96fc2777a134ee191f16a0e"><div class="ttname"><a href="ad9625_8h.html#a3073a5e7f96fc2777a134ee191f16a0e">AD9625_REG_CHIP_ID</a></div><div class="ttdeci">#define AD9625_REG_CHIP_ID</div><div class="ttdef"><b>Definition:</b> ad9625.h:53</div></div>
<div class="ttc" id="axilinx__uart_8h_html_aa011a005766a6030877f5a6a7dda2e0aa3064b35e272e3c445570e66aee189307"><div class="ttname"><a href="xilinx__uart_8h.html#aa011a005766a6030877f5a6a7dda2e0aa3064b35e272e3c445570e66aee189307">UART_PL</a></div><div class="ttdeci">@ UART_PL</div><div class="ttdef"><b>Definition:</b> xilinx_uart.h:63</div></div>
<div class="ttc" id="astructs__i5g_html_adca1dd40435bbf4640eebce0d321a53a"><div class="ttname"><a href="structs__i5g.html#adca1dd40435bbf4640eebce0d321a53a">s_i5g::ad9625_cs_1</a></div><div class="ttdeci">int32_t ad9625_cs_1</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:96</div></div>
<div class="ttc" id="ano__os__spi_8h_html"><div class="ttname"><a href="no__os__spi_8h.html">no_os_spi.h</a></div><div class="ttdoc">Header file of SPI Interface.</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a929bf568c36292832ec60feeea051f86"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a929bf568c36292832ec60feeea051f86">I5G_SYSREF_RELEASE</a></div><div class="ttdeci">#define I5G_SYSREF_RELEASE</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:54</div></div>
<div class="ttc" id="ano__os__uart_8h_html_a65afac093d9aaf3ea0cb2673fb50183aadd2913fa70caea9356d9ae96db1a68a6"><div class="ttname"><a href="no__os__uart_8h.html#a65afac093d9aaf3ea0cb2673fb50183aadd2913fa70caea9356d9ae96db1a68a6">NO_OS_UART_STOP_1_BIT</a></div><div class="ttdeci">@ NO_OS_UART_STOP_1_BIT</div><div class="ttdef"><b>Definition:</b> no_os_uart.h:100</div></div>
<div class="ttc" id="astructxil__uart__init__param_html_a59dcb1c8928d8ce9581925eac65846ba"><div class="ttname"><a href="structxil__uart__init__param.html#a59dcb1c8928d8ce9581925eac65846ba">xil_uart_init_param::type</a></div><div class="ttdeci">enum xil_uart_type type</div><div class="ttdef"><b>Definition:</b> xilinx_uart.h:75</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8c_html_a8e7e7a58492c050460d379d7a6e64b04"><div class="ttname"><a href="axi__fmcadc5__sync_8c.html#a8e7e7a58492c050460d379d7a6e64b04">i5g_setup</a></div><div class="ttdeci">int32_t i5g_setup(struct s_i5g **descriptor, struct s_i5g_init init_param)</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.c:377</div></div>
<div class="ttc" id="aad9625_8h_html"><div class="ttname"><a href="ad9625_8h.html">ad9625.h</a></div><div class="ttdoc">Header file of AD9625 Driver.</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_af418658f09625e912642e6c476c1ba2c"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#af418658f09625e912642e6c476c1ba2c">I5G_AD9625_SS_MASK</a></div><div class="ttdeci">#define I5G_AD9625_SS_MASK</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:72</div></div>
<div class="ttc" id="astructadxcvr_html"><div class="ttname"><a href="structadxcvr.html">adxcvr</a></div><div class="ttdoc">ADI JESD204B/C AXI_ADXCVR Highspeed Transceiver Device structure.</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.h:95</div></div>
<div class="ttc" id="astructaxi__adc__init_html"><div class="ttname"><a href="structaxi__adc__init.html">axi_adc_init</a></div><div class="ttdoc">AXI ADC Initialization Parameters structure.</div><div class="ttdef"><b>Definition:</b> axi_adc_core.h:146</div></div>
<div class="ttc" id="aiio__app_8h_html"><div class="ttname"><a href="iio__app_8h.html">iio_app.h</a></div><div class="ttdoc">Header file of iio_app.</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8c_html_a7329991d877a02312dfe4cf0d5dfd957"><div class="ttname"><a href="axi__fmcadc5__sync_8c.html#a7329991d877a02312dfe4cf0d5dfd957">i5g_remove</a></div><div class="ttdeci">int32_t i5g_remove(struct s_i5g *desc)</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.c:416</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a6183b3443a385a6eb9a3074fd6b87e29"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a6183b3443a385a6eb9a3074fd6b87e29">I5G_SYSREF_SET</a></div><div class="ttdeci">#define I5G_SYSREF_SET</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:53</div></div>
<div class="ttc" id="axilinx__uart_8h_html"><div class="ttname"><a href="xilinx__uart_8h.html">xilinx_uart.h</a></div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a182b0aa5bd0a3e1736e57e3191e8c1e0"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a182b0aa5bd0a3e1736e57e3191e8c1e0">I5G_VERSION</a></div><div class="ttdeci">#define I5G_VERSION</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:43</div></div>
<div class="ttc" id="aaxi__dmac_8c_html_a692b6f4c8ccb8107ab94215bcfecec1e"><div class="ttname"><a href="axi__dmac_8c.html#a692b6f4c8ccb8107ab94215bcfecec1e">axi_dmac_transfer_wait_completion</a></div><div class="ttdeci">int32_t axi_dmac_transfer_wait_completion(struct axi_dmac *dmac, uint32_t timeout_ms)</div><div class="ttdef"><b>Definition:</b> axi_dmac.c:507</div></div>
<div class="ttc" id="astructiio__app__desc_html"><div class="ttname"><a href="structiio__app__desc.html">iio_app_desc</a></div><div class="ttdoc">IIO application descriptor.</div><div class="ttdef"><b>Definition:</b> iio_app.h:86</div></div>
<div class="ttc" id="astructad9625__init__param_html_acb17eb5750ee4caad6d0ef7eeccbf78d"><div class="ttname"><a href="structad9625__init__param.html#acb17eb5750ee4caad6d0ef7eeccbf78d">ad9625_init_param::test_samples</a></div><div class="ttdeci">uint32_t test_samples[4]</div><div class="ttdef"><b>Definition:</b> ad9625.h:89</div></div>
<div class="ttc" id="astructiio__data__buffer_html_a8d34a1d8489e501d25eaceb7b4dba0ef"><div class="ttname"><a href="structiio__data__buffer.html#a8d34a1d8489e501d25eaceb7b4dba0ef">iio_data_buffer::buff</a></div><div class="ttdeci">void * buff</div><div class="ttdef"><b>Definition:</b> iio_app.h:70</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a5da1a9a077044e717823f5303f7ff1aa"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a5da1a9a077044e717823f5303f7ff1aa">I5G_AD9625_ID_DATA</a></div><div class="ttdeci">#define I5G_AD9625_ID_DATA</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:67</div></div>
<div class="ttc" id="astructaxi__dma__transfer_html_a36870b1fb8e4a2a74892dc1907c58b7e"><div class="ttname"><a href="structaxi__dma__transfer.html#a36870b1fb8e4a2a74892dc1907c58b7e">axi_dma_transfer::transfer_done</a></div><div class="ttdeci">volatile bool transfer_done</div><div class="ttdef"><b>Definition:</b> axi_dmac.h:108</div></div>
<div class="ttc" id="ano__os__delay_8h_html"><div class="ttname"><a href="no__os__delay_8h.html">no_os_delay.h</a></div><div class="ttdoc">Header file of Delay functions.</div></div>
<div class="ttc" id="aaxi__jesd204__rx_8c_html_a08abfd8d336e5ce679d65b069fe6d17a"><div class="ttname"><a href="axi__jesd204__rx_8c.html#a08abfd8d336e5ce679d65b069fe6d17a">axi_jesd204_rx_status_read</a></div><div class="ttdeci">uint32_t axi_jesd204_rx_status_read(struct axi_jesd204_rx *jesd)</div><div class="ttdoc">Read status of the JESD204 Receive Peripherial.</div><div class="ttdef"><b>Definition:</b> axi_jesd204_rx.c:218</div></div>
<div class="ttc" id="axilinx__gpio_8c_html_a91cbfdce3621e8492d7b6551e6a4cc70"><div class="ttname"><a href="xilinx__gpio_8c.html#a91cbfdce3621e8492d7b6551e6a4cc70">xil_gpio_ops</a></div><div class="ttdeci">const struct no_os_gpio_platform_ops xil_gpio_ops</div><div class="ttdoc">Xilinx platform specific GPIO platform ops structure.</div><div class="ttdef"><b>Definition:</b> xilinx_gpio.c:456</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a877d917c5b654e384add7c9433b490e5"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a877d917c5b654e384add7c9433b490e5">I5G_SPI_SELECT_N_ADDR</a></div><div class="ttdeci">#define I5G_SPI_SELECT_N_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:18</div></div>
<div class="ttc" id="astructaxi__adc_html"><div class="ttname"><a href="structaxi__adc.html">axi_adc</a></div><div class="ttdoc">AXI ADC Device Descriptor.</div><div class="ttdef"><b>Definition:</b> axi_adc_core.h:125</div></div>
<div class="ttc" id="aad7616__sdz_8c_html_af42d07150021f322d10a10b10154182a"><div class="ttname"><a href="ad7616__sdz_8c.html#af42d07150021f322d10a10b10154182a">xil_gpio_param</a></div><div class="ttdeci">struct xil_gpio_init_param xil_gpio_param</div><div class="ttdef"><b>Definition:</b> ad7616_sdz.c:86</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_acc9ee0ca5f5776ce01ca8754cf0b7d8d"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#acc9ee0ca5f5776ce01ca8754cf0b7d8d">I5G_VCAL_DISABLE</a></div><div class="ttdeci">#define I5G_VCAL_DISABLE</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:59</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_abc2059b588d4f4299473a81414fcf745"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#abc2059b588d4f4299473a81414fcf745">I5G_VCAL_ENABLE_ADDR</a></div><div class="ttdeci">#define I5G_VCAL_ENABLE_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:30</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_ad114a0cc0b3cd644ccd8bafb73387b4e"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#ad114a0cc0b3cd644ccd8bafb73387b4e">I5G_AD9625_SS_SET</a></div><div class="ttdeci">#define I5G_AD9625_SS_SET</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:73</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a8b7ecbecca3ff4490655f5fef1febecc"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a8b7ecbecca3ff4490655f5fef1febecc">I5G_CAL_MIN_1_ADDR</a></div><div class="ttdeci">#define I5G_CAL_MIN_1_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:35</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html">axi_fmcadc5_sync.h</a></div></div>
<div class="ttc" id="axilinx__uart_8h_html_aa011a005766a6030877f5a6a7dda2e0aa2749d36d64ec8f1c0f5b4dfe0b50559c"><div class="ttname"><a href="xilinx__uart_8h.html#aa011a005766a6030877f5a6a7dda2e0aa2749d36d64ec8f1c0f5b4dfe0b50559c">UART_PS</a></div><div class="ttdeci">@ UART_PS</div><div class="ttdef"><b>Definition:</b> xilinx_uart.h:65</div></div>
<div class="ttc" id="astructno__os__gpio__init__param_html_ac930ae9df51e6c2f21bceb542487409a"><div class="ttname"><a href="structno__os__gpio__init__param.html#ac930ae9df51e6c2f21bceb542487409a">no_os_gpio_init_param::number</a></div><div class="ttdeci">int32_t number</div><div class="ttdef"><b>Definition:</b> no_os_gpio.h:89</div></div>
<div class="ttc" id="astructaxi__adc_html_a2974ac7bcf63d751673054e1bb9745e5"><div class="ttname"><a href="structaxi__adc.html#a2974ac7bcf63d751673054e1bb9745e5">axi_adc::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> axi_adc_core.h:127</div></div>
<div class="ttc" id="astructiio__axi__adc__init__param_html"><div class="ttname"><a href="structiio__axi__adc__init__param.html">iio_axi_adc_init_param</a></div><div class="ttdoc">iio configuration.</div><div class="ttdef"><b>Definition:</b> iio_axi_adc.h:81</div></div>
<div class="ttc" id="astructs__i5g_html"><div class="ttname"><a href="structs__i5g.html">s_i5g</a></div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:91</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a3d2ccd92bd8c119ed62de45d3dcf5268"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a3d2ccd92bd8c119ed62de45d3dcf5268">I5G_AD9625_SC_ENABLE</a></div><div class="ttdeci">#define I5G_AD9625_SC_ENABLE(sel)</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:81</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a3d2b975af62eb343a6f62d8a92cffde6"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a3d2b975af62eb343a6f62d8a92cffde6">I5G_CAL_MAX_0_ADDR</a></div><div class="ttdeci">#define I5G_CAL_MAX_0_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:32</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a493e48d22ac65348baf048651c654995"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a493e48d22ac65348baf048651c654995">I5G_TIMER_ADDR</a></div><div class="ttdeci">#define I5G_TIMER_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:15</div></div>
<div class="ttc" id="aaxi__jesd204__rx_8c_html_ab0e2722b8a1e3a0add052039c15bd919"><div class="ttname"><a href="axi__jesd204__rx_8c.html#ab0e2722b8a1e3a0add052039c15bd919">axi_jesd204_rx_init</a></div><div class="ttdeci">int32_t axi_jesd204_rx_init(struct axi_jesd204_rx **jesd204, const struct jesd204_rx_init *init)</div><div class="ttdoc">Device initialization.</div><div class="ttdef"><b>Definition:</b> axi_jesd204_rx.c:851</div></div>
<div class="ttc" id="ano__os__axi__io_8h_html"><div class="ttname"><a href="no__os__axi__io_8h.html">no_os_axi_io.h</a></div><div class="ttdoc">Header file of AXI IO.</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a765230edd8c87058c3341778fa30725b"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a765230edd8c87058c3341778fa30725b">I5G_DELAY_LOCKED</a></div><div class="ttdeci">#define I5G_DELAY_LOCKED</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:49</div></div>
<div class="ttc" id="ano__os__util_8h_html_a467b2ee9cbf08cb03e026bc92a01b3f1"><div class="ttname"><a href="no__os__util_8h.html#a467b2ee9cbf08cb03e026bc92a01b3f1">NO_OS_ARRAY_SIZE</a></div><div class="ttdeci">#define NO_OS_ARRAY_SIZE(x)</div><div class="ttdef"><b>Definition:</b> no_os_util.h:53</div></div>
<div class="ttc" id="astructad9625__init__param_html"><div class="ttname"><a href="structad9625__init__param.html">ad9625_init_param</a></div><div class="ttdef"><b>Definition:</b> ad9625.h:84</div></div>
<div class="ttc" id="astructjesd204__rx__init_html_aafdaa3534df14781dcb0aaee186e115b"><div class="ttname"><a href="structjesd204__rx__init.html#aafdaa3534df14781dcb0aaee186e115b">jesd204_rx_init::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> axi_jesd204_rx.h:96</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_a4f530e3ac2841d155268af8a0e689ed8"><div class="ttname"><a href="axi__adxcvr_8h.html#a4f530e3ac2841d155268af8a0e689ed8">ADXCVR_OUTCLK_PMA</a></div><div class="ttdeci">#define ADXCVR_OUTCLK_PMA</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:60</div></div>
<div class="ttc" id="astructno__os__gpio__init__param_html_ade85fcafb50184f15493b75969047830"><div class="ttname"><a href="structno__os__gpio__init__param.html#ade85fcafb50184f15493b75969047830">no_os_gpio_init_param::platform_ops</a></div><div class="ttdeci">const struct no_os_gpio_platform_ops * platform_ops</div><div class="ttdef"><b>Definition:</b> no_os_gpio.h:93</div></div>
<div class="ttc" id="astructiio__axi__adc__desc_html"><div class="ttname"><a href="structiio__axi__adc__desc.html">iio_axi_adc_desc</a></div><div class="ttdoc">iio_axi_adc_descriptor</div><div class="ttdef"><b>Definition:</b> iio_axi_adc.h:59</div></div>
<div class="ttc" id="astructad9625__init__param_html_a89718adef05a91b2a04b8795d5ff5b57"><div class="ttname"><a href="structad9625__init__param.html#a89718adef05a91b2a04b8795d5ff5b57">ad9625_init_param::lane_rate_kbps</a></div><div class="ttdeci">uint32_t lane_rate_kbps</div><div class="ttdef"><b>Definition:</b> ad9625.h:88</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a6be35441d10f2bb9780e3af4a791fe0a"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a6be35441d10f2bb9780e3af4a791fe0a">I5G_TIMER_US</a></div><div class="ttdeci">#define I5G_TIMER_US(d)</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:86</div></div>
<div class="ttc" id="astructno__os__spi__init__param_html_a79417bcb6a8b8bbc8e295ecae4811421"><div class="ttname"><a href="structno__os__spi__init__param.html#a79417bcb6a8b8bbc8e295ecae4811421">no_os_spi_init_param::device_id</a></div><div class="ttdeci">uint32_t device_id</div><div class="ttdef"><b>Definition:</b> no_os_spi.h:124</div></div>
<div class="ttc" id="aad6676-ebz_2src_2parameters_8h_html_aa8e637d40ba7a43cdbf5aab51ca92230"><div class="ttname"><a href="ad6676-ebz_2src_2parameters_8h.html#aa8e637d40ba7a43cdbf5aab51ca92230">RX_DMA_BASEADDR</a></div><div class="ttdeci">#define RX_DMA_BASEADDR</div><div class="ttdef"><b>Definition:</b> parameters.h:70</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_af25d88842beb3978e162901eb7a0d505"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#af25d88842beb3978e162901eb7a0d505">I5G_CAL_DISABLE</a></div><div class="ttdeci">#define I5G_CAL_DISABLE</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:61</div></div>
<div class="ttc" id="ano__os__delay_8h_html_aa86f6721c09eeef0e8cddf25b4678df8"><div class="ttname"><a href="no__os__delay_8h.html#aa86f6721c09eeef0e8cddf25b4678df8">no_os_mdelay</a></div><div class="ttdeci">void no_os_mdelay(uint32_t msecs)</div><div class="ttdoc">Wait until msecs milliseconds passed.</div><div class="ttdef"><b>Definition:</b> aducm3029_delay.c:132</div></div>
<div class="ttc" id="astructiio__app__device_html_afb99613bcb055d7db80aaf9f0404cb88"><div class="ttname"><a href="structiio__app__device.html#afb99613bcb055d7db80aaf9f0404cb88">iio_app_device::read_buff</a></div><div class="ttdeci">struct iio_data_buffer * read_buff</div><div class="ttdef"><b>Definition:</b> iio_app.h:77</div></div>
<div class="ttc" id="astructaxi__dma__transfer_html"><div class="ttname"><a href="structaxi__dma__transfer.html">axi_dma_transfer</a></div><div class="ttdef"><b>Definition:</b> axi_dmac.h:106</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html"><div class="ttname"><a href="axi__adxcvr_8h.html">axi_adxcvr.h</a></div><div class="ttdoc">Driver for the ADI AXI-ADXCVR Module.</div></div>
<div class="ttc" id="aiio__axi__adc_8c_html_a837d525f7fff9f576169d0727280cb44"><div class="ttname"><a href="iio__axi__adc_8c.html#a837d525f7fff9f576169d0727280cb44">iio_axi_adc_init</a></div><div class="ttdeci">int32_t iio_axi_adc_init(struct iio_axi_adc_desc **desc, struct iio_axi_adc_init_param *init)</div><div class="ttdoc">Registers a iio_axi_adc_desc for reading/writing and parameterization of axi_adc device.</div><div class="ttdef"><b>Definition:</b> iio_axi_adc.c:488</div></div>
<div class="ttc" id="ano__os__error_8h_html"><div class="ttname"><a href="no__os__error_8h.html">no_os_error.h</a></div><div class="ttdoc">Error codes definition.</div></div>
<div class="ttc" id="astructs__i5g__init_html_ad4bceb336a05faa546845045568ce7e2"><div class="ttname"><a href="structs__i5g__init.html#ad4bceb336a05faa546845045568ce7e2">s_i5g_init::ad9625_0_device</a></div><div class="ttdeci">struct ad9625_dev * ad9625_0_device</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:101</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a8503489f36ac6db9fe7ede2a2da63370"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a8503489f36ac6db9fe7ede2a2da63370">I5G_SYSREF_CONTROL_ADDR</a></div><div class="ttdeci">#define I5G_SYSREF_CONTROL_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:27</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a73236660ddd52982e913b7b56521c2ba"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a73236660ddd52982e913b7b56521c2ba">I5G_SYSREF_REQUEST</a></div><div class="ttdeci">#define I5G_SYSREF_REQUEST</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:55</div></div>
<div class="ttc" id="astructiio__app__device_html"><div class="ttname"><a href="structiio__app__device.html">iio_app_device</a></div><div class="ttdef"><b>Definition:</b> iio_app.h:73</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a34ba2264f640cb97a43d66b91c505c85"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a34ba2264f640cb97a43d66b91c505c85">I5G_SYSREF_REQUEST_ADDR</a></div><div class="ttdeci">#define I5G_SYSREF_REQUEST_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:28</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a316c61bf3bd70b24c1a81f7f42ebbf99"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a316c61bf3bd70b24c1a81f7f42ebbf99">I5G_VCAL_ENABLE</a></div><div class="ttdeci">#define I5G_VCAL_ENABLE</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:58</div></div>
<div class="ttc" id="aaxi__dmac_8h_html_aab235d8290e50b80ef13c89d98ebb1a1a704e49e0616289d0dad79c9ed86871cd"><div class="ttname"><a href="axi__dmac_8h.html#aab235d8290e50b80ef13c89d98ebb1a1a704e49e0616289d0dad79c9ed86871cd">IRQ_DISABLED</a></div><div class="ttdeci">@ IRQ_DISABLED</div><div class="ttdef"><b>Definition:</b> axi_dmac.h:83</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_aba296375f696c5fdd171de567a3a4291"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#aba296375f696c5fdd171de567a3a4291">I5G_VERSION_ADDR</a></div><div class="ttdeci">#define I5G_VERSION_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:12</div></div>
<div class="ttc" id="axilinx__spi_8h_html_a33825cf7ee4bbc6536f422afb9557c76ab922ab3685ef1a794dc0d3c0d6680162"><div class="ttname"><a href="xilinx__spi_8h.html#a33825cf7ee4bbc6536f422afb9557c76ab922ab3685ef1a794dc0d3c0d6680162">SPI_PL</a></div><div class="ttdeci">@ SPI_PL</div><div class="ttdef"><b>Definition:</b> xilinx_spi.h:66</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a14ea0881749cb2f7aa17679c26b6475e"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a14ea0881749cb2f7aa17679c26b6475e">I5G_SPI_GRANT_ADDR</a></div><div class="ttdeci">#define I5G_SPI_GRANT_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:17</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_af23ccb814b1831242a051c64f5f0acc9"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#af23ccb814b1831242a051c64f5f0acc9">I5G_SYNC_STATUS_ADDR</a></div><div class="ttdeci">#define I5G_SYNC_STATUS_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:26</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_aae319a5812933b284775a7f46df3e26a"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#aae319a5812933b284775a7f46df3e26a">I5G_SPI_RECEIVE_ADDR</a></div><div class="ttdeci">#define I5G_SPI_RECEIVE_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:20</div></div>
<div class="ttc" id="astructs__i5g_html_a57182dfc6833fde9f0ba1f52ed1d42ef"><div class="ttname"><a href="structs__i5g.html#a57182dfc6833fde9f0ba1f52ed1d42ef">s_i5g::ad9625_1_device</a></div><div class="ttdeci">struct ad9625_dev * ad9625_1_device</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:93</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a07781ab0decfc932c3c904304b74b373"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a07781ab0decfc932c3c904304b74b373">I5G_COR_DISABLE</a></div><div class="ttdeci">#define I5G_COR_DISABLE</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:63</div></div>
<div class="ttc" id="aaxi__dmac_8h_html"><div class="ttname"><a href="axi__dmac_8h.html">axi_dmac.h</a></div><div class="ttdoc">Driver for the Analog Devices AXI-DMAC core.</div></div>
<div class="ttc" id="astructiio__data__buffer_html"><div class="ttname"><a href="structiio__data__buffer.html">iio_data_buffer</a></div><div class="ttdef"><b>Definition:</b> iio_app.h:68</div></div>
<div class="ttc" id="astructaxi__dma__transfer_html_a9ebe0a7e360570dfc9565f84d52679af"><div class="ttname"><a href="structaxi__dma__transfer.html#a9ebe0a7e360570dfc9565f84d52679af">axi_dma_transfer::src_addr</a></div><div class="ttdeci">uint32_t src_addr</div><div class="ttdef"><b>Definition:</b> axi_dmac.h:110</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a5a5da24e92a731ca07858cca171cf8ca"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a5a5da24e92a731ca07858cca171cf8ca">I5G_SYNC_SET</a></div><div class="ttdeci">#define I5G_SYNC_SET</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:50</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a873544cb2d9524c5c6976b4bdccc371e"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a873544cb2d9524c5c6976b4bdccc371e">I5G_AD9625_ST_ADDR</a></div><div class="ttdeci">#define I5G_AD9625_ST_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:68</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_acdc79a6c4e4f31443a239652e5472fda"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#acdc79a6c4e4f31443a239652e5472fda">I5G_AD9625_SS_ADDR</a></div><div class="ttdeci">#define I5G_AD9625_SS_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:71</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a5fe01168d963e1968821bbbca5554849"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a5fe01168d963e1968821bbbca5554849">I5G_SPI_TRANSMIT_ADDR</a></div><div class="ttdeci">#define I5G_SPI_TRANSMIT_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:19</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a77677c6e713df0155bc45646926dcd60"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a77677c6e713df0155bc45646926dcd60">I5G_AD9625_IO_ADDR</a></div><div class="ttdeci">#define I5G_AD9625_IO_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:74</div></div>
<div class="ttc" id="astructs__i5g_html_a9a7588d5896c92bc7a44bd715acfec25"><div class="ttname"><a href="structs__i5g.html#a9a7588d5896c92bc7a44bd715acfec25">s_i5g::sysref_delay</a></div><div class="ttdeci">int32_t sysref_delay</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:97</div></div>
<div class="ttc" id="aiio__axi__adc_8h_html"><div class="ttname"><a href="iio__axi__adc_8h.html">iio_axi_adc.h</a></div><div class="ttdoc">Header file of iio_axi_adc.</div></div>
<div class="ttc" id="astructadxcvr__init_html"><div class="ttname"><a href="structadxcvr__init.html">adxcvr_init</a></div><div class="ttdef"><b>Definition:</b> altera_adxcvr.h:108</div></div>
<div class="ttc" id="astructaxi__dma__transfer_html_aee8e7993a3b059b97958258f0d6452ed"><div class="ttname"><a href="structaxi__dma__transfer.html#aee8e7993a3b059b97958258f0d6452ed">axi_dma_transfer::dest_addr</a></div><div class="ttdeci">uint32_t dest_addr</div><div class="ttdef"><b>Definition:</b> axi_dmac.h:111</div></div>
<div class="ttc" id="ano__os__gpio_8h_html_a19eacaea34e4e5711bc2b71bd27291b9"><div class="ttname"><a href="no__os__gpio_8h.html#a19eacaea34e4e5711bc2b71bd27291b9">no_os_gpio_remove</a></div><div class="ttdeci">int32_t no_os_gpio_remove(struct no_os_gpio_desc *desc)</div><div class="ttdoc">Free the resources allocated by no_os_gpio_get().</div><div class="ttdef"><b>Definition:</b> no_os_gpio.c:110</div></div>
<div class="ttc" id="astructadxcvr__init_html_a257a399cdb506004d6f74b030da84a13"><div class="ttname"><a href="structadxcvr__init.html#a257a399cdb506004d6f74b030da84a13">adxcvr_init::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.h:109</div></div>
<div class="ttc" id="axilinx__gpio_8h_html"><div class="ttname"><a href="xilinx__gpio_8h.html">xilinx_gpio.h</a></div></div>
<div class="ttc" id="ano__os__axi__io_8h_html_a9d7b9f79ca6bfc1436eba5c22c8b7058"><div class="ttname"><a href="no__os__axi__io_8h.html#a9d7b9f79ca6bfc1436eba5c22c8b7058">no_os_axi_io_read</a></div><div class="ttdeci">int32_t no_os_axi_io_read(uint32_t base, uint32_t offset, uint32_t *data)</div><div class="ttdoc">AXI IO Altera specific read function.</div><div class="ttdef"><b>Definition:</b> altera_axi_io.c:59</div></div>
<div class="ttc" id="astructxil__uart__init__param_html"><div class="ttname"><a href="structxil__uart__init__param.html">xil_uart_init_param</a></div><div class="ttdoc">Structure holding the initialization parameters for Xilinx platform specific UART parameters.</div><div class="ttdef"><b>Definition:</b> xilinx_uart.h:73</div></div>
<div class="ttc" id="astructxil__spi__init__param_html_a53c7177d54069743c6da04bc4bedfe28"><div class="ttname"><a href="structxil__spi__init__param.html#a53c7177d54069743c6da04bc4bedfe28">xil_spi_init_param::type</a></div><div class="ttdeci">enum xil_spi_type type</div><div class="ttdef"><b>Definition:</b> xilinx_spi.h:80</div></div>
<div class="ttc" id="astructno__os__gpio__desc_html"><div class="ttname"><a href="structno__os__gpio__desc.html">no_os_gpio_desc</a></div><div class="ttdoc">Structure holding the GPIO descriptor.</div><div class="ttdef"><b>Definition:</b> no_os_gpio.h:102</div></div>
<div class="ttc" id="aad9625_8c_html_ab99b61e983dc0d1b261e772863aeedb0"><div class="ttname"><a href="ad9625_8c.html#ab99b61e983dc0d1b261e772863aeedb0">ad9625_spi_write</a></div><div class="ttdeci">int32_t ad9625_spi_write(struct ad9625_dev *dev, uint16_t reg_addr, uint8_t reg_data)</div><div class="ttdoc">ad9625_spi_write</div><div class="ttdef"><b>Definition:</b> ad9625.c:73</div></div>
<div class="ttc" id="astructaxi__dma__transfer_html_a949a38cdbe9e83c50da62747acf468ed"><div class="ttname"><a href="structaxi__dma__transfer.html#a949a38cdbe9e83c50da62747acf468ed">axi_dma_transfer::cyclic</a></div><div class="ttdeci">enum cyclic_transfer cyclic</div><div class="ttdef"><b>Definition:</b> axi_dmac.h:109</div></div>
<div class="ttc" id="aad6676-ebz_2src_2parameters_8h_html_af3832410cab373813675858114202559"><div class="ttname"><a href="ad6676-ebz_2src_2parameters_8h.html#af3832410cab373813675858114202559">GPIO_JESD204_SYSREF</a></div><div class="ttdeci">#define GPIO_JESD204_SYSREF</div><div class="ttdef"><b>Definition:</b> parameters.h:85</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a86ecc0fe2f14b323a9d3c0b6b36b84a3"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a86ecc0fe2f14b323a9d3c0b6b36b84a3">I5G_COR_SCALE_1_ADDR</a></div><div class="ttdeci">#define I5G_COR_SCALE_1_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:39</div></div>
<div class="ttc" id="aiio__app_8h_html_aa095ff99f6d520f88cad20d125dba8ff"><div class="ttname"><a href="iio__app_8h.html#aa095ff99f6d520f88cad20d125dba8ff">iio_app_run</a></div><div class="ttdeci">int iio_app_run(struct iio_app_desc *app)</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_af3a720e8b21a42aa8eeddfdd8f82e1e6"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#af3a720e8b21a42aa8eeddfdd8f82e1e6">I5G_CAL_ENABLE</a></div><div class="ttdeci">#define I5G_CAL_ENABLE</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:60</div></div>
<div class="ttc" id="astructs__i5g__init_html_a0944f7f32f076fc152f1294165e50f22"><div class="ttname"><a href="structs__i5g__init.html#a0944f7f32f076fc152f1294165e50f22">s_i5g_init::ad9625_cs_0</a></div><div class="ttdeci">int32_t ad9625_cs_0</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:104</div></div>
<div class="ttc" id="aad3552r__fmcz_2srcs_2parameters_8h_html_a0f4ff52ed3a5a46691f6a4d03988923d"><div class="ttname"><a href="ad3552r__fmcz_2srcs_2parameters_8h.html#a0f4ff52ed3a5a46691f6a4d03988923d">UART_DEVICE_ID</a></div><div class="ttdeci">#define UART_DEVICE_ID</div><div class="ttdef"><b>Definition:</b> parameters.h:78</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a1a11f411946f089a55f6744768fee20b"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a1a11f411946f089a55f6744768fee20b">I5G_CAL_MAX_1_ADDR</a></div><div class="ttdeci">#define I5G_CAL_MAX_1_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:34</div></div>
<div class="ttc" id="afmcadc2_8c_html_a840291bc02cba5474a4cb46a9b9566fe"><div class="ttname"><a href="fmcadc2_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main</a></div><div class="ttdeci">int main(void)</div><div class="ttdef"><b>Definition:</b> fmcadc2.c:70</div></div>
<div class="ttc" id="aad6676-ebz_2src_2parameters_8h_html_a7839c7dc2a77a9e484739c2a3aa5e0e6"><div class="ttname"><a href="ad6676-ebz_2src_2parameters_8h.html#a7839c7dc2a77a9e484739c2a3aa5e0e6">RX_XCVR_BASEADDR</a></div><div class="ttdeci">#define RX_XCVR_BASEADDR</div><div class="ttdef"><b>Definition:</b> parameters.h:72</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_abfac9f228bdf2e6264e5578bb906fb3c"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#abfac9f228bdf2e6264e5578bb906fb3c">I5G_SPI_ACCESS_ENABLED</a></div><div class="ttdeci">#define I5G_SPI_ACCESS_ENABLED</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:46</div></div>
<div class="ttc" id="astructxil__spi__init__param_html"><div class="ttname"><a href="structxil__spi__init__param.html">xil_spi_init_param</a></div><div class="ttdoc">Structure holding the initialization parameters for Xilinx platform specific SPI parameters when usin...</div><div class="ttdef"><b>Definition:</b> xilinx_spi.h:78</div></div>
<div class="ttc" id="ano__os__gpio_8h_html_ae09f194cc42aae3f3ef1c23d0a5a392b"><div class="ttname"><a href="no__os__gpio_8h.html#ae09f194cc42aae3f3ef1c23d0a5a392b">no_os_gpio_get</a></div><div class="ttdeci">int32_t no_os_gpio_get(struct no_os_gpio_desc **desc, const struct no_os_gpio_init_param *param)</div><div class="ttdoc">Obtain the GPIO decriptor.</div><div class="ttdef"><b>Definition:</b> no_os_gpio.c:55</div></div>
<div class="ttc" id="aiio__app_8h_html_aebd2a74b59de01801d316d7dff60340b"><div class="ttname"><a href="iio__app_8h.html#aebd2a74b59de01801d316d7dff60340b">iio_app_init</a></div><div class="ttdeci">int iio_app_init(struct iio_app_desc **app, struct iio_app_init_param app_init_param)</div></div>
<div class="ttc" id="ano__os__alloc_8h_html_a13ef94eec36fc8e67178c0d6c3714d0b"><div class="ttname"><a href="no__os__alloc_8h.html#a13ef94eec36fc8e67178c0d6c3714d0b">no_os_malloc</a></div><div class="ttdeci">void * no_os_malloc(size_t size)</div><div class="ttdoc">Allocate memory and return a pointer to it.</div><div class="ttdef"><b>Definition:</b> chibios_alloc.c:49</div></div>
<div class="ttc" id="astructno__os__spi__init__param_html_adeb938ed3bd9d0da963b4b077c37ac66"><div class="ttname"><a href="structno__os__spi__init__param.html#adeb938ed3bd9d0da963b4b077c37ac66">no_os_spi_init_param::max_speed_hz</a></div><div class="ttdeci">uint32_t max_speed_hz</div><div class="ttdef"><b>Definition:</b> no_os_spi.h:126</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a9b0bcb3b8d70e67b4e04a4aa4f4292da"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a9b0bcb3b8d70e67b4e04a4aa4f4292da">I5G_SPI_BUSY</a></div><div class="ttdeci">#define I5G_SPI_BUSY</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:48</div></div>
<div class="ttc" id="aad3552r__fmcz_2srcs_2parameters_8h_html_a2264889066fc41987d29395b4772bd17"><div class="ttname"><a href="ad3552r__fmcz_2srcs_2parameters_8h.html#a2264889066fc41987d29395b4772bd17">SPI_DEVICE_ID</a></div><div class="ttdeci">#define SPI_DEVICE_ID</div><div class="ttdef"><b>Definition:</b> parameters.h:76</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a7d9fed2be14cc4e0bf046804a947e151"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a7d9fed2be14cc4e0bf046804a947e151">I5G_SYNC_CONTROL_ADDR</a></div><div class="ttdeci">#define I5G_SYNC_CONTROL_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:25</div></div>
<div class="ttc" id="aaxi__dmac_8h_html_ae52bbc9d2b53835cf700aad7067ff99ba0d077f5b932ce05e5b9f30c6087a2f31"><div class="ttname"><a href="axi__dmac_8h.html#ae52bbc9d2b53835cf700aad7067ff99ba0d077f5b932ce05e5b9f30c6087a2f31">NO</a></div><div class="ttdeci">@ NO</div><div class="ttdef"><b>Definition:</b> axi_dmac.h:102</div></div>
<div class="ttc" id="ano__os__alloc_8h_html_a77a0bbe66f9f737c8880e9bb6aa26dde"><div class="ttname"><a href="no__os__alloc_8h.html#a77a0bbe66f9f737c8880e9bb6aa26dde">no_os_free</a></div><div class="ttdeci">void no_os_free(void *ptr)</div><div class="ttdoc">Deallocate memory previously allocated by a call to no_os_calloc or no_os_malloc.</div><div class="ttdef"><b>Definition:</b> chibios_alloc.c:75</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_afcf5c78c13bf92eb4f05378ef6353342"><div class="ttname"><a href="axi__adxcvr_8h.html#afcf5c78c13bf92eb4f05378ef6353342">ADXCVR_SYS_CLK_CPLL</a></div><div class="ttdeci">#define ADXCVR_SYS_CLK_CPLL</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:54</div></div>
<div class="ttc" id="axilinx__uart_8c_html_af2316422ada8f3c64500efadd500e283"><div class="ttname"><a href="xilinx__uart_8c.html#af2316422ada8f3c64500efadd500e283">xil_uart_ops</a></div><div class="ttdeci">const struct no_os_uart_platform_ops xil_uart_ops</div><div class="ttdoc">Xilinx platform specific UART platform ops structure.</div><div class="ttdef"><b>Definition:</b> xilinx_uart.c:520</div></div>
<div class="ttc" id="astructiio__axi__adc__init__param_html_a5926412bade32edca2273ed5148de621"><div class="ttname"><a href="structiio__axi__adc__init__param.html#a5926412bade32edca2273ed5148de621">iio_axi_adc_init_param::rx_adc</a></div><div class="ttdeci">struct axi_adc * rx_adc</div><div class="ttdef"><b>Definition:</b> iio_axi_adc.h:83</div></div>
<div class="ttc" id="aaxi__adc__core_8c_html_a1d52b9aff0d444bd88c1878b98c96d28"><div class="ttname"><a href="axi__adc__core_8c.html#a1d52b9aff0d444bd88c1878b98c96d28">axi_adc_init</a></div><div class="ttdeci">int32_t axi_adc_init(struct axi_adc **adc_core, const struct axi_adc_init *init)</div><div class="ttdoc">AXI ADC Main Initialization.</div><div class="ttdef"><b>Definition:</b> axi_adc_core.c:647</div></div>
<div class="ttc" id="aaxi__dmac_8c_html_a1c8f496411b44f3bd47ef0fbfb812604"><div class="ttname"><a href="axi__dmac_8c.html#a1c8f496411b44f3bd47ef0fbfb812604">axi_dmac_init</a></div><div class="ttdeci">int32_t axi_dmac_init(struct axi_dmac **dmac_core, const struct axi_dmac_init *init)</div><div class="ttdef"><b>Definition:</b> axi_dmac.c:332</div></div>
<div class="ttc" id="aad6676-ebz_2src_2parameters_8h_html_a777337a1c0c734fb5639ec1eb08969e2"><div class="ttname"><a href="ad6676-ebz_2src_2parameters_8h.html#a777337a1c0c734fb5639ec1eb08969e2">RX_CORE_BASEADDR</a></div><div class="ttdeci">#define RX_CORE_BASEADDR</div><div class="ttdef"><b>Definition:</b> parameters.h:69</div></div>
<div class="ttc" id="aad9625_8c_html_ae75727562060df96104dba2459428aca"><div class="ttname"><a href="ad9625_8c.html#ae75727562060df96104dba2459428aca">ad9625_test</a></div><div class="ttdeci">int32_t ad9625_test(struct ad9625_dev *dev, uint32_t test_mode)</div><div class="ttdoc">ad9625_test</div><div class="ttdef"><b>Definition:</b> ad9625.c:163</div></div>
<div class="ttc" id="astructad9625__init__param_html_aac2bc1b9b1fbe91b620a498e16068bb6"><div class="ttname"><a href="structad9625__init__param.html#aac2bc1b9b1fbe91b620a498e16068bb6">ad9625_init_param::spi_init</a></div><div class="ttdeci">struct no_os_spi_init_param spi_init</div><div class="ttdef"><b>Definition:</b> ad9625.h:86</div></div>
<div class="ttc" id="awrapper_8h_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="wrapper_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> wrapper.h:64</div></div>
<div class="ttc" id="astructno__os__uart__init__param_html"><div class="ttname"><a href="structno__os__uart__init__param.html">no_os_uart_init_param</a></div><div class="ttdoc">Structure holding the parameters for UART initialization.</div><div class="ttdef"><b>Definition:</b> no_os_uart.h:116</div></div>
<div class="ttc" id="aspi__engine_8h_html_a5326f0cef2ffaec87a01aa3d05008153"><div class="ttname"><a href="spi__engine_8h.html#a5326f0cef2ffaec87a01aa3d05008153">xil_spi_ops</a></div><div class="ttdeci">const struct no_os_spi_platform_ops xil_spi_ops</div><div class="ttdoc">Spi engine platform specific SPI platform ops structure.</div><div class="ttdef"><b>Definition:</b> xilinx_spi.c:459</div></div>
<div class="ttc" id="aad7616__sdz_8c_html_a004ee9c9a8f813ff6f5d69cd04bd6ae6"><div class="ttname"><a href="ad7616__sdz_8c.html#a004ee9c9a8f813ff6f5d69cd04bd6ae6">init_param</a></div><div class="ttdeci">struct ad7616_init_param init_param</div><div class="ttdef"><b>Definition:</b> ad7616_sdz.c:96</div></div>
<div class="ttc" id="astructs__i5g__init_html_a3f9ee103b7cf5bd2bcb6416389540ceb"><div class="ttname"><a href="structs__i5g__init.html#a3f9ee103b7cf5bd2bcb6416389540ceb">s_i5g_init::ad9625_1_device</a></div><div class="ttdeci">struct ad9625_dev * ad9625_1_device</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:102</div></div>
<div class="ttc" id="astructiio__device_html"><div class="ttname"><a href="structiio__device.html">iio_device</a></div><div class="ttdoc">Structure holding channels and attributes of a device.</div><div class="ttdef"><b>Definition:</b> iio_types.h:252</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a8e7e7a58492c050460d379d7a6e64b04"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a8e7e7a58492c050460d379d7a6e64b04">i5g_setup</a></div><div class="ttdeci">int32_t i5g_setup(struct s_i5g **descriptor, struct s_i5g_init init_param)</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.c:377</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a925a01a8e759ac7f841e85cba6bae0cd"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a925a01a8e759ac7f841e85cba6bae0cd">I5G_COR_ENABLE_ADDR</a></div><div class="ttdeci">#define I5G_COR_ENABLE_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:36</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a9b19852cd3bf2fbfe86d4783da89f4eb"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a9b19852cd3bf2fbfe86d4783da89f4eb">I5G_SYNC_OOS</a></div><div class="ttdeci">#define I5G_SYNC_OOS</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:52</div></div>
<div class="ttc" id="astructaxi__jesd204__rx_html"><div class="ttname"><a href="structaxi__jesd204__rx.html">axi_jesd204_rx</a></div><div class="ttdef"><b>Definition:</b> axi_jesd204_rx.h:63</div></div>
<div class="ttc" id="ano__os__uart_8h_html_a5382834bec578f713c202815323a97d8add91f0336eaa5bc8669088d193f6c27f"><div class="ttname"><a href="no__os__uart_8h.html#a5382834bec578f713c202815323a97d8add91f0336eaa5bc8669088d193f6c27f">NO_OS_UART_PAR_NO</a></div><div class="ttdeci">@ NO_OS_UART_PAR_NO</div><div class="ttdef"><b>Definition:</b> no_os_uart.h:83</div></div>
<div class="ttc" id="astructad9625__dev_html"><div class="ttname"><a href="structad9625__dev.html">ad9625_dev</a></div><div class="ttdef"><b>Definition:</b> ad9625.h:92</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a511dc4c4a88951077309b3b29e1e553c"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a511dc4c4a88951077309b3b29e1e553c">I5G_COR_OFFSET_0_ADDR</a></div><div class="ttdeci">#define I5G_COR_OFFSET_0_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:38</div></div>
<div class="ttc" id="aad3552r__fmcz_2srcs_2parameters_8h_html_a1556d56c40da47e192e6767b8b15003b"><div class="ttname"><a href="ad3552r__fmcz_2srcs_2parameters_8h.html#a1556d56c40da47e192e6767b8b15003b">GPIO_DEVICE_ID</a></div><div class="ttdeci">#define GPIO_DEVICE_ID</div><div class="ttdef"><b>Definition:</b> parameters.h:77</div></div>
<div class="ttc" id="aad9625_8c_html_ab8c107f747217b37f303fc1713ac2a2d"><div class="ttname"><a href="ad9625_8c.html#ab8c107f747217b37f303fc1713ac2a2d">ad9625_setup</a></div><div class="ttdeci">int32_t ad9625_setup(struct ad9625_dev **device, struct ad9625_init_param init_param)</div><div class="ttdoc">ad9625_setup</div><div class="ttdef"><b>Definition:</b> ad9625.c:94</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_add73289d8342453b9f8e3611e81eb3e8"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#add73289d8342453b9f8e3611e81eb3e8">I5G_AD9625_SC_RECEIVED</a></div><div class="ttdeci">#define I5G_AD9625_SC_RECEIVED(sel)</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:82</div></div>
<div class="ttc" id="astructno__os__uart__init__param_html_a66d810949be98a2f565976ee7d1a6877"><div class="ttname"><a href="structno__os__uart__init__param.html#a66d810949be98a2f565976ee7d1a6877">no_os_uart_init_param::device_id</a></div><div class="ttdeci">uint8_t device_id</div><div class="ttdef"><b>Definition:</b> no_os_uart.h:118</div></div>
<div class="ttc" id="aaxi__jesd204__rx_8h_html"><div class="ttname"><a href="axi__jesd204__rx_8h.html">axi_jesd204_rx.h</a></div><div class="ttdoc">Driver for the Analog Devices AXI-JESD204-RX peripheral.</div></div>
<div class="ttc" id="astructs__i5g_html_af1c49b336f2cba62a723ea6b697f28c4"><div class="ttname"><a href="structs__i5g.html#af1c49b336f2cba62a723ea6b697f28c4">s_i5g::regs</a></div><div class="ttdeci">int32_t regs</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:94</div></div>
<div class="ttc" id="aad6676-ebz_2src_2parameters_8h_html_a61fc4360c8c3b7eae2e8553b2ffc6c6c"><div class="ttname"><a href="ad6676-ebz_2src_2parameters_8h.html#a61fc4360c8c3b7eae2e8553b2ffc6c6c">RX_JESD_BASEADDR</a></div><div class="ttdeci">#define RX_JESD_BASEADDR</div><div class="ttdef"><b>Definition:</b> parameters.h:71</div></div>
<div class="ttc" id="astructxil__gpio__init__param_html"><div class="ttname"><a href="structxil__gpio__init__param.html">xil_gpio_init_param</a></div><div class="ttdoc">Structure holding the initialization parameters for Xilinx platform specific GPIO parameters.</div><div class="ttdef"><b>Definition:</b> xilinx_gpio.h:70</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a762186b4ca1e3a68166a2cb76f567bb1"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a762186b4ca1e3a68166a2cb76f567bb1">I5G_DELAY_LOCKED_ADDR</a></div><div class="ttdeci">#define I5G_DELAY_LOCKED_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:24</div></div>
<div class="ttc" id="ano__os__axi__io_8h_html_abc659fe8bbdbb93d7f76886a95e0bd89"><div class="ttname"><a href="no__os__axi__io_8h.html#abc659fe8bbdbb93d7f76886a95e0bd89">no_os_axi_io_write</a></div><div class="ttdeci">int32_t no_os_axi_io_write(uint32_t base, uint32_t offset, uint32_t data)</div><div class="ttdoc">AXI IO Altera specific write function.</div><div class="ttdef"><b>Definition:</b> altera_axi_io.c:73</div></div>
<div class="ttc" id="astructno__os__gpio__init__param_html_a75c8dc08aeeacea5543c036c17dbc038"><div class="ttname"><a href="structno__os__gpio__init__param.html#a75c8dc08aeeacea5543c036c17dbc038">no_os_gpio_init_param::extra</a></div><div class="ttdeci">void * extra</div><div class="ttdef"><b>Definition:</b> no_os_gpio.h:95</div></div>
<div class="ttc" id="ano__os__gpio_8h_html"><div class="ttname"><a href="no__os__gpio_8h.html">no_os_gpio.h</a></div><div class="ttdoc">Header file of GPIO Interface.</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_aa617503658746c47b1d2eb6126c1eab9"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#aa617503658746c47b1d2eb6126c1eab9">I5G_SPI_ACCESS_DISABLED</a></div><div class="ttdeci">#define I5G_SPI_ACCESS_DISABLED</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:47</div></div>
<div class="ttc" id="astructs__i5g_html_adb9e88329310ce1e24f2aef0ae4fa4cd"><div class="ttname"><a href="structs__i5g.html#adb9e88329310ce1e24f2aef0ae4fa4cd">s_i5g::ad9625_cs_0</a></div><div class="ttdeci">int32_t ad9625_cs_0</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:95</div></div>
<div class="ttc" id="astructjesd204__rx__init_html"><div class="ttname"><a href="structjesd204__rx__init.html">jesd204_rx_init</a></div><div class="ttdoc">JESD204B/C Receive Peripheral Initialization Structure.</div><div class="ttdef"><b>Definition:</b> axi_jesd204_rx.h:94</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a6919552b1de3af969ac6a60283158d5f"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a6919552b1de3af969ac6a60283158d5f">I5G_COR_OFFSET_1_ADDR</a></div><div class="ttdeci">#define I5G_COR_OFFSET_1_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:40</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a7329991d877a02312dfe4cf0d5dfd957"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a7329991d877a02312dfe4cf0d5dfd957">i5g_remove</a></div><div class="ttdeci">int32_t i5g_remove(struct s_i5g *desc)</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.c:416</div></div>
<div class="ttc" id="axilinx__gpio_8h_html_aca2baafcdc235319e5c0b28f8b5a7a46a9ffd2a633553eeffa291f1a5ba593e2c"><div class="ttname"><a href="xilinx__gpio_8h.html#aca2baafcdc235319e5c0b28f8b5a7a46a9ffd2a633553eeffa291f1a5ba593e2c">GPIO_PL</a></div><div class="ttdeci">@ GPIO_PL</div><div class="ttdef"><b>Definition:</b> xilinx_gpio.h:60</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a67a5b51c71aba4632b9a88a5ba26d60a"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a67a5b51c71aba4632b9a88a5ba26d60a">I5G_SPI_REQUEST_ACCESS</a></div><div class="ttdeci">#define I5G_SPI_REQUEST_ACCESS</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:44</div></div>
<div class="ttc" id="aaxi__adc__core_8c_html_a3f8de28c2195f5524197a9cf2b9e543a"><div class="ttname"><a href="axi__adc__core_8c.html#a3f8de28c2195f5524197a9cf2b9e543a">axi_adc_pn_mon</a></div><div class="ttdeci">int32_t axi_adc_pn_mon(struct axi_adc *adc, enum axi_adc_pn_sel sel, uint32_t delay_ms)</div><div class="ttdoc">Monitor the AXI ADC PN Sequence.</div><div class="ttdef"><b>Definition:</b> axi_adc_core.c:142</div></div>
<div class="ttc" id="aaxi__dmac_8c_html_a94ee2ccbd2fb9f9d2b088e82c653b313"><div class="ttname"><a href="axi__dmac_8c.html#a94ee2ccbd2fb9f9d2b088e82c653b313">axi_dmac_transfer_start</a></div><div class="ttdeci">int32_t axi_dmac_transfer_start(struct axi_dmac *dmac, struct axi_dma_transfer *dma_transfer)</div><div class="ttdef"><b>Definition:</b> axi_dmac.c:379</div></div>
<div class="ttc" id="astructaxi__jesd204__rx_html_a3912ebf89916b70dac13967719ebde7f"><div class="ttname"><a href="structaxi__jesd204__rx.html#a3912ebf89916b70dac13967719ebde7f">axi_jesd204_rx::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> axi_jesd204_rx.h:65</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a373479af4b59d984305ea8c12f5c65e0"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a373479af4b59d984305ea8c12f5c65e0">I5G_SYSREF_BUSY</a></div><div class="ttdeci">#define I5G_SYSREF_BUSY</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:56</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a1073d9726e1a7deb798e47dc28a7e80f"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a1073d9726e1a7deb798e47dc28a7e80f">I5G_DELAY_VERIFY_ADDR</a></div><div class="ttdeci">#define I5G_DELAY_VERIFY_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:23</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a45282ac1c40c24fe73b12431fca15a12"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a45282ac1c40c24fe73b12431fca15a12">I5G_AD9625_SC_CLEAR</a></div><div class="ttdeci">#define I5G_AD9625_SC_CLEAR(sel)</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:83</div></div>
<div class="ttc" id="astructno__os__spi__init__param_html_a0894780272cd3377ddf2ad968237d652"><div class="ttname"><a href="structno__os__spi__init__param.html#a0894780272cd3377ddf2ad968237d652">no_os_spi_init_param::extra</a></div><div class="ttdeci">void * extra</div><div class="ttdef"><b>Definition:</b> no_os_spi.h:135</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a73a6147e0a9d6ca02fe7e3a72879aed8"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a73a6147e0a9d6ca02fe7e3a72879aed8">I5G_DELAY_ADDR</a></div><div class="ttdeci">#define I5G_DELAY_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:22</div></div>
<div class="ttc" id="astructs__i5g__init_html"><div class="ttname"><a href="structs__i5g__init.html">s_i5g_init</a></div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:100</div></div>
<div class="ttc" id="ano__os__spi_8h_html_afded69ea0f2dc45ebb384e6cc6d4c98eaea999020aced95aedacc60d7a260c2f6"><div class="ttname"><a href="no__os__spi_8h.html#afded69ea0f2dc45ebb384e6cc6d4c98eaea999020aced95aedacc60d7a260c2f6">NO_OS_SPI_MODE_0</a></div><div class="ttdeci">@ NO_OS_SPI_MODE_0</div><div class="ttdef"><b>Definition:</b> no_os_spi.h:67</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_af733fb5e5e0dcd90dd9e2dd0c86d3424"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#af733fb5e5e0dcd90dd9e2dd0c86d3424">I5G_SYNC_RELEASE</a></div><div class="ttdeci">#define I5G_SYNC_RELEASE</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:51</div></div>
<div class="ttc" id="axilinx__spi_8h_html"><div class="ttname"><a href="xilinx__spi_8h.html">xilinx_spi.h</a></div></div>
<div class="ttc" id="aiio__axi__adc_8c_html_aa124c5a3d919b5ed48981f6b84eeeaab"><div class="ttname"><a href="iio__axi__adc_8c.html#aa124c5a3d919b5ed48981f6b84eeeaab">iio_axi_adc_get_dev_descriptor</a></div><div class="ttdeci">void iio_axi_adc_get_dev_descriptor(struct iio_axi_adc_desc *desc, struct iio_device **dev_descriptor)</div><div class="ttdoc">Get device descriptor.</div><div class="ttdef"><b>Definition:</b> iio_axi_adc.c:475</div></div>
<div class="ttc" id="ano__os__gpio_8h_html_a584f1e5d6fa88496e357e718cdf794f4"><div class="ttname"><a href="no__os__gpio_8h.html#a584f1e5d6fa88496e357e718cdf794f4">no_os_gpio_direction_output</a></div><div class="ttdeci">int32_t no_os_gpio_direction_output(struct no_os_gpio_desc *desc, uint8_t value)</div><div class="ttdoc">Enable the output direction of the specified GPIO.</div><div class="ttdef"><b>Definition:</b> no_os_gpio.c:153</div></div>
<div class="ttc" id="ano__os__uart_8h_html_a519f4c9f32aaf255dd9a82665dd2d96aad18e9236e710ce538fc46709d8278916"><div class="ttname"><a href="no__os__uart_8h.html#a519f4c9f32aaf255dd9a82665dd2d96aad18e9236e710ce538fc46709d8278916">NO_OS_UART_CS_8</a></div><div class="ttdeci">@ NO_OS_UART_CS_8</div><div class="ttdef"><b>Definition:</b> no_os_uart.h:72</div></div>
<div class="ttc" id="aad9625_8h_html_a77b0da06614220d90d9b49b0e516c23c"><div class="ttname"><a href="ad9625_8h.html#a77b0da06614220d90d9b49b0e516c23c">AD9625_TEST_PNLONG</a></div><div class="ttdeci">#define AD9625_TEST_PNLONG</div><div class="ttdef"><b>Definition:</b> ad9625.h:75</div></div>
<div class="ttc" id="astructiio__app__init__param_html_adfe2017798ff2a35552ffdac49ed9956"><div class="ttname"><a href="structiio__app__init__param.html#adfe2017798ff2a35552ffdac49ed9956">iio_app_init_param::devices</a></div><div class="ttdeci">struct iio_app_device * devices</div><div class="ttdef"><b>Definition:</b> iio_app.h:113</div></div>
<div class="ttc" id="astructaxi__dma__transfer_html_ae3f8633f4672ddb950d8a3e6d343a726"><div class="ttname"><a href="structaxi__dma__transfer.html#ae3f8633f4672ddb950d8a3e6d343a726">axi_dma_transfer::size</a></div><div class="ttdeci">uint32_t size</div><div class="ttdef"><b>Definition:</b> axi_dmac.h:107</div></div>
<div class="ttc" id="astructxil__gpio__init__param_html_a617adce3aa8732086a0dc0ed0517e0cc"><div class="ttname"><a href="structxil__gpio__init__param.html#a617adce3aa8732086a0dc0ed0517e0cc">xil_gpio_init_param::type</a></div><div class="ttdeci">enum xil_gpio_type type</div><div class="ttdef"><b>Definition:</b> xilinx_gpio.h:72</div></div>
<div class="ttc" id="aad9625_8c_html_a85c17542ba2dd1c24df7c5f3adfdd920"><div class="ttname"><a href="ad9625_8c.html#a85c17542ba2dd1c24df7c5f3adfdd920">ad9625_remove</a></div><div class="ttdeci">int32_t ad9625_remove(struct ad9625_dev *dev)</div><div class="ttdoc">ad9625_remove</div><div class="ttdef"><b>Definition:</b> ad9625.c:149</div></div>
<div class="ttc" id="astructs__i5g__init_html_a7985cff5ba0fb9d019f3fb6885c8be1d"><div class="ttname"><a href="structs__i5g__init.html#a7985cff5ba0fb9d019f3fb6885c8be1d">s_i5g_init::ad9625_cs_1</a></div><div class="ttdeci">int32_t ad9625_cs_1</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:105</div></div>
<div class="ttc" id="astructaxi__adc__init_html_a0a2a4d6e7a49bf0bcb87da3315ebb0d1"><div class="ttname"><a href="structaxi__adc__init.html#a0a2a4d6e7a49bf0bcb87da3315ebb0d1">axi_adc_init::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> axi_adc_core.h:148</div></div>
<div class="ttc" id="aaxi__jesd204__rx_8c_html_ab6c10679806c0d92e57fcf8d17632556"><div class="ttname"><a href="axi__jesd204__rx_8c.html#ab6c10679806c0d92e57fcf8d17632556">axi_jesd204_rx_lane_clk_enable</a></div><div class="ttdeci">int32_t axi_jesd204_rx_lane_clk_enable(struct axi_jesd204_rx *jesd)</div><div class="ttdoc">JESD204 RX Lane Clock Enable.</div><div class="ttdef"><b>Definition:</b> axi_jesd204_rx.c:195</div></div>
<div class="ttc" id="astructiio__app__init__param_html_a5ad18c79d35892b65a07dc9863601a0c"><div class="ttname"><a href="structiio__app__init__param.html#a5ad18c79d35892b65a07dc9863601a0c">iio_app_init_param::nb_devices</a></div><div class="ttdeci">uint32_t nb_devices</div><div class="ttdef"><b>Definition:</b> iio_app.h:115</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a71a9917762abcde7ea1ea8fd10eaad2c"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a71a9917762abcde7ea1ea8fd10eaad2c">I5G_AD9625_SG_ADDR</a></div><div class="ttdeci">#define I5G_AD9625_SG_ADDR</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:70</div></div>
<div class="ttc" id="astructaxi__dmac_html"><div class="ttname"><a href="structaxi__dmac.html">axi_dmac</a></div><div class="ttdef"><b>Definition:</b> axi_dmac.h:114</div></div>
<div class="ttc" id="astructs__i5g__init_html_aa64bd487a9b786e05282dbaa42fb5704"><div class="ttname"><a href="structs__i5g__init.html#aa64bd487a9b786e05282dbaa42fb5704">s_i5g_init::regs</a></div><div class="ttdeci">int32_t regs</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:103</div></div>
<div class="ttc" id="aaxi__fmcadc5__sync_8h_html_a423abe8873bea77c48d05509db10de4b"><div class="ttname"><a href="axi__fmcadc5__sync_8h.html#a423abe8873bea77c48d05509db10de4b">I5G_AD9625_IO_DATA</a></div><div class="ttdeci">#define I5G_AD9625_IO_DATA</div><div class="ttdef"><b>Definition:</b> axi_fmcadc5_sync.h:75</div></div>
<div class="ttc" id="aaltera__adxcvr_8c_html_a67ef0bb38e4648e42b5cfa3a7991c49c"><div class="ttname"><a href="altera__adxcvr_8c.html#a67ef0bb38e4648e42b5cfa3a7991c49c">adxcvr_init</a></div><div class="ttdeci">int32_t adxcvr_init(struct adxcvr **ad_xcvr, const struct adxcvr_init *init)</div><div class="ttdoc">adxcvr_init</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.c:444</div></div>
<div class="ttc" id="astructno__os__spi__init__param_html"><div class="ttname"><a href="structno__os__spi__init__param.html">no_os_spi_init_param</a></div><div class="ttdoc">Structure holding the parameters for SPI initialization.</div><div class="ttdef"><b>Definition:</b> no_os_spi.h:122</div></div>
<div class="ttc" id="aaxi__adc__core_8h_html_a41de9b04f3d8a94b0058565ca77195d0a5ba92974ef9409004a4f38faadc86419"><div class="ttname"><a href="axi__adc__core_8h.html#a41de9b04f3d8a94b0058565ca77195d0a5ba92974ef9409004a4f38faadc86419">AXI_ADC_PN23</a></div><div class="ttdeci">@ AXI_ADC_PN23</div><div class="ttdef"><b>Definition:</b> axi_adc_core.h:164</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
