--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CAD971Test.twx CAD971Test.ncd -o CAD971Test.twr
CAD971Test.pcf -ucf vga.ucf

Design file:              CAD971Test.ncd
Physical constraint file: CAD971Test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_24
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Key<0>      |    8.358(R)|      SLOW  |   -0.986(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<1>      |    8.710(R)|      SLOW  |   -2.570(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<2>      |    8.582(R)|      SLOW  |   -2.531(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<3>      |    9.163(R)|      SLOW  |   -1.724(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_24 to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<0>        |        24.031(R)|      SLOW  |         4.885(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<1>        |        24.073(R)|      SLOW  |         4.668(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<0>        |        24.004(R)|      SLOW  |         4.556(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<1>        |        23.491(R)|      SLOW  |         4.528(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_HS          |        10.594(R)|      SLOW  |         4.092(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<0>        |        23.521(R)|      SLOW  |         4.357(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<1>        |        22.771(R)|      SLOW  |         4.128(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_VS          |        12.129(R)|      SLOW  |         4.465(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<0>       |        10.638(R)|      SLOW  |         4.104(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<1>       |        10.389(R)|      SLOW  |         3.977(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<2>       |        10.833(R)|      SLOW  |         4.709(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<3>       |        10.557(R)|      SLOW  |         4.124(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<0>|        12.159(R)|      SLOW  |         3.984(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<1>|        12.713(R)|      SLOW  |         4.297(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<2>|        12.514(R)|      SLOW  |         4.132(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<3>|        12.704(R)|      SLOW  |         4.497(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<4>|        13.114(R)|      SLOW  |         4.176(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<5>|        12.298(R)|      SLOW  |         4.339(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<6>|        12.357(R)|      SLOW  |         4.354(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RESET_N to Pad
----------------+-----------------+------------+-----------------+------------+---------------------------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                       | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                      | Phase  |
----------------+-----------------+------------+-----------------+------------+---------------------------------------+--------+
VGA_B<0>        |        21.907(F)|      SLOW  |         9.674(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1730_o|   0.000|
                |        21.654(F)|      SLOW  |         9.571(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1732_o|   0.000|
                |        22.599(F)|      SLOW  |        10.157(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1734_o|   0.000|
                |        22.963(F)|      SLOW  |        10.677(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1736_o|   0.000|
                |        22.247(F)|      SLOW  |         9.917(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1738_o|   0.000|
                |        17.085(R)|      SLOW  |         6.738(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
VGA_B<1>        |        21.949(F)|      SLOW  |         9.703(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1730_o|   0.000|
                |        21.696(F)|      SLOW  |         9.600(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1732_o|   0.000|
                |        22.641(F)|      SLOW  |        10.186(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1734_o|   0.000|
                |        23.005(F)|      SLOW  |        10.706(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1736_o|   0.000|
                |        22.289(F)|      SLOW  |         9.946(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1738_o|   0.000|
                |        17.127(R)|      SLOW  |         6.767(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
VGA_G<0>        |        21.880(F)|      SLOW  |         9.747(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1730_o|   0.000|
                |        21.627(F)|      SLOW  |         9.644(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1732_o|   0.000|
                |        22.572(F)|      SLOW  |        10.230(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1734_o|   0.000|
                |        22.936(F)|      SLOW  |        10.750(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1736_o|   0.000|
                |        22.220(F)|      SLOW  |         9.990(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1738_o|   0.000|
                |        17.058(R)|      SLOW  |         6.811(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
VGA_G<1>        |        16.545(R)|      SLOW  |         6.421(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
                |        21.367(F)|      SLOW  |         9.357(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1730_o|   0.000|
                |        21.114(F)|      SLOW  |         9.254(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1732_o|   0.000|
                |        22.059(F)|      SLOW  |         9.840(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1734_o|   0.000|
                |        22.423(F)|      SLOW  |        10.360(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1736_o|   0.000|
                |        21.707(F)|      SLOW  |         9.600(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1738_o|   0.000|
VGA_R<0>        |        21.397(F)|      SLOW  |         9.412(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1730_o|   0.000|
                |        21.144(F)|      SLOW  |         9.309(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1732_o|   0.000|
                |        22.089(F)|      SLOW  |         9.895(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1734_o|   0.000|
                |        22.453(F)|      SLOW  |        10.415(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1736_o|   0.000|
                |        21.737(F)|      SLOW  |         9.655(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1738_o|   0.000|
                |        16.575(R)|      SLOW  |         6.476(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
VGA_R<1>        |        21.952(F)|      SLOW  |         8.866(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1730_o|   0.000|
                |        21.699(F)|      SLOW  |         8.763(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1732_o|   0.000|
                |        22.644(F)|      SLOW  |         9.349(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1734_o|   0.000|
                |        23.008(F)|      SLOW  |         9.869(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1736_o|   0.000|
                |        22.292(F)|      SLOW  |         9.109(F)|      FAST  |VGA_SQ/RESET_pseudo_rand2[4]_AND_1738_o|   0.000|
                |        17.130(R)|      SLOW  |         6.765(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
outseg<0>       |         9.870(R)|      SLOW  |         4.087(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
outseg<1>       |         9.621(R)|      SLOW  |         3.960(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
outseg<2>       |        10.507(R)|      SLOW  |         4.533(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
outseg<3>       |        10.231(R)|      SLOW  |         4.344(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
sevensegments<0>|        12.074(R)|      SLOW  |         4.038(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
sevensegments<1>|        12.628(R)|      SLOW  |         3.996(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
sevensegments<2>|        12.429(R)|      SLOW  |         4.324(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
sevensegments<3>|        12.126(R)|      SLOW  |         5.376(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
sevensegments<4>|        13.029(R)|      SLOW  |         5.239(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
sevensegments<5>|        12.213(R)|      SLOW  |         5.388(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
sevensegments<6>|        12.272(R)|      SLOW  |         5.367(R)|      FAST  |RESET_N_IBUF_BUFG                      |   0.000|
----------------+-----------------+------------+-----------------+------------+---------------------------------------+--------+

Clock to Setup on destination clock CLOCK_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |   12.264|         |         |         |
RESET_N        |   13.494|   14.933|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RESET_N        |    1.634|    1.693|    1.847|    1.062|
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 24 03:40:02 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4608 MB



