
*** Running vivado
    with args -log design_1_address_display_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_address_display_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_address_display_0_0.tcl -notrace
Command: synth_design -top design_1_address_display_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1350.570 ; gain = 79.887 ; free physical = 18429 ; free virtual = 32481
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_address_display_0_0' [/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ip/design_1_address_display_0_0_2/synth/design_1_address_display_0_0.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ip/design_1_address_display_0_0_2/synth/design_1_address_display_0_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'address_display' [/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/bce8/address_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'address_display' (1#1) [/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/bce8/address_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_address_display_0_0' (2#1) [/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ip/design_1_address_display_0_0_2/synth/design_1_address_display_0_0.v:57]
WARNING: [Synth 8-3331] design address_display has unconnected port address[31]
WARNING: [Synth 8-3331] design address_display has unconnected port address[30]
WARNING: [Synth 8-3331] design address_display has unconnected port address[29]
WARNING: [Synth 8-3331] design address_display has unconnected port address[28]
WARNING: [Synth 8-3331] design address_display has unconnected port address[27]
WARNING: [Synth 8-3331] design address_display has unconnected port address[26]
WARNING: [Synth 8-3331] design address_display has unconnected port address[25]
WARNING: [Synth 8-3331] design address_display has unconnected port address[24]
WARNING: [Synth 8-3331] design address_display has unconnected port address[23]
WARNING: [Synth 8-3331] design address_display has unconnected port address[22]
WARNING: [Synth 8-3331] design address_display has unconnected port address[21]
WARNING: [Synth 8-3331] design address_display has unconnected port address[20]
WARNING: [Synth 8-3331] design address_display has unconnected port address[19]
WARNING: [Synth 8-3331] design address_display has unconnected port address[18]
WARNING: [Synth 8-3331] design address_display has unconnected port address[17]
WARNING: [Synth 8-3331] design address_display has unconnected port address[16]
WARNING: [Synth 8-3331] design address_display has unconnected port address[15]
WARNING: [Synth 8-3331] design address_display has unconnected port address[14]
WARNING: [Synth 8-3331] design address_display has unconnected port address[13]
WARNING: [Synth 8-3331] design address_display has unconnected port address[12]
WARNING: [Synth 8-3331] design address_display has unconnected port address[11]
WARNING: [Synth 8-3331] design address_display has unconnected port address[10]
WARNING: [Synth 8-3331] design address_display has unconnected port address[9]
WARNING: [Synth 8-3331] design address_display has unconnected port address[8]
WARNING: [Synth 8-3331] design address_display has unconnected port address[7]
WARNING: [Synth 8-3331] design address_display has unconnected port address[6]
WARNING: [Synth 8-3331] design address_display has unconnected port address[5]
WARNING: [Synth 8-3331] design address_display has unconnected port address[4]
WARNING: [Synth 8-3331] design address_display has unconnected port address[3]
WARNING: [Synth 8-3331] design address_display has unconnected port address[2]
WARNING: [Synth 8-3331] design address_display has unconnected port address[1]
WARNING: [Synth 8-3331] design address_display has unconnected port address[0]
WARNING: [Synth 8-3331] design address_display has unconnected port addr_vld
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1395.195 ; gain = 124.512 ; free physical = 18394 ; free virtual = 32453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1395.195 ; gain = 124.512 ; free physical = 18356 ; free virtual = 32415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1395.195 ; gain = 124.512 ; free physical = 18356 ; free virtual = 32415
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1656.438 ; gain = 1.000 ; free physical = 17250 ; free virtual = 31437
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1656.438 ; gain = 385.754 ; free physical = 17420 ; free virtual = 31608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1656.438 ; gain = 385.754 ; free physical = 17420 ; free virtual = 31608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1656.438 ; gain = 385.754 ; free physical = 17421 ; free virtual = 31609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1656.438 ; gain = 385.754 ; free physical = 17437 ; free virtual = 31625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design design_1_address_display_0_0 has an empty top module
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[31]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[30]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[29]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[28]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[27]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[26]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[25]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[24]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[23]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[22]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[21]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[20]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[19]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[18]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[17]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[16]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[15]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[14]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[13]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[12]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[11]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[10]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[9]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[8]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[7]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[6]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[5]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[4]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[3]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[2]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[1]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port address[0]
WARNING: [Synth 8-3331] design design_1_address_display_0_0 has unconnected port addr_vld
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 1656.438 ; gain = 385.754 ; free physical = 17379 ; free virtual = 31570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 1700.438 ; gain = 429.754 ; free physical = 17181 ; free virtual = 31403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 1700.438 ; gain = 429.754 ; free physical = 17181 ; free virtual = 31403
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 1700.438 ; gain = 429.754 ; free physical = 17181 ; free virtual = 31403
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1700.438 ; gain = 429.754 ; free physical = 17184 ; free virtual = 31405
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1700.438 ; gain = 429.754 ; free physical = 17184 ; free virtual = 31405
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1700.438 ; gain = 429.754 ; free physical = 17184 ; free virtual = 31405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1700.438 ; gain = 429.754 ; free physical = 17184 ; free virtual = 31405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1700.438 ; gain = 429.754 ; free physical = 17201 ; free virtual = 31422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1700.438 ; gain = 429.754 ; free physical = 17184 ; free virtual = 31405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1700.438 ; gain = 429.754 ; free physical = 17184 ; free virtual = 31405
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1700.438 ; gain = 168.512 ; free physical = 17234 ; free virtual = 31456
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1700.445 ; gain = 429.754 ; free physical = 17234 ; free virtual = 31455
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:56 . Memory (MB): peak = 1716.438 ; gain = 457.320 ; free physical = 17151 ; free virtual = 31373
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.runs/design_1_address_display_0_0_synth_1/design_1_address_display_0_0.dcp' has been generated.
