Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Aug 15 12:38:12 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file bmeSensor2_wrapper_timing_summary_routed.rpt -rpx bmeSensor2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bmeSensor2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.094        0.000                      0                11128        0.044        0.000                      0                11128        4.020        0.000                       0                  4544  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.094        0.000                      0                11128        0.044        0.000                      0                11128        4.020        0.000                       0                  4544  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 1.647ns (20.184%)  route 6.513ns (79.816%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.708     3.002    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y88         FDRE                                         r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     3.458 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.870     4.328    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124     4.452 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.434     4.886    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.124     5.010 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.569     5.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.703 r  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.876     6.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.120     6.699 f  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.838     7.537    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.327     7.864 f  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.708     8.571    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.124     8.695 f  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.955     9.650    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.124     9.774 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42/O
                         net (fo=3, routed)           0.436    10.210    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42_n_0
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.334 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_2/O
                         net (fo=2, routed)           0.828    11.162    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/rnext[6]
    RAMB18_X3Y26         RAMB18E1                                     r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.568    12.747    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.976    
                         clock uncertainty           -0.154    12.822    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.256    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 1.647ns (20.223%)  route 6.497ns (79.777%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.708     3.002    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y88         FDRE                                         r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     3.458 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.870     4.328    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124     4.452 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.434     4.886    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.124     5.010 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.569     5.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.703 r  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.876     6.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.120     6.699 f  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.838     7.537    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.327     7.864 f  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.708     8.571    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.124     8.695 f  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.955     9.650    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.124     9.774 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42/O
                         net (fo=3, routed)           0.432    10.206    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I3_O)        0.124    10.330 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_1/O
                         net (fo=2, routed)           0.816    11.146    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/rnext[7]
    RAMB18_X3Y26         RAMB18E1                                     r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.568    12.747    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.976    
                         clock uncertainty           -0.154    12.822    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.256    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 1.647ns (20.237%)  route 6.491ns (79.763%))
  Logic Levels:           8  (LUT2=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.708     3.002    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y88         FDRE                                         r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     3.458 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.870     4.328    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124     4.452 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.434     4.886    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.124     5.010 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.569     5.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.703 r  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.876     6.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.120     6.699 f  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.838     7.537    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.327     7.864 f  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.708     8.571    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.124     8.695 f  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.955     9.650    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.124     9.774 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42/O
                         net (fo=3, routed)           0.559    10.333    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42_n_0
    SLICE_X51Y65         LUT4 (Prop_lut4_I1_O)        0.124    10.457 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_3/O
                         net (fo=2, routed)           0.684    11.140    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/rnext[5]
    RAMB18_X3Y26         RAMB18E1                                     r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.568    12.747    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.976    
                         clock uncertainty           -0.154    12.822    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.256    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.384ns  (logic 2.513ns (29.974%)  route 5.871ns (70.026%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.708     3.002    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y88         FDRE                                         r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     3.458 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.870     4.328    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124     4.452 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.434     4.886    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.124     5.010 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.569     5.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.703 f  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.876     6.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.120     6.699 r  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.838     7.537    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.327     7.864 r  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.708     8.571    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.124     8.695 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.961     9.656    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.780 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0/O
                         net (fo=1, routed)           0.616    10.396    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.052 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.052    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.386 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.386    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]_i_2_n_6
    SLICE_X47Y67         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.470    12.649    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X47Y67         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062    12.686    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 2.418ns (29.171%)  route 5.871ns (70.829%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.708     3.002    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y88         FDRE                                         r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     3.458 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.870     4.328    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124     4.452 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.434     4.886    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.124     5.010 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.569     5.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.703 f  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.876     6.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.120     6.699 r  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.838     7.537    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.327     7.864 r  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.708     8.571    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.124     8.695 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.961     9.656    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.780 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0/O
                         net (fo=1, routed)           0.616    10.396    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.052 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.052    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.291 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000    11.291    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]_i_2_n_5
    SLICE_X47Y67         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.470    12.649    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X47Y67         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062    12.686    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 1.719ns (21.887%)  route 6.135ns (78.113%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.708     3.002    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y88         FDRE                                         r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     3.458 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.870     4.328    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124     4.452 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.434     4.886    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.124     5.010 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.569     5.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.703 r  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.876     6.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.120     6.699 f  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.838     7.537    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.327     7.864 f  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          1.194     9.057    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X48Y66         LUT5 (Prop_lut5_I1_O)        0.118     9.175 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_43/O
                         net (fo=3, routed)           0.481     9.656    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_43_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.326     9.982 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_4/O
                         net (fo=2, routed)           0.874    10.856    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/rnext[4]
    RAMB18_X3Y26         RAMB18E1                                     r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.568    12.747    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.976    
                         clock uncertainty           -0.154    12.822    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.256    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 2.402ns (29.034%)  route 5.871ns (70.966%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.708     3.002    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y88         FDRE                                         r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     3.458 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.870     4.328    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124     4.452 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.434     4.886    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.124     5.010 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.569     5.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.703 f  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.876     6.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.120     6.699 r  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.838     7.537    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.327     7.864 r  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.708     8.571    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.124     8.695 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.961     9.656    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.780 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0/O
                         net (fo=1, routed)           0.616    10.396    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.052 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.052    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.275 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.275    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]_i_2_n_7
    SLICE_X47Y67         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.470    12.649    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X47Y67         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[5]/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.062    12.686    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[5]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 1.719ns (22.303%)  route 5.989ns (77.698%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.708     3.002    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y88         FDRE                                         r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     3.458 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.870     4.328    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124     4.452 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.434     4.886    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.124     5.010 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.569     5.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.703 r  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.876     6.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.120     6.699 f  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.838     7.537    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.327     7.864 f  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          1.194     9.057    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X48Y66         LUT5 (Prop_lut5_I1_O)        0.118     9.175 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_43/O
                         net (fo=3, routed)           0.478     9.653    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_43_n_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I2_O)        0.326     9.979 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_5/O
                         net (fo=2, routed)           0.730    10.710    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/rnext[3]
    RAMB18_X3Y26         RAMB18E1                                     r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.568    12.747    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.976    
                         clock uncertainty           -0.154    12.822    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.256    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.253ns (27.732%)  route 5.871ns (72.268%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.708     3.002    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y88         FDRE                                         r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     3.458 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.870     4.328    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124     4.452 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.434     4.886    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.124     5.010 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.569     5.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.703 f  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.876     6.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.120     6.699 r  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.838     7.537    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.327     7.864 r  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.708     8.571    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.124     8.695 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.961     9.656    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.780 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0/O
                         net (fo=1, routed)           0.616    10.396    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    11.126 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.126    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1_n_4
    SLICE_X47Y66         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.471    12.650    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X47Y66         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)        0.062    12.687    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.065ns  (logic 2.194ns (27.204%)  route 5.871ns (72.796%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.708     3.002    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y88         FDRE                                         r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     3.458 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.870     4.328    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124     4.452 f  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.434     4.886    bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I2_O)        0.124     5.010 r  bmeSensor2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.569     5.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.703 f  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.876     6.579    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.120     6.699 r  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.838     7.537    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.327     7.864 r  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.708     8.571    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.124     8.695 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.961     9.656    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.780 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0/O
                         net (fo=1, routed)           0.616    10.396    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    11.067 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.067    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1_n_5
    SLICE_X47Y66         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        1.471    12.650    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X47Y66         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[3]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)        0.062    12.687    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[3]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  1.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.067%)  route 0.208ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.546     0.882    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y67         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[19]/Q
                         net (fo=1, routed)           0.208     1.254    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata_n_71
    SLICE_X48Y70         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.813     1.179    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/ap_clk
    SLICE_X48Y70         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[19]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.066     1.210    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.989%)  route 0.227ns (58.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.548     0.884    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/ap_clk
    SLICE_X50Y85         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[0]/Q
                         net (fo=6, routed)           0.227     1.274    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/s_axi_arqos[3][44]
    SLICE_X47Y88         FDRE                                         r  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.822     1.188    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aclk
    SLICE_X47Y88         FDRE                                         r  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[45]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.070     1.223    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/buff_rdata/waddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.154%)  route 0.158ns (52.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.546     0.882    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X33Y76         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/buff_rdata/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/buff_rdata/waddr_reg[7]/Q
                         net (fo=2, routed)           0.158     1.181    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/buff_rdata/waddr[7]
    RAMB18_X2Y30         RAMB18E1                                     r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.852     1.218    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X2Y30         RAMB18E1                                     r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.937    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.120    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bmeSensor2_i/bmesensor2_0/inst/reg_934_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_AXILiteS_s_axi_U/int_clearedInterrStatus1_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.026%)  route 0.250ns (63.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.555     0.891    bmeSensor2_i/bmesensor2_0/inst/ap_clk
    SLICE_X40Y58         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/reg_934_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  bmeSensor2_i/bmesensor2_0/inst/reg_934_reg[4]/Q
                         net (fo=5, routed)           0.250     1.282    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_AXILiteS_s_axi_U/reg_934_reg[31][4]
    SLICE_X52Y57         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_AXILiteS_s_axi_U/int_clearedInterrStatus1_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.819     1.185    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_AXILiteS_s_axi_U/ap_clk
    SLICE_X52Y57         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_AXILiteS_s_axi_U/int_clearedInterrStatus1_o_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y57         FDRE (Hold_fdre_C_D)         0.070     1.220    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_AXILiteS_s_axi_U/int_clearedInterrStatus1_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.034%)  route 0.299ns (67.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.545     0.881    bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y81         FDRE                                         r  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  bmeSensor2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=2, routed)           0.299     1.321    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X38Y82         SRLC32E                                      r  bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.816     1.182    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y82         SRLC32E                                      r  bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.035     1.147    
    SLICE_X38Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.256    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.547     0.883    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X52Y66         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[8]/Q
                         net (fo=1, routed)           0.256     1.279    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata_n_82
    SLICE_X48Y72         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.811     1.177    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/ap_clk
    SLICE_X48Y72         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[8]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.072     1.214    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.352%)  route 0.258ns (64.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.546     0.882    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y67         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[32]/Q
                         net (fo=1, routed)           0.258     1.280    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/tmp_strb[0]
    SLICE_X47Y72         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.811     1.177    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/ap_clk
    SLICE_X47Y72         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[0]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.070     1.212    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bmeSensor2_i/bmesensor2_0/inst/ap_CS_fsm_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/ap_CS_fsm_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.671%)  route 0.240ns (56.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.586     0.922    bmeSensor2_i/bmesensor2_0/inst/ap_clk
    SLICE_X65Y49         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/ap_CS_fsm_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  bmeSensor2_i/bmesensor2_0/inst/ap_CS_fsm_reg[123]/Q
                         net (fo=5, routed)           0.240     1.302    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/rs_rreq/Q[10]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.045     1.347 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[124]_i_1/O
                         net (fo=1, routed)           0.000     1.347    bmeSensor2_i/bmesensor2_0/inst/ap_NS_fsm[124]
    SLICE_X65Y52         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/ap_CS_fsm_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.849     1.215    bmeSensor2_i/bmesensor2_0/inst/ap_clk
    SLICE_X65Y52         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/ap_CS_fsm_reg[124]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X65Y52         FDRE (Hold_fdre_C_D)         0.091     1.276    bmeSensor2_i/bmesensor2_0/inst/ap_CS_fsm_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bmeSensor2_i/bmesensor2_0/inst/reg_913_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/bmesensor2_0/inst/bmesensor2_AXILiteS_s_axi_U/int_ctrl_reg_val3_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.126%)  route 0.239ns (62.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.554     0.890    bmeSensor2_i/bmesensor2_0/inst/ap_clk
    SLICE_X41Y60         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/reg_913_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  bmeSensor2_i/bmesensor2_0/inst/reg_913_reg[4]/Q
                         net (fo=5, routed)           0.239     1.269    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_AXILiteS_s_axi_U/reg_913_reg[31][4]
    SLICE_X51Y59         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_AXILiteS_s_axi_U/int_ctrl_reg_val3_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.819     1.185    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_AXILiteS_s_axi_U/ap_clk
    SLICE_X51Y59         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_AXILiteS_s_axi_U/int_ctrl_reg_val3_o_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.047     1.197    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_AXILiteS_s_axi_U/int_ctrl_reg_val3_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.814%)  route 0.228ns (58.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.553     0.889    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/ap_clk
    SLICE_X50Y99         FDRE                                         r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[21]/Q
                         net (fo=3, routed)           0.228     1.281    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/s_axi_arqos[3][21]
    SLICE_X49Y98         FDRE                                         r  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4547, routed)        0.825     1.191    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aclk
    SLICE_X49Y98         FDRE                                         r  bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[21]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.051     1.207    bmeSensor2_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bmeSensor2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y26    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y26    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bmeSensor2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y90    bmeSensor2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y90    bmeSensor2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y92    bmeSensor2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y89    bmeSensor2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y91    bmeSensor2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y81    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y81    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y81    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y81    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y81    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y81    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y81    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y81    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y101   bmeSensor2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y101   bmeSensor2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y82    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y82    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y83    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y83    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y83    bmeSensor2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y77    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y77    bmeSensor2_i/bmesensor2_0/inst/bmesensor2_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5/CLK



