
---------- Begin Simulation Statistics ----------
final_tick                                35163209000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 917333                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684544                       # Number of bytes of host memory used
host_op_rate                                  1623269                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.50                       # Real time elapsed on the host
host_tick_rate                             1326979811                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24307985                       # Number of instructions simulated
sim_ops                                      43014418                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035163                       # Number of seconds simulated
sim_ticks                                 35163209000                       # Number of ticks simulated
system.cpu.Branches                           1784595                       # Number of branches fetched
system.cpu.committedInsts                    24307985                       # Number of instructions committed
system.cpu.committedOps                      43014418                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     5153312                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       67076                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            16                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    29674979                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            55                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         70326418                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               70326417.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              9219669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            23716538                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1772651                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  88162                       # Number of float alu accesses
system.cpu.num_fp_insts                         88162                       # number of float instructions
system.cpu.num_fp_register_reads               138086                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               76741                       # number of times the floating registers were written
system.cpu.num_func_calls                        3646                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              42831872                       # Number of integer alu accesses
system.cpu.num_int_insts                     42831872                       # number of integer instructions
system.cpu.num_int_register_reads            84417793                       # number of times the integer registers were read
system.cpu.num_int_register_writes           44342158                       # number of times the integer registers were written
system.cpu.num_load_insts                     5153085                       # Number of load instructions
system.cpu.num_mem_refs                       5219940                       # number of memory refs
system.cpu.num_store_insts                      66855                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                123871      0.29%      0.29% # Class of executed instruction
system.cpu.op_class::IntAlu                  34300206     79.74%     80.03% # Class of executed instruction
system.cpu.op_class::IntMult                  3272661      7.61%     87.64% # Class of executed instruction
system.cpu.op_class::IntDiv                     50585      0.12%     87.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    8129      0.02%     87.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4064      0.01%     87.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     87.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                      128      0.00%     87.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                    5418      0.01%     87.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               12512      0.03%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                4945      0.01%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 738      0.00%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              11557      0.03%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::MemRead                  5134419     11.94%     99.80% # Class of executed instruction
system.cpu.op_class::MemWrite                   62132      0.14%     99.95% # Class of executed instruction
system.cpu.op_class::FloatMemRead               18666      0.04%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               4723      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   43015314                       # Class of executed instruction
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4617                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9362                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  35163209000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3853                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1717                       # Transaction distribution
system.membus.trans_dist::WritebackClean          958                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1942                       # Transaction distribution
system.membus.trans_dist::ReadExReq               892                       # Transaction distribution
system.membus.trans_dist::ReadExResp              892                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1022                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2831                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       126720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       126720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       348160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       348160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  474880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4745                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4745    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4745                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20183000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5440250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           19740750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  35163209000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          65408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         238272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             303680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        65408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       109888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          109888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1717                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1717                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1860126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6776173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8636299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1860126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1860126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3125085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3125085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3125085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1860126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6776173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             11761384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.041688314500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          156                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          156                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20636                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2369                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4745                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2675                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4745                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2675                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   127                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               35                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     44262250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   22760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               129612250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9723.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28473.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3470                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2197                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4745                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2675                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.647646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.518349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.136784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          541     38.59%     38.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          330     23.54%     62.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          129      9.20%     71.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67      4.78%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           40      2.85%     78.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      2.57%     81.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      1.93%     83.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      1.71%     85.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          208     14.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1402                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.083333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.343183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.906599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            127     81.41%     81.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            24     15.38%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.64%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           156                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.518117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              144     92.31%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.64%     92.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11      7.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           156                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 291328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  161216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  303680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               171200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         8.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      8.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   35163194000                       # Total gap between requests
system.mem_ctrls.avgGap                    4738974.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        61824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       229504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       161216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1758201.306371099316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6526821.826756482944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4584792.019408694468                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2675                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28702750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    100909500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 782626125500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28084.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27104.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 292570514.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6233220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3313035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            24975720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            9249840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2775714240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1357557600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12359466240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16536509895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.278748                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32118338750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1174160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1870710250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3791340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2007555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7525560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3899340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2775714240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        643811010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12960516000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16397265045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.318789                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  33688396250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1174160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    300652750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     35163209000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  35163209000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     29673957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29673957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29673957                       # number of overall hits
system.cpu.icache.overall_hits::total        29673957                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1022                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1022                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1022                       # number of overall misses
system.cpu.icache.overall_misses::total          1022                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     61447000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61447000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     61447000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61447000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29674979                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29674979                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29674979                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29674979                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60124.266145                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60124.266145                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60124.266145                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60124.266145                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          958                       # number of writebacks
system.cpu.icache.writebacks::total               958                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1022                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1022                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1022                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1022                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60425000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60425000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60425000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60425000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59124.266145                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59124.266145                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59124.266145                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59124.266145                       # average overall mshr miss latency
system.cpu.icache.replacements                    958                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29673957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29673957                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1022                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1022                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     61447000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61447000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29674979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29674979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60124.266145                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60124.266145                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1022                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1022                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60425000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60425000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59124.266145                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59124.266145                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  35163209000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.990308                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29674979                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1022                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29036.182975                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.990308                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59350980                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59350980                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35163209000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  35163209000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  35163209000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  35163209000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  35163209000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  35163209000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  35163209000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5215547                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5215547                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5215769                       # number of overall hits
system.cpu.dcache.overall_hits::total         5215769                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3497                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3497                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3723                       # number of overall misses
system.cpu.dcache.overall_misses::total          3723                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    207248000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    207248000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    207248000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    207248000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      5219044                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5219044                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5219492                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5219492                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000670                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000670                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000713                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000713                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59264.512439                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59264.512439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55666.935267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55666.935267                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1717                       # number of writebacks
system.cpu.dcache.writebacks::total              1717                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         3497                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3497                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3723                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3723                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    203751000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    203751000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    216684000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    216684000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000670                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000670                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000713                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000713                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58264.512439                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58264.512439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58201.450443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58201.450443                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3659                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5150259                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5150259                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    156823500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    156823500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5152864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5152864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000506                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000506                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60200.959693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60200.959693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    154218500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    154218500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59200.959693                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59200.959693                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          892                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          892                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     50424500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     50424500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        66180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        66180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56529.708520                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56529.708520                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          892                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          892                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     49532500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49532500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013478                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013478                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55529.708520                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55529.708520                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          222                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           222                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          226                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          226                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          448                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          448                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.504464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.504464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          226                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          226                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12933000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12933000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.504464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.504464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 57225.663717                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 57225.663717                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  35163209000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.988330                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5219492                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3723                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1401.958636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.988330                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20881691                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20881691                       # Number of data accesses

---------- End Simulation Statistics   ----------
