\documentclass[conference]{IEEEtran}

\usepackage{cite}
\usepackage{graphicx}
\usepackage{amsmath,amssymb,amsfonts}
\usepackage{algorithmic}
\usepackage{textcomp}
\usepackage{xcolor}

\begin{document}

\title{Optimizing Backside Power Delivery Networks for FinFET and Gate-All-Around Technologies: Enhancing Performance, Efficiency, and Reliability in Advanced Semiconductor Nodes}

\author{
    \IEEEauthorblockN{Ishant Kumar Das}
    \IEEEauthorblockA{\textit{Department of VLSI Design} \\
    \textit{Rabindranath Tagore University}\\
    Raisen, Mahya Prades, India \\
    ishantkdas@gmail.com}
}

\maketitle

\begin{abstract}
The pursuit of higher performance and power efficiency in integrated circuits (ICs) has pushed transistor scaling to its limits. Advanced transistor architectures like FinFETs and Gate-All-Around (GAA) offer substantial improvements in power efficiency and scalability but present new challenges in power delivery. Backside Power Delivery (BPD) networks emerge as a promising solution to these challenges. This thesis investigates the design, optimization, and implementation of BPD for FinFET and GAA technologies at advanced process nodes, focusing on enhancing performance, power efficiency, and reliability.
\end{abstract}

\begin{IEEEkeywords}
Backside Power Delivery, FinFET, Gate-All-Around, Power Efficiency, Thermal Management, Reliability, Advanced Semiconductor Nodes
\end{IEEEkeywords}

\section{Introduction}
\input{sections/introduction}

\section{Literature Review}
\input{sections/literature_review}

\section{BPD Design and Optimization}
\input{sections/design_optimization}

\section{Performance and Scalability Analysis}
\input{sections/performance_scalability}

\section{Thermal and Reliability Analysis}
\input{sections/thermal_reliability}

\section{Experimental Validation}
\input{sections/experimental_validation}

\section{Conclusions and Future Work}
\input{sections/conclusions_future_work}

\bibliographystyle{IEEEtran}
\bibliography{references}

\end{document}
