#! /cs/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1f4d660 .scope module, "labM" "labM" 2 1;
 .timescale 0 0;
v0x1f7b580_0 .var "address", 31 0;
v0x1f7b660_0 .var "clk", 0 0;
v0x1f7b730_0 .var "memIn", 31 0;
v0x1f7b830_0 .net "memOut", 31 0, v0x1f7b190_0;  1 drivers
v0x1f7b900_0 .var "read", 0 0;
v0x1f7b9a0_0 .var "write", 0 0;
S_0x1f4e810 .scope module, "data" "mem" 2 6, 3 14 0, S_0x1f4d660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "memOut"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "memIn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "read"
    .port_info 5 /INPUT 1 "write"
P_0x1f15b40 .param/l "CAPACITY" 0 3 22, C4<1111111111111111>;
P_0x1f15b80 .param/l "DEBUG" 0 3 20, +C4<00000000000000000000000000000000>;
v0x1f54370_0 .net *"_s3", 31 0, L_0x1f7e520;  1 drivers
v0x1f7ad30_0 .net "address", 31 0, v0x1f7b580_0;  1 drivers
v0x1f7ae10 .array "arr", 65535 0, 31 0;
v0x1f7aee0_0 .net "clk", 0 0, v0x1f7b660_0;  1 drivers
v0x1f7afa0_0 .var "fresh", 0 0;
v0x1f7b0b0_0 .net "memIn", 31 0, v0x1f7b730_0;  1 drivers
v0x1f7b190_0 .var "memOut", 31 0;
v0x1f7b270_0 .net "read", 0 0, v0x1f7b900_0;  1 drivers
v0x1f7b330_0 .net "write", 0 0, v0x1f7b9a0_0;  1 drivers
E_0x1f5ace0 .event posedge, v0x1f7aee0_0;
E_0x1f56fa0 .event edge, L_0x1f7e520, v0x1f7ad30_0, v0x1f7b270_0;
L_0x1f7e520 .array/port v0x1f7ae10, v0x1f7b580_0;
S_0x1f4d7e0 .scope module, "register" "register" 3 79;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q"
    .port_info 1 /INPUT 2 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
P_0x1f10db0 .param/l "SIZE" 0 3 85, +C4<00000000000000000000000000000010>;
o0x7fe91cbde2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f7c6c0_0 .net "clk", 0 0, o0x7fe91cbde2b8;  0 drivers
o0x7fe91cbde558 .functor BUFZ 2, C4<zz>; HiZ drive
v0x1f7c7d0_0 .net "d", 1 0, o0x7fe91cbde558;  0 drivers
o0x7fe91cbde318 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f7c8b0_0 .net "enable", 0 0, o0x7fe91cbde318;  0 drivers
v0x1f7c9a0_0 .net "q", 1 0, L_0x1f7e630;  1 drivers
L_0x1f7e630 .concat [ 1 1 0 0], v0x1f7bf30_0, v0x1f7c590_0;
L_0x1f7e730 .part o0x7fe91cbde558, 0, 1;
L_0x1f7e830 .part o0x7fe91cbde558, 1, 1;
S_0x1f7ba70 .scope module, "myFF[0]" "ff" 3 90, 3 1 0, S_0x1f4d7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
v0x1f7bce0_0 .net "clk", 0 0, o0x7fe91cbde2b8;  alias, 0 drivers
v0x1f7bda0_0 .net "d", 0 0, L_0x1f7e730;  1 drivers
v0x1f7be60_0 .net "enable", 0 0, o0x7fe91cbde318;  alias, 0 drivers
v0x1f7bf30_0 .var "q", 0 0;
E_0x1f5b4e0 .event posedge, v0x1f7bce0_0;
S_0x1f7c0a0 .scope module, "myFF[1]" "ff" 3 90, 3 1 0, S_0x1f4d7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
v0x1f7c320_0 .net "clk", 0 0, o0x7fe91cbde2b8;  alias, 0 drivers
v0x1f7c3f0_0 .net "d", 0 0, L_0x1f7e830;  1 drivers
v0x1f7c490_0 .net "enable", 0 0, o0x7fe91cbde318;  alias, 0 drivers
v0x1f7c590_0 .var "q", 0 0;
S_0x1f15920 .scope module, "rf" "rf" 3 94;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RD1"
    .port_info 1 /OUTPUT 32 "RD2"
    .port_info 2 /INPUT 5 "RN1"
    .port_info 3 /INPUT 5 "RN2"
    .port_info 4 /INPUT 5 "WN"
    .port_info 5 /INPUT 32 "WD"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "W"
P_0x1f15aa0 .param/l "DEBUG" 0 3 99, +C4<00000000000000000000000000000000>;
v0x1f7cbe0_0 .var "RD1", 31 0;
v0x1f7cce0_0 .var "RD2", 31 0;
o0x7fe91cbde6d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1f7cdc0_0 .net "RN1", 4 0, o0x7fe91cbde6d8;  0 drivers
o0x7fe91cbde708 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1f7ce80_0 .net "RN2", 4 0, o0x7fe91cbde708;  0 drivers
o0x7fe91cbde738 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f7cf60_0 .net "W", 0 0, o0x7fe91cbde738;  0 drivers
o0x7fe91cbde768 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1f7d070_0 .net "WD", 31 0, o0x7fe91cbde768;  0 drivers
o0x7fe91cbde798 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1f7d150_0 .net "WN", 4 0, o0x7fe91cbde798;  0 drivers
v0x1f7d230_0 .net *"_s10", 6 0, L_0x1f7eb50;  1 drivers
v0x1f7d310_0 .net *"_s15", 31 0, L_0x1f7edb0;  1 drivers
v0x1f7d480_0 .net *"_s17", 6 0, L_0x1f7ee50;  1 drivers
v0x1f7d560_0 .net *"_s2", 31 0, L_0x1f7e950;  1 drivers
L_0x7fe91cb8d0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f7d640_0 .net *"_s20", 1 0, L_0x7fe91cb8d0a8;  1 drivers
L_0x7fe91cb8d0f0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x1f7d720_0 .net/2s *"_s21", 6 0, L_0x7fe91cb8d0f0;  1 drivers
v0x1f7d800_0 .net *"_s23", 6 0, L_0x1f7efa0;  1 drivers
v0x1f7d8e0_0 .net *"_s4", 6 0, L_0x1f7ea20;  1 drivers
L_0x7fe91cb8d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f7d9c0_0 .net *"_s7", 1 0, L_0x7fe91cb8d018;  1 drivers
L_0x7fe91cb8d060 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x1f7daa0_0 .net/2s *"_s8", 6 0, L_0x7fe91cb8d060;  1 drivers
v0x1f7dc50 .array "arr", 31 1, 31 0;
o0x7fe91cbde9a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f7dcf0_0 .net "clk", 0 0, o0x7fe91cbde9a8;  0 drivers
E_0x1f5b020 .event posedge, v0x1f7dcf0_0;
E_0x1f7cb20 .event edge, L_0x1f7edb0, v0x1f7ce80_0;
E_0x1f7cb80 .event edge, L_0x1f7e950, v0x1f7cdc0_0;
L_0x1f7e950 .array/port v0x1f7dc50, L_0x1f7eb50;
L_0x1f7ea20 .concat [ 5 2 0 0], o0x7fe91cbde6d8, L_0x7fe91cb8d018;
L_0x1f7eb50 .arith/sub 7, L_0x1f7ea20, L_0x7fe91cb8d060;
L_0x1f7edb0 .array/port v0x1f7dc50, L_0x1f7efa0;
L_0x1f7ee50 .concat [ 5 2 0 0], o0x7fe91cbde708, L_0x7fe91cb8d0a8;
L_0x1f7efa0 .arith/sub 7, L_0x1f7ee50, L_0x7fe91cb8d0f0;
S_0x1f4e690 .scope module, "sk" "sk" 3 137;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "upper"
    .port_info 1 /OUTPUT 1 "lower"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c"
    .port_info 5 /INPUT 1 "d"
o0x7fe91cbdeb58 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fe91cbdeb88 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fe91cbdebb8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fe91cbdebe8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f7ec50 .functor OR 1, o0x7fe91cbdeb58, o0x7fe91cbdeb88, o0x7fe91cbdebb8, o0x7fe91cbdebe8;
L_0x1f7f1c0 .functor NOT 1, o0x7fe91cbdebb8, C4<0>, C4<0>, C4<0>;
L_0x1f7f280 .functor XOR 1, o0x7fe91cbdeb58, o0x7fe91cbdeb88, L_0x1f7f1c0, o0x7fe91cbdebe8;
v0x1f7de90_0 .net "a", 0 0, o0x7fe91cbdeb58;  0 drivers
v0x1f7df70_0 .net "b", 0 0, o0x7fe91cbdeb88;  0 drivers
v0x1f7e030_0 .net "c", 0 0, o0x7fe91cbdebb8;  0 drivers
v0x1f7e0d0_0 .net "d", 0 0, o0x7fe91cbdebe8;  0 drivers
v0x1f7e190_0 .net "lower", 0 0, L_0x1f7f280;  1 drivers
v0x1f7e2a0_0 .net "notC", 0 0, L_0x1f7f1c0;  1 drivers
v0x1f7e360_0 .net "upper", 0 0, L_0x1f7ec50;  1 drivers
    .scope S_0x1f4e810;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f7afa0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x1f4e810;
T_1 ;
    %wait E_0x1f56fa0;
    %load/vec4 v0x1f7afa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f7afa0_0, 0, 1;
    %vpi_call 3 35 "$readmemh", "ram.dat", v0x1f7ae10 {0 0 0};
T_1.0 ;
    %load/vec4 v0x1f7b270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x1f7ad30_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1f7b190_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 65535, 0, 32;
    %load/vec4 v0x1f7ad30_0;
    %cmp/u;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1f7b190_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %ix/getv 4, v0x1f7ad30_0;
    %load/vec4a v0x1f7ae10, 4;
    %store/vec4 v0x1f7b190_0, 0, 32;
T_1.7 ;
T_1.5 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1f4e810;
T_2 ;
    %wait E_0x1f5ace0;
    %load/vec4 v0x1f7b330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x1f7ad30_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 65535, 0, 32;
    %load/vec4 v0x1f7ad30_0;
    %cmp/u;
    %jmp/0xz  T_2.4, 5;
    %vpi_call 3 67 "$display", "Address %d out of range %d", v0x1f7ad30_0, P_0x1f15b40 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x1f7b0b0_0;
    %ix/getv 3, v0x1f7ad30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7ae10, 0, 4;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f4d660;
T_3 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x1f7b580_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f7b9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f7b900_0, 0, 1;
    %pushi/vec4 11, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f7b830_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 2 15 "$display", "funct7=%h rs2=%h rs1=%h funct3=%h rd=%h opcode=%h", &PV<v0x1f7b830_0, 25, 7>, &PV<v0x1f7b830_0, 20, 5>, &PV<v0x1f7b830_0, 15, 5>, &PV<v0x1f7b830_0, 12, 3>, &PV<v0x1f7b830_0, 7, 5>, &PV<v0x1f7b830_0, 0, 7> {0 0 0};
T_3.2 ;
    %load/vec4 v0x1f7b830_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_3.4, 4;
    %vpi_call 2 20 "$display", "imm=%h rd=%h opcode=%h", &PV<v0x1f7b830_0, 12, 20>, &PV<v0x1f7b830_0, 7, 5>, &PV<v0x1f7b830_0, 0, 7> {0 0 0};
T_3.4 ;
    %load/vec4 v0x1f7b830_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0x1f7b830_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_3.6, 4;
    %vpi_call 2 25 "$display", "imm=%h rs1=%h funct3=%h rd=%h opcode=%h", &PV<v0x1f7b830_0, 20, 12>, &PV<v0x1f7b830_0, 15, 5>, &PV<v0x1f7b830_0, 12, 3>, &PV<v0x1f7b830_0, 7, 5>, &PV<v0x1f7b830_0, 0, 7> {0 0 0};
T_3.6 ;
    %load/vec4 v0x1f7b830_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_3.8, 4;
    %vpi_call 2 30 "$display", "imm=%h rs1=%h funct3=%h imm4_0=%h opcode=%h", &PV<v0x1f7b830_0, 20, 12>, &PV<v0x1f7b830_0, 15, 5>, &PV<v0x1f7b830_0, 12, 3>, &PV<v0x1f7b830_0, 7, 5>, &PV<v0x1f7b830_0, 0, 7> {0 0 0};
T_3.8 ;
    %load/vec4 v0x1f7b830_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.10, 4;
    %vpi_call 2 35 "$display", "imm12=%h rs2=%h rs1=%h funct3=%h imm4=%h opcode=%h", &PV<v0x1f7b830_0, 25, 7>, &PV<v0x1f7b830_0, 20, 5>, &PV<v0x1f7b830_0, 15, 5>, &PV<v0x1f7b830_0, 12, 3>, &PV<v0x1f7b830_0, 7, 5>, &PV<v0x1f7b830_0, 0, 7> {0 0 0};
T_3.10 ;
    %delay 4, 0;
    %load/vec4 v0x1f7b580_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1f7b580_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f4d660;
T_4 ;
    %delay 4, 0;
    %load/vec4 v0x1f7b660_0;
    %inv;
    %store/vec4 v0x1f7b660_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f7ba70;
T_5 ;
    %wait E_0x1f5b4e0;
    %load/vec4 v0x1f7be60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1f7bda0_0;
    %assign/vec4 v0x1f7bf30_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f7c0a0;
T_6 ;
    %wait E_0x1f5b4e0;
    %load/vec4 v0x1f7c490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1f7c3f0_0;
    %assign/vec4 v0x1f7c590_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f15920;
T_7 ;
    %wait E_0x1f7cb80;
    %load/vec4 v0x1f7cdc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f7cbe0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1f7cdc0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0x1f7dc50, 4;
    %store/vec4 v0x1f7cbe0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1f15920;
T_8 ;
    %wait E_0x1f7cb20;
    %load/vec4 v0x1f7ce80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f7cce0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1f7ce80_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0x1f7dc50, 4;
    %store/vec4 v0x1f7cce0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1f15920;
T_9 ;
    %wait E_0x1f5b020;
    %load/vec4 v0x1f7cf60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f7d150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1f7d070_0;
    %load/vec4 v0x1f7d150_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %store/vec4a v0x1f7dc50, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "LabM6.v";
    "modules.v";
