{"blackbox_models": ["/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/tmp/b6c9aa02597540078f417631e8ccbfc8.bb.v"], "libs_synth": ["/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/tmp/d0fb2869d2bd49aa8f7d54a6bbd6c53e.lib"]}