Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jun  3 00:44:22 2019
| Host         : travis-job-1ed7cf8e-6de8-4f55-94c6-5f895f88b48e running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   206 |
| Unused register locations in slices containing registers |   424 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             177 |           83 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |            1187 |          417 |
| Yes          | No                    | No                     |              94 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2606 |          836 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                          Enable Signal                                         |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|  clk200_clk  |                                                                                                |                                                                        |                1 |              1 |
|  sys_clk     | soc_netsoc_sdram_tfawcon_ready_reg016_in                                                       | soc_netsoc_sdram_tfawcon_ready_i_1_n_0                                 |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                              | sys_rst                                                                |                1 |              1 |
|  sys_clk     |                                                                                                | soc_netsoc_sdram_tccdcon_ready_i_1_n_0                                 |                1 |              1 |
|  sys_clk     | soc_spiflash_i_i_1_n_0                                                                         | sys_rst                                                                |                1 |              1 |
|  clk200_clk  |                                                                                                | vns_xilinxasyncresetsynchronizerimpl0                                  |                1 |              2 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_offset[3]_i_1_n_0                                      | lm32_cpu/instruction_unit/icache/SR[0]                                 |                1 |              2 |
|  eth_tx_clk  |                                                                                                | soc_reset0                                                             |                1 |              2 |
|  sys_clk     |                                                                                                | vns_xilinxasyncresetsynchronizerimpl0                                  |                1 |              2 |
|  eth_rx_clk  |                                                                                                | soc_reset0                                                             |                1 |              2 |
|  sys_clk     | vns_bankmachine5_next_state                                                                    | sys_rst                                                                |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]_1[0]  | sys_rst                                                                |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]_1[0]  | sys_rst                                                                |                1 |              4 |
|  sys_clk     | soc_a7ddrphy_half_sys8x_taps_storage_full[3]_i_1_n_0                                           | sys_rst                                                                |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]_1[0]  | sys_rst                                                                |                2 |              4 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_syncfifo_re                                                            | sys_rst                                                                |                1 |              4 |
|  sys_clk     | soc_spiflash_bitbang_storage_full[3]_i_1_n_0                                                   | sys_rst                                                                |                2 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                                |                2 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]_1[0] | sys_rst                                                                |                1 |              4 |
|  eth_tx_clk  | vns_liteethmacgap_state                                                                        | p_90_in                                                                |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]_1[0]  | sys_rst                                                                |                1 |              4 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_syncfifo_re                                                            | sys_rst                                                                |                1 |              4 |
|  sys_clk     | vns_bankmachine0_next_state                                                                    | sys_rst                                                                |                2 |              4 |
|  sys_clk     | soc_leds_storage_full[3]_i_1_n_0                                                               | sys_rst                                                                |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]_1[0]  | sys_rst                                                                |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]_1[0]  | sys_rst                                                                |                2 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/state[3]_i_1_n_0                                              | lm32_cpu/instruction_unit/icache/SR[0]                                 |                2 |              4 |
|  sys_clk     | soc_netsoc_sdram_time1[3]_i_1_n_0                                                              | sys_rst                                                                |                2 |              4 |
|  sys_clk     | vns_bankmachine4_next_state                                                                    | sys_rst                                                                |                2 |              4 |
|  sys_clk     | soc_eventmanager_storage_full[3]_i_1_n_0                                                       | sys_rst                                                                |                2 |              4 |
|  sys_clk     | vns_bankmachine7_next_state                                                                    | sys_rst                                                                |                1 |              4 |
|  sys_clk     | vns_bankmachine6_next_state                                                                    | sys_rst                                                                |                2 |              4 |
|  sys_clk     | vns_bankmachine3_next_state                                                                    | sys_rst                                                                |                1 |              4 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_wrport_we                                                              | sys_rst                                                                |                1 |              4 |
|  sys_clk     | vns_bankmachine2_next_state                                                                    | sys_rst                                                                |                1 |              4 |
|  sys_clk     | soc_netsoc_uart_phy_rx_bitcount                                                                | soc_netsoc_uart_phy_rx_bitcount[3]_i_1_n_0                             |                1 |              4 |
|  sys_clk     | vns_multiplexer_next_state                                                                     | sys_rst                                                                |                2 |              4 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_wrport_we                                                              | sys_rst                                                                |                1 |              4 |
|  eth_rx_clk  | soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0                         | soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0 |                1 |              4 |
|  eth_rx_clk  | soc_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0                         | soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0 |                1 |              4 |
|  clk200_clk  | soc_reset_counter[3]_i_1_n_0                                                                   | clk200_rst                                                             |                1 |              4 |
|  sys_clk     |                                                                                                | vns_netsoc_interface2_bank_bus_dat_r[3]_i_1_n_0                        |                1 |              4 |
|  sys_clk     | vns_bankmachine1_next_state                                                                    | sys_rst                                                                |                1 |              4 |
|  sys_clk     | soc_netsoc_uart_phy_sink_ready1392_out                                                         | soc_netsoc_uart_phy_tx_bitcount[3]_i_1_n_0                             |                1 |              4 |
|  sys_clk     |                                                                                                | vns_netsoc_interface7_bank_bus_dat_r[3]_i_1_n_0                        |                3 |              4 |
|  sys_clk     |                                                                                                | vns_netsoc_interface0_bank_bus_dat_r[3]_i_1_n_0                        |                3 |              4 |
|  sys_clk     | soc_netsoc_sdram_time0[4]_i_1_n_0                                                              | sys_rst                                                                |                2 |              5 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_level0[4]_i_1_n_0                                                      | sys_rst                                                                |                2 |              5 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_level0[4]_i_1_n_0                                                      | sys_rst                                                                |                2 |              5 |
|  sys_clk     | soc_netsoc_sdram_generator_counter[4]_i_1_n_0                                                  | sys_rst                                                                |                1 |              5 |
|  sys_clk     | soc_netsoc_sdram_storage_full[3]_i_1_n_0                                                       | sys_rst                                                                |                4 |              5 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_command_storage_full[5]_i_1_n_0                                | sys_rst                                                                |                2 |              6 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_command_storage_full[5]_i_1_n_0                                | sys_rst                                                                |                2 |              6 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_address_storage_full[13]_i_1_n_0                               | sys_rst                                                                |                1 |              6 |
|  sys_clk     | vns_netsoc_csrbank6_dfii_pi3_command0_re                                                       | sys_rst                                                                |                2 |              6 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_address_storage_full[13]_i_1_n_0                               | sys_rst                                                                |                2 |              6 |
|  sys_clk     | vns_netsoc_csrbank6_dfii_pi2_command0_re                                                       | sys_rst                                                                |                2 |              6 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0]  | lm32_cpu/load_store_unit/dcache/SR[0]                                  |                3 |              6 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_address_storage_full[13]_i_1_n_0                               | sys_rst                                                                |                1 |              6 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_address_storage_full[13]_i_1_n_0                               | sys_rst                                                                |                1 |              6 |
|  sys_clk     | soc_dna_cnt[6]_i_1_n_0                                                                         | sys_rst                                                                |                3 |              7 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                                | sys_rst                                                                |                5 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                                | sys_rst                                                                |                5 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_rx_reg                                                                     | sys_rst                                                                |                2 |              8 |
|  sys_clk     | soc_reader_length_storage_full[7]_i_1_n_0                                                      | sys_rst                                                                |                1 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                                | sys_rst                                                                |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                                | sys_rst                                                                |                3 |              8 |
|  sys_clk     |                                                                                                | vns_netsoc_interface5_bank_bus_dat_r[7]_i_1_n_0                        |                6 |              8 |
|  sys_clk     | soc_netsoc_timer0_load_storage_full[7]_i_1_n_0                                                 | sys_rst                                                                |                1 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                                 | sys_rst                                                                |                3 |              8 |
|  sys_clk     | soc_netsoc_ctrl_storage_full[31]_i_1_n_0                                                       | sys_rst                                                                |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                                | sys_rst                                                                |                2 |              8 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/flush_set[7]_i_1_n_0                                          | lm32_cpu/instruction_unit/icache/SR[0]                                 |                3 |              8 |
|  sys_clk     | soc_netsoc_timer0_reload_storage_full[7]_i_1_n_0                                               | sys_rst                                                                |                2 |              8 |
|  sys_clk     | soc_netsoc_timer0_load_storage_full[15]_i_1_n_0                                                | sys_rst                                                                |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                                 | sys_rst                                                                |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                                | sys_rst                                                                |                3 |              8 |
|  sys_clk     | soc_netsoc_timer0_reload_storage_full[23]_i_1_n_0                                              | sys_rst                                                                |                2 |              8 |
|  sys_clk     | soc_netsoc_timer0_reload_storage_full[31]_i_1_n_0                                              | sys_rst                                                                |                1 |              8 |
|  sys_clk     | soc_netsoc_timer0_reload_storage_full[15]_i_1_n_0                                              | sys_rst                                                                |                1 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_source_payload_data[7]_i_1_n_0                                             | sys_rst                                                                |                1 |              8 |
|  sys_clk     | soc_netsoc_ctrl_storage_full[23]_i_1_n_0                                                       | sys_rst                                                                |                3 |              8 |
|  sys_clk     | soc_netsoc_ctrl_storage_full[7]_i_1_n_0                                                        | sys_rst                                                                |                2 |              8 |
|  sys_clk     |                                                                                                | vns_netsoc_interface9_bank_bus_dat_r[7]_i_1_n_0                        |                5 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                                | sys_rst                                                                |                4 |              8 |
|  sys_clk     |                                                                                                | vns_netsoc_interface8_bank_bus_dat_r[7]_i_1_n_0                        |                8 |              8 |
|  sys_clk     | p_4_out[7]                                                                                     | sys_rst                                                                |                2 |              8 |
|  sys_clk     | soc_netsoc_timer0_load_storage_full[31]_i_1_n_0                                                | sys_rst                                                                |                2 |              8 |
|  sys_clk     |                                                                                                | vns_netsoc_interface6_bank_bus_dat_r[7]_i_1_n_0                        |                7 |              8 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_syncfifo_re                                                            |                                                                        |                2 |              8 |
|  sys_clk     |                                                                                                | vns_netsoc_interface3_bank_bus_dat_r[7]_i_1_n_0                        |                7 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                                | sys_rst                                                                |                3 |              8 |
|  sys_clk     | p_4_out[31]                                                                                    | sys_rst                                                                |                1 |              8 |
|  sys_clk     |                                                                                                | vns_netsoc_interface1_bank_bus_dat_r[7]_i_1_n_0                        |                5 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                                 | sys_rst                                                                |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                                | sys_rst                                                                |                2 |              8 |
|  sys_clk     |                                                                                                | vns_netsoc_interface10_bank_bus_dat_r[7]_i_1_n_0                       |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                                | sys_rst                                                                |                4 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/E[0]                                                                  | sys_rst                                                                |                4 |              8 |
|  sys_clk     | soc_netsoc_ctrl_storage_full[15]_i_1_n_0                                                       | sys_rst                                                                |                4 |              8 |
|  sys_clk     | p_4_out[23]                                                                                    | sys_rst                                                                |                1 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/flush_set[7]_i_1__0_n_0                                        | lm32_cpu/instruction_unit/icache/SR[0]                                 |                3 |              8 |
|  sys_clk     | soc_spiflash_i                                                                                 | sys_rst                                                                |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                                | sys_rst                                                                |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                                | sys_rst                                                                |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                                | sys_rst                                                                |                2 |              8 |
|  sys_clk     | soc_netsoc_timer0_load_storage_full[23]_i_1_n_0                                                | sys_rst                                                                |                2 |              8 |
|  sys_clk     | soc_netsoc_uart_phy_tx_reg[7]_i_1_n_0                                                          | sys_rst                                                                |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                                | sys_rst                                                                |                4 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                                 | sys_rst                                                                |                3 |              8 |
|  sys_clk     | p_4_out[15]                                                                                    | sys_rst                                                                |                1 |              8 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_syncfifo_re                                                            |                                                                        |                2 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                                | sys_rst                                                                |                7 |              8 |
|  sys_clk     | soc_netsoc_sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                                | sys_rst                                                                |                5 |              8 |
|  sys_clk     | soc_counter_ce                                                                                 | sys_rst                                                                |                4 |              9 |
|  sys_clk     | soc_reader_counter_ce                                                                          | soc_reader_counter[10]_i_1_n_0                                         |                3 |              9 |
|  eth_rx_clk  |                                                                                                | soc_crc32_checker_syncfifo_level                                       |                3 |              9 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_0             |                                                                        |                5 |             10 |
|  eth_rx_clk  | soc_rx_converter_converter_source_payload_data[39]_i_1_n_0                                     | eth_rx_rst                                                             |                2 |             10 |
|  sys_clk     | soc_netsoc_sdram_timer_count[9]_i_2_n_0                                                        | soc_netsoc_sdram_timer_count[9]_i_1_n_0                                |                3 |             10 |
|  sys_clk     | lm32_cpu/instruction_unit/pc_f_reg[2]_0[0]                                                     |                                                                        |                5 |             10 |
|  eth_rx_clk  | soc_rx_converter_converter_source_payload_data[9]_i_1_n_0                                      | eth_rx_rst                                                             |                3 |             10 |
|  eth_rx_clk  | soc_rx_converter_converter_source_payload_data[19]_i_1_n_0                                     | eth_rx_rst                                                             |                2 |             10 |
|  eth_rx_clk  | soc_rx_converter_converter_source_payload_data[29]_i_1_n_0                                     | eth_rx_rst                                                             |                3 |             10 |
|  sys_clk     | soc_temperature_status                                                                         | sys_rst                                                                |                2 |             12 |
|  sys_clk     | soc_vccint_status                                                                              | sys_rst                                                                |                3 |             12 |
|  sys_clk     | soc_vccaux_status                                                                              | sys_rst                                                                |                4 |             12 |
|  sys_clk     | soc_vccbram_status                                                                             | sys_rst                                                                |                3 |             12 |
|  sys_clk     | soc_netsoc_sdram_bankmachine3_row                                                              | sys_rst                                                                |                3 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine6_row[13]_i_1_n_0                                                  | sys_rst                                                                |                2 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine2_row                                                              | sys_rst                                                                |                3 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine1_row[13]_i_1_n_0                                                  | sys_rst                                                                |                2 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine5_row                                                              | sys_rst                                                                |                5 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine7_row                                                              | sys_rst                                                                |                3 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine0_row                                                              | sys_rst                                                                |                4 |             14 |
|  sys_clk     | soc_netsoc_sdram_bankmachine4_row                                                              | sys_rst                                                                |                4 |             14 |
|  eth_tx_clk  | soc_padding_inserter_counter_ce                                                                | soc_padding_inserter_counter[14]                                       |                4 |             15 |
|  eth_rx_clk  | soc_crc32_checker_syncfifo_wrport_we                                                           |                                                                        |                2 |             16 |
|  sys_clk     | storage_14_reg_0_1_0_5_i_1_n_0                                                                 |                                                                        |                2 |             16 |
|  sys_clk     | soc_netsoc_uart_tx_fifo_wrport_we                                                              |                                                                        |                2 |             16 |
|  sys_clk     | soc_netsoc_uart_rx_fifo_wrport_we                                                              |                                                                        |                2 |             16 |
|  sys_clk     | lm32_cpu/instruction_unit/icache_refill_data_reg[31]_1                                         | lm32_cpu/load_store_unit/vns_netsoc_count_reg[19]                      |                5 |             20 |
|  sys_clk     | soc_eventsourceprocess0_trigger                                                                | soc_waittimer0_count[0]_i_1_n_0                                        |                5 |             20 |
|  sys_clk     | soc_eventsourceprocess3_trigger                                                                | soc_waittimer3_count[0]_i_1_n_0                                        |                5 |             20 |
|  sys_clk     | soc_eventsourceprocess1_trigger                                                                | soc_waittimer1_count[0]_i_1_n_0                                        |                5 |             20 |
|  sys_clk     | soc_eventsourceprocess2_trigger                                                                | soc_waittimer2_count[0]_i_1_n_0                                        |                5 |             20 |
|  eth_tx_clk  |                                                                                                | eth_tx_rst                                                             |                8 |             22 |
|  sys_clk     | soc_spiflash_sr[31]_i_1_n_0                                                                    | sys_rst                                                                |               10 |             22 |
|  eth_rx_clk  |                                                                                                |                                                                        |                7 |             22 |
|  sys_clk     | soc_netsoc_sdram_bankmachine0_cmd_buffer_pipe_ce                                               | sys_rst                                                                |                8 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine2_cmd_buffer_pipe_ce                                               | sys_rst                                                                |                6 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce                                               | sys_rst                                                                |                7 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine7_cmd_buffer_pipe_ce                                               | sys_rst                                                                |                8 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine4_cmd_buffer_pipe_ce                                               | sys_rst                                                                |                8 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine6_cmd_buffer_pipe_ce                                               | sys_rst                                                                |                7 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine5_cmd_buffer_pipe_ce                                               | sys_rst                                                                |                9 |             23 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/eba_reg[9][0]                                                  | lm32_cpu/instruction_unit/icache/SR[0]                                 |                9 |             23 |
|  sys_clk     | soc_netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce                                               | sys_rst                                                                |                7 |             23 |
|  sys_clk     | soc_a7ddrphy_bitslip0_value                                                                    | soc_a7ddrphy_bitslip7_value                                            |               16 |             24 |
|  eth_rx_clk  |                                                                                                | eth_rx_rst                                                             |               11 |             24 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                                  | soc_netsoc_sdram_bandwidth_nwrites                                     |                6 |             24 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_nreads                                                              | soc_netsoc_sdram_bandwidth_nwrites                                     |                6 |             24 |
|  sys_clk     | soc_a7ddrphy_bitslip8_value                                                                    | soc_a7ddrphy_bitslip15_value                                           |                9 |             24 |
|  eth_tx_clk  |                                                                                                |                                                                        |               11 |             27 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/refill_address[31]_i_1_n_0                                     |                                                                        |                4 |             28 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/i_adr_o_reg[30]                                               | lm32_cpu/instruction_unit/icache/SR[0]                                 |                7 |             28 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/restart_address_reg[31][0]                                     | lm32_cpu/instruction_unit/icache/SR[0]                                 |                8 |             30 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_0                                 |                                                                        |                5 |             30 |
|  sys_clk     |                                                                                                | soc_netsoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0                   |                8 |             31 |
|  sys_clk     | soc_ps_preamble_error_o                                                                        | sys_rst                                                                |                8 |             32 |
|  eth_tx_clk  | soc_crc32_inserter_ce                                                                          | soc_crc32_inserter_reg                                                 |               10 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]       |                                                                        |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/wb_load_complete                                                      | lm32_cpu/instruction_unit/icache/SR[0]                                 |               11 |             32 |
|  sys_clk     |                                                                                                | soc_netsoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0                   |                8 |             32 |
|  eth_rx_clk  | soc_crc32_checker_crc_ce                                                                       | soc_crc32_checker_syncfifo_level                                       |               15 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]      |                                                                        |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_cyc_o6_out                                                   | lm32_cpu/instruction_unit/icache/SR[0]                                 |                8 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]       |                                                                        |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/icache_refill_data_reg[31]                                            | lm32_cpu/instruction_unit/icache/SR[0]                                 |                7 |             32 |
|  sys_clk     | soc_netsoc_timer0_value_status[31]_i_1_n_0                                                     | sys_rst                                                                |               12 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]       |                                                                        |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]       |                                                                        |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]       |                                                                        |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/im_reg[31][0]                                                  | lm32_cpu/instruction_unit/icache/SR[0]                                 |               24 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_cyc_o116_out                                                 | lm32_cpu/instruction_unit/icache/SR[0]                                 |                8 |             32 |
|  sys_clk     | soc_netsoc_ctrl_bus_errors                                                                     | sys_rst                                                                |                8 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]      |                                                                        |                4 |             32 |
|  sys_clk     | soc_writer_errors_status_next_value_ce                                                         | sys_rst                                                                |                9 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/E[0]                                                                 | lm32_cpu/instruction_unit/icache/SR[0]                                 |                7 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]       |                                                                        |                4 |             32 |
|  sys_clk     | mem_4_reg_i_26_n_0                                                                             | soc_writer_counter[0]_i_1_n_0                                          |                8 |             32 |
|  sys_clk     | soc_ps_crc_error_o                                                                             | sys_rst                                                                |                8 |             32 |
|  sys_clk     | lm32_cpu/mc_arithmetic/result_x_reg[0]_0                                                       | lm32_cpu/instruction_unit/icache/SR[0]                                 |                7 |             32 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_update_re                                                           | sys_rst                                                                |               16 |             48 |
|  sys_clk     | soc_writer_fifo_wrport_we__0                                                                   |                                                                        |                6 |             48 |
|  sys_clk     | soc_netsoc_sdram_bandwidth_period                                                              | sys_rst                                                                |               12 |             48 |
|  sys_clk     | soc_dna_status                                                                                 | sys_rst                                                                |               16 |             57 |
|  sys_clk     | lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0                                                       | lm32_cpu/instruction_unit/icache/SR[0]                                 |               22 |             70 |
|  sys_clk     | lm32_cpu/instruction_unit/pc_f_reg[2]_0[0]                                                     | lm32_cpu/instruction_unit/icache/SR[0]                                 |               30 |             92 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/reg_write_enable_q_w                                           |                                                                        |               12 |             96 |
|  sys_clk     | soc_netsoc_sdram_inti_p0_rddata_valid                                                          | sys_rst                                                                |               54 |            128 |
|  sys_clk     |                                                                                                |                                                                        |               65 |            129 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0]  | lm32_cpu/instruction_unit/icache/SR[0]                                 |               48 |            161 |
|  sys_clk     |                                                                                                | lm32_cpu/instruction_unit/icache/SR[0]                                 |               61 |            187 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_0             | lm32_cpu/instruction_unit/icache/SR[0]                                 |               73 |            221 |
|  sys_clk     |                                                                                                | sys_rst                                                                |              270 |            813 |
+--------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     5 |
| 4      |                    36 |
| 5      |                     5 |
| 6      |                     9 |
| 7      |                     1 |
| 8      |                    53 |
| 9      |                     3 |
| 10     |                     7 |
| 12     |                     4 |
| 14     |                     8 |
| 15     |                     1 |
| 16+    |                    69 |
+--------+-----------------------+


