Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
<<<<<<< HEAD
| Date         : Fri Nov  6 03:13:41 2020
| Host         : Amrish running 64-bit major release  (build 9200)
=======
| Date         : Tue Nov  3 20:45:37 2020
| Host         : DESKTOP-6N6MSBK running 64-bit major release  (build 9200)
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
| Command      : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
| Design       : au_top_0
| Device       : 7a35tftg256-1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
<<<<<<< HEAD
| Slice LUTs*             | 1750 |     0 |     20800 |  8.41 |
|   LUT as Logic          | 1750 |     0 |     20800 |  8.41 |
|   LUT as Memory         |    0 |     0 |      9600 |  0.00 |
| Slice Registers         | 1754 |     0 |     41600 |  4.22 |
|   Register as Flip Flop | 1754 |     0 |     41600 |  4.22 |
|   Register as Latch     |    0 |     0 |     41600 |  0.00 |
| F7 Muxes                |  181 |     0 |     16300 |  1.11 |
| F8 Muxes                |   64 |     0 |      8150 |  0.79 |
=======
| Slice LUTs*             |  185 |     0 |     20800 |  0.89 |
|   LUT as Logic          |  185 |     0 |     20800 |  0.89 |
|   LUT as Memory         |    0 |     0 |      9600 |  0.00 |
| Slice Registers         |   84 |     0 |     41600 |  0.20 |
|   Register as Flip Flop |   84 |     0 |     41600 |  0.20 |
|   Register as Latch     |    0 |     0 |     41600 |  0.00 |
| F7 Muxes                |    3 |     0 |     16300 |  0.02 |
| F8 Muxes                |    1 |     0 |      8150 |  0.01 |
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 5     |          Yes |         Set |            - |
<<<<<<< HEAD
| 1749  |          Yes |       Reset |            - |
=======
| 79    |          Yes |       Reset |            - |
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |        90 |  1.11 |
|   DSP48E1 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   71 |     0 |       170 | 41.76 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       163 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| ILOGIC                      |    0 |     0 |       170 |  0.00 |
| OLOGIC                      |    0 |     0 |       170 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
<<<<<<< HEAD
| FDRE     | 1749 |        Flop & Latch |
| LUT2     |  704 |                 LUT |
| LUT6     |  531 |                 LUT |
| CARRY4   |  506 |          CarryLogic |
| LUT5     |  357 |                 LUT |
| LUT3     |  315 |                 LUT |
| MUXF7    |  181 |               MuxFx |
| LUT4     |  122 |                 LUT |
| LUT1     |   96 |                 LUT |
| MUXF8    |   64 |               MuxFx |
| OBUF     |   45 |                  IO |
| IBUF     |   30 |                  IO |
=======
| LUT6     |   95 |                 LUT |
| FDRE     |   79 |        Flop & Latch |
| OBUF     |   45 |                  IO |
| LUT5     |   45 |                 LUT |
| LUT4     |   33 |                 LUT |
| IBUF     |   26 |                  IO |
| LUT3     |   24 |                 LUT |
| CARRY4   |    9 |          CarryLogic |
| LUT1     |    5 |                 LUT |
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
| FDSE     |    5 |        Flop & Latch |
| MUXF7    |    3 |               MuxFx |
| MUXF8    |    1 |               MuxFx |
| DSP48E1  |    1 |    Block Arithmetic |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


