../../rtl/RISC_V_Core.v
../../tb/tb_RISC_V_Core.v
../../rtl/memory_hierarchy.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/src/fetch.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/src/fetch_pipe.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/src/decode.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/src/decode_pipe.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/src/stallControl.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/src/control_unit.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/src/execute.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/src/execute_pipe.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/src/memory.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/src/memory_pipe.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/src/writeback.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/L1cache.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/Lxcache.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/coherence_controller.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/main_memory_interface.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/src/regFile.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/src/ALU.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/one_hot_decoder.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/arbiter.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/main_memory.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/priority_encoder.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/bram.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/dual_port_ram.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/replacement_controller.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/fifo_arbiter.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/lru.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/empty_way_select.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/fifo.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/replacement_controller_lx.v
../../ip/seven_stage_pipeline_with_caches_and_main_memory/memory_hierarchy/lru_lx.v

//-defparam tb_RISC_V_Core.PROGRAM=\"../../software/applications/binaries/gcd.mem\"
