///Register `CCIPR4` reader
pub struct R(crate::R<CCIPR4_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<CCIPR4_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<CCIPR4_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<CCIPR4_SPEC>) -> Self {
        R(reader)
    }
}
///Register `CCIPR4` writer
pub struct W(crate::W<CCIPR4_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<CCIPR4_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<CCIPR4_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<CCIPR4_SPEC>) -> Self {
        W(writer)
    }
}
///Field `OCTOSPI1SEL` reader - OCTOSPI1 kernel clock source selection Set and reset by software.
pub type OCTOSPI1SEL_R = crate::FieldReader<u8, u8>;
///Field `OCTOSPI1SEL` writer - OCTOSPI1 kernel clock source selection Set and reset by software.
pub type OCTOSPI1SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR4_SPEC, u8, u8, 2, O>;
///Field `SYSTICKSEL` reader - SYSTICK clock source selection Note: rcc_hclk frequency must be four times higher than lsi_ker_ck/lse_ck (period (LSI/LSE) ≥ 4 * period (HCLK).
pub type SYSTICKSEL_R = crate::FieldReader<u8, u8>;
///Field `SYSTICKSEL` writer - SYSTICK clock source selection Note: rcc_hclk frequency must be four times higher than lsi_ker_ck/lse_ck (period (LSI/LSE) ≥ 4 * period (HCLK).
pub type SYSTICKSEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR4_SPEC, u8, u8, 2, O>;
///Field `USBFSSEL` reader - USBFS kernel clock source selection
pub type USBFSSEL_R = crate::FieldReader<u8, u8>;
///Field `USBFSSEL` writer - USBFS kernel clock source selection
pub type USBFSSEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR4_SPEC, u8, u8, 2, O>;
///Field `SDMMC1SEL` reader - SDMMC1 kernel clock source selection
pub type SDMMC1SEL_R = crate::BitReader<bool>;
///Field `SDMMC1SEL` writer - SDMMC1 kernel clock source selection
pub type SDMMC1SEL_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCIPR4_SPEC, bool, O>;
///Field `I2C1SEL` reader - I2C1 kernel clock source selection
pub type I2C1SEL_R = crate::FieldReader<u8, u8>;
///Field `I2C1SEL` writer - I2C1 kernel clock source selection
pub type I2C1SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR4_SPEC, u8, u8, 2, O>;
///Field `I2C2SEL` reader - I2C2 kernel clock source selection
pub type I2C2SEL_R = crate::FieldReader<u8, u8>;
///Field `I2C2SEL` writer - I2C2 kernel clock source selection
pub type I2C2SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR4_SPEC, u8, u8, 2, O>;
///Field `I2C3SEL` reader - I2C3 kernel clock source selection
pub type I2C3SEL_R = crate::FieldReader<u8, u8>;
///Field `I2C3SEL` writer - I2C3 kernel clock source selection
pub type I2C3SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR4_SPEC, u8, u8, 2, O>;
///Field `I2C4SEL` reader - I2C4 kernel clock source selection
pub type I2C4SEL_R = crate::FieldReader<u8, u8>;
///Field `I2C4SEL` writer - I2C4 kernel clock source selection
pub type I2C4SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR4_SPEC, u8, u8, 2, O>;
///Field `I3C1SEL` reader - I3C1 kernel clock source selection
pub type I3C1SEL_R = crate::FieldReader<u8, u8>;
///Field `I3C1SEL` writer - I3C1 kernel clock source selection
pub type I3C1SEL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, CCIPR4_SPEC, u8, u8, 2, O>;
impl R {
    ///Bits 0:1 - OCTOSPI1 kernel clock source selection Set and reset by software.
    #[inline(always)]
    pub fn octospi1sel(&self) -> OCTOSPI1SEL_R {
        OCTOSPI1SEL_R::new((self.bits & 3) as u8)
    }
    ///Bits 2:3 - SYSTICK clock source selection Note: rcc_hclk frequency must be four times higher than lsi_ker_ck/lse_ck (period (LSI/LSE) ≥ 4 * period (HCLK).
    #[inline(always)]
    pub fn systicksel(&self) -> SYSTICKSEL_R {
        SYSTICKSEL_R::new(((self.bits >> 2) & 3) as u8)
    }
    ///Bits 4:5 - USBFS kernel clock source selection
    #[inline(always)]
    pub fn usbfssel(&self) -> USBFSSEL_R {
        USBFSSEL_R::new(((self.bits >> 4) & 3) as u8)
    }
    ///Bit 6 - SDMMC1 kernel clock source selection
    #[inline(always)]
    pub fn sdmmc1sel(&self) -> SDMMC1SEL_R {
        SDMMC1SEL_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bits 16:17 - I2C1 kernel clock source selection
    #[inline(always)]
    pub fn i2c1sel(&self) -> I2C1SEL_R {
        I2C1SEL_R::new(((self.bits >> 16) & 3) as u8)
    }
    ///Bits 18:19 - I2C2 kernel clock source selection
    #[inline(always)]
    pub fn i2c2sel(&self) -> I2C2SEL_R {
        I2C2SEL_R::new(((self.bits >> 18) & 3) as u8)
    }
    ///Bits 20:21 - I2C3 kernel clock source selection
    #[inline(always)]
    pub fn i2c3sel(&self) -> I2C3SEL_R {
        I2C3SEL_R::new(((self.bits >> 20) & 3) as u8)
    }
    ///Bits 22:23 - I2C4 kernel clock source selection
    #[inline(always)]
    pub fn i2c4sel(&self) -> I2C4SEL_R {
        I2C4SEL_R::new(((self.bits >> 22) & 3) as u8)
    }
    ///Bits 24:25 - I3C1 kernel clock source selection
    #[inline(always)]
    pub fn i3c1sel(&self) -> I3C1SEL_R {
        I3C1SEL_R::new(((self.bits >> 24) & 3) as u8)
    }
}
impl W {
    ///Bits 0:1 - OCTOSPI1 kernel clock source selection Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn octospi1sel(&mut self) -> OCTOSPI1SEL_W<0> {
        OCTOSPI1SEL_W::new(self)
    }
    ///Bits 2:3 - SYSTICK clock source selection Note: rcc_hclk frequency must be four times higher than lsi_ker_ck/lse_ck (period (LSI/LSE) ≥ 4 * period (HCLK).
    #[inline(always)]
    #[must_use]
    pub fn systicksel(&mut self) -> SYSTICKSEL_W<2> {
        SYSTICKSEL_W::new(self)
    }
    ///Bits 4:5 - USBFS kernel clock source selection
    #[inline(always)]
    #[must_use]
    pub fn usbfssel(&mut self) -> USBFSSEL_W<4> {
        USBFSSEL_W::new(self)
    }
    ///Bit 6 - SDMMC1 kernel clock source selection
    #[inline(always)]
    #[must_use]
    pub fn sdmmc1sel(&mut self) -> SDMMC1SEL_W<6> {
        SDMMC1SEL_W::new(self)
    }
    ///Bits 16:17 - I2C1 kernel clock source selection
    #[inline(always)]
    #[must_use]
    pub fn i2c1sel(&mut self) -> I2C1SEL_W<16> {
        I2C1SEL_W::new(self)
    }
    ///Bits 18:19 - I2C2 kernel clock source selection
    #[inline(always)]
    #[must_use]
    pub fn i2c2sel(&mut self) -> I2C2SEL_W<18> {
        I2C2SEL_W::new(self)
    }
    ///Bits 20:21 - I2C3 kernel clock source selection
    #[inline(always)]
    #[must_use]
    pub fn i2c3sel(&mut self) -> I2C3SEL_W<20> {
        I2C3SEL_W::new(self)
    }
    ///Bits 22:23 - I2C4 kernel clock source selection
    #[inline(always)]
    #[must_use]
    pub fn i2c4sel(&mut self) -> I2C4SEL_W<22> {
        I2C4SEL_W::new(self)
    }
    ///Bits 24:25 - I3C1 kernel clock source selection
    #[inline(always)]
    #[must_use]
    pub fn i3c1sel(&mut self) -> I3C1SEL_W<24> {
        I3C1SEL_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///RCC kernel clock configuration register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [ccipr4](index.html) module
pub struct CCIPR4_SPEC;
impl crate::RegisterSpec for CCIPR4_SPEC {
    type Ux = u32;
}
///`read()` method returns [ccipr4::R](R) reader structure
impl crate::Readable for CCIPR4_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [ccipr4::W](W) writer structure
impl crate::Writable for CCIPR4_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets CCIPR4 to value 0
impl crate::Resettable for CCIPR4_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
