class async_converge extends Module
  constructor: ->
    super()
    Port(
      clk: input().asClock()
      rstn: input().asReset()
      din: input().async()
      dout: output()
    )

  build: ->
    latch1=reg(1,'latch1').clock('clk').asyncLatch()
    latch2=reg(1,'latch2').clock('clk').asyncLatch()

    latch3=reg(1,'latch3').clock('clk').asyncLatch()
    latch4=reg(1,'latch4').clock('clk').asyncLatch()

    consign latch1 = @din
    consign latch2 = @din

    consign latch3 = latch1
    consign latch4 = latch2

    assign @dout = latch3 && latch4

module.exports=async_converge

