INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:44:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.076ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.060ns period=6.120ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_10_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.060ns period=6.120ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.120ns  (clk rise@6.120ns - clk rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.332ns (22.421%)  route 4.609ns (77.579%))
  Logic Levels:           12  (CARRY4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.603 - 6.120 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2430, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X47Y124        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/stq_addr_4_q_reg[1]/Q
                         net (fo=15, routed)          0.807     1.531    lsq1/handshake_lsq_lsq1_core/stq_addr_4_q[1]
    SLICE_X64Y125        LUT6 (Prop_lut6_I4_O)        0.043     1.574 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_382/O
                         net (fo=1, routed)           0.000     1.574    lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_382_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.812 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_260/CO[3]
                         net (fo=7, routed)           0.754     2.567    lsq1/handshake_lsq_lsq1_core/p_5_in739_in
    SLICE_X61Y123        LUT5 (Prop_lut5_I2_O)        0.043     2.610 r  lsq1/handshake_lsq_lsq1_core/ldq_data_10_q[31]_i_36/O
                         net (fo=1, routed)           0.000     2.610    lsq1/handshake_lsq_lsq1_core/ldq_data_10_q[31]_i_36_n_0
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     2.867 r  lsq1/handshake_lsq_lsq1_core/ldq_data_10_q_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.867    lsq1/handshake_lsq_lsq1_core/ldq_data_10_q_reg[31]_i_21_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.916 r  lsq1/handshake_lsq_lsq1_core/ldq_data_10_q_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.007     2.922    lsq1/handshake_lsq_lsq1_core/ldq_data_10_q_reg[31]_i_25_n_0
    SLICE_X61Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.971 r  lsq1/handshake_lsq_lsq1_core/ldq_data_10_q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     2.971    lsq1/handshake_lsq_lsq1_core/ldq_data_10_q_reg[31]_i_27_n_0
    SLICE_X61Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     3.116 f  lsq1/handshake_lsq_lsq1_core/ldq_data_10_q_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.412     3.529    lsq1/handshake_lsq_lsq1_core/TEMP_112_double_out1[23]
    SLICE_X60Y123        LUT6 (Prop_lut6_I1_O)        0.120     3.649 r  lsq1/handshake_lsq_lsq1_core/ldq_data_10_q[31]_i_9/O
                         net (fo=33, routed)          0.684     4.333    lsq1/handshake_lsq_lsq1_core/bypass_idx_oh_10_4
    SLICE_X54Y111        LUT6 (Prop_lut6_I0_O)        0.043     4.376 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_10_q_i_14/O
                         net (fo=1, routed)           0.412     4.788    lsq1/handshake_lsq_lsq1_core/bypass_en_vec_10[4]
    SLICE_X55Y110        LUT6 (Prop_lut6_I5_O)        0.043     4.831 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_10_q_i_3/O
                         net (fo=1, routed)           0.414     5.245    lsq1/handshake_lsq_lsq1_core/ldq_issue_10_q_i_3_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I0_O)        0.043     5.288 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_10_q_i_2/O
                         net (fo=2, routed)           0.177     5.466    lsq1/handshake_lsq_lsq1_core/p_208_in
    SLICE_X53Y108        LUT6 (Prop_lut6_I0_O)        0.043     5.509 r  lsq1/handshake_lsq_lsq1_core/ldq_data_10_q[31]_i_1/O
                         net (fo=33, routed)          0.940     6.449    lsq1/handshake_lsq_lsq1_core/p_41_in
    SLICE_X27Y88         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_10_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.120     6.120 r  
                                                      0.000     6.120 r  clk (IN)
                         net (fo=2430, unset)         0.483     6.603    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X27Y88         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_10_q_reg[17]/C
                         clock pessimism              0.000     6.603    
                         clock uncertainty           -0.035     6.567    
    SLICE_X27Y88         FDRE (Setup_fdre_C_CE)      -0.194     6.373    lsq1/handshake_lsq_lsq1_core/ldq_data_10_q_reg[17]
  -------------------------------------------------------------------
                         required time                          6.373    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                 -0.076    




