{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464210850171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464210850171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 14:14:10 2016 " "Processing started: Wed May 25 14:14:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464210850171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464210850171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hamed -c hamed " "Command: quartus_map --read_settings_files=on --write_settings_files=off hamed -c hamed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464210850171 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464210850521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/cajadid/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464210850568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464210850568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/altera/13.0sp1/cajadid/counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464210850572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464210850572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regx.v 1 1 " "Found 1 design units, including 1 entities, in source file regx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegX " "Found entity 1: RegX" {  } { { "regx.v" "" { Text "C:/altera/13.0sp1/cajadid/regx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464210850577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464210850577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regr.v 1 1 " "Found 1 design units, including 1 entities, in source file regr.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegR " "Found entity 1: RegR" {  } { { "regr.v" "" { Text "C:/altera/13.0sp1/cajadid/regr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464210850580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464210850580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult16bit " "Found entity 1: Mult16bit" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/cajadid/mult.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464210850584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464210850584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regt.v 1 1 " "Found 1 design units, including 1 entities, in source file regt.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegT " "Found entity 1: RegT" {  } { { "regt.v" "" { Text "C:/altera/13.0sp1/cajadid/regt.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464210850587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464210850587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/altera/13.0sp1/cajadid/rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464210850590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464210850590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hamed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hamed " "Found entity 1: hamed" {  } { { "hamed.bdf" "" { Schematic "C:/altera/13.0sp1/cajadid/hamed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464210850592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464210850592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464210850595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464210850595 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.v " "Entity \"MUX\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1464210850598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464210850599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464210850599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder 2.v 1 1 " "Found 1 design units, including 1 entities, in source file adder 2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA16bit " "Found entity 1: FA16bit" {  } { { "adder 2.v" "" { Text "C:/altera/13.0sp1/cajadid/adder 2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464210850602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464210850602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hamed " "Elaborating entity \"hamed\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464210850642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst4 " "Elaborating entity \"controller\" for hierarchy \"controller:inst4\"" {  } { { "hamed.bdf" "inst4" { Schematic "C:/altera/13.0sp1/cajadid/hamed.bdf" { { -32 1136 1280 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(17) " "Verilog HDL assignment warning at controller.v(17): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464210850646 "|hamed|controller:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst2 " "Elaborating entity \"counter\" for hierarchy \"counter:inst2\"" {  } { { "hamed.bdf" "inst2" { Schematic "C:/altera/13.0sp1/cajadid/hamed.bdf" { { -48 384 536 64 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(9) " "Verilog HDL assignment warning at counter.v(9): truncated value with size 32 to match size of target (3)" {  } { { "counter.v" "" { Text "C:/altera/13.0sp1/cajadid/counter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464210850648 "|hamed|counter:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(13) " "Verilog HDL assignment warning at counter.v(13): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "C:/altera/13.0sp1/cajadid/counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464210850648 "|hamed|counter:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegR RegR:inst14 " "Elaborating entity \"RegR\" for hierarchy \"RegR:inst14\"" {  } { { "hamed.bdf" "inst14" { Schematic "C:/altera/13.0sp1/cajadid/hamed.bdf" { { 432 744 912 544 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst10 " "Elaborating entity \"adder\" for hierarchy \"adder:inst10\"" {  } { { "hamed.bdf" "inst10" { Schematic "C:/altera/13.0sp1/cajadid/hamed.bdf" { { 416 1064 1248 528 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegT RegT:inst15 " "Elaborating entity \"RegT\" for hierarchy \"RegT:inst15\"" {  } { { "hamed.bdf" "inst15" { Schematic "C:/altera/13.0sp1/cajadid/hamed.bdf" { { 328 304 472 440 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult16bit Mult16bit:inst11 " "Elaborating entity \"Mult16bit\" for hierarchy \"Mult16bit:inst11\"" {  } { { "hamed.bdf" "inst11" { Schematic "C:/altera/13.0sp1/cajadid/hamed.bdf" { { 312 1072 1264 392 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst16 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst16\"" {  } { { "hamed.bdf" "inst16" { Schematic "C:/altera/13.0sp1/cajadid/hamed.bdf" { { 160 840 1008 272 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850658 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux.v(6) " "Verilog HDL Always Construct warning at mux.v(6): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464210850658 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux.v(6) " "Inferred latch for \"out\[0\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850658 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux.v(6) " "Inferred latch for \"out\[1\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850658 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux.v(6) " "Inferred latch for \"out\[2\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux.v(6) " "Inferred latch for \"out\[3\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux.v(6) " "Inferred latch for \"out\[4\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux.v(6) " "Inferred latch for \"out\[5\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux.v(6) " "Inferred latch for \"out\[6\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux.v(6) " "Inferred latch for \"out\[7\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux.v(6) " "Inferred latch for \"out\[8\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux.v(6) " "Inferred latch for \"out\[9\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux.v(6) " "Inferred latch for \"out\[10\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux.v(6) " "Inferred latch for \"out\[11\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux.v(6) " "Inferred latch for \"out\[12\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux.v(6) " "Inferred latch for \"out\[13\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux.v(6) " "Inferred latch for \"out\[14\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux.v(6) " "Inferred latch for \"out\[15\]\" at mux.v(6)" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464210850659 "|hamed|MUX:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst17 " "Elaborating entity \"rom\" for hierarchy \"rom:inst17\"" {  } { { "hamed.bdf" "inst17" { Schematic "C:/altera/13.0sp1/cajadid/hamed.bdf" { { 16 600 768 96 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegX RegX:inst " "Elaborating entity \"RegX\" for hierarchy \"RegX:inst\"" {  } { { "hamed.bdf" "inst" { Schematic "C:/altera/13.0sp1/cajadid/hamed.bdf" { { 208 304 472 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850663 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult16bit:inst11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult16bit:inst11\|Mult0\"" {  } { { "mult.v" "Mult0" { Text "C:/altera/13.0sp1/cajadid/mult.v" 4 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464210850844 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1464210850844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult16bit:inst11\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Mult16bit:inst11\|lpm_mult:Mult0\"" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/cajadid/mult.v" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464210850891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult16bit:inst11\|lpm_mult:Mult0 " "Instantiated megafunction \"Mult16bit:inst11\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464210850892 ""}  } { { "mult.v" "" { Text "C:/altera/13.0sp1/cajadid/mult.v" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464210850892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/altera/13.0sp1/cajadid/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464210850957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464210850957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[0\] " "Latch MUX:inst16\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851084 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[1\] " "Latch MUX:inst16\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851085 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[2\] " "Latch MUX:inst16\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851085 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[3\] " "Latch MUX:inst16\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851085 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[4\] " "Latch MUX:inst16\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851085 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[5\] " "Latch MUX:inst16\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851085 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[6\] " "Latch MUX:inst16\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851085 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[7\] " "Latch MUX:inst16\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851086 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[8\] " "Latch MUX:inst16\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851086 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[9\] " "Latch MUX:inst16\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851086 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[10\] " "Latch MUX:inst16\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851086 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[11\] " "Latch MUX:inst16\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851086 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[12\] " "Latch MUX:inst16\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851086 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[13\] " "Latch MUX:inst16\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851086 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[14\] " "Latch MUX:inst16\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851087 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:inst16\|out\[15\] " "Latch MUX:inst16\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst4\|selX " "Ports D and ENA on the latch are fed by the same signal controller:inst4\|selX" {  } { { "controller.v" "" { Text "C:/altera/13.0sp1/cajadid/controller.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464210851087 ""}  } { { "mux.v" "" { Text "C:/altera/13.0sp1/cajadid/mux.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464210851087 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1464210851156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464210851288 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464210851288 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464210851330 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464210851330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464210851330 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1464210851330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464210851330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464210851349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 14:14:11 2016 " "Processing ended: Wed May 25 14:14:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464210851349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464210851349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464210851349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464210851349 ""}
