Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Feb 23 15:02:59 2025
| Host         : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_design_analysis -file ./report/top_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu48dr
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                           Path #1                                                           |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 5.000                                                                                                                       |
| Path Delay                | 3.473                                                                                                                       |
| Logic Delay               | 1.702(50%)                                                                                                                  |
| Net Delay                 | 1.771(50%)                                                                                                                  |
| Clock Skew                | -0.007                                                                                                                      |
| Slack                     | 1.510                                                                                                                       |
| Clock Uncertainty         | 0.035                                                                                                                       |
| Clock Relationship        | Timed                                                                                                                       |
| Clock Delay Group         | Same Clock                                                                                                                  |
| Logic Levels              | 13                                                                                                                          |
| Routes                    | 6                                                                                                                           |
| Logical Path              | FDRE/C-(15)-CARRY8-(1)-CARRY8-LUT3-(1)-CARRY8-CARRY8-LUT3-(2)-LUT5-(2)-LUT6-(1)-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                      |
| End Point Clock           | ap_clk                                                                                                                      |
| DSP Block                 | None                                                                                                                        |
| RAM Registers             | None-None                                                                                                                   |
| IO Crossings              | 0                                                                                                                           |
| SLR Crossings             | 0                                                                                                                           |
| PBlocks                   | 0                                                                                                                           |
| High Fanout               | 15                                                                                                                          |
| Dont Touch                | 0                                                                                                                           |
| Mark Debug                | 0                                                                                                                           |
| Start Point Pin Primitive | FDRE/C                                                                                                                      |
| End Point Pin Primitive   | FDRE/D                                                                                                                      |
| Start Point Pin           | reg_6_fu_116_reg[0]/C                                                                                                       |
| End Point Pin             | tmp_1_reg_787_reg[18]/D                                                                                                     |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3738, 992)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+----+----+
| End Point Clock | Requirement |  1  |  5 | 10 | 11 | 12 | 13 |
+-----------------+-------------+-----+----+----+----+----+----+
| ap_clk          | 5.000ns     | 956 | 13 |  4 |  8 | 12 |  7 |
+-----------------+-------------+-----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


