\ This file has been generated by DOcplex
\ ENCODING=ISO-8859-1
\Problem name: docplex_cutter

Minimize
 obj: num_cuts
Subject To
 cons_vertex_0: bin_sc_0_vx_0 + bin_sc_1_vx_0 = 1
 cons_vertex_1: bin_sc_0_vx_1 + bin_sc_1_vx_1 = 1
 cons_vertex_2: bin_sc_0_vx_2 + bin_sc_1_vx_2 = 1
 cons_vertex_3: bin_sc_0_vx_3 + bin_sc_1_vx_3 = 1
 cons_vertex_4: bin_sc_0_vx_4 + bin_sc_1_vx_4 = 1
 cons_vertex_5: bin_sc_0_vx_5 + bin_sc_1_vx_5 = 1
 cons_vertex_6: bin_sc_0_vx_6 + bin_sc_1_vx_6 = 1
 cons_vertex_7: bin_sc_0_vx_7 + bin_sc_1_vx_7 = 1
 cons_edge_0_1: - bin_sc_0_vx_0 - bin_sc_0_vx_7 + bin_sc_0_edg_0 <= 0
 cons_edge_0_2: - bin_sc_0_vx_0 + bin_sc_0_vx_7 + bin_sc_0_edg_0 >= 0
 cons_edge_0_3: bin_sc_0_vx_0 - bin_sc_0_vx_7 + bin_sc_0_edg_0 >= 0
 cons_edge_0_4: bin_sc_0_vx_0 + bin_sc_0_vx_7 + bin_sc_0_edg_0 <= 2
 cons_edge_1_1: - bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_1 <= 0
 cons_edge_1_2: - bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_1 >= 0
 cons_edge_1_3: bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_1 >= 0
 cons_edge_1_4: bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_1 <= 2
 cons_edge_2_1: - bin_sc_0_vx_1 - bin_sc_0_vx_2 + bin_sc_0_edg_2 <= 0
 cons_edge_2_2: - bin_sc_0_vx_1 + bin_sc_0_vx_2 + bin_sc_0_edg_2 >= 0
 cons_edge_2_3: bin_sc_0_vx_1 - bin_sc_0_vx_2 + bin_sc_0_edg_2 >= 0
 cons_edge_2_4: bin_sc_0_vx_1 + bin_sc_0_vx_2 + bin_sc_0_edg_2 <= 2
 cons_edge_3_1: - bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_3 <= 0
 cons_edge_3_2: - bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_3 >= 0
 cons_edge_3_3: bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_3 >= 0
 cons_edge_3_4: bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_3 <= 2
 cons_edge_4_1: - bin_sc_0_vx_3 - bin_sc_0_vx_4 + bin_sc_0_edg_4 <= 0
 cons_edge_4_2: - bin_sc_0_vx_3 + bin_sc_0_vx_4 + bin_sc_0_edg_4 >= 0
 cons_edge_4_3: bin_sc_0_vx_3 - bin_sc_0_vx_4 + bin_sc_0_edg_4 >= 0
 cons_edge_4_4: bin_sc_0_vx_3 + bin_sc_0_vx_4 + bin_sc_0_edg_4 <= 2
 cons_edge_5_1: - bin_sc_0_vx_4 - bin_sc_0_vx_5 + bin_sc_0_edg_5 <= 0
 cons_edge_5_2: - bin_sc_0_vx_4 + bin_sc_0_vx_5 + bin_sc_0_edg_5 >= 0
 cons_edge_5_3: bin_sc_0_vx_4 - bin_sc_0_vx_5 + bin_sc_0_edg_5 >= 0
 cons_edge_5_4: bin_sc_0_vx_4 + bin_sc_0_vx_5 + bin_sc_0_edg_5 <= 2
 cons_edge_6_1: - bin_sc_0_vx_5 - bin_sc_0_vx_6 + bin_sc_0_edg_6 <= 0
 cons_edge_6_2: - bin_sc_0_vx_5 + bin_sc_0_vx_6 + bin_sc_0_edg_6 >= 0
 cons_edge_6_3: bin_sc_0_vx_5 - bin_sc_0_vx_6 + bin_sc_0_edg_6 >= 0
 cons_edge_6_4: bin_sc_0_vx_5 + bin_sc_0_vx_6 + bin_sc_0_edg_6 <= 2
 cons_edge_7_1: - bin_sc_0_vx_6 - bin_sc_0_vx_7 + bin_sc_0_edg_7 <= 0
 cons_edge_7_2: - bin_sc_0_vx_6 + bin_sc_0_vx_7 + bin_sc_0_edg_7 >= 0
 cons_edge_7_3: bin_sc_0_vx_6 - bin_sc_0_vx_7 + bin_sc_0_edg_7 >= 0
 cons_edge_7_4: bin_sc_0_vx_6 + bin_sc_0_vx_7 + bin_sc_0_edg_7 <= 2
 cons_edge_0_1#40: - bin_sc_1_vx_0 - bin_sc_1_vx_7 + bin_sc_1_edg_0 <= 0
 cons_edge_0_2#41: - bin_sc_1_vx_0 + bin_sc_1_vx_7 + bin_sc_1_edg_0 >= 0
 cons_edge_0_3#42: bin_sc_1_vx_0 - bin_sc_1_vx_7 + bin_sc_1_edg_0 >= 0
 cons_edge_0_4#43: bin_sc_1_vx_0 + bin_sc_1_vx_7 + bin_sc_1_edg_0 <= 2
 cons_edge_1_1#44: - bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_1 <= 0
 cons_edge_1_2#45: - bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_1 >= 0
 cons_edge_1_3#46: bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_1 >= 0
 cons_edge_1_4#47: bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_1 <= 2
 cons_edge_2_1#48: - bin_sc_1_vx_1 - bin_sc_1_vx_2 + bin_sc_1_edg_2 <= 0
 cons_edge_2_2#49: - bin_sc_1_vx_1 + bin_sc_1_vx_2 + bin_sc_1_edg_2 >= 0
 cons_edge_2_3#50: bin_sc_1_vx_1 - bin_sc_1_vx_2 + bin_sc_1_edg_2 >= 0
 cons_edge_2_4#51: bin_sc_1_vx_1 + bin_sc_1_vx_2 + bin_sc_1_edg_2 <= 2
 cons_edge_3_1#52: - bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_3 <= 0
 cons_edge_3_2#53: - bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_3 >= 0
 cons_edge_3_3#54: bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_3 >= 0
 cons_edge_3_4#55: bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_3 <= 2
 cons_edge_4_1#56: - bin_sc_1_vx_3 - bin_sc_1_vx_4 + bin_sc_1_edg_4 <= 0
 cons_edge_4_2#57: - bin_sc_1_vx_3 + bin_sc_1_vx_4 + bin_sc_1_edg_4 >= 0
 cons_edge_4_3#58: bin_sc_1_vx_3 - bin_sc_1_vx_4 + bin_sc_1_edg_4 >= 0
 cons_edge_4_4#59: bin_sc_1_vx_3 + bin_sc_1_vx_4 + bin_sc_1_edg_4 <= 2
 cons_edge_5_1#60: - bin_sc_1_vx_4 - bin_sc_1_vx_5 + bin_sc_1_edg_5 <= 0
 cons_edge_5_2#61: - bin_sc_1_vx_4 + bin_sc_1_vx_5 + bin_sc_1_edg_5 >= 0
 cons_edge_5_3#62: bin_sc_1_vx_4 - bin_sc_1_vx_5 + bin_sc_1_edg_5 >= 0
 cons_edge_5_4#63: bin_sc_1_vx_4 + bin_sc_1_vx_5 + bin_sc_1_edg_5 <= 2
 cons_edge_6_1#64: - bin_sc_1_vx_5 - bin_sc_1_vx_6 + bin_sc_1_edg_6 <= 0
 cons_edge_6_2#65: - bin_sc_1_vx_5 + bin_sc_1_vx_6 + bin_sc_1_edg_6 >= 0
 cons_edge_6_3#66: bin_sc_1_vx_5 - bin_sc_1_vx_6 + bin_sc_1_edg_6 >= 0
 cons_edge_6_4#67: bin_sc_1_vx_5 + bin_sc_1_vx_6 + bin_sc_1_edg_6 <= 2
 cons_edge_7_1#68: - bin_sc_1_vx_6 - bin_sc_1_vx_7 + bin_sc_1_edg_7 <= 0
 cons_edge_7_2#69: - bin_sc_1_vx_6 + bin_sc_1_vx_7 + bin_sc_1_edg_7 >= 0
 cons_edge_7_3#70: bin_sc_1_vx_6 - bin_sc_1_vx_7 + bin_sc_1_edg_7 >= 0
 cons_edge_7_4#71: bin_sc_1_vx_6 + bin_sc_1_vx_7 + bin_sc_1_edg_7 <= 2
 cons_symm_0: bin_sc_0_vx_0 = 1
 cons_symm_1: bin_sc_0_vx_1 + bin_sc_1_vx_1 = 1
 c75: num_cuts - 0.500000000000 bin_sc_0_edg_0 - 0.500000000000 bin_sc_0_edg_1
      - 0.500000000000 bin_sc_0_edg_2 - 0.500000000000 bin_sc_0_edg_3
      - 0.500000000000 bin_sc_0_edg_4 - 0.500000000000 bin_sc_0_edg_5
      - 0.500000000000 bin_sc_0_edg_6 - 0.500000000000 bin_sc_0_edg_7
      - 0.500000000000 bin_sc_1_edg_0 - 0.500000000000 bin_sc_1_edg_1
      - 0.500000000000 bin_sc_1_edg_2 - 0.500000000000 bin_sc_1_edg_3
      - 0.500000000000 bin_sc_1_edg_4 - 0.500000000000 bin_sc_1_edg_5
      - 0.500000000000 bin_sc_1_edg_6 - 0.500000000000 bin_sc_1_edg_7 = 0
 cons_subcircuit_input_0: - 2 bin_sc_0_vx_0 - bin_sc_0_vx_1 - bin_sc_0_vx_2
                          - bin_sc_0_vx_3 - bin_sc_0_vx_4 - bin_sc_0_vx_5
                          - bin_sc_0_vx_6 + original_input_0 = 0
 c77: _and74 - bin_sc_0_edg_0 <= 0
 c78: _and74 - bin_sc_0_vx_7 <= 0
 c79: _and74 - bin_sc_0_vx_7 - bin_sc_0_edg_0 >= -1
 cons_edge_var_downstream_vertex_var_0_0:
                                          bin_edge_var_downstream_vertex_var_product_0_0
                                          - _and74 = 0
 c81: _and75 - bin_sc_0_edg_1 <= 0
 c82: _and75 - bin_sc_0_vx_1 <= 0
 c83: _and75 - bin_sc_0_vx_1 - bin_sc_0_edg_1 >= -1
 cons_edge_var_downstream_vertex_var_0_1:
                                          bin_edge_var_downstream_vertex_var_product_0_1
                                          - _and75 = 0
 c85: _and76 - bin_sc_0_edg_2 <= 0
 c86: _and76 - bin_sc_0_vx_2 <= 0
 c87: _and76 - bin_sc_0_vx_2 - bin_sc_0_edg_2 >= -1
 cons_edge_var_downstream_vertex_var_0_2:
                                          bin_edge_var_downstream_vertex_var_product_0_2
                                          - _and76 = 0
 c89: _and77 - bin_sc_0_edg_3 <= 0
 c90: _and77 - bin_sc_0_vx_3 <= 0
 c91: _and77 - bin_sc_0_vx_3 - bin_sc_0_edg_3 >= -1
 cons_edge_var_downstream_vertex_var_0_3:
                                          bin_edge_var_downstream_vertex_var_product_0_3
                                          - _and77 = 0
 c93: _and78 - bin_sc_0_edg_4 <= 0
 c94: _and78 - bin_sc_0_vx_4 <= 0
 c95: _and78 - bin_sc_0_vx_4 - bin_sc_0_edg_4 >= -1
 cons_edge_var_downstream_vertex_var_0_4:
                                          bin_edge_var_downstream_vertex_var_product_0_4
                                          - _and78 = 0
 c97: _and79 - bin_sc_0_edg_5 <= 0
 c98: _and79 - bin_sc_0_vx_5 <= 0
 c99: _and79 - bin_sc_0_vx_5 - bin_sc_0_edg_5 >= -1
 cons_edge_var_downstream_vertex_var_0_5:
                                          bin_edge_var_downstream_vertex_var_product_0_5
                                          - _and79 = 0
 c101: _and80 - bin_sc_0_edg_6 <= 0
 c102: _and80 - bin_sc_0_vx_6 <= 0
 c103: _and80 - bin_sc_0_vx_6 - bin_sc_0_edg_6 >= -1
 cons_edge_var_downstream_vertex_var_0_6:
                                          bin_edge_var_downstream_vertex_var_product_0_6
                                          - _and80 = 0
 c105: _and81 - bin_sc_0_edg_7 <= 0
 c106: _and81 - bin_sc_0_vx_7 <= 0
 c107: _and81 - bin_sc_0_vx_7 - bin_sc_0_edg_7 >= -1
 cons_edge_var_downstream_vertex_var_0_7:
                                          bin_edge_var_downstream_vertex_var_product_0_7
                                          - _and81 = 0
 cons_subcircuit_rho_qubits_0: rho_0
                               - bin_edge_var_downstream_vertex_var_product_0_0
                               - bin_edge_var_downstream_vertex_var_product_0_1
                               - bin_edge_var_downstream_vertex_var_product_0_2
                               - bin_edge_var_downstream_vertex_var_product_0_3
                               - bin_edge_var_downstream_vertex_var_product_0_4
                               - bin_edge_var_downstream_vertex_var_product_0_5
                               - bin_edge_var_downstream_vertex_var_product_0_6
                               - bin_edge_var_downstream_vertex_var_product_0_7
                                = 0
 c110: _and82 - bin_sc_0_edg_0 <= 0
 c111: _and82 - bin_sc_0_vx_0 <= 0
 c112: _and82 - bin_sc_0_vx_0 - bin_sc_0_edg_0 >= -1
 cons_edge_var_upstream_vertex_var_0_0:
                                        bin_edge_var_upstream_vertex_var_product_0_0
                                        - _and82 = 0
 c114: _and83 - bin_sc_0_edg_1 <= 0
 c115: _and83 - bin_sc_0_vx_0 <= 0
 c116: _and83 - bin_sc_0_vx_0 - bin_sc_0_edg_1 >= -1
 cons_edge_var_upstream_vertex_var_0_1:
                                        bin_edge_var_upstream_vertex_var_product_0_1
                                        - _and83 = 0
 c118: _and84 - bin_sc_0_edg_2 <= 0
 c119: _and84 - bin_sc_0_vx_1 <= 0
 c120: _and84 - bin_sc_0_vx_1 - bin_sc_0_edg_2 >= -1
 cons_edge_var_upstream_vertex_var_0_2:
                                        bin_edge_var_upstream_vertex_var_product_0_2
                                        - _and84 = 0
 c122: _and85 - bin_sc_0_edg_3 <= 0
 c123: _and85 - bin_sc_0_vx_2 <= 0
 c124: _and85 - bin_sc_0_vx_2 - bin_sc_0_edg_3 >= -1
 cons_edge_var_upstream_vertex_var_0_3:
                                        bin_edge_var_upstream_vertex_var_product_0_3
                                        - _and85 = 0
 c126: _and86 - bin_sc_0_edg_4 <= 0
 c127: _and86 - bin_sc_0_vx_3 <= 0
 c128: _and86 - bin_sc_0_vx_3 - bin_sc_0_edg_4 >= -1
 cons_edge_var_upstream_vertex_var_0_4:
                                        bin_edge_var_upstream_vertex_var_product_0_4
                                        - _and86 = 0
 c130: _and87 - bin_sc_0_edg_5 <= 0
 c131: _and87 - bin_sc_0_vx_4 <= 0
 c132: _and87 - bin_sc_0_vx_4 - bin_sc_0_edg_5 >= -1
 cons_edge_var_upstream_vertex_var_0_5:
                                        bin_edge_var_upstream_vertex_var_product_0_5
                                        - _and87 = 0
 c134: _and88 - bin_sc_0_edg_6 <= 0
 c135: _and88 - bin_sc_0_vx_5 <= 0
 c136: _and88 - bin_sc_0_vx_5 - bin_sc_0_edg_6 >= -1
 cons_edge_var_upstream_vertex_var_0_6:
                                        bin_edge_var_upstream_vertex_var_product_0_6
                                        - _and88 = 0
 c138: _and89 - bin_sc_0_edg_7 <= 0
 c139: _and89 - bin_sc_0_vx_6 <= 0
 c140: _and89 - bin_sc_0_vx_6 - bin_sc_0_edg_7 >= -1
 cons_edge_var_upstream_vertex_var_0_7:
                                        bin_edge_var_upstream_vertex_var_product_0_7
                                        - _and89 = 0
 cons_subcircuit_O_qubits_0: O_0 - bin_edge_var_upstream_vertex_var_product_0_0
                             - bin_edge_var_upstream_vertex_var_product_0_1
                             - bin_edge_var_upstream_vertex_var_product_0_2
                             - bin_edge_var_upstream_vertex_var_product_0_3
                             - bin_edge_var_upstream_vertex_var_product_0_4
                             - bin_edge_var_upstream_vertex_var_product_0_5
                             - bin_edge_var_upstream_vertex_var_product_0_6
                             - bin_edge_var_upstream_vertex_var_product_0_7 = 0
 cons_subcircuit_d_qubits_0: - original_input_0 - rho_0 + d_0 = 0
 cons_subcircuit_input_1: - 2 bin_sc_1_vx_0 - bin_sc_1_vx_1 - bin_sc_1_vx_2
                          - bin_sc_1_vx_3 - bin_sc_1_vx_4 - bin_sc_1_vx_5
                          - bin_sc_1_vx_6 + original_input_1 = 0
 c145: _and90 - bin_sc_1_edg_0 <= 0
 c146: _and90 - bin_sc_1_vx_7 <= 0
 c147: _and90 - bin_sc_1_vx_7 - bin_sc_1_edg_0 >= -1
 cons_edge_var_downstream_vertex_var_1_0:
                                          bin_edge_var_downstream_vertex_var_product_1_0
                                          - _and90 = 0
 c149: _and91 - bin_sc_1_edg_1 <= 0
 c150: _and91 - bin_sc_1_vx_1 <= 0
 c151: _and91 - bin_sc_1_vx_1 - bin_sc_1_edg_1 >= -1
 cons_edge_var_downstream_vertex_var_1_1:
                                          bin_edge_var_downstream_vertex_var_product_1_1
                                          - _and91 = 0
 c153: _and92 - bin_sc_1_edg_2 <= 0
 c154: _and92 - bin_sc_1_vx_2 <= 0
 c155: _and92 - bin_sc_1_vx_2 - bin_sc_1_edg_2 >= -1
 cons_edge_var_downstream_vertex_var_1_2:
                                          bin_edge_var_downstream_vertex_var_product_1_2
                                          - _and92 = 0
 c157: _and93 - bin_sc_1_edg_3 <= 0
 c158: _and93 - bin_sc_1_vx_3 <= 0
 c159: _and93 - bin_sc_1_vx_3 - bin_sc_1_edg_3 >= -1
 cons_edge_var_downstream_vertex_var_1_3:
                                          bin_edge_var_downstream_vertex_var_product_1_3
                                          - _and93 = 0
 c161: _and94 - bin_sc_1_edg_4 <= 0
 c162: _and94 - bin_sc_1_vx_4 <= 0
 c163: _and94 - bin_sc_1_vx_4 - bin_sc_1_edg_4 >= -1
 cons_edge_var_downstream_vertex_var_1_4:
                                          bin_edge_var_downstream_vertex_var_product_1_4
                                          - _and94 = 0
 c165: _and95 - bin_sc_1_edg_5 <= 0
 c166: _and95 - bin_sc_1_vx_5 <= 0
 c167: _and95 - bin_sc_1_vx_5 - bin_sc_1_edg_5 >= -1
 cons_edge_var_downstream_vertex_var_1_5:
                                          bin_edge_var_downstream_vertex_var_product_1_5
                                          - _and95 = 0
 c169: _and96 - bin_sc_1_edg_6 <= 0
 c170: _and96 - bin_sc_1_vx_6 <= 0
 c171: _and96 - bin_sc_1_vx_6 - bin_sc_1_edg_6 >= -1
 cons_edge_var_downstream_vertex_var_1_6:
                                          bin_edge_var_downstream_vertex_var_product_1_6
                                          - _and96 = 0
 c173: _and97 - bin_sc_1_edg_7 <= 0
 c174: _and97 - bin_sc_1_vx_7 <= 0
 c175: _and97 - bin_sc_1_vx_7 - bin_sc_1_edg_7 >= -1
 cons_edge_var_downstream_vertex_var_1_7:
                                          bin_edge_var_downstream_vertex_var_product_1_7
                                          - _and97 = 0
 cons_subcircuit_rho_qubits_1: rho_1
                               - bin_edge_var_downstream_vertex_var_product_1_0
                               - bin_edge_var_downstream_vertex_var_product_1_1
                               - bin_edge_var_downstream_vertex_var_product_1_2
                               - bin_edge_var_downstream_vertex_var_product_1_3
                               - bin_edge_var_downstream_vertex_var_product_1_4
                               - bin_edge_var_downstream_vertex_var_product_1_5
                               - bin_edge_var_downstream_vertex_var_product_1_6
                               - bin_edge_var_downstream_vertex_var_product_1_7
                                = 0
 c178: _and98 - bin_sc_1_edg_0 <= 0
 c179: _and98 - bin_sc_1_vx_0 <= 0
 c180: _and98 - bin_sc_1_vx_0 - bin_sc_1_edg_0 >= -1
 cons_edge_var_upstream_vertex_var_1_0:
                                        bin_edge_var_upstream_vertex_var_product_1_0
                                        - _and98 = 0
 c182: _and99 - bin_sc_1_edg_1 <= 0
 c183: _and99 - bin_sc_1_vx_0 <= 0
 c184: _and99 - bin_sc_1_vx_0 - bin_sc_1_edg_1 >= -1
 cons_edge_var_upstream_vertex_var_1_1:
                                        bin_edge_var_upstream_vertex_var_product_1_1
                                        - _and99 = 0
 c186: _and100 - bin_sc_1_edg_2 <= 0
 c187: _and100 - bin_sc_1_vx_1 <= 0
 c188: _and100 - bin_sc_1_vx_1 - bin_sc_1_edg_2 >= -1
 cons_edge_var_upstream_vertex_var_1_2:
                                        bin_edge_var_upstream_vertex_var_product_1_2
                                        - _and100 = 0
 c190: _and101 - bin_sc_1_edg_3 <= 0
 c191: _and101 - bin_sc_1_vx_2 <= 0
 c192: _and101 - bin_sc_1_vx_2 - bin_sc_1_edg_3 >= -1
 cons_edge_var_upstream_vertex_var_1_3:
                                        bin_edge_var_upstream_vertex_var_product_1_3
                                        - _and101 = 0
 c194: _and102 - bin_sc_1_edg_4 <= 0
 c195: _and102 - bin_sc_1_vx_3 <= 0
 c196: _and102 - bin_sc_1_vx_3 - bin_sc_1_edg_4 >= -1
 cons_edge_var_upstream_vertex_var_1_4:
                                        bin_edge_var_upstream_vertex_var_product_1_4
                                        - _and102 = 0
 c198: _and103 - bin_sc_1_edg_5 <= 0
 c199: _and103 - bin_sc_1_vx_4 <= 0
 c200: _and103 - bin_sc_1_vx_4 - bin_sc_1_edg_5 >= -1
 cons_edge_var_upstream_vertex_var_1_5:
                                        bin_edge_var_upstream_vertex_var_product_1_5
                                        - _and103 = 0
 c202: _and104 - bin_sc_1_edg_6 <= 0
 c203: _and104 - bin_sc_1_vx_5 <= 0
 c204: _and104 - bin_sc_1_vx_5 - bin_sc_1_edg_6 >= -1
 cons_edge_var_upstream_vertex_var_1_6:
                                        bin_edge_var_upstream_vertex_var_product_1_6
                                        - _and104 = 0
 c206: _and105 - bin_sc_1_edg_7 <= 0
 c207: _and105 - bin_sc_1_vx_6 <= 0
 c208: _and105 - bin_sc_1_vx_6 - bin_sc_1_edg_7 >= -1
 cons_edge_var_upstream_vertex_var_1_7:
                                        bin_edge_var_upstream_vertex_var_product_1_7
                                        - _and105 = 0
 cons_subcircuit_O_qubits_1: O_1 - bin_edge_var_upstream_vertex_var_product_1_0
                             - bin_edge_var_upstream_vertex_var_product_1_1
                             - bin_edge_var_upstream_vertex_var_product_1_2
                             - bin_edge_var_upstream_vertex_var_product_1_3
                             - bin_edge_var_upstream_vertex_var_product_1_4
                             - bin_edge_var_upstream_vertex_var_product_1_5
                             - bin_edge_var_upstream_vertex_var_product_1_6
                             - bin_edge_var_upstream_vertex_var_product_1_7 = 0
 cons_subcircuit_d_qubits_1: - original_input_1 - rho_1 + d_1 = 0
 cons_build_cost_exponent_1: - 2 num_cuts + O_0 - d_0 + O_1 - d_1
                             + build_cost_exponent_1 = 0

Bounds
 0 <= bin_sc_0_vx_0 <= 1
 0 <= bin_sc_0_vx_1 <= 1
 0 <= bin_sc_0_vx_2 <= 1
 0 <= bin_sc_0_vx_3 <= 1
 0 <= bin_sc_0_vx_4 <= 1
 0 <= bin_sc_0_vx_5 <= 1
 0 <= bin_sc_0_vx_6 <= 1
 0 <= bin_sc_0_vx_7 <= 1
 0 <= bin_sc_1_vx_0 <= 1
 0 <= bin_sc_1_vx_1 <= 1
 0 <= bin_sc_1_vx_2 <= 1
 0 <= bin_sc_1_vx_3 <= 1
 0 <= bin_sc_1_vx_4 <= 1
 0 <= bin_sc_1_vx_5 <= 1
 0 <= bin_sc_1_vx_6 <= 1
 0 <= bin_sc_1_vx_7 <= 1
 0 <= bin_sc_0_edg_0 <= 1
 0 <= bin_sc_0_edg_1 <= 1
 0 <= bin_sc_0_edg_2 <= 1
 0 <= bin_sc_0_edg_3 <= 1
 0 <= bin_sc_0_edg_4 <= 1
 0 <= bin_sc_0_edg_5 <= 1
 0 <= bin_sc_0_edg_6 <= 1
 0 <= bin_sc_0_edg_7 <= 1
 0 <= bin_sc_1_edg_0 <= 1
 0 <= bin_sc_1_edg_1 <= 1
 0 <= bin_sc_1_edg_2 <= 1
 0 <= bin_sc_1_edg_3 <= 1
 0 <= bin_sc_1_edg_4 <= 1
 0 <= bin_sc_1_edg_5 <= 1
 0 <= bin_sc_1_edg_6 <= 1
 0 <= bin_sc_1_edg_7 <= 1
       num_cuts <= 4.100000000000
       original_input_0 <= 13
       rho_0 <= 13
       O_0 <= 13
 0.100000000000 <= d_0 <= 13
 0 <= bin_edge_var_downstream_vertex_var_product_0_0 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_0 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_1 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_1 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_2 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_2 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_3 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_3 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_4 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_4 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_5 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_5 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_6 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_6 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_7 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_7 <= 1
       original_input_1 <= 13
       rho_1 <= 13
       O_1 <= 13
 0.100000000000 <= d_1 <= 13
 0 <= bin_edge_var_downstream_vertex_var_product_1_0 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_0 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_1 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_1 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_2 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_2 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_3 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_3 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_4 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_4 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_5 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_5 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_6 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_6 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_7 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_7 <= 1
       build_cost_exponent_1 <= 17
 0 <= _and74 <= 1
 0 <= _and75 <= 1
 0 <= _and76 <= 1
 0 <= _and77 <= 1
 0 <= _and78 <= 1
 0 <= _and79 <= 1
 0 <= _and80 <= 1
 0 <= _and81 <= 1
 0 <= _and82 <= 1
 0 <= _and83 <= 1
 0 <= _and84 <= 1
 0 <= _and85 <= 1
 0 <= _and86 <= 1
 0 <= _and87 <= 1
 0 <= _and88 <= 1
 0 <= _and89 <= 1
 0 <= _and90 <= 1
 0 <= _and91 <= 1
 0 <= _and92 <= 1
 0 <= _and93 <= 1
 0 <= _and94 <= 1
 0 <= _and95 <= 1
 0 <= _and96 <= 1
 0 <= _and97 <= 1
 0 <= _and98 <= 1
 0 <= _and99 <= 1
 0 <= _and100 <= 1
 0 <= _and101 <= 1
 0 <= _and102 <= 1
 0 <= _and103 <= 1
 0 <= _and104 <= 1
 0 <= _and105 <= 1

Binaries
 bin_sc_0_vx_0 bin_sc_0_vx_1 bin_sc_0_vx_2 bin_sc_0_vx_3 bin_sc_0_vx_4
 bin_sc_0_vx_5 bin_sc_0_vx_6 bin_sc_0_vx_7 bin_sc_1_vx_0 bin_sc_1_vx_1
 bin_sc_1_vx_2 bin_sc_1_vx_3 bin_sc_1_vx_4 bin_sc_1_vx_5 bin_sc_1_vx_6
 bin_sc_1_vx_7 bin_sc_0_edg_0 bin_sc_0_edg_1 bin_sc_0_edg_2 bin_sc_0_edg_3
 bin_sc_0_edg_4 bin_sc_0_edg_5 bin_sc_0_edg_6 bin_sc_0_edg_7 bin_sc_1_edg_0
 bin_sc_1_edg_1 bin_sc_1_edg_2 bin_sc_1_edg_3 bin_sc_1_edg_4 bin_sc_1_edg_5
 bin_sc_1_edg_6 bin_sc_1_edg_7 bin_edge_var_downstream_vertex_var_product_0_0
 bin_edge_var_upstream_vertex_var_product_0_0
 bin_edge_var_downstream_vertex_var_product_0_1
 bin_edge_var_upstream_vertex_var_product_0_1
 bin_edge_var_downstream_vertex_var_product_0_2
 bin_edge_var_upstream_vertex_var_product_0_2
 bin_edge_var_downstream_vertex_var_product_0_3
 bin_edge_var_upstream_vertex_var_product_0_3
 bin_edge_var_downstream_vertex_var_product_0_4
 bin_edge_var_upstream_vertex_var_product_0_4
 bin_edge_var_downstream_vertex_var_product_0_5
 bin_edge_var_upstream_vertex_var_product_0_5
 bin_edge_var_downstream_vertex_var_product_0_6
 bin_edge_var_upstream_vertex_var_product_0_6
 bin_edge_var_downstream_vertex_var_product_0_7
 bin_edge_var_upstream_vertex_var_product_0_7
 bin_edge_var_downstream_vertex_var_product_1_0
 bin_edge_var_upstream_vertex_var_product_1_0
 bin_edge_var_downstream_vertex_var_product_1_1
 bin_edge_var_upstream_vertex_var_product_1_1
 bin_edge_var_downstream_vertex_var_product_1_2
 bin_edge_var_upstream_vertex_var_product_1_2
 bin_edge_var_downstream_vertex_var_product_1_3
 bin_edge_var_upstream_vertex_var_product_1_3
 bin_edge_var_downstream_vertex_var_product_1_4
 bin_edge_var_upstream_vertex_var_product_1_4
 bin_edge_var_downstream_vertex_var_product_1_5
 bin_edge_var_upstream_vertex_var_product_1_5
 bin_edge_var_downstream_vertex_var_product_1_6
 bin_edge_var_upstream_vertex_var_product_1_6
 bin_edge_var_downstream_vertex_var_product_1_7
 bin_edge_var_upstream_vertex_var_product_1_7 _and74 _and75 _and76 _and77 _and78
 _and79 _and80 _and81 _and82 _and83 _and84 _and85 _and86 _and87 _and88 _and89
 _and90 _and91 _and92 _and93 _and94 _and95 _and96 _and97 _and98 _and99 _and100
 _and101 _and102 _and103 _and104 _and105

Generals
 num_cuts original_input_0 rho_0 O_0 d_0 original_input_1 rho_1 O_1 d_1
 build_cost_exponent_1
End
