
---------- Begin Simulation Statistics ----------
final_tick                                   61879000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  35431                       # Simulator instruction rate (inst/s)
host_mem_usage                                 865960                       # Number of bytes of host memory used
host_op_rate                                    42605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.67                       # Real time elapsed on the host
host_tick_rate                               92653838                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       23532                       # Number of instructions simulated
sim_ops                                         28450                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000062                       # Number of seconds simulated
sim_ticks                                    61879000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.191301                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    3484                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5886                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2416                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             11709                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 37                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             472                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              435                       # Number of indirect misses.
system.cpu.branchPred.lookups                   17275                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1704                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      9147                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     9489                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1950                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5605                       # Number of branches committed
system.cpu.commit.bw_lim_events                   857                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           30469                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                23588                       # Number of instructions committed
system.cpu.commit.committedOps                  28506                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        47730                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.597234                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.543364                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        37694     78.97%     78.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3826      8.02%     86.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2332      4.89%     91.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1139      2.39%     94.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          640      1.34%     95.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          503      1.05%     96.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          505      1.06%     97.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          234      0.49%     98.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          857      1.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        47730                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  490                       # Number of function calls committed.
system.cpu.commit.int_insts                     25886                       # Number of committed integer instructions.
system.cpu.commit.loads                          4020                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            19666     68.99%     69.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.15%     69.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.01%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.09%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              26      0.09%     69.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.10%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             30      0.11%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4020     14.10%     83.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4658     16.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             28506                       # Class of committed instruction
system.cpu.commit.refs                           8678                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       413                       # Number of committed Vector instructions.
system.cpu.committedInsts                       23532                       # Number of Instructions Simulated
system.cpu.committedOps                         28450                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.259179                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.259179                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 11954                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   484                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 3535                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  73843                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    26071                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     11751                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1985                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1537                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   865                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       17275                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     10849                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         19602                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1475                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          127                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          73532                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    4902                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.139586                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              30415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5225                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.594155                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              52626                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.653612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.971851                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    37719     71.67%     71.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1565      2.97%     74.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1278      2.43%     77.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      858      1.63%     78.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      859      1.63%     80.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      774      1.47%     81.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      973      1.85%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1616      3.07%     86.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     6984     13.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                52626                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           71133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2224                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8524                       # Number of branches executed
system.cpu.iew.exec_nop                           171                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.384328                       # Inst execution rate
system.cpu.iew.exec_refs                        14340                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7087                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3228                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8717                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                112                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               615                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 9667                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               59028                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7253                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3573                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 47564                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   349                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1985                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   335                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            65                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               71                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4697                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5009                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2113                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            111                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     38151                       # num instructions consuming a value
system.cpu.iew.wb_count                         45262                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577678                       # average fanout of values written-back
system.cpu.iew.wb_producers                     22039                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.365727                       # insts written-back per cycle
system.cpu.iew.wb_sent                          46150                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    52167                       # number of integer regfile reads
system.cpu.int_regfile_writes                   32568                       # number of integer regfile writes
system.cpu.ipc                               0.190144                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.190144                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 34980     68.40%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   60      0.12%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.01%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.06%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   33      0.06%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.07%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  44      0.09%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8035     15.71%     84.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7905     15.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  51137                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         629                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012300                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     186     29.57%     29.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     29.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     29.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     29.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     29.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     29.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     29.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     29.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     29.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     29.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     29.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     29.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     29.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.16%     29.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.48%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     30.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    152     24.17%     54.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   287     45.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  50802                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             153807                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        44607                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             87152                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      58745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     51137                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 112                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           30406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               346                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        19456                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         52626                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.971706                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.804091                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               36514     69.38%     69.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3867      7.35%     76.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3443      6.54%     83.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2387      4.54%     87.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2468      4.69%     92.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1832      3.48%     95.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1068      2.03%     98.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 593      1.13%     99.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 454      0.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           52626                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.413198                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    955                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2068                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          655                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2127                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                18                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               12                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8717                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                9667                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   39114                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           123759                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3850                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 26781                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     15                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    27356                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 93684                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  67244                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               61189                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     11302                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    290                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1985                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   581                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    34408                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            74054                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7552                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                362                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3083                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            113                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1421                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       105562                       # The number of ROB reads
system.cpu.rob.rob_writes                      122875                       # The number of ROB writes
system.cpu.timesIdled                             703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      715                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     153                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1263                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2257                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1038                       # Transaction distribution
system.membus.trans_dist::ReadExReq               168                       # Transaction distribution
system.membus.trans_dist::ReadExResp              168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1039                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            56                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        77184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   77184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1263                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1263    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1263                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1558500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6381500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     61879000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1216                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          813                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              168                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             168                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1070                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          147                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           56                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           56                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       120448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 140608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1441                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002082                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045596                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1438     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1441                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1941500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            500500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1603500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     61879000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  176                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                      178                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 176                       # number of overall hits
system.l2.overall_hits::.cpu.data                   2                       # number of overall hits
system.l2.overall_hits::total                     178                       # number of overall hits
system.l2.demand_misses::.cpu.inst                894                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                313                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1207                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               894                       # number of overall misses
system.l2.overall_misses::.cpu.data               313                       # number of overall misses
system.l2.overall_misses::total                  1207                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69463000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     25384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         94847000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69463000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     25384000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        94847000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              315                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1385                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             315                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1385                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.835514                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.993651                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.871480                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.835514                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.993651                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.871480                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77699.105145                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81099.041534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78580.778790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77699.105145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81099.041534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78580.778790                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1207                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1207                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60533000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     22254000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     82787000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60533000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     22254000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     82787000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.835514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.993651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.871480                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.835514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.993651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.871480                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67710.290828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71099.041534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68589.063795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67710.290828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71099.041534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68589.063795                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          812                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              812                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          812                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          812                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 168                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     13342000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13342000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79416.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79416.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     11662000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11662000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69416.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69416.666667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          894                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              894                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69463000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69463000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1070                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1070                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.835514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.835514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77699.105145                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77699.105145                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          894                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          894                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60533000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60533000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.835514                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.835514                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67710.290828                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67710.290828                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12042000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12042000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.986395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.986395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83048.275862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83048.275862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10592000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10592000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.986395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.986395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73048.275862                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73048.275862                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           56                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              56                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1060500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1060500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18937.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18937.500000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     61879000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   663.762125                       # Cycle average of tags in use
system.l2.tags.total_refs                        2199                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1206                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.823383                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       455.419245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       208.342881                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.013898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.006358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020256                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1070                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.036804                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     19254                       # Number of tag accesses
system.l2.tags.data_accesses                    19254                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     61879000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          57152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          20032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              77184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        57152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57152                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1206                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         923608979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         323728567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1247337546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    923608979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        923608979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        923608979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        323728567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1247337546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000570500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2388                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1207                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1207                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10572000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                33203250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8758.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27508.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      965                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1207                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    332.123348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   211.351095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.254668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           66     29.07%     29.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           59     25.99%     55.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24     10.57%     65.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      8.37%     74.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      5.29%     79.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      5.29%     84.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      5.29%     89.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      3.08%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      7.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          227                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  77248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   77248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1248.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1248.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      61851500                       # Total gap between requests
system.mem_ctrls.avgGap                      51243.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        57216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        20032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 924643255.385510563850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 323728567.042130649090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23856750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9346500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26685.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29861.02                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    79.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               921060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               459195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4476780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         27338340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           740160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           38238015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.948173                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1731250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     58327750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               806820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               402270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4134060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         27692880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           441600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           37780110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        610.548167                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       941750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     59117250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     61879000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         9325                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             9325                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         9325                       # number of overall hits
system.cpu.icache.overall_hits::total            9325                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1523                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1523                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1523                       # number of overall misses
system.cpu.icache.overall_misses::total          1523                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96544495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96544495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96544495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96544495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        10848                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10848                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        10848                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10848                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.140395                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.140395                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.140395                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.140395                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63391.001313                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63391.001313                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63391.001313                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63391.001313                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1241                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.956522                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          813                       # number of writebacks
system.cpu.icache.writebacks::total               813                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          453                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          453                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1070                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1070                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1070                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1070                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72953496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72953496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72953496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72953496                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.098636                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.098636                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.098636                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.098636                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68180.837383                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68180.837383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68180.837383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68180.837383                       # average overall mshr miss latency
system.cpu.icache.replacements                    813                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         9325                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            9325                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1523                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1523                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96544495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96544495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        10848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.140395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.140395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63391.001313                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63391.001313                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          453                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          453                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1070                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1070                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72953496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72953496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.098636                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.098636                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68180.837383                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68180.837383                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     61879000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           207.034487                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               10394                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1069                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.723106                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   207.034487                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.808728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.808728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             22765                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            22765                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     61879000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61879000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61879000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61879000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61879000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10180                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10180                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10203                       # number of overall hits
system.cpu.dcache.overall_hits::total           10203                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1223                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1223                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1227                       # number of overall misses
system.cpu.dcache.overall_misses::total          1227                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     82548447                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     82548447                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     82548447                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     82548447                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11403                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11403                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11430                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11430                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.107252                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.107252                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.107349                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.107349                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67496.686018                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67496.686018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67276.647922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67276.647922                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1709                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                70                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.414286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          857                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          857                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          857                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          857                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          370                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27119961                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27119961                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27522461                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27522461                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.032097                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032097                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.032371                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032371                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74098.254098                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74098.254098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74385.029730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74385.029730                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6445                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6445                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23326500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23326500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.048428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.048428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71117.378049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71117.378049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11795000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11795000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83063.380282                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83063.380282                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3735                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3735                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     57599479                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     57599479                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.184320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.184320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68245.828199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68245.828199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          671                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          671                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13753493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13753493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79499.959538                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79499.959538                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           27                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           27                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.148148                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.148148                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       402500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       402500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.148148                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       100625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       100625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1622468                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1622468                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31813.098039                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31813.098039                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1571468                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1571468                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30813.098039                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30813.098039                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           51                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        90000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        90000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.019231                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019231                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        90000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        90000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.019231                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.019231                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        89000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        89000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     61879000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           243.496576                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10661                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               371                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.735849                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   243.496576                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.237790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.237790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             23407                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            23407                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     61879000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     61879000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
