Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 01:43:32 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_59/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.607      -17.510                     38                 1396       -0.024       -0.071                      4                 1396        1.725        0.000                       0                  1375  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.607      -17.510                     38                 1396       -0.024       -0.071                      4                 1396        1.725        0.000                       0                  1375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           38  Failing Endpoints,  Worst Slack       -0.607ns,  Total Violation      -17.510ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.024ns,  Total Violation       -0.071ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.607ns  (required time - arrival time)
  Source:                 genblk1[102].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.919ns (44.125%)  route 2.430ns (55.875%))
  Logic Levels:           21  (CARRY8=11 LUT2=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 6.077 - 4.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.620ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.565ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1374, estimated)     1.623     2.569    genblk1[102].reg_in/clk_IBUF_BUFG
    SLICE_X125Y543       FDRE                                         r  genblk1[102].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y543       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.645 f  genblk1[102].reg_in/reg_out_reg[1]/Q
                         net (fo=4, estimated)        0.108     2.753    genblk1[102].reg_in/Q[1]
    SLICE_X124Y543       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     2.843 r  genblk1[102].reg_in/z_carry_i_3/O
                         net (fo=2, estimated)        0.096     2.939    genblk1[102].reg_in/reg_out_reg[5]_0[1]
    SLICE_X125Y543       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.062 r  genblk1[102].reg_in/z_carry_i_7/O
                         net (fo=1, routed)           0.022     3.084    conv/mul62/S[5]
    SLICE_X125Y543       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.243 r  conv/mul62/z_carry/CO[7]
                         net (fo=1, estimated)        0.026     3.269    conv/mul62/z_carry_n_0
    SLICE_X125Y544       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.325 r  conv/mul62/z_carry__0/O[0]
                         net (fo=2, estimated)        0.226     3.551    conv/add000082/tmp00[62]_19[8]
    SLICE_X124Y548       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.587 r  conv/add000082/reg_out[7]_i_627/O
                         net (fo=1, routed)           0.010     3.597    conv/add000082/reg_out[7]_i_627_n_0
    SLICE_X124Y548       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.712 r  conv/add000082/reg_out_reg[7]_i_499/CO[7]
                         net (fo=1, estimated)        0.026     3.738    conv/add000082/reg_out_reg[7]_i_499_n_0
    SLICE_X124Y549       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.794 r  conv/add000082/reg_out_reg[21]_i_495/O[0]
                         net (fo=1, estimated)        0.228     4.022    conv/add000082/reg_out_reg[21]_i_495_n_15
    SLICE_X125Y548       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     4.059 r  conv/add000082/reg_out[21]_i_501/O
                         net (fo=1, routed)           0.016     4.075    conv/add000082/reg_out[21]_i_501_n_0
    SLICE_X125Y548       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     4.192 r  conv/add000082/reg_out_reg[21]_i_434/O[2]
                         net (fo=1, estimated)        0.225     4.417    conv/add000082/reg_out_reg[21]_i_434_n_13
    SLICE_X124Y546       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.453 r  conv/add000082/reg_out[21]_i_344/O
                         net (fo=1, routed)           0.009     4.462    conv/add000082/reg_out[21]_i_344_n_0
    SLICE_X124Y546       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     4.642 r  conv/add000082/reg_out_reg[21]_i_243/O[5]
                         net (fo=1, estimated)        0.236     4.878    conv/add000082/reg_out_reg[21]_i_243_n_10
    SLICE_X127Y546       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.915 r  conv/add000082/reg_out[21]_i_134/O
                         net (fo=1, routed)           0.022     4.937    conv/add000082/reg_out[21]_i_134_n_0
    SLICE_X127Y546       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.096 r  conv/add000082/reg_out_reg[21]_i_79/CO[7]
                         net (fo=1, estimated)        0.026     5.122    conv/add000082/reg_out_reg[21]_i_79_n_0
    SLICE_X127Y547       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.198 r  conv/add000082/reg_out_reg[21]_i_70/O[1]
                         net (fo=1, estimated)        0.241     5.439    conv/add000082/reg_out_reg[21]_i_70_n_14
    SLICE_X127Y542       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.476 r  conv/add000082/reg_out[21]_i_31/O
                         net (fo=1, routed)           0.016     5.492    conv/add000082/reg_out[21]_i_31_n_0
    SLICE_X127Y542       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     5.676 r  conv/add000082/reg_out_reg[21]_i_21/CO[3]
                         net (fo=1, estimated)        0.240     5.916    conv/add000082/reg_out_reg[21]_i_21_n_4
    SLICE_X129Y540       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     5.953 r  conv/add000082/reg_out[21]_i_11/O
                         net (fo=1, routed)           0.014     5.967    conv/add000082/reg_out[21]_i_11_n_0
    SLICE_X129Y540       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.103     6.070 r  conv/add000082/reg_out_reg[21]_i_3/CO[5]
                         net (fo=2, estimated)        0.234     6.304    conv/add000080/CO[0]
    SLICE_X129Y536       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     6.341 r  conv/add000080/reg_out[21]_i_4/O
                         net (fo=1, routed)           0.022     6.363    conv/add000082/reg_out_reg[21]_0[0]
    SLICE_X129Y536       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     6.494 r  conv/add000082/reg_out_reg[21]_i_2/O[6]
                         net (fo=1, estimated)        0.123     6.617    reg_out/a[22]
    SLICE_X129Y537       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     6.654 r  reg_out/reg_out[21]_i_1/O
                         net (fo=22, estimated)       0.264     6.918    reg_out/reg_out[21]_i_1_n_0
    SLICE_X130Y536       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1374, estimated)     1.421     6.077    reg_out/clk_IBUF_BUFG
    SLICE_X130Y536       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.344     6.420    
                         clock uncertainty           -0.035     6.385    
    SLICE_X130Y536       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     6.311    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.311    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                 -0.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.024ns  (arrival time - required time)
  Source:                 demux/genblk1[110].z_reg[110][2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[110].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.060ns (43.796%)  route 0.077ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.403ns (routing 0.565ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.620ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1374, estimated)     1.403     2.059    demux/clk_IBUF_BUFG
    SLICE_X124Y519       FDRE                                         r  demux/genblk1[110].z_reg[110][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y519       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.119 r  demux/genblk1[110].z_reg[110][2]/Q
                         net (fo=1, estimated)        0.077     2.196    genblk1[110].reg_in/D[2]
    SLICE_X122Y519       FDRE                                         r  genblk1[110].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1374, estimated)     1.620     2.566    genblk1[110].reg_in/clk_IBUF_BUFG
    SLICE_X122Y519       FDRE                                         r  genblk1[110].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.409     2.158    
    SLICE_X122Y519       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.220    genblk1[110].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                 -0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X129Y529  demux/genblk1[14].z_reg[14][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X127Y521  demux/genblk1[122].z_reg[122][2]/C



