
AVRASM ver. 2.1.30  C:\projects\soldering-iron-controller\soft\SolderIronController\List\SolderIronController.asm Mon Mar 09 22:29:57 2015

C:\projects\soldering-iron-controller\soft\SolderIronController\List\SolderIronController.asm(955): warning: Register r3 already defined by the .DEF directive
C:\projects\soldering-iron-controller\soft\SolderIronController\List\SolderIronController.asm(956): warning: Register r2 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.04.4a Advanced
                 ;(C) Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATtiny2313
                 ;Program type             : Application
                 ;Clock frequency          : 8.000000 MHz
                 ;Memory model             : Tiny
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 32 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATtiny2313
                 	#pragma AVRPART MEMORY PROG_FLASH 2048
                 	#pragma AVRPART MEMORY EEPROM 128
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 128
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU WDTCR=0x21
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU SPL=0x3D
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x13
                 	.EQU GPIOR1=0x14
                 	.EQU GPIOR2=0x15
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _overflow_state_t=R3
                 	.DEF _startstop_state_t=R2
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;INTERRUPT VECTORS
000000 c012      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b c119      	RJMP _pin_change_isr0
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f c040      	RJMP _usi_start_isr
000010 c056      	RJMP _usi_ovf_isr
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 __RESET:
000013 94f8      	CLI
000014 27ee      	CLR  R30
000015 bbec      	OUT  EECR,R30
000016 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000017 e1f8      	LDI  R31,0x18
000018 b7a4      	IN   R26,MCUSR
000019 7fa7      	CBR  R26,8
00001a bfa4      	OUT  MCUSR,R26
00001b bdf1      	OUT  WDTCR,R31
00001c bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00001d e08d      	LDI  R24,(14-2)+1
00001e e0a2      	LDI  R26,2
                 __CLEAR_REG:
00001f 93ed      	ST   X+,R30
000020 958a      	DEC  R24
000021 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000022 e880      	LDI  R24,LOW(0x80)
000023 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000024 93ed      	ST   X+,R30
000025 958a      	DEC  R24
000026 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GPIOR0-GPIOR2 INITIALIZATION
000027 e0e0      	LDI  R30,0x00
000028 bbe3      	OUT  GPIOR0,R30
000029 bbe4      	OUT  GPIOR1,R30
00002a bbe5      	OUT  GPIOR2,R30
                 
                 ;STACK POINTER INITIALIZATION
00002b edef      	LDI  R30,LOW(0xDF)
00002c bfed      	OUT  SPL,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00002d e8c0      	LDI  R28,LOW(0x80)
                 
00002e c0f7      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x80
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.04.4a Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : TWI Controlled Solder-Iron-Controller
                 ;Version : 1
                 ;Date    : 3/9/2015
                 ;Author  : EdgarK
                 ;Company : banana-electronics
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATtiny2313
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Tiny
                 ;External RAM size       : 0
                 ;Data Stack size         : 32
                 ;*****************************************************/
                 ;
                 ;#include <tiny2313.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x50
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_standby=0x40
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <stdint.h>
                 ;#include <ui.c>
                 ;typedef unsigned char ui8;
                 ;typedef unsigned short ui16;
                 ;typedef unsigned long ui32;
                 ;
                 ;#include <generalCompatabilityDefinitions.c>
                 ;#define _BV(bit)    (1 << (bit))
                 ;
                 ;#ifndef NULL
                 ;    #define NULL 0
                 ;#endif
                 ;#include <twiOverUsi.c>
                 ;# define USI_TWI_BUFFER_SIZE 16
                 ;
                 ;//******chrystal dependent part******//
                 ;# define DDR_USI    DDRB
                 ;# define PORT_USI    PORTB
                 ;# define PIN_USI    PINB
                 ;# define PORT_USI_SDA    PINB5
                 ;# define PORT_USI_SCL    PINB7
                 ;# define PIN_USI_SDA    PINB5
                 ;# define PIN_USI_SCL    PINB7
                 ;
                 ;//******theoretically chrystal independent part******//
                 ;enum{
                 ;    of_state_check_address,
                 ;    of_state_send_data,
                 ;    of_state_request_ack,
                 ;    of_state_check_ack,
                 ;    of_state_receive_data,
                 ;    of_state_store_data_and_send_ack
                 ;} overflow_state_t;
                 ;
                 ;enum{
                 ;    ss_state_before_start,
                 ;    ss_state_after_start,
                 ;    ss_state_address_selected,
                 ;    ss_state_address_not_selected,
                 ;    ss_state_data_processed
                 ;} startstop_state_t;
                 ;
                 ;
                 ;static void (*idle_callback)(void);
                 ;static void    (*data_callback)(uint8_t input_buffer_length, const uint8_t *input_buffer, uint8_t *output_buffer_length, uint8_t *output_buffer);
                 ;
                 ;static uint8_t of_state;
                 ;static uint8_t ss_state;
                 ;static uint8_t    slave_address;
                 ;static uint8_t    input_buffer[USI_TWI_BUFFER_SIZE];
                 ;static uint8_t    input_buffer_length;
                 ;static uint8_t    output_buffer[USI_TWI_BUFFER_SIZE];
                 ;static uint8_t    output_buffer_length;
                 ;static uint8_t    output_buffer_current;
                 ;
                 ;//static    uint8_t    *phy_send_buffer;
                 ;//static    uint8_t    *phy_send_buffer_length;
                 ;enum{
                 ;    phy_buffer_size = USI_TWI_BUFFER_SIZE
                 ;};
                 ;
                 ;
                 ;
                 ;
                 ;static void set_sda_to_input(void){
                 ; 0000 001C static void set_sda_to_input(void){
                 
                 	.CSEG
                 _set_sda_to_input_G000:
                 ;    DDR_USI &= ~_BV(PORT_USI_SDA);
00002f 98bd      	CBI  0x17,5
                 ;}
000030 9508      	RET
                 ;static void set_sda_to_output(void){
                 _set_sda_to_output_G000:
                 ;    DDR_USI |= _BV(PORT_USI_SDA);
000031 9abd      	SBI  0x17,5
                 ;}
000032 9508      	RET
                 ;static inline void set_scl_to_input(void){
                 _set_scl_to_input_G000:
                 ;    DDR_USI &= ~_BV(PORT_USI_SCL);
000033 98bf      	CBI  0x17,7
                 ;}
000034 9508      	RET
                 ;static inline void set_scl_to_output(void){
                 _set_scl_to_output_G000:
                 ;    DDR_USI |= _BV(PORT_USI_SCL);
000035 9abf      	SBI  0x17,7
                 ;}
000036 9508      	RET
                 ;static inline void set_sda_low(void){
                 _set_sda_low_G000:
                 ;    PORT_USI &= ~_BV(PORT_USI_SDA);
000037 98c5      	CBI  0x18,5
                 ;}
000038 9508      	RET
                 ;static inline void set_sda_high(void){
                 _set_sda_high_G000:
                 ;    PORT_USI |= _BV(PORT_USI_SDA);
000039 9ac5      	SBI  0x18,5
                 ;}
00003a 9508      	RET
                 ;static inline void set_scl_low(void){
                 _set_scl_low_G000:
                 ;    PORT_USI &= ~_BV(PORT_USI_SCL);
00003b 98c7      	CBI  0x18,7
                 ;}
00003c 9508      	RET
                 ;static inline void set_scl_high(void){
                 _set_scl_high_G000:
                 ;    PORT_USI |= _BV(PORT_USI_SCL);
00003d 9ac7      	SBI  0x18,7
                 ;}
00003e 9508      	RET
                 ;
                 ;static inline void twi_reset_state(void){
                 _twi_reset_state_G000:
                 ;    USISR =
                 ;            (1	<< USISIF) | // clear start condition flag
                 ;            (1	<< USIOIF) | // clear overflow condition flag
                 ;            (0	<< USIPF) | // !clear stop condition flag
                 ;            (1	<< USIDC) | // clear arbitration error flag
                 ;            (0x00 << USICNT0); // set counter to "8" bits
00003f ede0      	LDI  R30,LOW(208)
000040 b9ee      	OUT  0xE,R30
                 ;    USICR =
                 ;            (1 << USISIE) | // enable start condition interrupt
                 ;            (0 << USIOIE) | // !enable overflow interrupt
                 ;            (1 << USIWM1) | (0 << USIWM0) | // set usi in two-wire mode, disable bit counter overflow hold
                 ;            (1 << USICS1) | (0 << USICS0) | (0 << USICLK) | // shift register clock source = external, positive edge, 4-bit counter source = external, both edges
                 ;            (0 << USITC); // don't toggle clock-port pin
000041 eae8      	LDI  R30,LOW(168)
000042 b9ed      	OUT  0xD,R30
                 ;}
000043 9508      	RET
                 ;
                 ;static void twi_reset(void){
                 _twi_reset_G000:
                 ;// make sure no sda/scl remains pulled up or down
                 ;    set_sda_to_input(); // deactivate internal pullup on sda/scl
000044 dfea      	RCALL _set_sda_to_input_G000
                 ;    set_sda_low();
000045 dff1      	RCALL _set_sda_low_G000
                 ;    set_scl_to_input();
000046 dfec      	RCALL _set_scl_to_input_G000
                 ;    set_scl_low();
000047 dff3      	RCALL _set_scl_low_G000
                 ;    set_sda_to_output(); // release (set high) on sda/scl
000048 dfe8      	RCALL _set_sda_to_output_G000
                 ;    set_sda_high();
000049 dfef      	RCALL _set_sda_high_G000
                 ;    set_sda_to_input();
00004a dfe4      	RCALL _set_sda_to_input_G000
                 ;    set_sda_high();
00004b dfed      	RCALL _set_sda_high_G000
                 ;    set_scl_to_output();
00004c dfe8      	RCALL _set_scl_to_output_G000
                 ;    set_scl_high();
00004d dfef      	RCALL _set_scl_high_G000
                 ;    twi_reset_state();
00004e dff0      	RCALL _twi_reset_state_G000
                 ;}
00004f 9508      	RET
                 ;
                 ;static inline void twi_init(void)
                 ;{
                 ;    #if defined(USIPP)
                 ;        #if defined(USI_ON_PORT_A)
                 ;            USIPP |= _BV(USIPOS);
                 ;        #else
                 ;            USIPP &= ~_BV(USIPOS);
                 ;        # endif
                 ;    #endif
                 ;    twi_reset();
                 ;}
                 ;
                 ;
                 ;// USI start condition interrupt service routine
                 ;interrupt [USI_STRT] void usi_start_isr(void){
                 _usi_start_isr:
000050 d0dd      	RCALL SUBOPT_0x0
                 ;    set_sda_to_input();
000051 dfdd      	RCALL _set_sda_to_input_G000
                 ;    // wait for SCL to go low to ensure the start condition has completed (the
                 ;    // start detector will hold SCL low) - if a stop condition arises then leave
                 ;    // the interrupt to prevent waiting forever - don't use USISR to test for stop
                 ;    // condition as in Application Note AVR312 because the stop condition Flag is
                 ;    // going to be set from the last TWI sequence
                 ;    while(!(PIN_USI & _BV(PIN_USI_SDA)) && (PIN_USI & _BV(PIN_USI_SCL))){}
                 _0x3:
000052 99b5      	SBIC 0x16,5
000053 c002      	RJMP _0x6
000054 99b7      	SBIC 0x16,7
000055 c001      	RJMP _0x7
                 _0x6:
000056 c001      	RJMP _0x5
                 _0x7:
000057 cffa      	RJMP _0x3
                 _0x5:
                 ;    // possible combinations
                 ;    // sda = low scl = low break start condition
                 ;    // sda = low scl = high loop
                 ;    // sda = high scl = low break stop condition
                 ;    // sda = high scl = high break stop condition
                 ;    if((PIN_USI & _BV(PIN_USI_SDA))){ // stop condition
000058 9bb5      	SBIS 0x16,5
000059 c002      	RJMP _0x8
                 ;        twi_reset();
00005a dfe9      	RCALL _twi_reset_G000
                 ;        return;
00005b c090      	RJMP _0x31
                 ;    }
                 ;
                 ;    of_state = of_state_check_address;
                 _0x8:
00005c e0e0      	LDI  R30,LOW(0)
00005d d0de      	RCALL SUBOPT_0x1
                 ;    ss_state = ss_state_after_start;
00005e e0e1      	LDI  R30,LOW(1)
00005f d0df      	RCALL SUBOPT_0x2
                 ;    USIDR = 0xff;
000060 efef      	LDI  R30,LOW(255)
000061 b9ef      	OUT  0xF,R30
                 ;    USICR =
                 ;            (1 << USISIE) | // enable start condition interrupt
                 ;            (1 << USIOIE) | // enable overflow interrupt
                 ;            (1 << USIWM1) | (1 << USIWM0) | // set usi in two-wire mode, enable bit counter overflow hold
                 ;            (1 << USICS1) | (0 << USICS0) | (0 << USICLK) | // shift register clock source = external, positive edge, 4-bit counter source = external, both edges
                 ;            (0 << USITC); // don't toggle clock-port pin
000062 efe8      	LDI  R30,LOW(248)
000063 b9ed      	OUT  0xD,R30
                 ;    USISR =
                 ;            (1    << USISIF) | // clear start condition flag
                 ;            (1    << USIOIF) | // clear overflow condition flag
                 ;            (0    << USIPF) | // !clear stop condition flag
                 ;            (1    << USIDC) | // clear arbitration error flag
                 ;            (0x00 << USICNT0); // set counter to "8" bits
000064 ede0      	LDI  R30,LOW(208)
000065 b9ee      	OUT  0xE,R30
                 ;}
000066 c085      	RJMP _0x31
                 ;
                 ;
                 ;// USI counter overflow interrupt service routine
                 ;interrupt [USI_OVERFLOW] void usi_ovf_isr(void){
                 _usi_ovf_isr:
000067 d0c6      	RCALL SUBOPT_0x0
                 ;    // bit shift register overflow condition occured
                 ;    // scl forced low until overflow condition is cleared!
                 ;    uint8_t data = USIDR;
                 ;    uint8_t set_counter = 0x00; // send 8 bits (16 edges)
                 ;again:
000068 d0dc      	RCALL __SAVELOCR2
                 ;	data -> R17
                 ;	set_counter -> R16
000069 b11f      	IN   R17,15
00006a e000      	LDI  R16,0
                 _0x9:
                 ;    switch(of_state){
00006b 91e0 0084 	LDS  R30,_of_state_G000
00006d e0f0      	LDI  R31,0
                 ;    // start condition occured and succeed
                 ;    // check address, if not OK, reset usi
                 ;    // note: not using general call address
                 ;        case(of_state_check_address):{
00006e 9730      	SBIW R30,0
00006f f521      	BRNE _0xD
                 ;            uint8_t address;
                 ;            uint8_t direction;
                 ;            direction = data & 0x01;
000070 9722      	SBIW R28,2
                 ;	address -> Y+1
                 ;	direction -> Y+0
000071 2fe1      	MOV  R30,R17
000072 70e1      	ANDI R30,LOW(0x1)
000073 83e8      	ST   Y,R30
                 ;            address = (data & 0xfe) >> 1;
000074 2fe1      	MOV  R30,R17
000075 7fee      	ANDI R30,0xFE
000076 e0f0      	LDI  R31,0
000077 95f5      	ASR  R31
000078 95e7      	ROR  R30
000079 83e9      	STD  Y+1,R30
                 ;            if(address == slave_address){
00007a 91e0 0086 	LDS  R30,_slave_address_G000
00007c 81a9      	LDD  R26,Y+1
00007d 17ea      	CP   R30,R26
00007e f471      	BRNE _0xE
                 ;                ss_state = ss_state_address_selected;
00007f e0e2      	LDI  R30,LOW(2)
000080 d0be      	RCALL SUBOPT_0x2
                 ;                if(direction){ // read request from master
000081 81e8      	LD   R30,Y
000082 30e0      	CPI  R30,0
000083 f011      	BREQ _0xF
                 ;                    of_state = of_state_send_data;
000084 e0e1      	LDI  R30,LOW(1)
000085 c001      	RJMP _0x2E
                 ;                }else{    // write request from master
                 _0xF:
                 ;                    of_state = of_state_receive_data;
000086 e0e4      	LDI  R30,LOW(4)
                 _0x2E:
000087 93e0 0084 	STS  _of_state_G000,R30
                 ;                }
                 ;                USIDR = 0x00;
000089 d0b8      	RCALL SUBOPT_0x3
                 ;                set_counter = 0x0e; // send 1 bit (2 edges)
00008a e00e      	LDI  R16,LOW(14)
                 ;                set_sda_to_output(); // initiate send ack
00008b dfa5      	RCALL _set_sda_to_output_G000
                 ;            }else{
00008c c005      	RJMP _0x11
                 _0xE:
                 ;                USIDR = 0x00;
00008d d0b4      	RCALL SUBOPT_0x3
                 ;                set_counter = 0x00;
00008e e000      	LDI  R16,LOW(0)
                 ;                twi_reset_state();
00008f dfaf      	RCALL _twi_reset_state_G000
                 ;                ss_state = ss_state_address_not_selected;
000090 e0e3      	LDI  R30,LOW(3)
000091 d0ad      	RCALL SUBOPT_0x2
                 ;            }
                 _0x11:
                 ;            break;
000092 9622      	ADIW R28,2
000093 c054      	RJMP _0xC
                 ;        }
                 ;        // process read request from master
                 ;        case(of_state_send_data):{
                 _0xD:
000094 30e1      	CPI  R30,LOW(0x1)
000095 e0a0      	LDI  R26,HIGH(0x1)
000096 07fa      	CPC  R31,R26
000097 f4b9      	BRNE _0x12
                 ;            ss_state = ss_state_data_processed;
000098 e0e4      	LDI  R30,LOW(4)
000099 d0a5      	RCALL SUBOPT_0x2
                 ;            of_state = of_state_request_ack;
00009a e0e2      	LDI  R30,LOW(2)
00009b d0a0      	RCALL SUBOPT_0x1
                 ;            if(output_buffer_current < output_buffer_length){
00009c 91e0 00a8 	LDS  R30,_output_buffer_length_G000
00009e 91a0 00a9 	LDS  R26,_output_buffer_current_G000
0000a0 17ae      	CP   R26,R30
0000a1 f448      	BRSH _0x13
                 ;                USIDR = output_buffer[output_buffer_current++];
0000a2 91e0 00a9 	LDS  R30,_output_buffer_current_G000
0000a4 5fef      	SUBI R30,-LOW(1)
0000a5 93e0 00a9 	STS  _output_buffer_current_G000,R30
0000a7 50e1      	SUBI R30,LOW(1)
0000a8 56e8      	SUBI R30,-LOW(_output_buffer_G000)
0000a9 81e0      	LD   R30,Z
0000aa c001      	RJMP _0x2F
                 ;            }else{
                 _0x13:
                 ;                USIDR = 0x00; // no more data, but cannot send "nothing" or "nak"
0000ab e0e0      	LDI  R30,LOW(0)
                 _0x2F:
0000ac b9ef      	OUT  0xF,R30
                 ;            }
                 ;            set_counter = 0x00;
0000ad e000      	LDI  R16,LOW(0)
                 ;            set_sda_to_output(); // initiate send data
0000ae c038      	RJMP _0x30
                 ;            break;
                 ;        }
                 ;        // data sent to master, request ack (or nack) from master
                 ;        case(of_state_request_ack):{
                 _0x12:
0000af 30e2      	CPI  R30,LOW(0x2)
0000b0 e0a0      	LDI  R26,HIGH(0x2)
0000b1 07fa      	CPC  R31,R26
0000b2 f431      	BRNE _0x15
                 ;            of_state = of_state_check_ack;
0000b3 e0e3      	LDI  R30,LOW(3)
0000b4 d087      	RCALL SUBOPT_0x1
                 ;            USIDR = 0x00;
0000b5 d08c      	RCALL SUBOPT_0x3
                 ;            set_counter = 0x0e; // receive 1 bit (2 edges)
0000b6 e00e      	LDI  R16,LOW(14)
                 ;            set_sda_to_input(); // initiate receive ack
0000b7 df77      	RCALL _set_sda_to_input_G000
                 ;            break;
0000b8 c02f      	RJMP _0xC
                 ;        }
                 ;        // ack/nack from master received
                 ;        case(of_state_check_ack):{
                 _0x15:
0000b9 30e3      	CPI  R30,LOW(0x3)
0000ba e0a0      	LDI  R26,HIGH(0x3)
0000bb 07fa      	CPC  R31,R26
0000bc f459      	BRNE _0x16
                 ;            if(data){ // if NACK, the master does not want more data
0000bd 3010      	CPI  R17,0
0000be f029      	BREQ _0x17
                 ;                of_state = of_state_check_address;
0000bf e0e0      	LDI  R30,LOW(0)
0000c0 d07b      	RCALL SUBOPT_0x1
                 ;                set_counter = 0x00;
0000c1 e000      	LDI  R16,LOW(0)
                 ;                twi_reset();
0000c2 df81      	RCALL _twi_reset_G000
                 ;            }else{
0000c3 c003      	RJMP _0x18
                 _0x17:
                 ;                of_state = of_state_send_data;
0000c4 e0e1      	LDI  R30,LOW(1)
0000c5 d076      	RCALL SUBOPT_0x1
                 ;                goto again; // from here we just drop straight into state_send_data
0000c6 cfa4      	RJMP _0x9
                 ;            } // don't wait for another overflow interrupt
                 _0x18:
                 ;            break;
0000c7 c020      	RJMP _0xC
                 ;        }
                 ;        // process write request from master
                 ;        case(of_state_receive_data):{
                 _0x16:
0000c8 30e4      	CPI  R30,LOW(0x4)
0000c9 e0a0      	LDI  R26,HIGH(0x4)
0000ca 07fa      	CPC  R31,R26
0000cb f439      	BRNE _0x19
                 ;            ss_state = ss_state_data_processed;
0000cc e0e4      	LDI  R30,LOW(4)
0000cd d071      	RCALL SUBOPT_0x2
                 ;            of_state = of_state_store_data_and_send_ack;
0000ce e0e5      	LDI  R30,LOW(5)
0000cf d06c      	RCALL SUBOPT_0x1
                 ;            set_counter = 0x00; // receive 1 bit (2 edges)
0000d0 e000      	LDI  R16,LOW(0)
                 ;            set_sda_to_input(); // initiate receive data
0000d1 df5d      	RCALL _set_sda_to_input_G000
                 ;            break;
0000d2 c015      	RJMP _0xC
                 ;        }
                 ;        // data received from master, store it and wait for more data
                 ;        case(of_state_store_data_and_send_ack):{
                 _0x19:
0000d3 30e5      	CPI  R30,LOW(0x5)
0000d4 e0a0      	LDI  R26,HIGH(0x5)
0000d5 07fa      	CPC  R31,R26
0000d6 f489      	BRNE _0xC
                 ;            of_state = of_state_receive_data;
0000d7 e0e4      	LDI  R30,LOW(4)
0000d8 d063      	RCALL SUBOPT_0x1
                 ;            if(input_buffer_length < (USI_TWI_BUFFER_SIZE - 1)){
0000d9 91a0 0097 	LDS  R26,_input_buffer_length_G000
0000db 30af      	CPI  R26,LOW(0xF)
0000dc f440      	BRSH _0x1B
                 ;                input_buffer[input_buffer_length++] = data;
0000dd 91e0 0097 	LDS  R30,_input_buffer_length_G000
0000df 5fef      	SUBI R30,-LOW(1)
0000e0 93e0 0097 	STS  _input_buffer_length_G000,R30
0000e2 50e1      	SUBI R30,LOW(1)
0000e3 57e9      	SUBI R30,-LOW(_input_buffer_G000)
0000e4 8310      	ST   Z,R17
                 ;            }
                 ;            USIDR = 0x00;
                 _0x1B:
0000e5 d05c      	RCALL SUBOPT_0x3
                 ;            set_counter = 0x0e; // send 1 bit (2 edges)
0000e6 e00e      	LDI  R16,LOW(14)
                 ;            set_sda_to_output(); // initiate send ack
                 _0x30:
0000e7 df49      	RCALL _set_sda_to_output_G000
                 ;            break;
                 ;        }
                 ;    }
                 _0xC:
                 ;    USISR =
                 ;            (0	<< USISIF) | // don't clear start condition flag
                 ;            (1	<< USIOIF) | // clear overflow condition flag
                 ;            (0	<< USIPF) | // don't clear stop condition flag
                 ;            (1	<< USIDC) | // clear arbitration error flag
                 ;            (set_counter << USICNT0); // set counter to 8 or 1 bits
0000e8 2fe0      	MOV  R30,R16
0000e9 65e0      	ORI  R30,LOW(0x50)
0000ea b9ee      	OUT  0xE,R30
                 ;}
0000eb d05c      	RCALL __LOADLOCR2P
                 _0x31:
0000ec 91e9      	LD   R30,Y+
0000ed bfef      	OUT  SREG,R30
0000ee 91f9      	LD   R31,Y+
0000ef 91e9      	LD   R30,Y+
0000f0 91b9      	LD   R27,Y+
0000f1 91a9      	LD   R26,Y+
0000f2 9199      	LD   R25,Y+
0000f3 9189      	LD   R24,Y+
0000f4 9179      	LD   R23,Y+
0000f5 9169      	LD   R22,Y+
0000f6 90f9      	LD   R15,Y+
0000f7 9019      	LD   R1,Y+
0000f8 9009      	LD   R0,Y+
0000f9 9518      	RETI
                 ;
                 ;void usi_twi_slave(uint8_t slave_address_in, uint8_t use_sleep, void (*data_callback_in)(uint8_t input_buffer_length,
                 ;                    const uint8_t *input_buffer, uint8_t *output_buffer_length, uint8_t *output_buffer),void (*idle_callback_in)(void)){
                 ;    uint8_t	call_datacallback = 0;
                 ;    slave_address = slave_address_in;
                 ;	slave_address_in -> Y+6
                 ;	use_sleep -> Y+5
                 ;	*data_callback_in -> Y+3
                 ;	*idle_callback_in -> Y+1
                 ;	call_datacallback -> R17
                 ;    data_callback = data_callback_in;
                 ;    idle_callback = idle_callback_in;
                 ;    input_buffer_length = 0;
                 ;    output_buffer_length = 0;
                 ;    output_buffer_current = 0;
                 ;    ss_state = ss_state_before_start;
                 ;//    if(use_sleep){
                 ;//        set_sleep_mode(SLEEP_MODE_IDLE);
                 ;//    }
                 ;    twi_init();
                 ;    #asm("sei")
                 ;    for(;;){
                 ;        if(idle_callback){
                 ;            idle_callback();
                 ;        }
                 ;
                 ;        if(use_sleep && (ss_state == ss_state_before_start)){
                 ;            //sleep_mode();
                 ;        }
                 ;
                 ;        if(USISR & _BV(USIPF)){
                 ;            #asm("cli")
                 ;            USISR |= _BV(USIPF); // clear stop condition flag
                 ;            switch(ss_state){
                 ;                case(ss_state_after_start):{
                 ;                    twi_reset();
                 ;                    break;
                 ;                }
                 ;
                 ;                case(ss_state_data_processed):{
                 ;                    call_datacallback = 1;
                 ;                    break;
                 ;                }
                 ;            }
                 ;            ss_state = ss_state_before_start;
                 ;            #asm("sei")
                 ;        }
                 ;        if(call_datacallback){
                 ;            output_buffer_length = 0;
                 ;            output_buffer_current = 0;
                 ;            data_callback(input_buffer_length, input_buffer, &output_buffer_length, output_buffer);
                 ;            input_buffer_length = 0;
                 ;            call_datacallback = 0;
                 ;        }
                 ;    }
                 ;}
                 ;
                 ;#include <configuration.c>
                 ;
                 ;static void configure(void){
                 ; 0000 001E static void configure(void){
                 _configure_G000:
                 ;    // Input/Output Ports initialization
                 ;    // Port A initialization
                 ;    // Func2=In Func1=Out Func0=Out
                 ;    // State2=T State1=0 State0=0
                 ;    PORTA=0x00;
0000fa e0e0      	LDI  R30,LOW(0)
0000fb bbeb      	OUT  0x1B,R30
                 ;    DDRA=0x03;
0000fc e0e3      	LDI  R30,LOW(3)
0000fd bbea      	OUT  0x1A,R30
                 ;
                 ;    // Port B initialization
                 ;    // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=Out Func1=In Func0=In
                 ;    // State7=T State6=P State5=T State4=P State3=P State2=0 State1=P State0=P
                 ;    PORTB=0x5B;
0000fe e5eb      	LDI  R30,LOW(91)
0000ff bbe8      	OUT  0x18,R30
                 ;    DDRB=0x04;
000100 e0e4      	LDI  R30,LOW(4)
000101 bbe7      	OUT  0x17,R30
                 ;
                 ;    // Port D initialization
                 ;    // Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ;    // State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ;    PORTD=0x00;
000102 e0e0      	LDI  R30,LOW(0)
000103 bbe2      	OUT  0x12,R30
                 ;    DDRD=0x7F;
000104 e7ef      	LDI  R30,LOW(127)
000105 bbe1      	OUT  0x11,R30
                 ;
                 ;    // Timer/Counter 0 initialization
                 ;    // Clock source: System Clock
                 ;    // Clock value: 31.250 kHz
                 ;    // Mode: Fast PWM top=FFh
                 ;    // OC0A output: Non-Inverted PWM
                 ;    // OC0B output: Non-Inverted PWM
                 ;    TCCR0A=0xA3;
000106 eae3      	LDI  R30,LOW(163)
000107 bfe0      	OUT  0x30,R30
                 ;    TCCR0B=0x04;
000108 e0e4      	LDI  R30,LOW(4)
000109 bfe3      	OUT  0x33,R30
                 ;    OCR0B=OCR0A=TCNT0=0x00;
00010a e0e0      	LDI  R30,LOW(0)
00010b bfe2      	OUT  0x32,R30
00010c bfe6      	OUT  0x36,R30
00010d bfec      	OUT  0x3C,R30
                 ;
                 ;    // Clock value: Timer1 Stopped
                 ;    OCR1BL=OCR1BH=OCR1AL=OCR1AH=ICR1L=ICR1H=TCNT1L=TCNT1H=TCCR1B=TCCR1A=0x00;
00010e bdef      	OUT  0x2F,R30
00010f bdee      	OUT  0x2E,R30
000110 bded      	OUT  0x2D,R30
000111 bdec      	OUT  0x2C,R30
000112 bde5      	OUT  0x25,R30
000113 bde4      	OUT  0x24,R30
000114 bdeb      	OUT  0x2B,R30
000115 bdea      	OUT  0x2A,R30
000116 bde9      	OUT  0x29,R30
000117 bde8      	OUT  0x28,R30
                 ;
                 ;    // External Interrupt(s) initialization
                 ;    // INT0: Off
                 ;    // INT1: Off
                 ;    // Interrupt on any change on pins PCINT0-7: On
                 ;    GIMSK=0x20;
000118 e2e0      	LDI  R30,LOW(32)
000119 bfeb      	OUT  0x3B,R30
                 ;    MCUCR=0x00;
00011a e0e0      	LDI  R30,LOW(0)
00011b bfe5      	OUT  0x35,R30
                 ;    PCMSK=0x5B;
00011c e5eb      	LDI  R30,LOW(91)
00011d bde0      	OUT  0x20,R30
                 ;    EIFR=0x20;
00011e e2e0      	LDI  R30,LOW(32)
00011f bfea      	OUT  0x3A,R30
                 ;
                 ;    // Timer(s)/Counter(s) Interrupt(s) initialization
                 ;    TIMSK=0x00;
000120 e0e0      	LDI  R30,LOW(0)
000121 bfe9      	OUT  0x39,R30
                 ;
                 ;    // Analog Comparator: Off
                 ;    ACSR=0x80;
000122 e8e0      	LDI  R30,LOW(128)
000123 b9e8      	OUT  0x8,R30
                 ;}
000124 9508      	RET
                 ;
                 ;
                 ;// Pin change 0-7 interrupt service routine
                 ;interrupt [PC_INT] void pin_change_isr0(void)
                 ; 0000 0022 {
                 _pin_change_isr0:
                 ; 0000 0023 // Place your code here
                 ; 0000 0024 
                 ; 0000 0025 }
000125 9518      	RETI
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 002A {
                 _main:
                 ; 0000 002B // Declare your local variables here
                 ; 0000 002C 
                 ; 0000 002D // Crystal Oscillator division factor: 1
                 ; 0000 002E #pragma optsize-
                 ; 0000 002F CLKPR=0x80;
000126 e8e0      	LDI  R30,LOW(128)
000127 bde6      	OUT  0x26,R30
                 ; 0000 0030 CLKPR=0x00;
000128 e0e0      	LDI  R30,LOW(0)
000129 bde6      	OUT  0x26,R30
                 ; 0000 0031 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 0032 #pragma optsize+
                 ; 0000 0033 #endif
                 ; 0000 0034 
                 ; 0000 0035 configure();
00012a dfcf      	RCALL _configure_G000
                 ; 0000 0036 // Global enable interrupts
                 ; 0000 0037 #asm("sei")
00012b 9478      	sei
                 ; 0000 0038 
                 ; 0000 0039 while (1)
                 _0x2A:
                 ; 0000 003A       {
                 ; 0000 003B       // Place your code here
                 ; 0000 003C 
                 ; 0000 003D       };
00012c cfff      	RJMP _0x2A
                 ; 0000 003E }
                 _0x2D:
00012d cfff      	RJMP _0x2D
                 
                 	.DSEG
                 _idle_callback_G000:
000080           	.BYTE 0x2
                 _data_callback_G000:
000082           	.BYTE 0x2
                 _of_state_G000:
000084           	.BYTE 0x1
                 _ss_state_G000:
000085           	.BYTE 0x1
                 _slave_address_G000:
000086           	.BYTE 0x1
                 _input_buffer_G000:
000087           	.BYTE 0x10
                 _input_buffer_length_G000:
000097           	.BYTE 0x1
                 _output_buffer_G000:
000098           	.BYTE 0x10
                 _output_buffer_length_G000:
0000a8           	.BYTE 0x1
                 _output_buffer_current_G000:
0000a9           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x0:
00012e 920a      	ST   -Y,R0
00012f 921a      	ST   -Y,R1
000130 92fa      	ST   -Y,R15
000131 936a      	ST   -Y,R22
000132 937a      	ST   -Y,R23
000133 938a      	ST   -Y,R24
000134 939a      	ST   -Y,R25
000135 93aa      	ST   -Y,R26
000136 93ba      	ST   -Y,R27
000137 93ea      	ST   -Y,R30
000138 93fa      	ST   -Y,R31
000139 b7ef      	IN   R30,SREG
00013a 93ea      	ST   -Y,R30
00013b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x1:
00013c 93e0 0084 	STS  _of_state_G000,R30
00013e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x2:
00013f 93e0 0085 	STS  _ss_state_G000,R30
000141 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x3:
000142 e0e0      	LDI  R30,LOW(0)
000143 b9ef      	OUT  0xF,R30
000144 9508      	RET
                 
                 
                 	.CSEG
                 __SAVELOCR2:
000145 931a      	ST   -Y,R17
000146 930a      	ST   -Y,R16
000147 9508      	RET
                 
                 __LOADLOCR2P:
000148 9109      	LD   R16,Y+
000149 9119      	LD   R17,Y+
00014a 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATtiny2313 register use summary:
r0 :   2 r1 :   2 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:  11 r17:   7 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   2 
r24:   6 r25:   2 r26:  23 r27:   2 r28:   3 r29:   0 r30: 129 r31:  12 
x  :   2 y  :  32 z  :   2 
Registers used: 17 out of 35 (48.6%)

ATtiny2313 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   1 and   :   0 andi  :   2 asr   :   1 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   2 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :   9 brpl  :   0 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   4 
cbr   :   1 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   1 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   2 
cpc   :   5 cpi   :   8 cpse  :   0 dec   :   2 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   3 
inc   :   0 ld    :  16 ldd   :   1 ldi   :  61 lds   :   7 lpm   :   0 
lsl   :   0 lsr   :   0 mov   :   3 movw  :   0 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   1 out   :  47 
pop   :   0 push  :   0 rcall :  40 ret   :  17 reti  :   2 rjmp  :  39 
rol   :   0 ror   :   1 sbc   :   0 sbci  :   0 sbi   :   4 sbic  :   2 
sbis  :   1 sbiw  :   2 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  18 std   :   1 
sts   :   5 sub   :   0 subi  :   6 swap  :   0 tst   :   0 wdr   :   0 

Instructions used: 36 out of 114 (31.6%)

ATtiny2313 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000296    662      0    662    2048  32.3%
[.dseg] 0x000060 0x0000aa      0     42     42     128  32.8%
[.eseg] 0x000000 0x000000      0      0      0     128   0.0%

Assembly complete, 0 errors, 2 warnings
