Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 28 12:49:32 2023
| Host         : LAPTOP-5FSB23OP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file StateMachine_control_sets_placed.rpt
| Design       : StateMachine
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              14 |            5 |
| Yes          | No                    | No                     |              57 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-------------------+------------------+------------------+----------------+--------------+
|  CLR2                      |                   |                  |                1 |              1 |         1.00 |
|  CLOK_IBUF_BUFG            |                   | CLR_i_2_n_0      |                1 |              1 |         1.00 |
|  CLOK_IBUF_BUFG            |                   | Q_i_1_n_0        |                1 |              1 |         1.00 |
|  CLOK_IBUF_BUFG            | SingalOut_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  CLR_reg_n_0               |                   |                  |                1 |              1 |         1.00 |
|  InfoOutput_reg[1]_i_2_n_0 |                   |                  |                1 |              1 |         1.00 |
|  CLR3                      |                   | CLR2             |                1 |              2 |         2.00 |
|  CLOK_IBUF_BUFG            |                   | CLR_reg_n_0      |                3 |             11 |         3.67 |
|  CLOK_IBUF_BUFG            | p_0_in            |                  |                8 |             56 |         7.00 |
+----------------------------+-------------------+------------------+------------------+----------------+--------------+


