/*
 * exynos_mem_map.h
 *
 *  Created on: 16.07.2015
 *      Author: hendrik
 */

#ifndef ARCH_EXYNOS4412_EXYNOS_MEM_MAP_H_
#define ARCH_EXYNOS4412_EXYNOS_MEM_MAP_H_

#include <arch/armv7/driver/memory_map.h>


#define EXYNOS4412_MEM_MAP { \
		{0x0,0x10000,MEMTYPE_ROM,NONCACHEABLE,"iROM"}, \
		{0x02000000,0x10000,MEMTYPE_ROM,NONCACHEABLE,"iROM mirrored"}, \
		{0x02020000,0x60000,MEMTYPE_SRAM,NONCACHEABLE,"iRAM"}, \
		{0x03000000,0x20000,MEMTYPE_SOC_SPECIFIC,NONCACHEABLE,"Samsung data memory for SRP"}, \
		{0x03020000,0x10000,MEMTYPE_ICACHE,NONCACHEABLE,"I-Cache or general purpose SRP"}, \
		{0x03030000,0x9000,MEMTYPE_SOC_SPECIFIC,NONCACHEABLE,"SRP configuration memory (w/o)"}, \
		{0x03810000,0x20000,MEMTYPE_SOC_SPECIFIC,NONCACHEABLE,"AudioSS SFR"}, \
		{0x04000000,0x1000000,MEMTYPE_ROM,NONCACHEABLE,"Bank0 of SMC"}, \
		{0x05000000,0x1000000,MEMTYPE_ROM,NONCACHEABLE,"Bank1 of SMC"}, \
		{0x06000000,0x1000000,MEMTYPE_ROM,NONCACHEABLE,"Bank2 of SMC"}, \
		{0x07000000,0x1000000,MEMTYPE_ROM,NONCACHEABLE,"Bank3 of SMC"}, \
		{0x08000000,0x4000000,MEMTYPE_SOC_SPECIFIC,NONCACHEABLE,"Reserved"}, \
		{0x0C000000,0xD00000,MEMTYPE_SOC_SPECIFIC,NONCACHEABLE,"Reserved"}, \
		{0x0CE00000,0x200000,MEMTYPE_DEVICE_MEMORY,NONCACHEABLE,"SFR region of NAND-controller"}, \
		{0x10000000,0x4000000,MEMTYPE_DEVICE_MEMORY,NONCACHEABLE,"SFR region"}, \
		{0x40000000,0x60000000,MEMTYPE_DRAM,CACHEABLE,"DRAM DMC-0"}, \
		{0xA0000000,0x60000000,MEMTYPE_DRAM,CACHEABLE,"DRAM DMC-1"}, \
		{0x0,0x0,MEMTYPE_MEMORY_SECTION_TYPE_LAST,NONCACHEABLE,"LISTEND"} \
}

#endif /* ARCH_EXYNOS4412_EXYNOS_MEM_MAP_H_ */
