// Seed: 1510369511
module module_0;
  id_1 :
  assert property (@(posedge 1'b0) id_1)
  else if (1 !== 1) id_1 <= #1 id_1 * 1;
  else id_1 <= "";
  parameter id_2 = 1;
  parameter id_3 = id_2;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    output wire id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri0 id_9
);
  logic id_11 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
