//
// File created by:  ncxlmode
// Do not modify this file
//
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/testfixture.template
/hdd/proj/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Analog_Parts/nmos4/functional/verilog.v
/hdd/proj/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Analog_Parts/pmos4/functional/verilog.v
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds0/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds1/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds2/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds3/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds4/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds5/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds6/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds7/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds8/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds9/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds10/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds11/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds12/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds13/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds14/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds15/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds16/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds17/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds18/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds19/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds20/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds21/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds22/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds23/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds24/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/ihnl/cds25/netlist
/hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run3/hdlFilesDir/cds_globals.v
