# <img src="assets/app_icon.png" alt="App Icon" width="80"/> Speed Traffic Sign Recognition System

The main objective of the developed system is the **automatic detection and recognition of traffic signs related to speed limits**.  

This requires **real-time image processing**, suitable for integration into vehicular environments or driving simulators, where it is necessary to visually monitor the environment in a continuous and efficient manner.  

## Overview

The system consists of two main modules:
- **Hardware module**: acquires images using a digital sensor and transmits them to the software module.  
- **Software module**: receives the images, processes them using a neural model, and presents the results through a graphical user interface (GUI).  

![System Architecture](System_Architecture.jpg)

The user can control the system directly from the application:
- Establish connection with the hardware.  
- View captured images.  
- Enable/disable traffic sign detection and recognition.  

Thanks to its **modular architecture** and portability, this system is suitable for **academic/testing purposes** as well as future integration into **ADAS (Advanced Driver-Assistance Systems)**.  

## ğŸ”§ System Architecture

The system is composed of the following elements:
- ğŸ’» A computer running Windows.  
- ğŸ–¥ï¸ Desktop application **SpeedTrafficSignRecognitionApp**.  
- ğŸ”Œ **UM232H-B** FTDI module for USB communication.  
- ğŸ›ï¸ **BASYS 3 development board** with Xilinx Artix-7 FPGA for image acquisition.  

---

## ğŸ’» Software Module

The software is developed in **Python 3.11.11**, using:  
- **PySide6** for the GUI.  
- **Ultralytics YOLOv8** for traffic sign recognition (speed limits).  

The graphical interface allows the user to:  
- Establish a connection with the FPGA.  
- View captured images in real time.  
- Enable or disable traffic sign detection.  
- Display recognition results: detected class (speed limit) + confidence level.  

ğŸ“‚ **Structure of the Software folder**:


---

## âš¡ Hardware Module

The hardware is implemented on the **Artix-7 FPGA** (BASYS 3 board).  
Its main function is to **acquire images from the MT9V111 sensor** and transmit them to the PC through the **FT232H USB controller**.  

ğŸ“‚ **Structure of the Hardware folder**:

---

## ğŸ“‘ Documentation

A complete and detailed memory of the project (objectives, design decisions, tests, results) is available on my **LinkedIn profile**:  
ğŸ‘‰ [Full Project Report on LinkedIn](www.linkedin.com/in/manuel-sanchez-natera-b0171519b)  

---

## ğŸš€ Quick Start

### ğŸ–¥ï¸ Software

- **End users** â†’ download and run the installer from [releases](https://github.com/USER/REPO/releases).  
  The application will install automatically â€” no Python or Conda required.  

- **Developers** â†’ create the conda environment for software development with:  
  ```
  conda env create -f Software/conda_environment.yml
  conda activate SpeedTrafficSignRecognitionApp_env
  ```
Then run or modify any script from `Software/`.  
You can also retrain or fine-tune the YOLO model in the `Neural_Network/` folder if needed.  

---

### ğŸ”§ Hardware

- **End users** â†’ program the FPGA with one of the provided bitstreams from [`/bitstreams`](Hardware/FPGA_Modules/bitstreams).  
  Load the `.bit` or `.bin` file into the BASYS 3 board to use the desired configuration.  

- **Developers** â†’ if you want to modify or extend the FPGA design:  
  - Edit the VHDL sources inside `Hardware/FPGA_Modules/`.  
  - Synthesize and implement the updated design using **Xilinx Vivado**.  
  - Generate the new bitstreams (`.bit` / `.bin`) and program them into the FPGA.  

ğŸ“Œ For more detailed instructions, check the **README** files inside the [`Software/`](https://github.com/ManuelSN/Speed_Traffic_Sign_Recognition_System/tree/main/Software) and [`Hardware/`](https://github.com/ManuelSN/Speed_Traffic_Sign_Recognition_System/tree/main/Hardware/FPGA_Modules) folders.
