Hi, This is a verilog project for a UART Reciever for the ARTY S7 25 and the corresponding testbench. 

Baud rate is 115200 and a clock speed of 12MHz
