$date
	Tue Nov 26 16:56:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module moore62_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ w $end
$scope module f $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ w $end
$var parameter 3 % q0 $end
$var parameter 3 & q1 $end
$var parameter 3 ' q2 $end
$var parameter 3 ( q3 $end
$var parameter 3 ) q4 $end
$var parameter 3 * q5 $end
$var reg 3 + current_state [2:0] $end
$var reg 3 , next_state [2:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 *
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 ,
b0 +
0$
1#
0"
0!
$end
#5
1"
#10
0"
0#
#15
1"
#20
0"
#25
1"
#30
0"
1$
#35
b1 ,
1"
#40
0"
0$
#45
b10 ,
b1 +
1"
#50
0"
1$
#55
b101 ,
b10 +
1"
#60
0"
#65
b11 ,
1!
b101 +
1"
#70
0"
#75
0!
b11 +
1"
#80
0"
0$
#85
b100 ,
1"
#90
0"
1$
#95
b101 ,
1!
b100 +
1"
#100
0"
0$
#105
b10 ,
b101 +
1"
#110
0"
1$
#115
b101 ,
0!
b10 +
1"
#120
0"
0$
#125
b10 ,
1!
b101 +
1"
#130
0"
#135
b0 ,
0!
b10 +
1"
#140
0"
1$
#145
b1 ,
b0 +
1"
#150
0"
0$
#155
b10 ,
b1 +
1"
#160
0"
1$
#165
b101 ,
b10 +
1"
#170
0"
#175
b11 ,
1!
b101 +
1"
#180
0"
0$
#185
b100 ,
0!
b11 +
1"
#190
0"
#195
b0 ,
1!
b100 +
1"
#200
0"
#205
0!
b0 +
1"
#210
0"
#215
1"
#220
0"
1$
#225
b1 ,
1"
#230
0"
0$
#235
b10 ,
b1 +
1"
#240
0"
1$
#245
b101 ,
b10 +
1"
#250
0"
0$
#255
b10 ,
1!
b101 +
1"
#260
0"
1$
#265
b101 ,
0!
b10 +
1"
#270
0"
0$
#275
b10 ,
1!
b101 +
1"
#280
0"
1$
#285
b101 ,
0!
b10 +
1"
#290
0"
0$
#295
b10 ,
1!
b101 +
1"
#300
0"
