Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Mar 26 10:30:30 2025
| Host         : ALFONSOMOGGD51E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cronometro_onboard_timing_summary_routed.rpt -pb cronometro_onboard_timing_summary_routed.pb -rpx cronometro_onboard_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometro_onboard
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.911        0.000                      0                   84        0.149        0.000                      0                   84        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.911        0.000                      0                   84        0.149        0.000                      0                   84        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 crono/div/count_for_division.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/div/count_for_division.counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 2.285ns (55.564%)  route 1.827ns (44.436%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.634     5.186    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     5.704 r  crono/div/count_for_division.counter_reg[2]/Q
                         net (fo=2, routed)           0.730     6.434    crono/div/counter[2]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.108 r  crono/div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.108    crono/div/counter0_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  crono/div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.222    crono/div/counter0_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  crono/div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.336    crono/div/counter0_carry__1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  crono/div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.450    crono/div/counter0_carry__2_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.564 r  crono/div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    crono/div/counter0_carry__3_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.898 r  crono/div/counter0_carry__4/O[1]
                         net (fo=1, routed)           1.097     8.995    crono/div/counter0_carry__4_n_6
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.303     9.298 r  crono/div/count_for_division.counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.298    crono/div/counter_0[22]
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.520    14.892    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[22]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)        0.081    15.209    crono/div/count_for_division.counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 crono/div/count_for_division.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/div/count_for_division.counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 2.421ns (61.162%)  route 1.537ns (38.838%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.634     5.186    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     5.704 r  crono/div/count_for_division.counter_reg[2]/Q
                         net (fo=2, routed)           0.730     6.434    crono/div/counter[2]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.108 r  crono/div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.108    crono/div/counter0_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  crono/div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.222    crono/div/counter0_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  crono/div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.336    crono/div/counter0_carry__1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  crono/div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.450    crono/div/counter0_carry__2_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.564 r  crono/div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    crono/div/counter0_carry__3_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.678 r  crono/div/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.678    crono/div/counter0_carry__4_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.012 r  crono/div/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.807     8.819    crono/div/counter0_carry__5_n_6
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.325     9.144 r  crono/div/count_for_division.counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.144    crono/div/counter_0[26]
    SLICE_X6Y44          FDRE                                         r  crono/div/count_for_division.counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.520    14.892    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  crono/div/count_for_division.counter_reg[26]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.118    15.246    crono/div/count_for_division.counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 crono/div/count_for_division.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/div/count_for_division.counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.890ns (22.698%)  route 3.031ns (77.302%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.634     5.186    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     5.704 f  crono/div/count_for_division.counter_reg[1]/Q
                         net (fo=2, routed)           0.807     6.511    crono/div/counter[1]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.635 r  crono/div/count_for_division.counter[26]_i_6/O
                         net (fo=1, routed)           0.868     7.503    crono/div/count_for_division.counter[26]_i_6_n_0
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.124     7.627 r  crono/div/count_for_division.counter[26]_i_2/O
                         net (fo=27, routed)          1.356     8.983    crono/div/count_for_division.counter[26]_i_2_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I0_O)        0.124     9.107 r  crono/div/count_for_division.counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.107    crono/div/counter_0[1]
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.889    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[1]/C
                         clock pessimism              0.297    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)        0.077    15.227    crono/div/count_for_division.counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 crono/div/count_for_division.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/div/count_for_division.counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 2.283ns (58.749%)  route 1.603ns (41.251%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.634     5.186    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     5.704 r  crono/div/count_for_division.counter_reg[2]/Q
                         net (fo=2, routed)           0.730     6.434    crono/div/counter[2]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.108 r  crono/div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.108    crono/div/counter0_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  crono/div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.222    crono/div/counter0_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  crono/div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.336    crono/div/counter0_carry__1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  crono/div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.450    crono/div/counter0_carry__2_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.564 r  crono/div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    crono/div/counter0_carry__3_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.678 r  crono/div/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.678    crono/div/counter0_carry__4_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.900 r  crono/div/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.873     8.773    crono/div/counter0_carry__5_n_7
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.299     9.072 r  crono/div/count_for_division.counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.072    crono/div/counter_0[25]
    SLICE_X6Y44          FDRE                                         r  crono/div/count_for_division.counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.520    14.892    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  crono/div/count_for_division.counter_reg[25]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.077    15.205    crono/div/count_for_division.counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 crono/div/count_for_division.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/div/count_for_division.counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.890ns (22.756%)  route 3.021ns (77.244%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.634     5.186    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     5.704 f  crono/div/count_for_division.counter_reg[1]/Q
                         net (fo=2, routed)           0.807     6.511    crono/div/counter[1]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.635 r  crono/div/count_for_division.counter[26]_i_6/O
                         net (fo=1, routed)           0.868     7.503    crono/div/count_for_division.counter[26]_i_6_n_0
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.124     7.627 r  crono/div/count_for_division.counter[26]_i_2/O
                         net (fo=27, routed)          1.346     8.973    crono/div/count_for_division.counter[26]_i_2_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I0_O)        0.124     9.097 r  crono/div/count_for_division.counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.097    crono/div/counter_0[2]
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.889    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[2]/C
                         clock pessimism              0.297    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)        0.081    15.231    crono/div/count_for_division.counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 crono/div/count_for_division.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/div/count_for_division.counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.916ns (23.207%)  route 3.031ns (76.793%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.634     5.186    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     5.704 f  crono/div/count_for_division.counter_reg[1]/Q
                         net (fo=2, routed)           0.807     6.511    crono/div/counter[1]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.635 r  crono/div/count_for_division.counter[26]_i_6/O
                         net (fo=1, routed)           0.868     7.503    crono/div/count_for_division.counter[26]_i_6_n_0
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.124     7.627 r  crono/div/count_for_division.counter[26]_i_2/O
                         net (fo=27, routed)          1.356     8.983    crono/div/count_for_division.counter[26]_i_2_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I0_O)        0.150     9.133 r  crono/div/count_for_division.counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.133    crono/div/counter_0[3]
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.889    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[3]/C
                         clock pessimism              0.297    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)        0.118    15.268    crono/div/count_for_division.counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 crono/div/count_for_division.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/div/count_for_division.counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 2.055ns (53.029%)  route 1.820ns (46.971%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.634     5.186    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     5.704 r  crono/div/count_for_division.counter_reg[2]/Q
                         net (fo=2, routed)           0.730     6.434    crono/div/counter[2]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.108 r  crono/div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.108    crono/div/counter0_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  crono/div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.222    crono/div/counter0_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  crono/div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.336    crono/div/counter0_carry__1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  crono/div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.450    crono/div/counter0_carry__2_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.672 r  crono/div/counter0_carry__3/O[0]
                         net (fo=1, routed)           1.090     8.762    crono/div/counter0_carry__3_n_7
    SLICE_X6Y42          LUT4 (Prop_lut4_I3_O)        0.299     9.061 r  crono/div/count_for_division.counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.061    crono/div/counter_0[17]
    SLICE_X6Y42          FDRE                                         r  crono/div/count_for_division.counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.519    14.891    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  crono/div/count_for_division.counter_reg[17]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)        0.077    15.204    crono/div/count_for_division.counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 crono/div/count_for_division.counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/div/count_for_division.counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.918ns (23.305%)  route 3.021ns (76.695%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.634     5.186    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     5.704 f  crono/div/count_for_division.counter_reg[1]/Q
                         net (fo=2, routed)           0.807     6.511    crono/div/counter[1]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.635 r  crono/div/count_for_division.counter[26]_i_6/O
                         net (fo=1, routed)           0.868     7.503    crono/div/count_for_division.counter[26]_i_6_n_0
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.124     7.627 r  crono/div/count_for_division.counter[26]_i_2/O
                         net (fo=27, routed)          1.346     8.973    crono/div/count_for_division.counter[26]_i_2_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I0_O)        0.152     9.125 r  crono/div/count_for_division.counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.125    crono/div/counter_0[4]
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.889    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[4]/C
                         clock pessimism              0.297    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)        0.118    15.268    crono/div/count_for_division.counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 crono/div/count_for_division.counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/div/count_for_division.counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 2.215ns (56.662%)  route 1.694ns (43.338%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.634     5.186    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  crono/div/count_for_division.counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     5.704 r  crono/div/count_for_division.counter_reg[2]/Q
                         net (fo=2, routed)           0.730     6.434    crono/div/counter[2]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.108 r  crono/div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.108    crono/div/counter0_carry_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  crono/div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.222    crono/div/counter0_carry__0_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  crono/div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.336    crono/div/counter0_carry__1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  crono/div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.450    crono/div/counter0_carry__2_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.564 r  crono/div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    crono/div/counter0_carry__3_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.803 r  crono/div/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.964     8.767    crono/div/counter0_carry__4_n_5
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.328     9.095 r  crono/div/count_for_division.counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.095    crono/div/counter_0[23]
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.520    14.892    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[23]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)        0.118    15.246    crono/div/count_for_division.counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 crono/div/count_for_division.counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/div/count_for_division.counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.890ns (23.048%)  route 2.972ns (76.952%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.636     5.188    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  crono/div/count_for_division.counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     5.706 r  crono/div/count_for_division.counter_reg[17]/Q
                         net (fo=2, routed)           0.805     6.511    crono/div/counter[17]
    SLICE_X6Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.635 r  crono/div/count_for_division.counter[26]_i_8/O
                         net (fo=1, routed)           0.590     7.225    crono/div/count_for_division.counter[26]_i_8_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I4_O)        0.124     7.349 r  crono/div/count_for_division.counter[26]_i_4/O
                         net (fo=27, routed)          1.576     8.925    crono/div/count_for_division.counter[26]_i_4_n_0
    SLICE_X6Y43          LUT4 (Prop_lut4_I2_O)        0.124     9.049 r  crono/div/count_for_division.counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.049    crono/div/counter_0[21]
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.520    14.892    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[21]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)        0.077    15.205    crono/div/count_for_division.counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  6.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 gest_sw/tmp_orario_completo_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/count_hr/count_tmp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    gest_sw/CLK_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  gest_sw/tmp_orario_completo_reg[12]/Q
                         net (fo=1, routed)           0.100     1.751    gest_sw/SET_HR[0]
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.045     1.796 r  gest_sw/count_tmp[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.796    crono/count_hr/count_tmp_reg[4]_1[0]
    SLICE_X2Y41          FDCE                                         r  crono/count_hr/count_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    crono/count_hr/CLK_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  crono/count_hr/count_tmp_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X2Y41          FDCE (Hold_fdce_C_D)         0.121     1.646    crono/count_hr/count_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dss/clk_filter/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dss/counter_instance/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.098%)  route 0.210ns (52.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.593     1.506    dss/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  dss/clk_filter/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dss/clk_filter/clockfx_reg/Q
                         net (fo=3, routed)           0.210     1.857    dss/counter_instance/clockfx
    SLICE_X3Y39          LUT4 (Prop_lut4_I2_O)        0.046     1.903 r  dss/counter_instance/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.903    dss/counter_instance/c[2]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  dss/counter_instance/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.866     2.024    dss/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  dss/counter_instance/c_reg[2]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.107     1.652    dss/counter_instance/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 gest_sw/tmp_orario_completo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/count_min/count_tmp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.786%)  route 0.180ns (49.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    gest_sw/CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  gest_sw/tmp_orario_completo_reg[6]/Q
                         net (fo=1, routed)           0.180     1.831    gest_sw/SET_MIN[0]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.876 r  gest_sw/count_tmp[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.876    crono/count_min/count_tmp_reg[5]_2[0]
    SLICE_X3Y42          FDCE                                         r  crono/count_min/count_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    crono/count_min/CLK_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  crono/count_min/count_tmp_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X3Y42          FDCE (Hold_fdce_C_D)         0.091     1.616    crono/count_min/count_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 crono/count_hr/count_tmp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/count_hr/count_tmp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    crono/count_hr/CLK_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  crono/count_hr/count_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.673 r  crono/count_hr/count_tmp_reg[2]/Q
                         net (fo=10, routed)          0.174     1.847    crono/count_hr/count_tmp_reg_n_0_[2]
    SLICE_X2Y41          LUT5 (Prop_lut5_I4_O)        0.045     1.892 r  crono/count_hr/count_tmp[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.892    crono/count_hr/count_tmp[2]_i_1__1_n_0
    SLICE_X2Y41          FDCE                                         r  crono/count_hr/count_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    crono/count_hr/CLK_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  crono/count_hr/count_tmp_reg[2]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y41          FDCE (Hold_fdce_C_D)         0.121     1.630    crono/count_hr/count_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gest_sw/tmp_orario_completo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/count_min/count_tmp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.270%)  route 0.184ns (49.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    gest_sw/CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  gest_sw/tmp_orario_completo_reg[8]/Q
                         net (fo=1, routed)           0.184     1.834    gest_sw/SET_MIN[2]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.045     1.879 r  gest_sw/count_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    crono/count_min/count_tmp_reg[5]_2[1]
    SLICE_X3Y41          FDCE                                         r  crono/count_min/count_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    crono/count_min/CLK_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  crono/count_min/count_tmp_reg[2]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X3Y41          FDCE (Hold_fdce_C_D)         0.092     1.617    crono/count_min/count_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dss/clk_filter/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dss/counter_instance/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.965%)  route 0.210ns (53.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.593     1.506    dss/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  dss/clk_filter/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dss/clk_filter/clockfx_reg/Q
                         net (fo=3, routed)           0.210     1.857    dss/counter_instance/clockfx
    SLICE_X3Y39          LUT3 (Prop_lut3_I1_O)        0.045     1.902 r  dss/counter_instance/c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.902    dss/counter_instance/c[1]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  dss/counter_instance/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.866     2.024    dss/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  dss/counter_instance/c_reg[1]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.091     1.636    dss/counter_instance/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 gest_sw/tmp_orario_completo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/count_sec/count_tmp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.183ns (46.309%)  route 0.212ns (53.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.593     1.506    gest_sw/CLK_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  gest_sw/tmp_orario_completo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  gest_sw/tmp_orario_completo_reg[5]/Q
                         net (fo=1, routed)           0.212     1.860    gest_sw/tmp_orario_completo_reg_n_0_[5]
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.042     1.902 r  gest_sw/count_tmp[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.902    crono/count_sec/D[4]
    SLICE_X5Y40          FDCE                                         r  crono/count_sec/count_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.865     2.023    crono/count_sec/CLK_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  crono/count_sec/count_tmp_reg[5]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X5Y40          FDCE (Hold_fdce_C_D)         0.107     1.630    crono/count_sec/count_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 crono/count_sec/count_tmp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/count_sec/count_tmp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.594     1.507    crono/count_sec/CLK_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  crono/count_sec/count_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.141     1.648 r  crono/count_sec/count_tmp_reg[1]/Q
                         net (fo=18, routed)          0.197     1.845    crono/count_sec/count_tmp_reg_n_0_[1]
    SLICE_X4Y41          LUT4 (Prop_lut4_I2_O)        0.042     1.887 r  crono/count_sec/count_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    crono/count_sec/count_tmp[1]_i_1_n_0
    SLICE_X4Y41          FDCE                                         r  crono/count_sec/count_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.865     2.023    crono/count_sec/CLK_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  crono/count_sec/count_tmp_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X4Y41          FDCE (Hold_fdce_C_D)         0.105     1.612    crono/count_sec/count_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 gest_sw/tmp_orario_completo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/count_min/count_tmp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.279%)  route 0.199ns (51.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    gest_sw/CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  gest_sw/tmp_orario_completo_reg[7]/Q
                         net (fo=1, routed)           0.199     1.850    crono/count_min/count_tmp_reg[1]_0[0]
    SLICE_X1Y43          LUT4 (Prop_lut4_I0_O)        0.045     1.895 r  crono/count_min/count_tmp[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    crono/count_min/count_tmp[1]_i_1__0_n_0
    SLICE_X1Y43          FDCE                                         r  crono/count_min/count_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.868     2.026    crono/count_min/CLK_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  crono/count_min/count_tmp_reg[1]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.092     1.618    crono/count_min/count_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 gest_sw/tmp_orario_completo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/count_hr/count_tmp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.949%)  route 0.210ns (53.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    gest_sw/CLK_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  gest_sw/tmp_orario_completo_reg[13]/Q
                         net (fo=1, routed)           0.210     1.861    crono/count_hr/count_tmp_reg[2]_0[0]
    SLICE_X1Y42          LUT4 (Prop_lut4_I0_O)        0.045     1.906 r  crono/count_hr/count_tmp[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.906    crono/count_hr/count_tmp[1]_i_1__1_n_0
    SLICE_X1Y42          FDCE                                         r  crono/count_hr/count_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    crono/count_hr/CLK_IBUF_BUFG
    SLICE_X1Y42          FDCE                                         r  crono/count_hr/count_tmp_reg[1]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.091     1.616    crono/count_hr/count_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41     crono/count_hr/count_tmp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42     crono/count_hr/count_tmp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41     crono/count_hr/count_tmp_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42     crono/count_hr/count_tmp_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40     crono/count_hr/count_tmp_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42     crono/count_min/count_tmp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43     crono/count_min/count_tmp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41     crono/count_min/count_tmp_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42     crono/count_min/count_tmp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     crono/count_hr/count_tmp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     crono/count_hr/count_tmp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     crono/count_hr/count_tmp_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     crono/count_hr/count_tmp_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     crono/count_hr/count_tmp_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     crono/count_hr/count_tmp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     crono/count_hr/count_tmp_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     crono/count_hr/count_tmp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     crono/count_hr/count_tmp_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     crono/count_hr/count_tmp_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     crono/count_hr/count_tmp_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     crono/count_hr/count_tmp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     crono/count_hr/count_tmp_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     crono/count_hr/count_tmp_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     crono/count_hr/count_tmp_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     crono/count_hr/count_tmp_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     crono/count_hr/count_tmp_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     crono/count_hr/count_tmp_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     crono/count_hr/count_tmp_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40     crono/count_hr/count_tmp_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crono/count_min/count_tmp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.319ns  (logic 4.603ns (44.611%)  route 5.716ns (55.389%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    crono/count_min/CLK_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  crono/count_min/count_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.647 r  crono/count_min/count_tmp_reg[5]/Q
                         net (fo=18, routed)          1.359     7.006    crono/count_min/count_tmp_reg_n_0_[5]
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.153     7.159 r  crono/count_min/cathodes_out_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.517     7.676    crono/count_min/cathodes_out_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.331     8.007 r  crono/count_min/cathodes_out_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.725     8.732    crono/count_hr/cathodes_out[0]
    SLICE_X1Y40          LUT4 (Prop_lut4_I3_O)        0.124     8.856 r  crono/count_hr/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.115    11.970    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    15.510 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.510    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/count_min/count_tmp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.182ns  (logic 4.763ns (46.783%)  route 5.419ns (53.217%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    crono/count_min/CLK_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  crono/count_min/count_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.419     5.610 r  crono/count_min/count_tmp_reg[4]/Q
                         net (fo=18, routed)          1.448     7.057    crono/count_min/count_tmp_reg_n_0_[4]
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.297     7.354 r  crono/count_min/cathodes_out_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.354    crono/count_min/cathodes_out_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y43          MUXF7 (Prop_muxf7_I0_O)      0.212     7.566 r  crono/count_min/cathodes_out_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.260     8.827    crono/count_hr/cathodes_out[5]
    SLICE_X0Y40          LUT5 (Prop_lut5_I2_O)        0.299     9.126 r  crono/count_hr/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.711    11.836    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    15.373 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.373    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/count_min/count_tmp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.658ns  (logic 4.600ns (47.623%)  route 5.059ns (52.377%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    crono/count_min/CLK_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  crono/count_min/count_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.647 r  crono/count_min/count_tmp_reg[5]/Q
                         net (fo=18, routed)          1.359     7.006    crono/count_min/count_tmp_reg_n_0_[5]
    SLICE_X2Y42          LUT5 (Prop_lut5_I3_O)        0.153     7.159 r  crono/count_min/cathodes_out_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.421     7.580    crono/count_min/cathodes_out_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.331     7.911 r  crono/count_min/cathodes_out_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.814     8.725    crono/count_hr/cathodes_out[3]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     8.849 r  crono/count_hr/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.464    11.314    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    14.849 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.849    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/count_min/count_tmp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.288ns  (logic 4.632ns (49.867%)  route 4.656ns (50.133%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    crono/count_min/CLK_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  crono/count_min/count_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.647 r  crono/count_min/count_tmp_reg[2]/Q
                         net (fo=18, routed)          0.901     6.548    crono/count_min/count_tmp_reg_n_0_[2]
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  crono/count_min/cathodes_out_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.672    crono/count_min/cathodes_out_OBUF[1]_inst_i_6_n_0
    SLICE_X3Y41          MUXF7 (Prop_muxf7_I1_O)      0.217     6.889 r  crono/count_min/cathodes_out_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.649     7.538    crono/count_hr/cathodes_out[1]
    SLICE_X3Y40          LUT5 (Prop_lut5_I2_O)        0.299     7.837 r  crono/count_hr/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.106    10.943    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    14.479 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.479    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/count_min/count_tmp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.849ns  (logic 4.614ns (52.138%)  route 4.235ns (47.862%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    crono/count_min/CLK_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  crono/count_min/count_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.647 r  crono/count_min/count_tmp_reg[5]/Q
                         net (fo=18, routed)          1.207     6.854    crono/count_min/count_tmp_reg_n_0_[5]
    SLICE_X1Y43          LUT5 (Prop_lut5_I4_O)        0.124     6.978 r  crono/count_min/cathodes_out_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.978    crono/count_min/cathodes_out_OBUF[4]_inst_i_6_n_0
    SLICE_X1Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     7.195 r  crono/count_min/cathodes_out_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.649     7.844    crono/count_hr/cathodes_out[4]
    SLICE_X1Y42          LUT5 (Prop_lut5_I2_O)        0.299     8.143 r  crono/count_hr/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.379    10.522    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    14.040 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.040    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/count_min/count_tmp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.792ns  (logic 4.592ns (52.227%)  route 4.200ns (47.773%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    crono/count_min/CLK_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  crono/count_min/count_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.647 f  crono/count_min/count_tmp_reg[0]/Q
                         net (fo=14, routed)          1.182     6.829    crono/count_min/Q[0]
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124     6.953 r  crono/count_min/cathodes_out_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.953    crono/count_min/cathodes_out_OBUF[2]_inst_i_5_n_0
    SLICE_X2Y43          MUXF7 (Prop_muxf7_I0_O)      0.209     7.162 r  crono/count_min/cathodes_out_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.950     8.112    crono/count_hr/cathodes_out[2]_1
    SLICE_X1Y41          LUT5 (Prop_lut5_I2_O)        0.297     8.409 r  crono/count_hr/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.068    10.477    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    13.982 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.982    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.751ns  (logic 4.264ns (48.728%)  route 4.487ns (51.272%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.638     5.190    dss/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  dss/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.419     5.609 r  dss/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          1.363     6.972    dss/counter_instance/c_reg[2]_0
    SLICE_X0Y42          LUT3 (Prop_lut3_I2_O)        0.299     7.271 r  dss/counter_instance/anodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.124    10.394    anodes_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    13.940 r  anodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.940    anodes_out[2]
    T9                                                                r  anodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/count_min/count_tmp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 4.366ns (51.264%)  route 4.151ns (48.736%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    crono/count_min/CLK_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  crono/count_min/count_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.647 r  crono/count_min/count_tmp_reg[5]/Q
                         net (fo=18, routed)          1.243     6.889    crono/count_min/count_tmp_reg_n_0_[5]
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     7.013 r  crono/count_min/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.805     7.818    crono/count_min/cathodes_out_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  crono/count_min/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.433     8.375    crono/count_hr/cathodes_out[6]
    SLICE_X0Y42          LUT5 (Prop_lut5_I2_O)        0.124     8.499 r  crono/count_hr/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.671    10.170    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    13.708 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.708    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.135ns  (logic 4.494ns (55.243%)  route 3.641ns (44.757%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.638     5.190    dss/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  dss/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.419     5.609 r  dss/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          1.363     6.972    dss/counter_instance/c_reg[2]_0
    SLICE_X0Y42          LUT3 (Prop_lut3_I0_O)        0.327     7.299 r  dss/counter_instance/cathodes_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.278     9.577    cathodes_out_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.748    13.325 r  cathodes_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.325    cathodes_out[7]
    H15                                                               r  cathodes_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.725ns  (logic 4.368ns (56.544%)  route 3.357ns (43.456%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.638     5.190    dss/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  dss/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  dss/counter_instance/c_reg[0]/Q
                         net (fo=29, routed)          1.283     6.929    dss/counter_instance/c_reg[0]_0
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.154     7.083 r  dss/counter_instance/anodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.074     9.157    anodes_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.758    12.915 r  anodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.915    anodes_out[1]
    J18                                                               r  anodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dss/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.422ns (70.380%)  route 0.598ns (29.620%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    dss/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  dss/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  dss/counter_instance/c_reg[0]/Q
                         net (fo=29, routed)          0.235     1.885    dss/counter_instance/c_reg[0]_0
    SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.045     1.930 r  dss/counter_instance/anodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.364     2.294    anodes_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.236     3.529 r  anodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.529    anodes_out[4]
    P14                                                               r  anodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.393ns (66.549%)  route 0.700ns (33.451%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.595     1.508    dss/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  dss/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  dss/counter_instance/c_reg[1]/Q
                         net (fo=18, routed)          0.197     1.846    crono/count_hr/cathodes_out[2]_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.045     1.891 r  crono/count_hr/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.394    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.601 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.601    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/count_sec/count_tmp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.470ns (70.044%)  route 0.629ns (29.956%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.594     1.507    crono/count_sec/CLK_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  crono/count_sec/count_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     1.648 f  crono/count_sec/count_tmp_reg[3]/Q
                         net (fo=18, routed)          0.169     1.817    crono/count_sec/count_tmp_reg_n_0_[3]
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.045     1.862 r  crono/count_sec/cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.122     1.984    crono/count_hr/cathodes_out[6]_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.045     2.029 r  crono/count_hr/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.339     2.367    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.606 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.606    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.554ns (67.859%)  route 0.736ns (32.141%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.595     1.508    dss/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  dss/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  dss/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          0.239     1.875    dss/counter_instance/c_reg[2]_0
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.105     1.980 r  dss/counter_instance/anodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.497     2.477    anodes_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.321     3.798 r  anodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.798    anodes_out[1]
    J18                                                               r  anodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.500ns (64.334%)  route 0.832ns (35.666%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    dss/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  dss/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  dss/counter_instance/c_reg[0]/Q
                         net (fo=29, routed)          0.235     1.885    dss/counter_instance/c_reg[0]_0
    SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.045     1.930 r  dss/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.527    anodes_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.314     3.841 r  anodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.841    anodes_out[0]
    J17                                                               r  anodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.433ns (61.359%)  route 0.902ns (38.641%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    dss/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  dss/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  dss/counter_instance/c_reg[0]/Q
                         net (fo=29, routed)          0.244     1.894    dss/counter_instance/c_reg[0]_0
    SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.045     1.939 r  dss/counter_instance/anodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.658     2.597    anodes_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     3.844 r  anodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.844    anodes_out[3]
    J14                                                               r  anodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.487ns (62.917%)  route 0.876ns (37.083%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    dss/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  dss/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  dss/counter_instance/c_reg[0]/Q
                         net (fo=29, routed)          0.244     1.894    dss/counter_instance/c_reg[0]_0
    SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.046     1.940 r  dss/counter_instance/anodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.632     2.573    anodes_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.300     3.873 r  anodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.873    anodes_out[5]
    T14                                                               r  anodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/count_hr/count_tmp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.450ns (59.199%)  route 0.999ns (40.801%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    crono/count_hr/CLK_IBUF_BUFG
    SLICE_X1Y42          FDCE                                         r  crono/count_hr/count_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  crono/count_hr/count_tmp_reg[1]/Q
                         net (fo=11, routed)          0.168     1.819    crono/count_hr/count_tmp_reg_n_0_[1]
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.045     1.864 r  crono/count_hr/cathodes_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.137     2.001    crono/count_hr/cathodes_out_OBUF[4]_inst_i_2_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.045     2.046 r  crono/count_hr/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.693     2.740    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.958 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.958    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.422ns (57.817%)  route 1.038ns (42.183%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.595     1.508    dss/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  dss/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  dss/counter_instance/c_reg[1]/Q
                         net (fo=18, routed)          0.367     2.017    crono/count_hr/cathodes_out[2]_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.045     2.062 r  crono/count_hr/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.670     2.732    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.969 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.969    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.492ns (60.647%)  route 0.968ns (39.353%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    dss/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  dss/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  dss/counter_instance/c_reg[0]/Q
                         net (fo=29, routed)          0.371     2.021    dss/counter_instance/c_reg[0]_0
    SLICE_X0Y42          LUT3 (Prop_lut3_I1_O)        0.042     2.063 r  dss/counter_instance/cathodes_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.660    cathodes_out_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.309     3.969 r  cathodes_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.969    cathodes_out[7]
    H15                                                               r  cathodes_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            crono/count_min/count_tmp_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.927ns  (logic 1.477ns (29.969%)  route 3.451ns (70.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=67, routed)          3.451     4.927    crono/count_min/SR[0]
    SLICE_X1Y43          FDCE                                         f  crono/count_min/count_tmp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.522     4.894    crono/count_min/CLK_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  crono/count_min/count_tmp_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            crono/count_min/count_tmp_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.477ns (31.811%)  route 3.165ns (68.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=67, routed)          3.165     4.642    crono/count_min/SR[0]
    SLICE_X3Y42          FDCE                                         f  crono/count_min/count_tmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.521     4.893    crono/count_min/CLK_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  crono/count_min/count_tmp_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            crono/count_min/count_tmp_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.477ns (31.811%)  route 3.165ns (68.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=67, routed)          3.165     4.642    crono/count_min/SR[0]
    SLICE_X2Y42          FDCE                                         f  crono/count_min/count_tmp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.521     4.893    crono/count_min/CLK_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  crono/count_min/count_tmp_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            crono/div/count_for_division.counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.477ns (33.073%)  route 2.988ns (66.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=67, routed)          2.988     4.465    crono/div/SR[0]
    SLICE_X6Y44          FDRE                                         r  crono/div/count_for_division.counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.520     4.892    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  crono/div/count_for_division.counter_reg[25]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            crono/div/count_for_division.counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.477ns (33.073%)  route 2.988ns (66.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=67, routed)          2.988     4.465    crono/div/SR[0]
    SLICE_X6Y44          FDRE                                         r  crono/div/count_for_division.counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.520     4.892    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  crono/div/count_for_division.counter_reg[26]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            crono/div/count_for_division.counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.477ns (34.131%)  route 2.850ns (65.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=67, routed)          2.850     4.327    crono/div/SR[0]
    SLICE_X7Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.520     4.892    crono/div/CLK_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            crono/div/count_for_division.counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.477ns (34.131%)  route 2.850ns (65.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=67, routed)          2.850     4.327    crono/div/SR[0]
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.520     4.892    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[21]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            crono/div/count_for_division.counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.477ns (34.131%)  route 2.850ns (65.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=67, routed)          2.850     4.327    crono/div/SR[0]
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.520     4.892    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[22]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            crono/div/count_for_division.counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.477ns (34.131%)  route 2.850ns (65.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=67, routed)          2.850     4.327    crono/div/SR[0]
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.520     4.892    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[23]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            crono/div/count_for_division.counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.477ns (34.131%)  route 2.850ns (65.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=67, routed)          2.850     4.327    crono/div/SR[0]
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.520     4.892    crono/div/CLK_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  crono/div/count_for_division.counter_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SET_SWITCH[1]
                            (input port)
  Destination:            gest_sw/tmp_orario_completo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.252ns (40.942%)  route 0.364ns (59.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SET_SWITCH[1] (IN)
                         net (fo=0)                   0.000     0.000    SET_SWITCH[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SET_SWITCH_IBUF[1]_inst/O
                         net (fo=3, routed)           0.364     0.616    gest_sw/tmp_orario_completo_reg[4]_0[2]
    SLICE_X0Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    gest_sw/CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[7]/C

Slack:                    inf
  Source:                 SET_SWITCH[2]
                            (input port)
  Destination:            gest_sw/tmp_orario_completo_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.238ns (37.362%)  route 0.399ns (62.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SET_SWITCH[2] (IN)
                         net (fo=0)                   0.000     0.000    SET_SWITCH[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SET_SWITCH_IBUF[2]_inst/O
                         net (fo=3, routed)           0.399     0.637    gest_sw/tmp_orario_completo_reg[4]_0[3]
    SLICE_X0Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    gest_sw/CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[8]/C

Slack:                    inf
  Source:                 SET_SWITCH[5]
                            (input port)
  Destination:            gest_sw/tmp_orario_completo_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.259ns (39.650%)  route 0.394ns (60.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SET_SWITCH[5] (IN)
                         net (fo=0)                   0.000     0.000    SET_SWITCH[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SET_SWITCH_IBUF[5]_inst/O
                         net (fo=2, routed)           0.394     0.653    gest_sw/tmp_orario_completo_reg[4]_0[0]
    SLICE_X0Y40          FDRE                                         r  gest_sw/tmp_orario_completo_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    gest_sw/CLK_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  gest_sw/tmp_orario_completo_reg[11]/C

Slack:                    inf
  Source:                 SET_SWITCH[1]
                            (input port)
  Destination:            gest_sw/tmp_orario_completo_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.252ns (37.614%)  route 0.418ns (62.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SET_SWITCH[1] (IN)
                         net (fo=0)                   0.000     0.000    SET_SWITCH[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SET_SWITCH_IBUF[1]_inst/O
                         net (fo=3, routed)           0.418     0.670    gest_sw/tmp_orario_completo_reg[4]_0[2]
    SLICE_X1Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    gest_sw/CLK_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[13]/C

Slack:                    inf
  Source:                 SET_SWITCH[5]
                            (input port)
  Destination:            gest_sw/tmp_orario_completo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.259ns (38.216%)  route 0.418ns (61.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SET_SWITCH[5] (IN)
                         net (fo=0)                   0.000     0.000    SET_SWITCH[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SET_SWITCH_IBUF[5]_inst/O
                         net (fo=2, routed)           0.418     0.677    gest_sw/tmp_orario_completo_reg[4]_0[0]
    SLICE_X5Y39          FDRE                                         r  gest_sw/tmp_orario_completo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.864     2.022    gest_sw/CLK_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  gest_sw/tmp_orario_completo_reg[5]/C

Slack:                    inf
  Source:                 SET_SWITCH[2]
                            (input port)
  Destination:            gest_sw/tmp_orario_completo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.238ns (34.463%)  route 0.453ns (65.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SET_SWITCH[2] (IN)
                         net (fo=0)                   0.000     0.000    SET_SWITCH[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SET_SWITCH_IBUF[2]_inst/O
                         net (fo=3, routed)           0.453     0.691    gest_sw/tmp_orario_completo_reg[4]_0[3]
    SLICE_X5Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.865     2.023    gest_sw/CLK_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            dss/clk_filter/count_for_division.counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.245ns (32.249%)  route 0.514ns (67.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_IBUF_inst/O
                         net (fo=67, routed)          0.514     0.758    dss/clk_filter/SR[0]
    SLICE_X3Y37          FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.864     2.022    dss/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[11]/C

Slack:                    inf
  Source:                 IMPOSTA_MIN
                            (input port)
  Destination:            gest_sw/tmp_orario_completo_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.289ns (37.491%)  route 0.482ns (62.509%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  IMPOSTA_MIN (IN)
                         net (fo=0)                   0.000     0.000    IMPOSTA_MIN
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  IMPOSTA_MIN_IBUF_inst/O
                         net (fo=2, routed)           0.407     0.654    gest_sw/IMPOSTA_MIN_IBUF
    SLICE_X0Y41          LUT2 (Prop_lut2_I0_O)        0.042     0.696 r  gest_sw/tmp_orario_completo[11]_i_1/O
                         net (fo=6, routed)           0.075     0.771    gest_sw/tmp_orario_completo[11]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    gest_sw/CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[10]/C

Slack:                    inf
  Source:                 IMPOSTA_MIN
                            (input port)
  Destination:            gest_sw/tmp_orario_completo_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.289ns (37.491%)  route 0.482ns (62.509%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  IMPOSTA_MIN (IN)
                         net (fo=0)                   0.000     0.000    IMPOSTA_MIN
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  IMPOSTA_MIN_IBUF_inst/O
                         net (fo=2, routed)           0.407     0.654    gest_sw/IMPOSTA_MIN_IBUF
    SLICE_X0Y41          LUT2 (Prop_lut2_I0_O)        0.042     0.696 r  gest_sw/tmp_orario_completo[11]_i_1/O
                         net (fo=6, routed)           0.075     0.771    gest_sw/tmp_orario_completo[11]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    gest_sw/CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[6]/C

Slack:                    inf
  Source:                 IMPOSTA_MIN
                            (input port)
  Destination:            gest_sw/tmp_orario_completo_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.289ns (37.491%)  route 0.482ns (62.509%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  IMPOSTA_MIN (IN)
                         net (fo=0)                   0.000     0.000    IMPOSTA_MIN
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  IMPOSTA_MIN_IBUF_inst/O
                         net (fo=2, routed)           0.407     0.654    gest_sw/IMPOSTA_MIN_IBUF
    SLICE_X0Y41          LUT2 (Prop_lut2_I0_O)        0.042     0.696 r  gest_sw/tmp_orario_completo[11]_i_1/O
                         net (fo=6, routed)           0.075     0.771    gest_sw/tmp_orario_completo[11]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    gest_sw/CLK_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  gest_sw/tmp_orario_completo_reg[7]/C





