module rom_1_7_128_84(address, q );

input [6 : 0] address;
wire [6 : 0] address;
output q;
wire q;

mux_128u_7u mux0 (.a({ 63'b111111111111111111111111111111111111111111111111111111111111111, 1'b0, 31'b1111111111111111111111111111111, 1'b0, 15'b111111111111111, 1'b0, 7'b1111111, 1'b0, 3'b111, 1'b0, 4'b1111 }), .b({ address[6], address[5], address[4], address[3], address[2], address[1], address[0] }), .d(q));

endmodule

