	; Module start
	.compiler_version	"TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler v1.1r8 Build 22011964"
	.compiler_invocation	"ctc -f cc8168a --dep-file=BasicSw/Mcal/generate/src/Dma_PBcfg.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc38x -D__CPU_TC38X__ --core=tc1.6.2 --fp-model=+float -D__CPU__=tc38x -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\AppSw -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\AppSw\\\\Infra -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\AppSw\\\\Infra\\\\Cfg_Ssw -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\AppSw\\\\Infra\\\\Cfg_Ssw\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\AppSw\\\\TestSw -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\AppSw\\\\TestSw\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Include -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Include\\\\HAL -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Include\\\\application -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Source -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Source\\\\configuration_files -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Source\\\\container_files -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Source\\\\container_files\\\\bms_scripts -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\Source\\\\otap_files -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\WBMS_Interface_Lib-Rel2.2.0 -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\WBMS_Interface_Lib-Rel2.2.0\\\\API -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Adi\\\\WBMS_Interface_Lib-Rel2.2.0\\\\Include -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Cmic -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Pmic -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Cdd\\\\Pmic\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Autosar_Srv -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Autosar_Srv\\\\AS422 -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Integration -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Platform -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Sfr -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Sfr\\\\TC38xA -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Sfr\\\\TC38xA\\\\_Reg -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Adc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Adc\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Can_17_McmCan -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Can_17_McmCan\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Dio -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Dio\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Dma -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Dma\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\FlsLoader -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\FlsLoader\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Fls_17_Dmu -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Fls_17_Dmu\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Gpt -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Gpt\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Icu_17_TimerIp -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Icu_17_TimerIp\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Irq -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Irq\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Lin_17_AscLin -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Lin_17_AscLin\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\McalLib -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\McalLib\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\McalLib\\\\inc\\\\AS422 -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Mcu -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Mcu\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Port -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Port\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Spi -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Spi\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssw -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssw\\\\inc -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Mcal -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Mcal\\\\generate -IC:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Mcal\\\\generate\\\\inc -g2 -w544 -w557 -t4 --language=+volatile -N0 -O0 -Y0 -Z0 --compact-max-size=200 --misrac-version=2004 -o BasicSw/Mcal/generate/src/Dma_PBcfg.src ../BasicSw/Mcal/generate/src/Dma_PBcfg.c"
	.compiler_name		"ctc"
	;source	'../BasicSw/Mcal/generate/src/Dma_PBcfg.c'

	
$TC162
	
	.sdecl	'.rodata.Dma_PBcfg.Dma_kChannel_2_TcsConfigRoot',data,rom,cluster('Dma_kChannel_2_TcsConfigRoot')
	.sect	'.rodata.Dma_PBcfg.Dma_kChannel_2_TcsConfigRoot'
	.align	4
Dma_kChannel_2_TcsConfigRoot:	.type	object
	.size	Dma_kChannel_2_TcsConfigRoot,16
	.space	8
	.word	136
	.space	4
	.sdecl	'.rodata.Dma_PBcfg.Dma_kChannel_3_TcsConfigRoot',data,rom,cluster('Dma_kChannel_3_TcsConfigRoot')
	.sect	'.rodata.Dma_PBcfg.Dma_kChannel_3_TcsConfigRoot'
	.align	4
Dma_kChannel_3_TcsConfigRoot:	.type	object
	.size	Dma_kChannel_3_TcsConfigRoot,16
	.space	8
	.word	136
	.space	4
	.sdecl	'.rodata.Dma_PBcfg.Dma_kChannel_5_TcsConfigRoot',data,rom,cluster('Dma_kChannel_5_TcsConfigRoot')
	.sect	'.rodata.Dma_PBcfg.Dma_kChannel_5_TcsConfigRoot'
	.align	4
Dma_kChannel_5_TcsConfigRoot:	.type	object
	.size	Dma_kChannel_5_TcsConfigRoot,16
	.space	8
	.word	136
	.space	4
	.sdecl	'.rodata.Dma_PBcfg.Dma_kChannel_6_TcsConfigRoot',data,rom,cluster('Dma_kChannel_6_TcsConfigRoot')
	.sect	'.rodata.Dma_PBcfg.Dma_kChannel_6_TcsConfigRoot'
	.align	4
Dma_kChannel_6_TcsConfigRoot:	.type	object
	.size	Dma_kChannel_6_TcsConfigRoot,16
	.space	8
	.word	136
	.space	4
	.sdecl	'.rodata.Dma_PBcfg.Dma_kChConfigRoot_Core0',data,rom,cluster('Dma_kChConfigRoot_Core0')
	.sect	'.rodata.Dma_PBcfg.Dma_kChConfigRoot_Core0'
	.align	4
Dma_kChConfigRoot_Core0:	.type	object
	.size	Dma_kChConfigRoot_Core0,80
	.word	Dma_kChannel_2_TcsConfigRoot
	.space	8
	.byte	2
	.space	7
	.word	Dma_kChannel_3_TcsConfigRoot
	.space	8
	.byte	3
	.space	7
	.word	Dma_kChannel_5_TcsConfigRoot
	.space	8
	.byte	5
	.space	7
	.word	Dma_kChannel_6_TcsConfigRoot
	.space	8
	.byte	6
	.space	7
	.sdecl	'.rodata.Dma_PBcfg.Dma_ChConfigRootCore0',data,rom,cluster('Dma_ChConfigRootCore0')
	.sect	'.rodata.Dma_PBcfg.Dma_ChConfigRootCore0'
	.align	4
Dma_ChConfigRootCore0:	.type	object
	.size	Dma_ChConfigRootCore0,8
	.word	Dma_kChConfigRoot_Core0
	.byte	4
	.space	3
	.sdecl	'.rodata.Dma_PBcfg.Dma_Config',data,rom,cluster('Dma_Config')
	.sect	'.rodata.Dma_PBcfg.Dma_Config'
	.global	Dma_Config
	.align	4
Dma_Config:	.type	object
	.size	Dma_Config,320
	.word	Dma_ChConfigRootCore0
	.space	20
	.word	-1,-1,-1,-1
	.byte	1,1,1,1,255,255,255,255
	.space	2
	.byte	1
	.space	1
	.byte	255,255,2
	.space	1
	.byte	3
	.space	1
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255,255,255,255,255,255,255
	.byte	255,255
	.space	16
	.byte	4
	.space	3
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L3:
	.word	1475
	.half	3
	.word	.L4
	.byte	4
.L2:
	.byte	1
	.byte	'../BasicSw/Mcal/generate/src/Dma_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1
	.word	.L5
	.byte	2,1,3
	.word	206
	.byte	4
	.byte	'__codeptr',0,1,1,1
	.word	208
	.byte	5
	.byte	'unsigned char',0,1,8,4
	.byte	'uint8',0,2,105,29
	.word	231
	.byte	5
	.byte	'unsigned short int',0,2,7,4
	.byte	'uint16',0,2,109,29
	.word	262
	.byte	5
	.byte	'unsigned long int',0,4,7,4
	.byte	'uint32',0,2,113,29
	.word	299
	.byte	5
	.byte	'unsigned int',0,4,7,4
	.byte	'unsigned_int',0,3,75,22
	.word	335
	.byte	6,1,1,7
	.word	231
	.byte	7
	.word	299
	.byte	0,3
	.word	372
	.byte	4
	.byte	'Dma_MoveEngineErrorNotificationPtrType',0,4,178,1,16
	.word	386
	.byte	4
	.byte	'Dma_ChannelNotificationPtrType',0,4,186,1,16
	.word	386
	.byte	3
	.word	299
	.byte	8,4,202,1,9,16,9
	.byte	'DmaSourceAddress',0
	.word	479
	.byte	4,2,35,0,9
	.byte	'DmaDestinationAddress',0
	.word	479
	.byte	4,2,35,4,9
	.byte	'DmaAddressInterruptControl',0
	.word	299
	.byte	4,2,35,8,9
	.byte	'DmaChannelConfig',0
	.word	299
	.byte	4,2,35,12,0,4
	.byte	'Dma_TransactionCtrlSetType',0,4,219,1,3
	.word	484
	.byte	10
	.word	484
	.byte	3
	.word	646
	.byte	8,4,227,1,9,20,9
	.byte	'DmaChTCSPtr',0
	.word	651
	.byte	4,2,35,0,9
	.byte	'DmaChNotifPtr',0
	.word	439
	.byte	4,2,35,4,9
	.byte	'DmaTsrConfig',0
	.word	299
	.byte	4,2,35,8,9
	.byte	'DmaChNumber',0
	.word	231
	.byte	1,2,35,12,9
	.byte	'DmaChHwPartitionConfig',0
	.word	231
	.byte	1,2,35,13,9
	.byte	'DmaMEErrorNotifPtr',0
	.word	391
	.byte	4,2,35,16,0,4
	.byte	'Dma_ChConfigType',0,4,235,1,3
	.word	656
	.byte	3
	.word	372
	.byte	3
	.word	372
	.byte	11,16
	.word	299
	.byte	12,3,0,11,4
	.word	231
	.byte	12,3,0,8,4,241,1,9,20,9
	.byte	'DmaHwResourceBusMasterAccess',0
	.word	846
	.byte	16,2,35,0,9
	.byte	'DmaHwResourceMode',0
	.word	855
	.byte	4,2,35,16,0,4
	.byte	'Dma_ResourcePartitionConfigType',0,4,248,1,3
	.word	864
	.byte	10
	.word	656
	.byte	3
	.word	977
	.byte	8,4,128,2,9,8,9
	.byte	'DmaChConfigPtr',0
	.word	982
	.byte	4,2,35,0,9
	.byte	'DmaNumberofChConfiguredPerCore',0
	.word	231
	.byte	1,2,35,4,0,4
	.byte	'Dma_CoreSpecificChConfigType',0,4,135,2,3
	.word	987
	.byte	8,4,140,2,9,2,9
	.byte	'Dma_ChannelConfIndexMap',0
	.word	231
	.byte	1,2,35,0,9
	.byte	'Dma_ChannelCoreMap',0
	.word	231
	.byte	1,2,35,1,0,4
	.byte	'Dma_ChannelMapType',0,4,149,2,3
	.word	1096
	.byte	10
	.word	987
	.byte	3
	.word	1192
	.byte	11,16
	.word	1197
	.byte	12,3,0,11,8
	.word	299
	.byte	12,1,0,11,128,2
	.word	1096
	.byte	12,127,0,8,4,159,2,9,192,2,9
	.byte	'DmaCoreConfigPtr',0
	.word	1202
	.byte	16,2,35,0,9
	.byte	'DmaMovEngErr',0
	.word	1211
	.byte	8,2,35,16,9
	.byte	'DmaHwResourcePartition',0
	.word	864
	.byte	20,2,35,24,9
	.byte	'Dma_ChannelMaps',0
	.word	1220
	.byte	128,2,2,35,44,9
	.byte	'DmaChTrlEnabled',0
	.word	846
	.byte	16,3,35,172,2,9
	.byte	'DmaTotalChConfigured',0
	.word	231
	.byte	1,3,35,188,2,0,4
	.byte	'Dma_ConfigType',0,4,181,2,3
	.word	1230
.L20:
	.byte	10
	.word	1230
	.byte	11,16
	.word	484
	.byte	12,0,0
.L21:
	.byte	10
	.word	1430
.L22:
	.byte	10
	.word	1430
.L23:
	.byte	10
	.word	1430
.L24:
	.byte	10
	.word	1430
	.byte	11,80
	.word	656
	.byte	12,3,0
.L25:
	.byte	10
	.word	1459
.L26:
	.byte	10
	.word	987
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L4:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,0,0,3,15,0,73,19,0,0,4,22,0,3,8,58,15,59,15
	.byte	57,15,73,19,0,0,5,36,0,3,8,11,15,62,15,0,0,6,21,1,54,15,39,12,0,0,7,5,0,73,19,0,0,8,19,1,58,15,59,15,57
	.byte	15,11,15,0,0,9,13,0,3,8,73,19,11,15,56,9,0,0,10,38,0,73,19,0,0,11,1,1,11,15,73,19,0,0,12,33,0,47,15,0
	.byte	0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L5:
	.word	.L28-.L27
.L27:
	.half	3
	.word	.L30-.L29
.L29:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'C:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Platform',0
	.byte	'C:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\McalLib\\\\inc',0
	.byte	'C:\\\\WORK\\\\Aurix-Workspace_JG_TSW\\\\JG_TSW\\\\JG_TSW\\\\BasicSw\\\\Infra\\\\Ssc\\\\Dma\\\\inc',0
	.byte	0
	.byte	'../BasicSw/Mcal/generate/src/Dma_PBcfg.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Mcal_Compiler.h',0,2,0,0
	.byte	'Dma.h',0,3,0,0,0
.L30:
.L28:
	.sdecl	'.debug_info',debug,cluster('Dma_Config')
	.sect	'.debug_info'
.L6:
	.word	231
	.half	3
	.word	.L7
	.byte	4,1
	.byte	'../BasicSw/Mcal/generate/src/Dma_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Dma_Config',0,1,197,3,22
	.word	.L20
	.byte	1,5,3
	.word	Dma_Config
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Dma_Config')
	.sect	'.debug_abbrev'
.L7:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Dma_kChannel_2_TcsConfigRoot')
	.sect	'.debug_info'
.L8:
	.word	247
	.half	3
	.word	.L9
	.byte	4,1
	.byte	'../BasicSw/Mcal/generate/src/Dma_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Dma_kChannel_2_TcsConfigRoot',0,1,98,41
	.word	.L21
	.byte	5,3
	.word	Dma_kChannel_2_TcsConfigRoot
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Dma_kChannel_2_TcsConfigRoot')
	.sect	'.debug_abbrev'
.L9:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Dma_kChannel_3_TcsConfigRoot')
	.sect	'.debug_info'
.L10:
	.word	248
	.half	3
	.word	.L11
	.byte	4,1
	.byte	'../BasicSw/Mcal/generate/src/Dma_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Dma_kChannel_3_TcsConfigRoot',0,1,160,1,41
	.word	.L22
	.byte	5,3
	.word	Dma_kChannel_3_TcsConfigRoot
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Dma_kChannel_3_TcsConfigRoot')
	.sect	'.debug_abbrev'
.L11:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Dma_kChannel_5_TcsConfigRoot')
	.sect	'.debug_info'
.L12:
	.word	248
	.half	3
	.word	.L13
	.byte	4,1
	.byte	'../BasicSw/Mcal/generate/src/Dma_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Dma_kChannel_5_TcsConfigRoot',0,1,222,1,41
	.word	.L23
	.byte	5,3
	.word	Dma_kChannel_5_TcsConfigRoot
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Dma_kChannel_5_TcsConfigRoot')
	.sect	'.debug_abbrev'
.L13:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Dma_kChannel_6_TcsConfigRoot')
	.sect	'.debug_info'
.L14:
	.word	248
	.half	3
	.word	.L15
	.byte	4,1
	.byte	'../BasicSw/Mcal/generate/src/Dma_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Dma_kChannel_6_TcsConfigRoot',0,1,156,2,41
	.word	.L24
	.byte	5,3
	.word	Dma_kChannel_6_TcsConfigRoot
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Dma_kChannel_6_TcsConfigRoot')
	.sect	'.debug_abbrev'
.L15:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Dma_kChConfigRoot_Core0')
	.sect	'.debug_info'
.L16:
	.word	243
	.half	3
	.word	.L17
	.byte	4,1
	.byte	'../BasicSw/Mcal/generate/src/Dma_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Dma_kChConfigRoot_Core0',0,1,216,2,31
	.word	.L25
	.byte	5,3
	.word	Dma_kChConfigRoot_Core0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Dma_kChConfigRoot_Core0')
	.sect	'.debug_abbrev'
.L17:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Dma_ChConfigRootCore0')
	.sect	'.debug_info'
.L18:
	.word	241
	.half	3
	.word	.L19
	.byte	4,1
	.byte	'../BasicSw/Mcal/generate/src/Dma_PBcfg.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WORK\\Aurix-Workspace_JG_TSW\\JG_TSW\\JG_TSW\\TriCore Debug (TASKING)\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Dma_ChConfigRootCore0',0,1,155,3,43
	.word	.L26
	.byte	5,3
	.word	Dma_ChConfigRootCore0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Dma_ChConfigRootCore0')
	.sect	'.debug_abbrev'
.L19:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	; Module end
