module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h2c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hc):(1'h0)] wire4;
  input wire [(5'h10):(1'h0)] wire3;
  input wire [(2'h3):(1'h0)] wire2;
  input wire [(5'h11):(1'h0)] wire1;
  input wire [(5'h14):(1'h0)] wire0;
  wire [(3'h4):(1'h0)] wire9;
  wire signed [(5'h12):(1'h0)] wire8;
  wire [(3'h7):(1'h0)] wire7;
  wire [(3'h7):(1'h0)] wire6;
  wire [(3'h7):(1'h0)] wire5;
  assign y = {wire9, wire8, wire7, wire6, wire5, (1'h0)};
  assign wire5 = (^$unsigned(wire3));
  assign wire6 = $signed(($signed($signed((+wire5))) == (-({wire5} >> $unsigned(wire4)))));
  assign wire7 = (~|(wire5 ~^ wire3));
  assign wire8 = wire0;
  assign wire9 = $signed(wire0);
endmodule
