
../repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/__/__/external/hash/cmetrohash64.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <cmetrohash64_1>:
       0:	mov	ip, sp
       4:	sub	sp, sp, #96	; 0x60
       8:	str	ip, [sp]
       c:	str	lr, [sp, #4]
      10:	str	r4, [sp, #20]
      14:	str	r5, [sp, #24]
      18:	str	r6, [sp, #28]
      1c:	str	r7, [sp, #32]
      20:	str	r8, [sp, #36]	; 0x24
      24:	str	r9, [sp, #40]	; 0x28
      28:	str	sl, [sp, #44]	; 0x2c
      2c:	str	fp, [sp, #48]	; 0x30
      30:	ldr	ip, [ip, #4]
      34:	str	ip, [sp, #16]
      38:	ldr	ip, [sp]
      3c:	ldr	r1, [ip]
      40:	mov	sl, r0
      44:	add	fp, sl, r2
      48:	mov	ip, #0
      4c:	ldr	r4, [pc, #3248]	; d04 <cmetrohash64_1+0xd04>
      50:	ldr	r0, [r4]
      54:	ldr	r4, [r4, #4]
      58:	adds	lr, r1, r0
      5c:	adc	r4, ip, r4
      60:	mov	ip, lr
      64:	movw	r0, #37345	; 0x91e1
      68:	movt	r0, #51258	; 0xc83a
      6c:	umull	r1, r0, ip, r0
      70:	movw	ip, #37345	; 0x91e1
      74:	movt	ip, #51258	; 0xc83a
      78:	mla	ip, ip, r4, r0
      7c:	adds	r0, r1, r2
      80:	adc	ip, ip, r3
      84:	str	r0, [sp, #56]	; 0x38
      88:	str	ip, [sp, #60]	; 0x3c
      8c:	cmp	r3, #0
      90:	bne	a0 <cmetrohash64_1+0xa0>
      94:	cmp	r2, #32
      98:	bcs	a8 <cmetrohash64_1+0xa8>
      9c:	b	680 <cmetrohash64_1+0x680>
      a0:	cmp	r3, #0
      a4:	bls	680 <cmetrohash64_1+0x680>
      a8:	ldr	r3, [sp, #56]	; 0x38
      ac:	ldr	ip, [sp, #60]	; 0x3c
      b0:	str	r3, [sp, #64]	; 0x40
      b4:	str	ip, [sp, #68]	; 0x44
      b8:	str	r3, [sp, #72]	; 0x48
      bc:	str	ip, [sp, #76]	; 0x4c
      c0:	str	r3, [sp, #80]	; 0x50
      c4:	str	ip, [sp, #84]	; 0x54
      c8:	str	r3, [sp, #88]	; 0x58
      cc:	str	ip, [sp, #92]	; 0x5c
      d0:	mov	r0, sl
      d4:	ldrb	ip, [r0, #2]
      d8:	lsr	r1, ip, #16
      dc:	ldrb	r2, [r0, #1]
      e0:	orr	r3, r1, r2, lsr #24
      e4:	ldrb	r1, [r0, #3]
      e8:	orr	r4, r3, r1, lsr #8
      ec:	ldrb	r3, [r0, #4]
      f0:	orr	r3, r4, r3
      f4:	ldrb	r4, [r0, #5]
      f8:	orr	r4, r3, r4, lsl #8
      fc:	ldrb	r3, [r0, #6]
     100:	orr	r4, r4, r3, lsl #16
     104:	ldrb	r3, [r0, #7]
     108:	orr	r3, r4, r3, lsl #24
     10c:	ldrb	r0, [r0]
     110:	orr	r2, r0, r2, lsl #8
     114:	orr	ip, r2, ip, lsl #16
     118:	orr	ip, ip, r1, lsl #24
     11c:	ldr	r1, [sp, #64]	; 0x40
     120:	ldr	r0, [sp, #68]	; 0x44
     124:	movw	r2, #37345	; 0x91e1
     128:	movt	r2, #51258	; 0xc83a
     12c:	umull	r2, ip, ip, r2
     130:	movw	r4, #37345	; 0x91e1
     134:	movt	r4, #51258	; 0xc83a
     138:	mla	r3, r4, r3, ip
     13c:	adds	r8, r1, r2
     140:	adc	r6, r0, r3
     144:	str	r8, [sp, #64]	; 0x40
     148:	str	r6, [sp, #68]	; 0x44
     14c:	add	r4, sl, #8
     150:	mov	r2, #29
     154:	mov	r1, r6
     158:	mov	r0, r8
     15c:	bl	0 <__compcert_i64_shr>
     160:	mov	r5, r1
     164:	mov	r7, r0
     168:	mov	r2, #35	; 0x23
     16c:	mov	r1, r6
     170:	mov	r0, r8
     174:	bl	0 <__compcert_i64_shl>
     178:	orr	r1, r5, r1
     17c:	orr	ip, r7, r0
     180:	ldr	r0, [sp, #80]	; 0x50
     184:	ldr	r2, [sp, #84]	; 0x54
     188:	adds	r3, ip, r0
     18c:	adc	ip, r1, r2
     190:	str	r3, [sp, #64]	; 0x40
     194:	str	ip, [sp, #68]	; 0x44
     198:	ldrb	r0, [r4, #2]
     19c:	lsr	ip, r0, #16
     1a0:	ldrb	r3, [r4, #1]
     1a4:	orr	ip, ip, r3, lsr #24
     1a8:	ldrb	r2, [r4, #3]
     1ac:	orr	ip, ip, r2, lsr #8
     1b0:	ldrb	r1, [r4, #4]
     1b4:	orr	ip, ip, r1
     1b8:	ldrb	r1, [r4, #5]
     1bc:	orr	ip, ip, r1, lsl #8
     1c0:	ldrb	r1, [r4, #6]
     1c4:	orr	ip, ip, r1, lsl #16
     1c8:	ldrb	r1, [r4, #7]
     1cc:	orr	r1, ip, r1, lsl #24
     1d0:	ldrb	ip, [r4]
     1d4:	orr	r3, ip, r3, lsl #8
     1d8:	orr	r3, r3, r0, lsl #16
     1dc:	orr	r0, r3, r2, lsl #24
     1e0:	ldr	r2, [sp, #72]	; 0x48
     1e4:	ldr	r3, [sp, #76]	; 0x4c
     1e8:	movw	ip, #56283	; 0xdbdb
     1ec:	movt	ip, #34376	; 0x8648
     1f0:	umull	r0, ip, r0, ip
     1f4:	movw	r5, #56283	; 0xdbdb
     1f8:	movt	r5, #34376	; 0x8648
     1fc:	mla	ip, r5, r1, ip
     200:	adds	r5, r2, r0
     204:	adc	r6, r3, ip
     208:	str	r5, [sp, #72]	; 0x48
     20c:	str	r6, [sp, #76]	; 0x4c
     210:	add	r4, r4, #8
     214:	mov	r2, #29
     218:	mov	r1, r6
     21c:	mov	r0, r5
     220:	bl	0 <__compcert_i64_shr>
     224:	mov	r8, r1
     228:	mov	r7, r0
     22c:	mov	r2, #35	; 0x23
     230:	mov	r1, r6
     234:	mov	r0, r5
     238:	bl	0 <__compcert_i64_shl>
     23c:	orr	ip, r8, r1
     240:	orr	r3, r7, r0
     244:	ldr	r2, [sp, #88]	; 0x58
     248:	ldr	r0, [sp, #92]	; 0x5c
     24c:	adds	r3, r3, r2
     250:	adc	r0, ip, r0
     254:	str	r3, [sp, #72]	; 0x48
     258:	str	r0, [sp, #76]	; 0x4c
     25c:	ldrb	r0, [r4, #2]
     260:	lsr	r3, r0, #16
     264:	ldrb	r2, [r4, #1]
     268:	orr	r1, r3, r2, lsr #24
     26c:	ldrb	ip, [r4, #3]
     270:	orr	r3, r1, ip, lsr #8
     274:	ldrb	r1, [r4, #4]
     278:	orr	r1, r3, r1
     27c:	ldrb	r3, [r4, #5]
     280:	orr	r1, r1, r3, lsl #8
     284:	ldrb	r3, [r4, #6]
     288:	orr	r1, r1, r3, lsl #16
     28c:	ldrb	r3, [r4, #7]
     290:	orr	r3, r1, r3, lsl #24
     294:	ldrb	r1, [r4]
     298:	orr	r1, r1, r2, lsl #8
     29c:	orr	r0, r1, r0, lsl #16
     2a0:	orr	r1, r0, ip, lsl #24
     2a4:	ldr	r0, [sp, #80]	; 0x50
     2a8:	ldr	r2, [sp, #84]	; 0x54
     2ac:	movw	ip, #49211	; 0xc03b
     2b0:	movt	ip, #31710	; 0x7bde
     2b4:	umull	r1, ip, r1, ip
     2b8:	movw	r5, #49211	; 0xc03b
     2bc:	movt	r5, #31710	; 0x7bde
     2c0:	mla	r3, r5, r3, ip
     2c4:	adds	r5, r0, r1
     2c8:	adc	r6, r2, r3
     2cc:	str	r5, [sp, #80]	; 0x50
     2d0:	str	r6, [sp, #84]	; 0x54
     2d4:	add	r4, r4, #8
     2d8:	mov	r2, #29
     2dc:	mov	r1, r6
     2e0:	mov	r0, r5
     2e4:	bl	0 <__compcert_i64_shr>
     2e8:	mov	r8, r1
     2ec:	mov	r7, r0
     2f0:	mov	r2, #35	; 0x23
     2f4:	mov	r1, r6
     2f8:	mov	r0, r5
     2fc:	bl	0 <__compcert_i64_shl>
     300:	orr	r1, r8, r1
     304:	orr	ip, r7, r0
     308:	ldr	r2, [sp, #64]	; 0x40
     30c:	ldr	r3, [sp, #68]	; 0x44
     310:	adds	lr, ip, r2
     314:	adc	r2, r1, r3
     318:	mov	r3, lr
     31c:	str	r3, [sp, #80]	; 0x50
     320:	str	r2, [sp, #84]	; 0x54
     324:	ldrb	r3, [r4, #2]
     328:	lsr	r2, r3, #16
     32c:	ldrb	ip, [r4, #1]
     330:	orr	r2, r2, ip, lsr #24
     334:	ldrb	r0, [r4, #3]
     338:	orr	r1, r2, r0, lsr #8
     33c:	ldrb	r2, [r4, #4]
     340:	orr	r1, r1, r2
     344:	ldrb	r2, [r4, #5]
     348:	orr	r2, r1, r2, lsl #8
     34c:	ldrb	r1, [r4, #6]
     350:	orr	r2, r2, r1, lsl #16
     354:	ldrb	r1, [r4, #7]
     358:	orr	r1, r2, r1, lsl #24
     35c:	ldrb	r2, [r4]
     360:	orr	ip, r2, ip, lsl #8
     364:	orr	r2, ip, r3, lsl #16
     368:	orr	r0, r2, r0, lsl #24
     36c:	ldr	r2, [sp, #88]	; 0x58
     370:	ldr	ip, [sp, #92]	; 0x5c
     374:	movw	r3, #28837	; 0x70a5
     378:	movt	r3, #12120	; 0x2f58
     37c:	umull	r0, r3, r0, r3
     380:	movw	r5, #28837	; 0x70a5
     384:	movt	r5, #12120	; 0x2f58
     388:	mla	r1, r5, r1, r3
     38c:	adds	r7, r2, r0
     390:	adc	r5, ip, r1
     394:	str	r7, [sp, #88]	; 0x58
     398:	str	r5, [sp, #92]	; 0x5c
     39c:	add	sl, r4, #8
     3a0:	mov	r2, #29
     3a4:	mov	r1, r5
     3a8:	mov	r0, r7
     3ac:	bl	0 <__compcert_i64_shr>
     3b0:	mov	r4, r1
     3b4:	mov	r6, r0
     3b8:	mov	r2, #35	; 0x23
     3bc:	mov	r1, r5
     3c0:	mov	r0, r7
     3c4:	bl	0 <__compcert_i64_shl>
     3c8:	orr	r3, r4, r1
     3cc:	orr	r2, r6, r0
     3d0:	ldr	r0, [sp, #72]	; 0x48
     3d4:	ldr	ip, [sp, #76]	; 0x4c
     3d8:	adds	r2, r2, r0
     3dc:	adc	r3, r3, ip
     3e0:	str	r2, [sp, #88]	; 0x58
     3e4:	str	r3, [sp, #92]	; 0x5c
     3e8:	sub	r1, fp, #32
     3ec:	cmp	sl, r1
     3f0:	bls	d0 <cmetrohash64_1+0xd0>
     3f4:	ldr	r4, [sp, #64]	; 0x40
     3f8:	ldr	r1, [sp, #68]	; 0x44
     3fc:	adds	r2, r4, r2
     400:	adc	r1, r1, r3
     404:	movw	r3, #37345	; 0x91e1
     408:	movt	r3, #51258	; 0xc83a
     40c:	umull	r2, r3, r2, r3
     410:	movw	r4, #37345	; 0x91e1
     414:	movt	r4, #51258	; 0xc83a
     418:	mla	r3, r4, r1, r3
     41c:	adds	r7, r2, r0
     420:	adc	r6, r3, ip
     424:	mov	r2, #33	; 0x21
     428:	mov	r1, r6
     42c:	mov	r0, r7
     430:	bl	0 <__compcert_i64_shr>
     434:	mov	r4, r1
     438:	mov	r5, r0
     43c:	mov	r2, #31
     440:	mov	r1, r6
     444:	mov	r0, r7
     448:	bl	0 <__compcert_i64_shl>
     44c:	orr	r1, r4, r1
     450:	orr	r0, r5, r0
     454:	ldr	r3, [sp, #80]	; 0x50
     458:	ldr	r2, [sp, #84]	; 0x54
     45c:	movw	ip, #56283	; 0xdbdb
     460:	movt	ip, #34376	; 0x8648
     464:	umull	ip, r0, r0, ip
     468:	movw	r4, #56283	; 0xdbdb
     46c:	movt	r4, #34376	; 0x8648
     470:	mla	r0, r4, r1, r0
     474:	eor	r0, r2, r0
     478:	eor	ip, r3, ip
     47c:	str	ip, [sp, #80]	; 0x50
     480:	str	r0, [sp, #84]	; 0x54
     484:	ldr	r2, [sp, #72]	; 0x48
     488:	ldr	r1, [sp, #76]	; 0x4c
     48c:	adds	r3, r2, ip
     490:	adc	r1, r1, r0
     494:	movw	r0, #56283	; 0xdbdb
     498:	movt	r0, #34376	; 0x8648
     49c:	umull	r0, ip, r3, r0
     4a0:	movw	r2, #56283	; 0xdbdb
     4a4:	movt	r2, #34376	; 0x8648
     4a8:	mla	r1, r2, r1, ip
     4ac:	ldr	r2, [sp, #64]	; 0x40
     4b0:	ldr	r3, [sp, #68]	; 0x44
     4b4:	adds	r5, r0, r2
     4b8:	adc	r7, r1, r3
     4bc:	mov	r2, #33	; 0x21
     4c0:	mov	r1, r7
     4c4:	mov	r0, r5
     4c8:	bl	0 <__compcert_i64_shr>
     4cc:	mov	r4, r1
     4d0:	mov	r6, r0
     4d4:	mov	r2, #31
     4d8:	mov	r1, r7
     4dc:	mov	r0, r5
     4e0:	bl	0 <__compcert_i64_shl>
     4e4:	orr	r1, r4, r1
     4e8:	orr	r0, r6, r0
     4ec:	ldr	r4, [sp, #88]	; 0x58
     4f0:	ldr	ip, [sp, #92]	; 0x5c
     4f4:	movw	r2, #37345	; 0x91e1
     4f8:	movt	r2, #51258	; 0xc83a
     4fc:	umull	r3, r2, r0, r2
     500:	movw	r0, #37345	; 0x91e1
     504:	movt	r0, #51258	; 0xc83a
     508:	mla	r0, r0, r1, r2
     50c:	eor	ip, ip, r0
     510:	eor	r3, r4, r3
     514:	str	r3, [sp, #88]	; 0x58
     518:	str	ip, [sp, #92]	; 0x5c
     51c:	ldr	r2, [sp, #64]	; 0x40
     520:	ldr	r1, [sp, #68]	; 0x44
     524:	ldr	r4, [sp, #80]	; 0x50
     528:	ldr	r0, [sp, #84]	; 0x54
     52c:	adds	lr, r2, r4
     530:	adc	r0, r1, r0
     534:	mov	r1, lr
     538:	movw	r2, #37345	; 0x91e1
     53c:	movt	r2, #51258	; 0xc83a
     540:	umull	r1, r2, r1, r2
     544:	movw	r4, #37345	; 0x91e1
     548:	movt	r4, #51258	; 0xc83a
     54c:	mla	r2, r4, r0, r2
     550:	adds	r7, r1, r3
     554:	adc	r6, r2, ip
     558:	mov	r2, #33	; 0x21
     55c:	mov	r1, r6
     560:	mov	r0, r7
     564:	bl	0 <__compcert_i64_shr>
     568:	mov	r5, r1
     56c:	mov	r4, r0
     570:	mov	r2, #31
     574:	mov	r1, r6
     578:	mov	r0, r7
     57c:	bl	0 <__compcert_i64_shl>
     580:	orr	r1, r5, r1
     584:	orr	r2, r4, r0
     588:	ldr	ip, [sp, #64]	; 0x40
     58c:	ldr	r0, [sp, #68]	; 0x44
     590:	movw	r3, #56283	; 0xdbdb
     594:	movt	r3, #34376	; 0x8648
     598:	umull	r2, r3, r2, r3
     59c:	movw	r4, #56283	; 0xdbdb
     5a0:	movt	r4, #34376	; 0x8648
     5a4:	mla	r3, r4, r1, r3
     5a8:	eor	r0, r0, r3
     5ac:	eor	ip, ip, r2
     5b0:	str	ip, [sp, #64]	; 0x40
     5b4:	str	r0, [sp, #68]	; 0x44
     5b8:	ldr	r2, [sp, #72]	; 0x48
     5bc:	ldr	ip, [sp, #76]	; 0x4c
     5c0:	ldr	r3, [sp, #88]	; 0x58
     5c4:	ldr	r0, [sp, #92]	; 0x5c
     5c8:	adds	r3, r2, r3
     5cc:	adc	r0, ip, r0
     5d0:	movw	r2, #56283	; 0xdbdb
     5d4:	movt	r2, #34376	; 0x8648
     5d8:	umull	r3, r1, r3, r2
     5dc:	movw	r2, #56283	; 0xdbdb
     5e0:	movt	r2, #34376	; 0x8648
     5e4:	mla	ip, r2, r0, r1
     5e8:	ldr	r0, [sp, #80]	; 0x50
     5ec:	ldr	r1, [sp, #84]	; 0x54
     5f0:	adds	r4, r3, r0
     5f4:	adc	r5, ip, r1
     5f8:	mov	r2, #33	; 0x21
     5fc:	mov	r1, r5
     600:	mov	r0, r4
     604:	bl	0 <__compcert_i64_shr>
     608:	mov	r7, r1
     60c:	mov	r6, r0
     610:	mov	r2, #31
     614:	mov	r1, r5
     618:	mov	r0, r4
     61c:	bl	0 <__compcert_i64_shl>
     620:	orr	r1, r7, r1
     624:	orr	r0, r6, r0
     628:	ldr	r2, [sp, #72]	; 0x48
     62c:	ldr	r3, [sp, #76]	; 0x4c
     630:	movw	ip, #37345	; 0x91e1
     634:	movt	ip, #51258	; 0xc83a
     638:	umull	ip, r0, r0, ip
     63c:	movw	r4, #37345	; 0x91e1
     640:	movt	r4, #51258	; 0xc83a
     644:	mla	r1, r4, r1, r0
     648:	eor	r0, r3, r1
     64c:	eor	ip, r2, ip
     650:	str	ip, [sp, #72]	; 0x48
     654:	str	r0, [sp, #76]	; 0x4c
     658:	ldr	r2, [sp, #56]	; 0x38
     65c:	ldr	r3, [sp, #60]	; 0x3c
     660:	ldr	r1, [sp, #64]	; 0x40
     664:	ldr	r4, [sp, #68]	; 0x44
     668:	eor	r0, r4, r0
     66c:	eor	ip, r1, ip
     670:	adds	r1, r2, ip
     674:	adc	ip, r3, r0
     678:	str	r1, [sp, #56]	; 0x38
     67c:	str	ip, [sp, #60]	; 0x3c
     680:	sub	r3, fp, sl
     684:	cmp	r3, #16
     688:	blt	8fc <cmetrohash64_1+0x8fc>
     68c:	mov	r2, sl
     690:	ldrb	r0, [r2, #2]
     694:	lsr	r3, r0, #16
     698:	ldrb	r1, [r2, #1]
     69c:	orr	r3, r3, r1, lsr #24
     6a0:	ldrb	ip, [r2, #3]
     6a4:	orr	r3, r3, ip, lsr #8
     6a8:	ldrb	r4, [r2, #4]
     6ac:	orr	r4, r3, r4
     6b0:	ldrb	r3, [r2, #5]
     6b4:	orr	r3, r4, r3, lsl #8
     6b8:	ldrb	r4, [r2, #6]
     6bc:	orr	r3, r3, r4, lsl #16
     6c0:	ldrb	r4, [r2, #7]
     6c4:	orr	r3, r3, r4, lsl #24
     6c8:	ldrb	r2, [r2]
     6cc:	orr	r1, r2, r1, lsl #8
     6d0:	orr	r2, r1, r0, lsl #16
     6d4:	orr	r1, r2, ip, lsl #24
     6d8:	ldr	r0, [sp, #56]	; 0x38
     6dc:	ldr	ip, [sp, #60]	; 0x3c
     6e0:	movw	r2, #37345	; 0x91e1
     6e4:	movt	r2, #51258	; 0xc83a
     6e8:	umull	r2, r1, r1, r2
     6ec:	movw	r4, #37345	; 0x91e1
     6f0:	movt	r4, #51258	; 0xc83a
     6f4:	mla	r3, r4, r3, r1
     6f8:	adds	r5, r0, r2
     6fc:	adc	r8, ip, r3
     700:	add	r4, sl, #8
     704:	mov	r2, #33	; 0x21
     708:	mov	r1, r8
     70c:	mov	r0, r5
     710:	bl	0 <__compcert_i64_shr>
     714:	mov	r7, r1
     718:	mov	r6, r0
     71c:	mov	r2, #31
     720:	mov	r1, r8
     724:	mov	r0, r5
     728:	bl	0 <__compcert_i64_shl>
     72c:	orr	r1, r7, r1
     730:	orr	r0, r6, r0
     734:	movw	r3, #56283	; 0xdbdb
     738:	movt	r3, #34376	; 0x8648
     73c:	umull	r6, r2, r0, r3
     740:	movw	r3, #56283	; 0xdbdb
     744:	movt	r3, #34376	; 0x8648
     748:	mla	r9, r3, r1, r2
     74c:	ldrb	r2, [r4, #2]
     750:	lsr	ip, r2, #16
     754:	ldrb	r3, [r4, #1]
     758:	orr	r1, ip, r3, lsr #24
     75c:	ldrb	r0, [r4, #3]
     760:	orr	r1, r1, r0, lsr #8
     764:	ldrb	ip, [r4, #4]
     768:	orr	ip, r1, ip
     76c:	ldrb	r1, [r4, #5]
     770:	orr	ip, ip, r1, lsl #8
     774:	ldrb	r1, [r4, #6]
     778:	orr	ip, ip, r1, lsl #16
     77c:	ldrb	r1, [r4, #7]
     780:	orr	r1, ip, r1, lsl #24
     784:	ldrb	ip, [r4]
     788:	orr	r3, ip, r3, lsl #8
     78c:	orr	r2, r3, r2, lsl #16
     790:	orr	ip, r2, r0, lsl #24
     794:	ldr	r0, [sp, #56]	; 0x38
     798:	ldr	r3, [sp, #60]	; 0x3c
     79c:	movw	r2, #56283	; 0xdbdb
     7a0:	movt	r2, #34376	; 0x8648
     7a4:	umull	ip, r2, ip, r2
     7a8:	movw	r5, #56283	; 0xdbdb
     7ac:	movt	r5, #34376	; 0x8648
     7b0:	mla	r1, r5, r1, r2
     7b4:	adds	r7, r0, ip
     7b8:	adc	r8, r3, r1
     7bc:	add	sl, r4, #8
     7c0:	mov	r2, #33	; 0x21
     7c4:	mov	r1, r8
     7c8:	mov	r0, r7
     7cc:	bl	0 <__compcert_i64_shr>
     7d0:	mov	r5, r1
     7d4:	mov	r4, r0
     7d8:	mov	r2, #31
     7dc:	mov	r1, r8
     7e0:	mov	r0, r7
     7e4:	bl	0 <__compcert_i64_shl>
     7e8:	orr	r1, r5, r1
     7ec:	orr	ip, r4, r0
     7f0:	movw	r0, #49211	; 0xc03b
     7f4:	movt	r0, #31710	; 0x7bde
     7f8:	umull	r7, r2, ip, r0
     7fc:	movw	r3, #49211	; 0xc03b
     800:	movt	r3, #31710	; 0x7bde
     804:	mla	r8, r3, r1, r2
     808:	mov	r0, r9
     80c:	mov	r1, r6
     810:	movw	ip, #37345	; 0x91e1
     814:	movt	ip, #51258	; 0xc83a
     818:	umull	r4, ip, r1, ip
     81c:	movw	r1, #37345	; 0x91e1
     820:	movt	r1, #51258	; 0xc83a
     824:	mla	r5, r1, r0, ip
     828:	mov	r2, #35	; 0x23
     82c:	mov	r1, r5
     830:	mov	r0, r4
     834:	bl	0 <__compcert_i64_shr>
     838:	str	r1, [sp, #8]
     83c:	str	r0, [sp, #12]
     840:	mov	r2, #29
     844:	mov	r1, r5
     848:	mov	r0, r4
     84c:	bl	0 <__compcert_i64_shl>
     850:	ldr	ip, [sp, #8]
     854:	orr	r1, ip, r1
     858:	ldr	r3, [sp, #12]
     85c:	orr	ip, r3, r0
     860:	adds	r2, ip, r7
     864:	adc	r0, r1, r8
     868:	eor	r1, r9, r0
     86c:	eor	r4, r6, r2
     870:	str	r1, [sp, #12]
     874:	mov	ip, r7
     878:	movw	r0, #28837	; 0x70a5
     87c:	movt	r0, #12120	; 0x2f58
     880:	umull	r5, r1, ip, r0
     884:	mov	r3, r8
     888:	movw	r2, #28837	; 0x70a5
     88c:	movt	r2, #12120	; 0x2f58
     890:	mla	r6, r2, r3, r1
     894:	mov	r2, #35	; 0x23
     898:	mov	r1, r6
     89c:	mov	r0, r5
     8a0:	bl	0 <__compcert_i64_shr>
     8a4:	str	r1, [sp, #8]
     8a8:	mov	r9, r0
     8ac:	mov	r2, #29
     8b0:	mov	r1, r6
     8b4:	mov	r0, r5
     8b8:	bl	0 <__compcert_i64_shl>
     8bc:	ldr	ip, [sp, #8]
     8c0:	orr	ip, ip, r1
     8c4:	orr	r3, r9, r0
     8c8:	ldr	r2, [sp, #12]
     8cc:	adds	lr, r3, r4
     8d0:	adc	r3, ip, r2
     8d4:	mov	r2, lr
     8d8:	eor	r1, r8, r3
     8dc:	eor	r0, r7, r2
     8e0:	ldr	r3, [sp, #56]	; 0x38
     8e4:	ldr	r2, [sp, #60]	; 0x3c
     8e8:	adds	lr, r3, r0
     8ec:	adc	r2, r2, r1
     8f0:	mov	r1, lr
     8f4:	str	r1, [sp, #56]	; 0x38
     8f8:	str	r2, [sp, #60]	; 0x3c
     8fc:	sub	r0, fp, sl
     900:	cmp	r0, #8
     904:	blt	9e8 <cmetrohash64_1+0x9e8>
     908:	mov	r1, sl
     90c:	ldrb	ip, [r1, #2]
     910:	lsr	r3, ip, #16
     914:	ldrb	r2, [r1, #1]
     918:	orr	r3, r3, r2, lsr #24
     91c:	ldrb	r0, [r1, #3]
     920:	orr	r4, r3, r0, lsr #8
     924:	ldrb	r3, [r1, #4]
     928:	orr	r4, r4, r3
     92c:	ldrb	r3, [r1, #5]
     930:	orr	r4, r4, r3, lsl #8
     934:	ldrb	r3, [r1, #6]
     938:	orr	r3, r4, r3, lsl #16
     93c:	ldrb	r4, [r1, #7]
     940:	orr	r3, r3, r4, lsl #24
     944:	ldrb	r1, [r1]
     948:	orr	r1, r1, r2, lsl #8
     94c:	orr	r1, r1, ip, lsl #16
     950:	orr	r2, r1, r0, lsl #24
     954:	ldr	r0, [sp, #56]	; 0x38
     958:	ldr	ip, [sp, #60]	; 0x3c
     95c:	movw	r1, #28837	; 0x70a5
     960:	movt	r1, #12120	; 0x2f58
     964:	umull	r1, r2, r2, r1
     968:	movw	r4, #28837	; 0x70a5
     96c:	movt	r4, #12120	; 0x2f58
     970:	mla	r2, r4, r3, r2
     974:	adds	r7, r0, r1
     978:	adc	r6, ip, r2
     97c:	str	r7, [sp, #56]	; 0x38
     980:	str	r6, [sp, #60]	; 0x3c
     984:	add	sl, sl, #8
     988:	mov	r2, #33	; 0x21
     98c:	mov	r1, r6
     990:	mov	r0, r7
     994:	bl	0 <__compcert_i64_shr>
     998:	mov	r4, r1
     99c:	mov	r5, r0
     9a0:	mov	r2, #31
     9a4:	mov	r1, r6
     9a8:	mov	r0, r7
     9ac:	bl	0 <__compcert_i64_shl>
     9b0:	orr	ip, r4, r1
     9b4:	orr	r3, r5, r0
     9b8:	ldr	r0, [sp, #56]	; 0x38
     9bc:	ldr	r4, [sp, #60]	; 0x3c
     9c0:	movw	r1, #56283	; 0xdbdb
     9c4:	movt	r1, #34376	; 0x8648
     9c8:	umull	r3, r2, r3, r1
     9cc:	movw	r1, #56283	; 0xdbdb
     9d0:	movt	r1, #34376	; 0x8648
     9d4:	mla	r1, r1, ip, r2
     9d8:	eor	ip, r4, r1
     9dc:	eor	r2, r0, r3
     9e0:	str	r2, [sp, #56]	; 0x38
     9e4:	str	ip, [sp, #60]	; 0x3c
     9e8:	sub	ip, fp, sl
     9ec:	cmp	ip, #4
     9f0:	blt	aac <cmetrohash64_1+0xaac>
     9f4:	mov	r0, sl
     9f8:	mov	r3, #0
     9fc:	ldrb	ip, [r0]
     a00:	ldrb	r1, [r0, #1]
     a04:	orr	r2, ip, r1, lsl #8
     a08:	ldrb	ip, [r0, #2]
     a0c:	orr	r1, r2, ip, lsl #16
     a10:	ldrb	ip, [r0, #3]
     a14:	orr	ip, r1, ip, lsl #24
     a18:	ldr	r2, [sp, #56]	; 0x38
     a1c:	ldr	r1, [sp, #60]	; 0x3c
     a20:	movw	r0, #28837	; 0x70a5
     a24:	movt	r0, #12120	; 0x2f58
     a28:	umull	ip, r0, ip, r0
     a2c:	movw	r4, #28837	; 0x70a5
     a30:	movt	r4, #12120	; 0x2f58
     a34:	mla	r0, r4, r3, r0
     a38:	adds	r7, r2, ip
     a3c:	adc	r6, r1, r0
     a40:	str	r7, [sp, #56]	; 0x38
     a44:	str	r6, [sp, #60]	; 0x3c
     a48:	add	sl, sl, #4
     a4c:	mov	r2, #15
     a50:	mov	r1, r6
     a54:	mov	r0, r7
     a58:	bl	0 <__compcert_i64_shr>
     a5c:	mov	r4, r1
     a60:	mov	r5, r0
     a64:	mov	r2, #49	; 0x31
     a68:	mov	r1, r6
     a6c:	mov	r0, r7
     a70:	bl	0 <__compcert_i64_shl>
     a74:	orr	r3, r4, r1
     a78:	orr	r2, r5, r0
     a7c:	ldr	ip, [sp, #56]	; 0x38
     a80:	ldr	r4, [sp, #60]	; 0x3c
     a84:	movw	r0, #56283	; 0xdbdb
     a88:	movt	r0, #34376	; 0x8648
     a8c:	umull	r2, r0, r2, r0
     a90:	movw	r1, #56283	; 0xdbdb
     a94:	movt	r1, #34376	; 0x8648
     a98:	mla	r1, r1, r3, r0
     a9c:	eor	r3, r4, r1
     aa0:	eor	r1, ip, r2
     aa4:	str	r1, [sp, #56]	; 0x38
     aa8:	str	r3, [sp, #60]	; 0x3c
     aac:	sub	r1, fp, sl
     ab0:	cmp	r1, #2
     ab4:	blt	b6c <cmetrohash64_1+0xb6c>
     ab8:	ldrb	r2, [sl]
     abc:	bic	r3, r2, #16711680	; 0xff0000
     ac0:	bic	r3, r3, #-16777216	; 0xff000000
     ac4:	ldrb	r0, [sl, #1]
     ac8:	bic	r2, r0, #16711680	; 0xff0000
     acc:	bic	r2, r2, #-16777216	; 0xff000000
     ad0:	orr	r3, r3, r2, lsl #8
     ad4:	asr	ip, r3, #31
     ad8:	ldr	r0, [sp, #56]	; 0x38
     adc:	ldr	r1, [sp, #60]	; 0x3c
     ae0:	movw	r2, #28837	; 0x70a5
     ae4:	movt	r2, #12120	; 0x2f58
     ae8:	umull	r2, r3, r3, r2
     aec:	movw	r4, #28837	; 0x70a5
     af0:	movt	r4, #12120	; 0x2f58
     af4:	mla	r3, r4, ip, r3
     af8:	adds	r7, r0, r2
     afc:	adc	r6, r1, r3
     b00:	str	r7, [sp, #56]	; 0x38
     b04:	str	r6, [sp, #60]	; 0x3c
     b08:	add	sl, sl, #2
     b0c:	mov	r2, #13
     b10:	mov	r1, r6
     b14:	mov	r0, r7
     b18:	bl	0 <__compcert_i64_shr>
     b1c:	mov	r5, r1
     b20:	mov	r4, r0
     b24:	mov	r2, #51	; 0x33
     b28:	mov	r1, r6
     b2c:	mov	r0, r7
     b30:	bl	0 <__compcert_i64_shl>
     b34:	orr	r1, r5, r1
     b38:	orr	ip, r4, r0
     b3c:	ldr	r4, [sp, #56]	; 0x38
     b40:	ldr	r0, [sp, #60]	; 0x3c
     b44:	movw	r2, #56283	; 0xdbdb
     b48:	movt	r2, #34376	; 0x8648
     b4c:	umull	r2, r3, ip, r2
     b50:	movw	ip, #56283	; 0xdbdb
     b54:	movt	ip, #34376	; 0x8648
     b58:	mla	r3, ip, r1, r3
     b5c:	eor	ip, r0, r3
     b60:	eor	r3, r4, r2
     b64:	str	r3, [sp, #56]	; 0x38
     b68:	str	ip, [sp, #60]	; 0x3c
     b6c:	sub	r1, fp, sl
     b70:	cmp	r1, #1
     b74:	blt	c10 <cmetrohash64_1+0xc10>
     b78:	mov	r2, #0
     b7c:	ldrb	r1, [sl]
     b80:	ldr	r4, [sp, #56]	; 0x38
     b84:	ldr	r0, [sp, #60]	; 0x3c
     b88:	movw	r3, #28837	; 0x70a5
     b8c:	movt	r3, #12120	; 0x2f58
     b90:	umull	r3, ip, r1, r3
     b94:	movw	r1, #28837	; 0x70a5
     b98:	movt	r1, #12120	; 0x2f58
     b9c:	mla	ip, r1, r2, ip
     ba0:	adds	r4, r4, r3
     ba4:	adc	r5, r0, ip
     ba8:	str	r4, [sp, #56]	; 0x38
     bac:	str	r5, [sp, #60]	; 0x3c
     bb0:	mov	r2, #25
     bb4:	mov	r1, r5
     bb8:	mov	r0, r4
     bbc:	bl	0 <__compcert_i64_shr>
     bc0:	mov	r6, r1
     bc4:	mov	r7, r0
     bc8:	mov	r2, #39	; 0x27
     bcc:	mov	r1, r5
     bd0:	mov	r0, r4
     bd4:	bl	0 <__compcert_i64_shl>
     bd8:	orr	r3, r6, r1
     bdc:	orr	r2, r7, r0
     be0:	ldr	r1, [sp, #56]	; 0x38
     be4:	ldr	ip, [sp, #60]	; 0x3c
     be8:	movw	r0, #56283	; 0xdbdb
     bec:	movt	r0, #34376	; 0x8648
     bf0:	umull	r0, r2, r2, r0
     bf4:	movw	r4, #56283	; 0xdbdb
     bf8:	movt	r4, #34376	; 0x8648
     bfc:	mla	r2, r4, r3, r2
     c00:	eor	r3, ip, r2
     c04:	eor	r2, r1, r0
     c08:	str	r2, [sp, #56]	; 0x38
     c0c:	str	r3, [sp, #60]	; 0x3c
     c10:	ldr	r5, [sp, #56]	; 0x38
     c14:	ldr	r4, [sp, #60]	; 0x3c
     c18:	mov	r2, #33	; 0x21
     c1c:	mov	r1, r4
     c20:	mov	r0, r5
     c24:	bl	0 <__compcert_i64_shr>
     c28:	mov	r7, r1
     c2c:	mov	r6, r0
     c30:	mov	r2, #31
     c34:	mov	r1, r4
     c38:	mov	r0, r5
     c3c:	bl	0 <__compcert_i64_shl>
     c40:	orr	r2, r7, r1
     c44:	orr	r1, r6, r0
     c48:	ldr	r0, [sp, #56]	; 0x38
     c4c:	ldr	ip, [sp, #60]	; 0x3c
     c50:	eor	r2, ip, r2
     c54:	eor	r0, r0, r1
     c58:	str	r0, [sp, #56]	; 0x38
     c5c:	str	r2, [sp, #60]	; 0x3c
     c60:	movw	r1, #37345	; 0x91e1
     c64:	movt	r1, #51258	; 0xc83a
     c68:	umull	r4, ip, r0, r1
     c6c:	movw	r3, #37345	; 0x91e1
     c70:	movt	r3, #51258	; 0xc83a
     c74:	mla	r5, r3, r2, ip
     c78:	str	r4, [sp, #56]	; 0x38
     c7c:	str	r5, [sp, #60]	; 0x3c
     c80:	mov	r2, #33	; 0x21
     c84:	mov	r1, r5
     c88:	mov	r0, r4
     c8c:	bl	0 <__compcert_i64_shr>
     c90:	mov	r6, r1
     c94:	mov	r7, r0
     c98:	mov	r2, #31
     c9c:	mov	r1, r5
     ca0:	mov	r0, r4
     ca4:	bl	0 <__compcert_i64_shl>
     ca8:	orr	r3, r6, r1
     cac:	orr	r2, r7, r0
     cb0:	ldr	ip, [sp, #56]	; 0x38
     cb4:	ldr	r0, [sp, #60]	; 0x3c
     cb8:	eor	r3, r0, r3
     cbc:	eor	r1, ip, r2
     cc0:	str	r1, [sp, #56]	; 0x38
     cc4:	str	r3, [sp, #60]	; 0x3c
     cc8:	add	r1, sp, #56	; 0x38
     ccc:	mov	r2, #8
     cd0:	ldr	r0, [sp, #16]
     cd4:	bl	0 <memcpy>
     cd8:	ldr	r4, [sp, #20]
     cdc:	ldr	r5, [sp, #24]
     ce0:	ldr	r6, [sp, #28]
     ce4:	ldr	r7, [sp, #32]
     ce8:	ldr	r8, [sp, #36]	; 0x24
     cec:	ldr	r9, [sp, #40]	; 0x28
     cf0:	ldr	sl, [sp, #44]	; 0x2c
     cf4:	ldr	fp, [sp, #48]	; 0x30
     cf8:	ldr	lr, [sp, #4]
     cfc:	add	sp, sp, #96	; 0x60
     d00:	bx	lr
     d04:	.word	0x00000000

00000d08 <cmetrohash64_2>:
     d08:	mov	ip, sp
     d0c:	sub	sp, sp, #96	; 0x60
     d10:	str	ip, [sp]
     d14:	str	lr, [sp, #4]
     d18:	str	r4, [sp, #20]
     d1c:	str	r5, [sp, #24]
     d20:	str	r6, [sp, #28]
     d24:	str	r7, [sp, #32]
     d28:	str	r8, [sp, #36]	; 0x24
     d2c:	str	r9, [sp, #40]	; 0x28
     d30:	str	sl, [sp, #44]	; 0x2c
     d34:	str	fp, [sp, #48]	; 0x30
     d38:	ldr	ip, [ip, #4]
     d3c:	str	ip, [sp, #16]
     d40:	ldr	ip, [sp]
     d44:	ldr	r1, [ip]
     d48:	mov	sl, r0
     d4c:	add	fp, sl, r2
     d50:	mov	ip, #0
     d54:	ldr	r4, [pc, #3248]	; 1a0c <cmetrohash64_2+0xd04>
     d58:	ldr	r0, [r4]
     d5c:	ldr	r4, [r4, #4]
     d60:	adds	lr, r1, r0
     d64:	adc	r4, ip, r4
     d68:	mov	ip, lr
     d6c:	movw	r0, #6389	; 0x18f5
     d70:	movt	r0, #54992	; 0xd6d0
     d74:	umull	r1, r0, ip, r0
     d78:	movw	ip, #6389	; 0x18f5
     d7c:	movt	ip, #54992	; 0xd6d0
     d80:	mla	ip, ip, r4, r0
     d84:	adds	r0, r1, r2
     d88:	adc	ip, ip, r3
     d8c:	str	r0, [sp, #56]	; 0x38
     d90:	str	ip, [sp, #60]	; 0x3c
     d94:	cmp	r3, #0
     d98:	bne	da8 <cmetrohash64_2+0xa0>
     d9c:	cmp	r2, #32
     da0:	bcs	db0 <cmetrohash64_2+0xa8>
     da4:	b	1388 <cmetrohash64_2+0x680>
     da8:	cmp	r3, #0
     dac:	bls	1388 <cmetrohash64_2+0x680>
     db0:	ldr	r3, [sp, #56]	; 0x38
     db4:	ldr	ip, [sp, #60]	; 0x3c
     db8:	str	r3, [sp, #64]	; 0x40
     dbc:	str	ip, [sp, #68]	; 0x44
     dc0:	str	r3, [sp, #72]	; 0x48
     dc4:	str	ip, [sp, #76]	; 0x4c
     dc8:	str	r3, [sp, #80]	; 0x50
     dcc:	str	ip, [sp, #84]	; 0x54
     dd0:	str	r3, [sp, #88]	; 0x58
     dd4:	str	ip, [sp, #92]	; 0x5c
     dd8:	mov	r0, sl
     ddc:	ldrb	ip, [r0, #2]
     de0:	lsr	r1, ip, #16
     de4:	ldrb	r2, [r0, #1]
     de8:	orr	r3, r1, r2, lsr #24
     dec:	ldrb	r1, [r0, #3]
     df0:	orr	r4, r3, r1, lsr #8
     df4:	ldrb	r3, [r0, #4]
     df8:	orr	r3, r4, r3
     dfc:	ldrb	r4, [r0, #5]
     e00:	orr	r4, r3, r4, lsl #8
     e04:	ldrb	r3, [r0, #6]
     e08:	orr	r4, r4, r3, lsl #16
     e0c:	ldrb	r3, [r0, #7]
     e10:	orr	r3, r4, r3, lsl #24
     e14:	ldrb	r0, [r0]
     e18:	orr	r2, r0, r2, lsl #8
     e1c:	orr	ip, r2, ip, lsl #16
     e20:	orr	ip, ip, r1, lsl #24
     e24:	ldr	r1, [sp, #64]	; 0x40
     e28:	ldr	r0, [sp, #68]	; 0x44
     e2c:	movw	r2, #6389	; 0x18f5
     e30:	movt	r2, #54992	; 0xd6d0
     e34:	umull	r2, ip, ip, r2
     e38:	movw	r4, #6389	; 0x18f5
     e3c:	movt	r4, #54992	; 0xd6d0
     e40:	mla	r3, r4, r3, ip
     e44:	adds	r8, r1, r2
     e48:	adc	r6, r0, r3
     e4c:	str	r8, [sp, #64]	; 0x40
     e50:	str	r6, [sp, #68]	; 0x44
     e54:	add	r4, sl, #8
     e58:	mov	r2, #29
     e5c:	mov	r1, r6
     e60:	mov	r0, r8
     e64:	bl	0 <__compcert_i64_shr>
     e68:	mov	r5, r1
     e6c:	mov	r7, r0
     e70:	mov	r2, #35	; 0x23
     e74:	mov	r1, r6
     e78:	mov	r0, r8
     e7c:	bl	0 <__compcert_i64_shl>
     e80:	orr	r1, r5, r1
     e84:	orr	ip, r7, r0
     e88:	ldr	r0, [sp, #80]	; 0x50
     e8c:	ldr	r2, [sp, #84]	; 0x54
     e90:	adds	r3, ip, r0
     e94:	adc	ip, r1, r2
     e98:	str	r3, [sp, #64]	; 0x40
     e9c:	str	ip, [sp, #68]	; 0x44
     ea0:	ldrb	r0, [r4, #2]
     ea4:	lsr	ip, r0, #16
     ea8:	ldrb	r3, [r4, #1]
     eac:	orr	ip, ip, r3, lsr #24
     eb0:	ldrb	r2, [r4, #3]
     eb4:	orr	ip, ip, r2, lsr #8
     eb8:	ldrb	r1, [r4, #4]
     ebc:	orr	ip, ip, r1
     ec0:	ldrb	r1, [r4, #5]
     ec4:	orr	ip, ip, r1, lsl #8
     ec8:	ldrb	r1, [r4, #6]
     ecc:	orr	ip, ip, r1, lsl #16
     ed0:	ldrb	r1, [r4, #7]
     ed4:	orr	r1, ip, r1, lsl #24
     ed8:	ldrb	ip, [r4]
     edc:	orr	r3, ip, r3, lsl #8
     ee0:	orr	r3, r3, r0, lsl #16
     ee4:	orr	r0, r3, r2, lsl #24
     ee8:	ldr	r2, [sp, #72]	; 0x48
     eec:	ldr	r3, [sp, #76]	; 0x4c
     ef0:	movw	ip, #827	; 0x33b
     ef4:	movt	ip, #41642	; 0xa2aa
     ef8:	umull	r0, ip, r0, ip
     efc:	movw	r5, #827	; 0x33b
     f00:	movt	r5, #41642	; 0xa2aa
     f04:	mla	ip, r5, r1, ip
     f08:	adds	r5, r2, r0
     f0c:	adc	r6, r3, ip
     f10:	str	r5, [sp, #72]	; 0x48
     f14:	str	r6, [sp, #76]	; 0x4c
     f18:	add	r4, r4, #8
     f1c:	mov	r2, #29
     f20:	mov	r1, r6
     f24:	mov	r0, r5
     f28:	bl	0 <__compcert_i64_shr>
     f2c:	mov	r8, r1
     f30:	mov	r7, r0
     f34:	mov	r2, #35	; 0x23
     f38:	mov	r1, r6
     f3c:	mov	r0, r5
     f40:	bl	0 <__compcert_i64_shl>
     f44:	orr	ip, r8, r1
     f48:	orr	r3, r7, r0
     f4c:	ldr	r2, [sp, #88]	; 0x58
     f50:	ldr	r0, [sp, #92]	; 0x5c
     f54:	adds	r3, r3, r2
     f58:	adc	r0, ip, r0
     f5c:	str	r3, [sp, #72]	; 0x48
     f60:	str	r0, [sp, #76]	; 0x4c
     f64:	ldrb	r0, [r4, #2]
     f68:	lsr	r3, r0, #16
     f6c:	ldrb	r2, [r4, #1]
     f70:	orr	r1, r3, r2, lsr #24
     f74:	ldrb	ip, [r4, #3]
     f78:	orr	r3, r1, ip, lsr #8
     f7c:	ldrb	r1, [r4, #4]
     f80:	orr	r1, r3, r1
     f84:	ldrb	r3, [r4, #5]
     f88:	orr	r1, r1, r3, lsl #8
     f8c:	ldrb	r3, [r4, #6]
     f90:	orr	r1, r1, r3, lsl #16
     f94:	ldrb	r3, [r4, #7]
     f98:	orr	r3, r1, r3, lsl #24
     f9c:	ldrb	r1, [r4]
     fa0:	orr	r1, r1, r2, lsl #8
     fa4:	orr	r0, r1, r0, lsl #16
     fa8:	orr	r1, r0, ip, lsl #24
     fac:	ldr	r0, [sp, #80]	; 0x50
     fb0:	ldr	r2, [sp, #84]	; 0x54
     fb4:	movw	ip, #12225	; 0x2fc1
     fb8:	movt	ip, #25241	; 0x6299
     fbc:	umull	r1, ip, r1, ip
     fc0:	movw	r5, #12225	; 0x2fc1
     fc4:	movt	r5, #25241	; 0x6299
     fc8:	mla	r3, r5, r3, ip
     fcc:	adds	r5, r0, r1
     fd0:	adc	r6, r2, r3
     fd4:	str	r5, [sp, #80]	; 0x50
     fd8:	str	r6, [sp, #84]	; 0x54
     fdc:	add	r4, r4, #8
     fe0:	mov	r2, #29
     fe4:	mov	r1, r6
     fe8:	mov	r0, r5
     fec:	bl	0 <__compcert_i64_shr>
     ff0:	mov	r8, r1
     ff4:	mov	r7, r0
     ff8:	mov	r2, #35	; 0x23
     ffc:	mov	r1, r6
    1000:	mov	r0, r5
    1004:	bl	0 <__compcert_i64_shl>
    1008:	orr	r1, r8, r1
    100c:	orr	ip, r7, r0
    1010:	ldr	r2, [sp, #64]	; 0x40
    1014:	ldr	r3, [sp, #68]	; 0x44
    1018:	adds	lr, ip, r2
    101c:	adc	r2, r1, r3
    1020:	mov	r3, lr
    1024:	str	r3, [sp, #80]	; 0x50
    1028:	str	r2, [sp, #84]	; 0x54
    102c:	ldrb	r3, [r4, #2]
    1030:	lsr	r2, r3, #16
    1034:	ldrb	ip, [r4, #1]
    1038:	orr	r2, r2, ip, lsr #24
    103c:	ldrb	r0, [r4, #3]
    1040:	orr	r1, r2, r0, lsr #8
    1044:	ldrb	r2, [r4, #4]
    1048:	orr	r1, r1, r2
    104c:	ldrb	r2, [r4, #5]
    1050:	orr	r2, r1, r2, lsl #8
    1054:	ldrb	r1, [r4, #6]
    1058:	orr	r2, r2, r1, lsl #16
    105c:	ldrb	r1, [r4, #7]
    1060:	orr	r1, r2, r1, lsl #24
    1064:	ldrb	r2, [r4]
    1068:	orr	ip, r2, ip, lsl #8
    106c:	orr	r2, ip, r3, lsl #16
    1070:	orr	r0, r2, r0, lsl #24
    1074:	ldr	r2, [sp, #88]	; 0x58
    1078:	ldr	ip, [sp, #92]	; 0x5c
    107c:	movw	r3, #23337	; 0x5b29
    1080:	movt	r3, #12476	; 0x30bc
    1084:	umull	r0, r3, r0, r3
    1088:	movw	r5, #23337	; 0x5b29
    108c:	movt	r5, #12476	; 0x30bc
    1090:	mla	r1, r5, r1, r3
    1094:	adds	r7, r2, r0
    1098:	adc	r5, ip, r1
    109c:	str	r7, [sp, #88]	; 0x58
    10a0:	str	r5, [sp, #92]	; 0x5c
    10a4:	add	sl, r4, #8
    10a8:	mov	r2, #29
    10ac:	mov	r1, r5
    10b0:	mov	r0, r7
    10b4:	bl	0 <__compcert_i64_shr>
    10b8:	mov	r4, r1
    10bc:	mov	r6, r0
    10c0:	mov	r2, #35	; 0x23
    10c4:	mov	r1, r5
    10c8:	mov	r0, r7
    10cc:	bl	0 <__compcert_i64_shl>
    10d0:	orr	r3, r4, r1
    10d4:	orr	r2, r6, r0
    10d8:	ldr	r0, [sp, #72]	; 0x48
    10dc:	ldr	ip, [sp, #76]	; 0x4c
    10e0:	adds	r2, r2, r0
    10e4:	adc	r3, r3, ip
    10e8:	str	r2, [sp, #88]	; 0x58
    10ec:	str	r3, [sp, #92]	; 0x5c
    10f0:	sub	r1, fp, #32
    10f4:	cmp	sl, r1
    10f8:	bls	dd8 <cmetrohash64_2+0xd0>
    10fc:	ldr	r4, [sp, #64]	; 0x40
    1100:	ldr	r1, [sp, #68]	; 0x44
    1104:	adds	r2, r4, r2
    1108:	adc	r1, r1, r3
    110c:	movw	r3, #6389	; 0x18f5
    1110:	movt	r3, #54992	; 0xd6d0
    1114:	umull	r2, r3, r2, r3
    1118:	movw	r4, #6389	; 0x18f5
    111c:	movt	r4, #54992	; 0xd6d0
    1120:	mla	r3, r4, r1, r3
    1124:	adds	r7, r2, r0
    1128:	adc	r6, r3, ip
    112c:	mov	r2, #30
    1130:	mov	r1, r6
    1134:	mov	r0, r7
    1138:	bl	0 <__compcert_i64_shr>
    113c:	mov	r4, r1
    1140:	mov	r5, r0
    1144:	mov	r2, #34	; 0x22
    1148:	mov	r1, r6
    114c:	mov	r0, r7
    1150:	bl	0 <__compcert_i64_shl>
    1154:	orr	r1, r4, r1
    1158:	orr	r0, r5, r0
    115c:	ldr	r3, [sp, #80]	; 0x50
    1160:	ldr	r2, [sp, #84]	; 0x54
    1164:	movw	ip, #827	; 0x33b
    1168:	movt	ip, #41642	; 0xa2aa
    116c:	umull	ip, r0, r0, ip
    1170:	movw	r4, #827	; 0x33b
    1174:	movt	r4, #41642	; 0xa2aa
    1178:	mla	r0, r4, r1, r0
    117c:	eor	r0, r2, r0
    1180:	eor	ip, r3, ip
    1184:	str	ip, [sp, #80]	; 0x50
    1188:	str	r0, [sp, #84]	; 0x54
    118c:	ldr	r2, [sp, #72]	; 0x48
    1190:	ldr	r1, [sp, #76]	; 0x4c
    1194:	adds	r3, r2, ip
    1198:	adc	r1, r1, r0
    119c:	movw	r0, #827	; 0x33b
    11a0:	movt	r0, #41642	; 0xa2aa
    11a4:	umull	r0, ip, r3, r0
    11a8:	movw	r2, #827	; 0x33b
    11ac:	movt	r2, #41642	; 0xa2aa
    11b0:	mla	r1, r2, r1, ip
    11b4:	ldr	r2, [sp, #64]	; 0x40
    11b8:	ldr	r3, [sp, #68]	; 0x44
    11bc:	adds	r5, r0, r2
    11c0:	adc	r7, r1, r3
    11c4:	mov	r2, #30
    11c8:	mov	r1, r7
    11cc:	mov	r0, r5
    11d0:	bl	0 <__compcert_i64_shr>
    11d4:	mov	r4, r1
    11d8:	mov	r6, r0
    11dc:	mov	r2, #34	; 0x22
    11e0:	mov	r1, r7
    11e4:	mov	r0, r5
    11e8:	bl	0 <__compcert_i64_shl>
    11ec:	orr	r1, r4, r1
    11f0:	orr	r0, r6, r0
    11f4:	ldr	r4, [sp, #88]	; 0x58
    11f8:	ldr	ip, [sp, #92]	; 0x5c
    11fc:	movw	r2, #6389	; 0x18f5
    1200:	movt	r2, #54992	; 0xd6d0
    1204:	umull	r3, r2, r0, r2
    1208:	movw	r0, #6389	; 0x18f5
    120c:	movt	r0, #54992	; 0xd6d0
    1210:	mla	r0, r0, r1, r2
    1214:	eor	ip, ip, r0
    1218:	eor	r3, r4, r3
    121c:	str	r3, [sp, #88]	; 0x58
    1220:	str	ip, [sp, #92]	; 0x5c
    1224:	ldr	r2, [sp, #64]	; 0x40
    1228:	ldr	r1, [sp, #68]	; 0x44
    122c:	ldr	r4, [sp, #80]	; 0x50
    1230:	ldr	r0, [sp, #84]	; 0x54
    1234:	adds	lr, r2, r4
    1238:	adc	r0, r1, r0
    123c:	mov	r1, lr
    1240:	movw	r2, #6389	; 0x18f5
    1244:	movt	r2, #54992	; 0xd6d0
    1248:	umull	r1, r2, r1, r2
    124c:	movw	r4, #6389	; 0x18f5
    1250:	movt	r4, #54992	; 0xd6d0
    1254:	mla	r2, r4, r0, r2
    1258:	adds	r7, r1, r3
    125c:	adc	r6, r2, ip
    1260:	mov	r2, #30
    1264:	mov	r1, r6
    1268:	mov	r0, r7
    126c:	bl	0 <__compcert_i64_shr>
    1270:	mov	r5, r1
    1274:	mov	r4, r0
    1278:	mov	r2, #34	; 0x22
    127c:	mov	r1, r6
    1280:	mov	r0, r7
    1284:	bl	0 <__compcert_i64_shl>
    1288:	orr	r1, r5, r1
    128c:	orr	r2, r4, r0
    1290:	ldr	ip, [sp, #64]	; 0x40
    1294:	ldr	r0, [sp, #68]	; 0x44
    1298:	movw	r3, #827	; 0x33b
    129c:	movt	r3, #41642	; 0xa2aa
    12a0:	umull	r2, r3, r2, r3
    12a4:	movw	r4, #827	; 0x33b
    12a8:	movt	r4, #41642	; 0xa2aa
    12ac:	mla	r3, r4, r1, r3
    12b0:	eor	r0, r0, r3
    12b4:	eor	ip, ip, r2
    12b8:	str	ip, [sp, #64]	; 0x40
    12bc:	str	r0, [sp, #68]	; 0x44
    12c0:	ldr	r2, [sp, #72]	; 0x48
    12c4:	ldr	ip, [sp, #76]	; 0x4c
    12c8:	ldr	r3, [sp, #88]	; 0x58
    12cc:	ldr	r0, [sp, #92]	; 0x5c
    12d0:	adds	r3, r2, r3
    12d4:	adc	r0, ip, r0
    12d8:	movw	r2, #827	; 0x33b
    12dc:	movt	r2, #41642	; 0xa2aa
    12e0:	umull	r3, r1, r3, r2
    12e4:	movw	r2, #827	; 0x33b
    12e8:	movt	r2, #41642	; 0xa2aa
    12ec:	mla	ip, r2, r0, r1
    12f0:	ldr	r0, [sp, #80]	; 0x50
    12f4:	ldr	r1, [sp, #84]	; 0x54
    12f8:	adds	r4, r3, r0
    12fc:	adc	r5, ip, r1
    1300:	mov	r2, #30
    1304:	mov	r1, r5
    1308:	mov	r0, r4
    130c:	bl	0 <__compcert_i64_shr>
    1310:	mov	r7, r1
    1314:	mov	r6, r0
    1318:	mov	r2, #34	; 0x22
    131c:	mov	r1, r5
    1320:	mov	r0, r4
    1324:	bl	0 <__compcert_i64_shl>
    1328:	orr	r1, r7, r1
    132c:	orr	r0, r6, r0
    1330:	ldr	r2, [sp, #72]	; 0x48
    1334:	ldr	r3, [sp, #76]	; 0x4c
    1338:	movw	ip, #6389	; 0x18f5
    133c:	movt	ip, #54992	; 0xd6d0
    1340:	umull	ip, r0, r0, ip
    1344:	movw	r4, #6389	; 0x18f5
    1348:	movt	r4, #54992	; 0xd6d0
    134c:	mla	r1, r4, r1, r0
    1350:	eor	r0, r3, r1
    1354:	eor	ip, r2, ip
    1358:	str	ip, [sp, #72]	; 0x48
    135c:	str	r0, [sp, #76]	; 0x4c
    1360:	ldr	r2, [sp, #56]	; 0x38
    1364:	ldr	r3, [sp, #60]	; 0x3c
    1368:	ldr	r1, [sp, #64]	; 0x40
    136c:	ldr	r4, [sp, #68]	; 0x44
    1370:	eor	r0, r4, r0
    1374:	eor	ip, r1, ip
    1378:	adds	r1, r2, ip
    137c:	adc	ip, r3, r0
    1380:	str	r1, [sp, #56]	; 0x38
    1384:	str	ip, [sp, #60]	; 0x3c
    1388:	sub	r3, fp, sl
    138c:	cmp	r3, #16
    1390:	blt	1604 <cmetrohash64_2+0x8fc>
    1394:	mov	r2, sl
    1398:	ldrb	r0, [r2, #2]
    139c:	lsr	r3, r0, #16
    13a0:	ldrb	r1, [r2, #1]
    13a4:	orr	r3, r3, r1, lsr #24
    13a8:	ldrb	ip, [r2, #3]
    13ac:	orr	r3, r3, ip, lsr #8
    13b0:	ldrb	r4, [r2, #4]
    13b4:	orr	r4, r3, r4
    13b8:	ldrb	r3, [r2, #5]
    13bc:	orr	r3, r4, r3, lsl #8
    13c0:	ldrb	r4, [r2, #6]
    13c4:	orr	r3, r3, r4, lsl #16
    13c8:	ldrb	r4, [r2, #7]
    13cc:	orr	r3, r3, r4, lsl #24
    13d0:	ldrb	r2, [r2]
    13d4:	orr	r1, r2, r1, lsl #8
    13d8:	orr	r2, r1, r0, lsl #16
    13dc:	orr	r1, r2, ip, lsl #24
    13e0:	ldr	r0, [sp, #56]	; 0x38
    13e4:	ldr	ip, [sp, #60]	; 0x3c
    13e8:	movw	r2, #12225	; 0x2fc1
    13ec:	movt	r2, #25241	; 0x6299
    13f0:	umull	r2, r1, r1, r2
    13f4:	movw	r4, #12225	; 0x2fc1
    13f8:	movt	r4, #25241	; 0x6299
    13fc:	mla	r3, r4, r3, r1
    1400:	adds	r5, r0, r2
    1404:	adc	r8, ip, r3
    1408:	add	r4, sl, #8
    140c:	mov	r2, #29
    1410:	mov	r1, r8
    1414:	mov	r0, r5
    1418:	bl	0 <__compcert_i64_shr>
    141c:	mov	r7, r1
    1420:	mov	r6, r0
    1424:	mov	r2, #35	; 0x23
    1428:	mov	r1, r8
    142c:	mov	r0, r5
    1430:	bl	0 <__compcert_i64_shl>
    1434:	orr	r1, r7, r1
    1438:	orr	r0, r6, r0
    143c:	movw	r3, #23337	; 0x5b29
    1440:	movt	r3, #12476	; 0x30bc
    1444:	umull	r6, r2, r0, r3
    1448:	movw	r3, #23337	; 0x5b29
    144c:	movt	r3, #12476	; 0x30bc
    1450:	mla	r9, r3, r1, r2
    1454:	ldrb	r2, [r4, #2]
    1458:	lsr	ip, r2, #16
    145c:	ldrb	r3, [r4, #1]
    1460:	orr	r1, ip, r3, lsr #24
    1464:	ldrb	r0, [r4, #3]
    1468:	orr	r1, r1, r0, lsr #8
    146c:	ldrb	ip, [r4, #4]
    1470:	orr	ip, r1, ip
    1474:	ldrb	r1, [r4, #5]
    1478:	orr	ip, ip, r1, lsl #8
    147c:	ldrb	r1, [r4, #6]
    1480:	orr	ip, ip, r1, lsl #16
    1484:	ldrb	r1, [r4, #7]
    1488:	orr	r1, ip, r1, lsl #24
    148c:	ldrb	ip, [r4]
    1490:	orr	r3, ip, r3, lsl #8
    1494:	orr	r2, r3, r2, lsl #16
    1498:	orr	ip, r2, r0, lsl #24
    149c:	ldr	r0, [sp, #56]	; 0x38
    14a0:	ldr	r3, [sp, #60]	; 0x3c
    14a4:	movw	r2, #12225	; 0x2fc1
    14a8:	movt	r2, #25241	; 0x6299
    14ac:	umull	ip, r2, ip, r2
    14b0:	movw	r5, #12225	; 0x2fc1
    14b4:	movt	r5, #25241	; 0x6299
    14b8:	mla	r1, r5, r1, r2
    14bc:	adds	r7, r0, ip
    14c0:	adc	r8, r3, r1
    14c4:	add	sl, r4, #8
    14c8:	mov	r2, #29
    14cc:	mov	r1, r8
    14d0:	mov	r0, r7
    14d4:	bl	0 <__compcert_i64_shr>
    14d8:	mov	r5, r1
    14dc:	mov	r4, r0
    14e0:	mov	r2, #35	; 0x23
    14e4:	mov	r1, r8
    14e8:	mov	r0, r7
    14ec:	bl	0 <__compcert_i64_shl>
    14f0:	orr	r1, r5, r1
    14f4:	orr	ip, r4, r0
    14f8:	movw	r0, #23337	; 0x5b29
    14fc:	movt	r0, #12476	; 0x30bc
    1500:	umull	r7, r2, ip, r0
    1504:	movw	r3, #23337	; 0x5b29
    1508:	movt	r3, #12476	; 0x30bc
    150c:	mla	r8, r3, r1, r2
    1510:	mov	r0, r9
    1514:	mov	r1, r6
    1518:	movw	ip, #6389	; 0x18f5
    151c:	movt	ip, #54992	; 0xd6d0
    1520:	umull	r4, ip, r1, ip
    1524:	movw	r1, #6389	; 0x18f5
    1528:	movt	r1, #54992	; 0xd6d0
    152c:	mla	r5, r1, r0, ip
    1530:	mov	r2, #34	; 0x22
    1534:	mov	r1, r5
    1538:	mov	r0, r4
    153c:	bl	0 <__compcert_i64_shr>
    1540:	str	r1, [sp, #8]
    1544:	str	r0, [sp, #12]
    1548:	mov	r2, #30
    154c:	mov	r1, r5
    1550:	mov	r0, r4
    1554:	bl	0 <__compcert_i64_shl>
    1558:	ldr	ip, [sp, #8]
    155c:	orr	r1, ip, r1
    1560:	ldr	r3, [sp, #12]
    1564:	orr	ip, r3, r0
    1568:	adds	r2, ip, r7
    156c:	adc	r0, r1, r8
    1570:	eor	r1, r9, r0
    1574:	eor	r4, r6, r2
    1578:	str	r1, [sp, #12]
    157c:	mov	ip, r7
    1580:	movw	r0, #23337	; 0x5b29
    1584:	movt	r0, #12476	; 0x30bc
    1588:	umull	r5, r1, ip, r0
    158c:	mov	r3, r8
    1590:	movw	r2, #23337	; 0x5b29
    1594:	movt	r2, #12476	; 0x30bc
    1598:	mla	r6, r2, r3, r1
    159c:	mov	r2, #34	; 0x22
    15a0:	mov	r1, r6
    15a4:	mov	r0, r5
    15a8:	bl	0 <__compcert_i64_shr>
    15ac:	str	r1, [sp, #8]
    15b0:	mov	r9, r0
    15b4:	mov	r2, #30
    15b8:	mov	r1, r6
    15bc:	mov	r0, r5
    15c0:	bl	0 <__compcert_i64_shl>
    15c4:	ldr	ip, [sp, #8]
    15c8:	orr	ip, ip, r1
    15cc:	orr	r3, r9, r0
    15d0:	ldr	r2, [sp, #12]
    15d4:	adds	lr, r3, r4
    15d8:	adc	r3, ip, r2
    15dc:	mov	r2, lr
    15e0:	eor	r1, r8, r3
    15e4:	eor	r0, r7, r2
    15e8:	ldr	r3, [sp, #56]	; 0x38
    15ec:	ldr	r2, [sp, #60]	; 0x3c
    15f0:	adds	lr, r3, r0
    15f4:	adc	r2, r2, r1
    15f8:	mov	r1, lr
    15fc:	str	r1, [sp, #56]	; 0x38
    1600:	str	r2, [sp, #60]	; 0x3c
    1604:	sub	r0, fp, sl
    1608:	cmp	r0, #8
    160c:	blt	16f0 <cmetrohash64_2+0x9e8>
    1610:	mov	r1, sl
    1614:	ldrb	ip, [r1, #2]
    1618:	lsr	r3, ip, #16
    161c:	ldrb	r2, [r1, #1]
    1620:	orr	r3, r3, r2, lsr #24
    1624:	ldrb	r0, [r1, #3]
    1628:	orr	r4, r3, r0, lsr #8
    162c:	ldrb	r3, [r1, #4]
    1630:	orr	r4, r4, r3
    1634:	ldrb	r3, [r1, #5]
    1638:	orr	r4, r4, r3, lsl #8
    163c:	ldrb	r3, [r1, #6]
    1640:	orr	r3, r4, r3, lsl #16
    1644:	ldrb	r4, [r1, #7]
    1648:	orr	r3, r3, r4, lsl #24
    164c:	ldrb	r1, [r1]
    1650:	orr	r1, r1, r2, lsl #8
    1654:	orr	r1, r1, ip, lsl #16
    1658:	orr	r2, r1, r0, lsl #24
    165c:	ldr	r0, [sp, #56]	; 0x38
    1660:	ldr	ip, [sp, #60]	; 0x3c
    1664:	movw	r1, #23337	; 0x5b29
    1668:	movt	r1, #12476	; 0x30bc
    166c:	umull	r1, r2, r2, r1
    1670:	movw	r4, #23337	; 0x5b29
    1674:	movt	r4, #12476	; 0x30bc
    1678:	mla	r2, r4, r3, r2
    167c:	adds	r7, r0, r1
    1680:	adc	r6, ip, r2
    1684:	str	r7, [sp, #56]	; 0x38
    1688:	str	r6, [sp, #60]	; 0x3c
    168c:	add	sl, sl, #8
    1690:	mov	r2, #36	; 0x24
    1694:	mov	r1, r6
    1698:	mov	r0, r7
    169c:	bl	0 <__compcert_i64_shr>
    16a0:	mov	r4, r1
    16a4:	mov	r5, r0
    16a8:	mov	r2, #28
    16ac:	mov	r1, r6
    16b0:	mov	r0, r7
    16b4:	bl	0 <__compcert_i64_shl>
    16b8:	orr	ip, r4, r1
    16bc:	orr	r3, r5, r0
    16c0:	ldr	r0, [sp, #56]	; 0x38
    16c4:	ldr	r4, [sp, #60]	; 0x3c
    16c8:	movw	r1, #827	; 0x33b
    16cc:	movt	r1, #41642	; 0xa2aa
    16d0:	umull	r3, r2, r3, r1
    16d4:	movw	r1, #827	; 0x33b
    16d8:	movt	r1, #41642	; 0xa2aa
    16dc:	mla	r1, r1, ip, r2
    16e0:	eor	ip, r4, r1
    16e4:	eor	r2, r0, r3
    16e8:	str	r2, [sp, #56]	; 0x38
    16ec:	str	ip, [sp, #60]	; 0x3c
    16f0:	sub	ip, fp, sl
    16f4:	cmp	ip, #4
    16f8:	blt	17b4 <cmetrohash64_2+0xaac>
    16fc:	mov	r0, sl
    1700:	mov	r3, #0
    1704:	ldrb	ip, [r0]
    1708:	ldrb	r1, [r0, #1]
    170c:	orr	r2, ip, r1, lsl #8
    1710:	ldrb	ip, [r0, #2]
    1714:	orr	r1, r2, ip, lsl #16
    1718:	ldrb	ip, [r0, #3]
    171c:	orr	ip, r1, ip, lsl #24
    1720:	ldr	r2, [sp, #56]	; 0x38
    1724:	ldr	r1, [sp, #60]	; 0x3c
    1728:	movw	r0, #23337	; 0x5b29
    172c:	movt	r0, #12476	; 0x30bc
    1730:	umull	ip, r0, ip, r0
    1734:	movw	r4, #23337	; 0x5b29
    1738:	movt	r4, #12476	; 0x30bc
    173c:	mla	r0, r4, r3, r0
    1740:	adds	r7, r2, ip
    1744:	adc	r6, r1, r0
    1748:	str	r7, [sp, #56]	; 0x38
    174c:	str	r6, [sp, #60]	; 0x3c
    1750:	add	sl, sl, #4
    1754:	mov	r2, #15
    1758:	mov	r1, r6
    175c:	mov	r0, r7
    1760:	bl	0 <__compcert_i64_shr>
    1764:	mov	r4, r1
    1768:	mov	r5, r0
    176c:	mov	r2, #49	; 0x31
    1770:	mov	r1, r6
    1774:	mov	r0, r7
    1778:	bl	0 <__compcert_i64_shl>
    177c:	orr	r3, r4, r1
    1780:	orr	r2, r5, r0
    1784:	ldr	ip, [sp, #56]	; 0x38
    1788:	ldr	r4, [sp, #60]	; 0x3c
    178c:	movw	r0, #827	; 0x33b
    1790:	movt	r0, #41642	; 0xa2aa
    1794:	umull	r2, r0, r2, r0
    1798:	movw	r1, #827	; 0x33b
    179c:	movt	r1, #41642	; 0xa2aa
    17a0:	mla	r1, r1, r3, r0
    17a4:	eor	r3, r4, r1
    17a8:	eor	r1, ip, r2
    17ac:	str	r1, [sp, #56]	; 0x38
    17b0:	str	r3, [sp, #60]	; 0x3c
    17b4:	sub	r1, fp, sl
    17b8:	cmp	r1, #2
    17bc:	blt	1874 <cmetrohash64_2+0xb6c>
    17c0:	ldrb	r2, [sl]
    17c4:	bic	r3, r2, #16711680	; 0xff0000
    17c8:	bic	r3, r3, #-16777216	; 0xff000000
    17cc:	ldrb	r0, [sl, #1]
    17d0:	bic	r2, r0, #16711680	; 0xff0000
    17d4:	bic	r2, r2, #-16777216	; 0xff000000
    17d8:	orr	r3, r3, r2, lsl #8
    17dc:	asr	ip, r3, #31
    17e0:	ldr	r0, [sp, #56]	; 0x38
    17e4:	ldr	r1, [sp, #60]	; 0x3c
    17e8:	movw	r2, #23337	; 0x5b29
    17ec:	movt	r2, #12476	; 0x30bc
    17f0:	umull	r2, r3, r3, r2
    17f4:	movw	r4, #23337	; 0x5b29
    17f8:	movt	r4, #12476	; 0x30bc
    17fc:	mla	r3, r4, ip, r3
    1800:	adds	r7, r0, r2
    1804:	adc	r6, r1, r3
    1808:	str	r7, [sp, #56]	; 0x38
    180c:	str	r6, [sp, #60]	; 0x3c
    1810:	add	sl, sl, #2
    1814:	mov	r2, #15
    1818:	mov	r1, r6
    181c:	mov	r0, r7
    1820:	bl	0 <__compcert_i64_shr>
    1824:	mov	r5, r1
    1828:	mov	r4, r0
    182c:	mov	r2, #49	; 0x31
    1830:	mov	r1, r6
    1834:	mov	r0, r7
    1838:	bl	0 <__compcert_i64_shl>
    183c:	orr	r1, r5, r1
    1840:	orr	ip, r4, r0
    1844:	ldr	r4, [sp, #56]	; 0x38
    1848:	ldr	r0, [sp, #60]	; 0x3c
    184c:	movw	r2, #827	; 0x33b
    1850:	movt	r2, #41642	; 0xa2aa
    1854:	umull	r2, r3, ip, r2
    1858:	movw	ip, #827	; 0x33b
    185c:	movt	ip, #41642	; 0xa2aa
    1860:	mla	r3, ip, r1, r3
    1864:	eor	ip, r0, r3
    1868:	eor	r3, r4, r2
    186c:	str	r3, [sp, #56]	; 0x38
    1870:	str	ip, [sp, #60]	; 0x3c
    1874:	sub	r1, fp, sl
    1878:	cmp	r1, #1
    187c:	blt	1918 <cmetrohash64_2+0xc10>
    1880:	mov	r2, #0
    1884:	ldrb	r1, [sl]
    1888:	ldr	r4, [sp, #56]	; 0x38
    188c:	ldr	r0, [sp, #60]	; 0x3c
    1890:	movw	r3, #23337	; 0x5b29
    1894:	movt	r3, #12476	; 0x30bc
    1898:	umull	r3, ip, r1, r3
    189c:	movw	r1, #23337	; 0x5b29
    18a0:	movt	r1, #12476	; 0x30bc
    18a4:	mla	ip, r1, r2, ip
    18a8:	adds	r4, r4, r3
    18ac:	adc	r5, r0, ip
    18b0:	str	r4, [sp, #56]	; 0x38
    18b4:	str	r5, [sp, #60]	; 0x3c
    18b8:	mov	r2, #23
    18bc:	mov	r1, r5
    18c0:	mov	r0, r4
    18c4:	bl	0 <__compcert_i64_shr>
    18c8:	mov	r6, r1
    18cc:	mov	r7, r0
    18d0:	mov	r2, #41	; 0x29
    18d4:	mov	r1, r5
    18d8:	mov	r0, r4
    18dc:	bl	0 <__compcert_i64_shl>
    18e0:	orr	r3, r6, r1
    18e4:	orr	r2, r7, r0
    18e8:	ldr	r1, [sp, #56]	; 0x38
    18ec:	ldr	ip, [sp, #60]	; 0x3c
    18f0:	movw	r0, #827	; 0x33b
    18f4:	movt	r0, #41642	; 0xa2aa
    18f8:	umull	r0, r2, r2, r0
    18fc:	movw	r4, #827	; 0x33b
    1900:	movt	r4, #41642	; 0xa2aa
    1904:	mla	r2, r4, r3, r2
    1908:	eor	r3, ip, r2
    190c:	eor	r2, r1, r0
    1910:	str	r2, [sp, #56]	; 0x38
    1914:	str	r3, [sp, #60]	; 0x3c
    1918:	ldr	r5, [sp, #56]	; 0x38
    191c:	ldr	r4, [sp, #60]	; 0x3c
    1920:	mov	r2, #28
    1924:	mov	r1, r4
    1928:	mov	r0, r5
    192c:	bl	0 <__compcert_i64_shr>
    1930:	mov	r7, r1
    1934:	mov	r6, r0
    1938:	mov	r2, #36	; 0x24
    193c:	mov	r1, r4
    1940:	mov	r0, r5
    1944:	bl	0 <__compcert_i64_shl>
    1948:	orr	r2, r7, r1
    194c:	orr	r1, r6, r0
    1950:	ldr	r0, [sp, #56]	; 0x38
    1954:	ldr	ip, [sp, #60]	; 0x3c
    1958:	eor	r2, ip, r2
    195c:	eor	r0, r0, r1
    1960:	str	r0, [sp, #56]	; 0x38
    1964:	str	r2, [sp, #60]	; 0x3c
    1968:	movw	r1, #6389	; 0x18f5
    196c:	movt	r1, #54992	; 0xd6d0
    1970:	umull	r4, ip, r0, r1
    1974:	movw	r3, #6389	; 0x18f5
    1978:	movt	r3, #54992	; 0xd6d0
    197c:	mla	r5, r3, r2, ip
    1980:	str	r4, [sp, #56]	; 0x38
    1984:	str	r5, [sp, #60]	; 0x3c
    1988:	mov	r2, #29
    198c:	mov	r1, r5
    1990:	mov	r0, r4
    1994:	bl	0 <__compcert_i64_shr>
    1998:	mov	r6, r1
    199c:	mov	r7, r0
    19a0:	mov	r2, #35	; 0x23
    19a4:	mov	r1, r5
    19a8:	mov	r0, r4
    19ac:	bl	0 <__compcert_i64_shl>
    19b0:	orr	r3, r6, r1
    19b4:	orr	r2, r7, r0
    19b8:	ldr	ip, [sp, #56]	; 0x38
    19bc:	ldr	r0, [sp, #60]	; 0x3c
    19c0:	eor	r3, r0, r3
    19c4:	eor	r1, ip, r2
    19c8:	str	r1, [sp, #56]	; 0x38
    19cc:	str	r3, [sp, #60]	; 0x3c
    19d0:	add	r1, sp, #56	; 0x38
    19d4:	mov	r2, #8
    19d8:	ldr	r0, [sp, #16]
    19dc:	bl	0 <memcpy>
    19e0:	ldr	r4, [sp, #20]
    19e4:	ldr	r5, [sp, #24]
    19e8:	ldr	r6, [sp, #28]
    19ec:	ldr	r7, [sp, #32]
    19f0:	ldr	r8, [sp, #36]	; 0x24
    19f4:	ldr	r9, [sp, #40]	; 0x28
    19f8:	ldr	sl, [sp, #44]	; 0x2c
    19fc:	ldr	fp, [sp, #48]	; 0x30
    1a00:	ldr	lr, [sp, #4]
    1a04:	add	sp, sp, #96	; 0x60
    1a08:	bx	lr
    1a0c:	.word	0x00000008
