Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc5vfx70t-2-ff1136

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir/transceiver/implement" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_tx_ll_datapath.v" in library work
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_tx_ll_control.v" in library work
Module <transceiver_TX_LL_DATAPATH> compiled
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_sym_gen.v" in library work
Module <transceiver_TX_LL_CONTROL> compiled
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_sym_dec.v" in library work
Module <transceiver_SYM_GEN> compiled
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_rx_ll_pdu_datapath.v" in library work
Module <transceiver_SYM_DEC> compiled
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_lane_init_sm.v" in library work
Module <transceiver_RX_LL_PDU_DATAPATH> compiled
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_idle_and_ver_gen.v" in library work
Module <transceiver_LANE_INIT_SM> compiled
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_err_detect.v" in library work
Module <transceiver_IDLE_AND_VER_GEN> compiled
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_chbond_count_dec.v" in library work
Module <transceiver_ERR_DETECT> compiled
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_channel_init_sm.v" in library work
Module <transceiver_CHBOND_COUNT_DEC> compiled
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_channel_err_detect.v" in library work
Module <transceiver_CHANNEL_INIT_SM> compiled
Compiling verilog file "ipcore_dir/transceiver/example_design/gt/transceiver_tile.v" in library work
Module <transceiver_CHANNEL_ERR_DETECT> compiled
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_tx_ll.v" in library work
Module <TRANSCEIVER_TILE> compiled
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_rx_ll.v" in library work
Module <transceiver_TX_LL> compiled
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_global_logic.v" in library work
Module <transceiver_RX_LL> compiled
Compiling verilog file "ipcore_dir/transceiver/src/transceiver_aurora_lane.v" in library work
Module <transceiver_GLOBAL_LOGIC> compiled
Compiling verilog file "ipcore_dir/transceiver/example_design/gt/transceiver_transceiver_wrapper.v" in library work
Module <transceiver_AURORA_LANE> compiled
Compiling verilog file "ipcore_dir/transceiver/example_design/transceiver_reset_logic.v" in library work
Module <transceiver_GTX_WRAPPER> compiled
Compiling verilog file "ipcore_dir/transceiver/example_design/traffic_gen_check/transceiver_frame_gen.v" in library work
Module <transceiver_RESET_LOGIC> compiled
Compiling verilog file "ipcore_dir/transceiver/example_design/traffic_gen_check/transceiver_frame_check.v" in library work
Module <transceiver_FRAME_GEN> compiled
Compiling verilog file "ipcore_dir/transceiver/example_design/clock_module/transceiver_clock_module.v" in library work
Module <transceiver_FRAME_CHECK> compiled
Compiling verilog file "ipcore_dir/transceiver/example_design/cc_manager/transceiver_standard_cc_module.v" in library work
Module <transceiver_CLOCK_MODULE> compiled
Compiling verilog file "ipcore_dir/transceiver.v" in library work
Module <transceiver_STANDARD_CC_MODULE> compiled
Compiling verilog file "ipcore_dir/transceiver/example_design/transceiver_example_design.v" in library work
Module <transceiver> compiled
Module <transceiver_example_design> compiled
Module <icon> compiled
Compiling verilog file "PLL.v" in library work
Module <vio> compiled
Compiling verilog file "main.v" in library work
Module <PLL> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <PLL> in library <work>.

Analyzing hierarchy for module <transceiver> in library <work> with parameters.
	SIM_GTXRESET_SPEEDUP = "00000000000000000000000000000000"

Analyzing hierarchy for module <transceiver_AURORA_LANE> in library <work>.

Analyzing hierarchy for module <transceiver_GTX_WRAPPER> in library <work> with parameters.
	CHAN_BOND_LEVEL_0 = "00000000000000000000000000000000"
	CHAN_BOND_LEVEL_1 = "00000000000000000000000000000000"
	CHAN_BOND_MODE_0 = "OFF"
	CHAN_BOND_MODE_1 = "OFF"
	CLKINDC_B = "TRUE"
	SIM_GTXRESET_SPEEDUP = "00000000000000000000000000000000"
	SIM_MODE = "FAST"
	SIM_PLL_PERDIV2 = "011111010"

Analyzing hierarchy for module <transceiver_GLOBAL_LOGIC> in library <work>.

Analyzing hierarchy for module <transceiver_TX_LL> in library <work>.

Analyzing hierarchy for module <transceiver_RX_LL> in library <work>.

Analyzing hierarchy for module <transceiver_LANE_INIT_SM> in library <work>.

Analyzing hierarchy for module <transceiver_CHBOND_COUNT_DEC> in library <work> with parameters.
	CHANNEL_BOND_LOAD_CODE = "100111"

Analyzing hierarchy for module <transceiver_SYM_GEN> in library <work>.

Analyzing hierarchy for module <transceiver_SYM_DEC> in library <work> with parameters.
	A_CHAR_0 = "0111"
	A_CHAR_1 = "1100"
	CC_CHAR_0 = "1111"
	CC_CHAR_1 = "0111"
	ECP_0 = "1111"
	ECP_1 = "1101"
	ECP_2 = "1111"
	ECP_3 = "1110"
	K_CHAR_0 = "1011"
	K_CHAR_1 = "1100"
	PAD_0 = "1001"
	PAD_1 = "1100"
	SCP_0 = "0101"
	SCP_1 = "1100"
	SCP_2 = "1111"
	SCP_3 = "1011"
	SPA_DATA_0 = "0010"
	SPA_DATA_1 = "1100"
	SPA_NEG_DATA_0 = "1101"
	SPA_NEG_DATA_1 = "0011"
	SP_DATA_0 = "0100"
	SP_DATA_1 = "1010"
	SP_NEG_DATA_0 = "1011"
	SP_NEG_DATA_1 = "0101"
	VER_DATA_0 = "1110"
	VER_DATA_1 = "1000"

Analyzing hierarchy for module <transceiver_ERR_DETECT> in library <work>.

Analyzing hierarchy for module <TRANSCEIVER_TILE> in library <work> with parameters.
	TILE_CHAN_BOND_LEVEL_0 = "00000000000000000000000000000000"
	TILE_CHAN_BOND_LEVEL_1 = "00000000000000000000000000000000"
	TILE_CHAN_BOND_MODE_0 = "OFF"
	TILE_CHAN_BOND_MODE_1 = "OFF"
	TILE_SIM_GTXRESET_SPEEDUP = "00000000000000000000000000000000"
	TILE_SIM_MODE = "FAST"
	TILE_SIM_PLL_PERDIV2 = "011111010"

Analyzing hierarchy for module <transceiver_CHANNEL_INIT_SM> in library <work>.

Analyzing hierarchy for module <transceiver_IDLE_AND_VER_GEN> in library <work>.

Analyzing hierarchy for module <transceiver_CHANNEL_ERR_DETECT> in library <work>.

Analyzing hierarchy for module <transceiver_TX_LL_DATAPATH> in library <work>.

Analyzing hierarchy for module <transceiver_TX_LL_CONTROL> in library <work>.

Analyzing hierarchy for module <transceiver_RX_LL_PDU_DATAPATH> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
WARNING:Xst:852 - "main.v" line 99: Unconnected input port 'RST_IN' of instance 'PLL_1' is tied to GND.
Module <main> is correct for synthesis.
 
Analyzing module <PLL> in library <work>.
Module <PLL> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN1_IBUFG_INST> in unit <PLL>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN1_IBUFG_INST> in unit <PLL>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN1_IBUFG_INST> in unit <PLL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN1_IBUFG_INST> in unit <PLL>.
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKFBOUT_MULT =  6" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKIN1_PERIOD =  10.000000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKIN2_PERIOD =  10.000000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT0_DIVIDE =  12" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT0_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT1_DIVIDE =  25" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT1_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT2_DIVIDE =  6" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT3_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "REF_JITTER =  0.000000" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <PLL>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <PLL>.
Analyzing module <transceiver> in library <work>.
	SIM_GTXRESET_SPEEDUP = 32'sb00000000000000000000000000000000
Module <transceiver> is correct for synthesis.
 
Analyzing module <transceiver_AURORA_LANE> in library <work>.
Module <transceiver_AURORA_LANE> is correct for synthesis.
 
Analyzing module <transceiver_LANE_INIT_SM> in library <work>.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_lane_init_sm.v" line 226: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_lane_init_sm.v" line 229: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_lane_init_sm.v" line 230: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_lane_init_sm.v" line 231: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_lane_init_sm.v" line 232: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <transceiver_LANE_INIT_SM> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <lane_up_flop_i> in unit <transceiver_LANE_INIT_SM>.
Analyzing module <transceiver_CHBOND_COUNT_DEC> in library <work>.
	CHANNEL_BOND_LOAD_CODE = 6'b100111
Module <transceiver_CHBOND_COUNT_DEC> is correct for synthesis.
 
Analyzing module <transceiver_SYM_GEN> in library <work>.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_sym_gen.v" line 185: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_sym_gen.v" line 186: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_sym_gen.v" line 187: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_sym_gen.v" line 188: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_sym_gen.v" line 189: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <transceiver_SYM_GEN> is correct for synthesis.
 
Analyzing module <transceiver_SYM_DEC> in library <work>.
	A_CHAR_0 = 4'b0111
	A_CHAR_1 = 4'b1100
	CC_CHAR_0 = 4'b1111
	CC_CHAR_1 = 4'b0111
	ECP_0 = 4'b1111
	ECP_1 = 4'b1101
	ECP_2 = 4'b1111
	ECP_3 = 4'b1110
	K_CHAR_0 = 4'b1011
	K_CHAR_1 = 4'b1100
	PAD_0 = 4'b1001
	PAD_1 = 4'b1100
	SCP_0 = 4'b0101
	SCP_1 = 4'b1100
	SCP_2 = 4'b1111
	SCP_3 = 4'b1011
	SPA_DATA_0 = 4'b0010
	SPA_DATA_1 = 4'b1100
	SPA_NEG_DATA_0 = 4'b1101
	SPA_NEG_DATA_1 = 4'b0011
	SP_DATA_0 = 4'b0100
	SP_DATA_1 = 4'b1010
	SP_NEG_DATA_0 = 4'b1011
	SP_NEG_DATA_1 = 4'b0101
	VER_DATA_0 = 4'b1110
	VER_DATA_1 = 4'b1000
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_sym_dec.v" line 222: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_sym_dec.v" line 223: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_sym_dec.v" line 224: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_sym_dec.v" line 230: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_sym_dec.v" line 237: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <transceiver_SYM_DEC> is correct for synthesis.
 
Analyzing module <transceiver_ERR_DETECT> in library <work>.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_err_detect.v" line 141: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_err_detect.v" line 142: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_err_detect.v" line 146: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_err_detect.v" line 147: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_err_detect.v" line 153: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <transceiver_ERR_DETECT> is correct for synthesis.
 
Analyzing module <transceiver_GTX_WRAPPER> in library <work>.
	CHAN_BOND_LEVEL_0 = 32'sb00000000000000000000000000000000
	CHAN_BOND_LEVEL_1 = 32'sb00000000000000000000000000000000
	CHAN_BOND_MODE_0 = "OFF"
	CHAN_BOND_MODE_1 = "OFF"
	CLKINDC_B = "TRUE"
	SIM_GTXRESET_SPEEDUP = 32'sb00000000000000000000000000000000
	SIM_MODE = "FAST"
	SIM_PLL_PERDIV2 = 9'b011111010
Module <transceiver_GTX_WRAPPER> is correct for synthesis.
 
Analyzing module <TRANSCEIVER_TILE> in library <work>.
	TILE_CHAN_BOND_LEVEL_0 = 32'sb00000000000000000000000000000000
	TILE_CHAN_BOND_LEVEL_1 = 32'sb00000000000000000000000000000000
	TILE_CHAN_BOND_MODE_0 = "OFF"
	TILE_CHAN_BOND_MODE_1 = "OFF"
	TILE_SIM_GTXRESET_SPEEDUP = 32'sb00000000000000000000000000000000
	TILE_SIM_MODE = "FAST"
	TILE_SIM_PLL_PERDIV2 = 9'b011111010
Module <TRANSCEIVER_TILE> is correct for synthesis.
 
    Set user-defined property "AC_CAP_DIS_0 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "AC_CAP_DIS_1 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "ALIGN_COMMA_WORD_0 =  2" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "ALIGN_COMMA_WORD_1 =  2" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CB2_INH_CC_PERIOD_0 =  8" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CB2_INH_CC_PERIOD_1 =  8" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CDR_PH_ADJ_TIME =  01010" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_0 =  7" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_1 =  7" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_0 =  7" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_1 =  7" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_KEEP_ALIGN_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_KEEP_ALIGN_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_LEVEL_0 =  0" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_LEVEL_1 =  0" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_MODE_0 =  OFF" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_MODE_1 =  OFF" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_0 =  0101111100" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_1 =  0101111100" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_0 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_1 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_0 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_1 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_0 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_1 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_0 =  0001" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_1 =  0001" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_0 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_1 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_0 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_1 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_0 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_1 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_0 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_1 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_0 =  0000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_1 =  0000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_0 =  1" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_1 =  1" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK25_DIVIDER =  4" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLKINDC_B =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLKRCV_TRST =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_CORRECT_USE_0 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_CORRECT_USE_1 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_ADJ_LEN_0 =  2" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_ADJ_LEN_1 =  2" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_DET_LEN_0 =  2" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_DET_LEN_1 =  2" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_KEEP_IDLE_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_KEEP_IDLE_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_MAX_LAT_0 =  32" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_MAX_LAT_1 =  32" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_MIN_LAT_0 =  28" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_MIN_LAT_1 =  28" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_PRECEDENCE_0 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_PRECEDENCE_1 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_0 =  0" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_1 =  0" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_1_0 =  0111110111" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_1_1 =  0111110111" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_2_0 =  0111110111" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_2_1 =  0111110111" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_3_0 =  0100000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_3_1 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_4_0 =  0100000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_4_1 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_0 =  1111" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_1 =  0011" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_1_0 =  0100000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_1_1 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_2_0 =  0100000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_2_1 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_3_0 =  0100000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_3_1 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_4_0 =  0100000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_4_1 =  0000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_0 =  1111" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_1 =  0000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_USE_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_USE_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CM_TRIM_0 =  10" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "CM_TRIM_1 =  10" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "COMMA_10B_ENABLE_0 =  1111111111" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "COMMA_10B_ENABLE_1 =  1111111111" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "COMMA_DOUBLE_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "COMMA_DOUBLE_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "COM_BURST_VAL_0 =  1111" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "COM_BURST_VAL_1 =  1111" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "DEC_MCOMMA_DETECT_0 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "DEC_MCOMMA_DETECT_1 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "DEC_PCOMMA_DETECT_0 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "DEC_PCOMMA_DETECT_1 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "DFE_CAL_TIME =  00110" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "DFE_CFG_0 =  1001111011" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "DFE_CFG_1 =  1001111011" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "GEARBOX_ENDEC_0 =  000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "GEARBOX_ENDEC_1 =  000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "MCOMMA_10B_VALUE_0 =  1010000011" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "MCOMMA_10B_VALUE_1 =  1010000011" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "MCOMMA_DETECT_0 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "MCOMMA_DETECT_1 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "OOBDETECT_THRESHOLD_0 =  111" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "OOBDETECT_THRESHOLD_1 =  111" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "OOB_CLK_DIVIDER =  4" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "OVERSAMPLE_MODE =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PCI_EXPRESS_MODE_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PCI_EXPRESS_MODE_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PCOMMA_10B_VALUE_0 =  0101111100" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PCOMMA_10B_VALUE_1 =  0101111100" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PCOMMA_DETECT_0 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PCOMMA_DETECT_1 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PLL_COM_CFG =  21680A" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PLL_CP_CFG =  00" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PLL_DIVSEL_FB =  4" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PLL_DIVSEL_REF =  1" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PLL_FB_DCCEN =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PLL_LKDET_CFG =  101" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PLL_RXDIVSEL_OUT_0 =  4" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PLL_RXDIVSEL_OUT_1 =  4" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PLL_SATA_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PLL_SATA_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PLL_TDCC_CFG =  000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PLL_TXDIVSEL_OUT_0 =  4" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PLL_TXDIVSEL_OUT_1 =  4" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PMA_CDR_SCAN_0 =  6404035" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PMA_CDR_SCAN_1 =  6404035" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PMA_COM_CFG =  000000000000000000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PMA_RXSYNC_CFG_0 =  00" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PMA_RXSYNC_CFG_1 =  00" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PMA_RX_CFG_0 =  0F44088" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PMA_RX_CFG_1 =  0F44088" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PMA_TX_CFG_0 =  80082" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PMA_TX_CFG_1 =  80082" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PRBS_ERR_THRESHOLD_0 =  00000001" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "PRBS_ERR_THRESHOLD_1 =  00000001" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RCV_TERM_GND_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RCV_TERM_GND_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RCV_TERM_VTTRX_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RCV_TERM_VTTRX_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RXGEARBOX_USE_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RXGEARBOX_USE_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_BUFFER_USE_0 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_BUFFER_USE_1 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_0 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_1 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_EN_IDLE_HOLD_CDR =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_EN_IDLE_HOLD_DFE_0 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_EN_IDLE_HOLD_DFE_1 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_EN_IDLE_RESET_BUF_0 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_EN_IDLE_RESET_BUF_1 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_EN_IDLE_RESET_FR =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_EN_IDLE_RESET_PH =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_IDLE_HI_CNT_0 =  1000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_IDLE_HI_CNT_1 =  1000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_IDLE_LO_CNT_0 =  0000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_IDLE_LO_CNT_1 =  0000" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_LOS_INVALID_INCR_0 =  8" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_LOS_INVALID_INCR_1 =  8" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_LOS_THRESHOLD_0 =  128" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_LOS_THRESHOLD_1 =  128" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_SLIDE_MODE_0 =  PCS" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_SLIDE_MODE_1 =  PCS" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_STATUS_FMT_0 =  PCIE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_STATUS_FMT_1 =  PCIE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_XCLK_SEL_0 =  RXREC" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "RX_XCLK_SEL_1 =  RXREC" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_BURST_VAL_0 =  100" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_BURST_VAL_1 =  100" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_IDLE_VAL_0 =  100" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_IDLE_VAL_1 =  100" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_MAX_BURST_0 =  7" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_MAX_BURST_1 =  7" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_MAX_INIT_0 =  22" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_MAX_INIT_1 =  22" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_MAX_WAKE_0 =  7" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_MAX_WAKE_1 =  7" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_MIN_BURST_0 =  4" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_MIN_BURST_1 =  4" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_MIN_INIT_0 =  12" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_MIN_INIT_1 =  12" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_MIN_WAKE_0 =  4" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SATA_MIN_WAKE_1 =  4" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SIM_GTXRESET_SPEEDUP =  0" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SIM_MODE =  FAST" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SIM_PLL_PERDIV2 =  0FA" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS_0 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS_1 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TERMINATION_CTRL =  10100" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TERMINATION_IMP_0 =  50" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TERMINATION_IMP_1 =  50" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TERMINATION_OVRD =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TRANS_TIME_FROM_P2_0 =  03C" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TRANS_TIME_FROM_P2_1 =  03C" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TRANS_TIME_NON_P2_0 =  19" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TRANS_TIME_NON_P2_1 =  19" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TRANS_TIME_TO_P2_0 =  064" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TRANS_TIME_TO_P2_1 =  064" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TXGEARBOX_USE_0 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TXGEARBOX_USE_1 =  FALSE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TXRX_INVERT_0 =  011" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TXRX_INVERT_1 =  011" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TX_BUFFER_USE_0 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TX_BUFFER_USE_1 =  TRUE" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TX_DETECT_RX_CFG_0 =  1832" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TX_DETECT_RX_CFG_1 =  1832" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TX_IDLE_DELAY_0 =  010" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TX_IDLE_DELAY_1 =  010" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TX_XCLK_SEL_0 =  TXOUT" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
    Set user-defined property "TX_XCLK_SEL_1 =  TXOUT" for instance <gtx_dual_i> in unit <TRANSCEIVER_TILE>.
Analyzing module <transceiver_GLOBAL_LOGIC> in library <work>.
Module <transceiver_GLOBAL_LOGIC> is correct for synthesis.
 
Analyzing module <transceiver_CHANNEL_INIT_SM> in library <work>.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_channel_init_sm.v" line 197: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_channel_init_sm.v" line 198: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_channel_init_sm.v" line 199: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_channel_init_sm.v" line 203: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_channel_init_sm.v" line 204: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <transceiver_CHANNEL_INIT_SM> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <reset_lanes_flop_i> in unit <transceiver_CHANNEL_INIT_SM>.
Analyzing module <transceiver_IDLE_AND_VER_GEN> in library <work>.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_idle_and_ver_gen.v" line 149: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_idle_and_ver_gen.v" line 181: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_idle_and_ver_gen.v" line 182: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_idle_and_ver_gen.v" line 183: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_idle_and_ver_gen.v" line 201: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <transceiver_IDLE_AND_VER_GEN> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <lfsr_last_flop_i> in unit <transceiver_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <lfsr_taps_i> in unit <transceiver_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0000" for instance <ver_counter_0_i> in unit <transceiver_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0000" for instance <ver_counter_1_i> in unit <transceiver_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_v_flop_0_i> in unit <transceiver_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_v_flop_1_i> in unit <transceiver_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_a_flop_0_i> in unit <transceiver_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_k_flop_0_i> in unit <transceiver_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_k_flop_1_i> in unit <transceiver_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_r_flop_0_i> in unit <transceiver_IDLE_AND_VER_GEN>.
    Set user-defined property "INIT =  0" for instance <gen_r_flop_1_i> in unit <transceiver_IDLE_AND_VER_GEN>.
Analyzing module <transceiver_CHANNEL_ERR_DETECT> in library <work>.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_channel_err_detect.v" line 135: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_channel_err_detect.v" line 136: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_channel_err_detect.v" line 148: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_channel_err_detect.v" line 159: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_channel_err_detect.v" line 163: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <transceiver_CHANNEL_ERR_DETECT> is correct for synthesis.
 
Analyzing module <transceiver_TX_LL> in library <work>.
Module <transceiver_TX_LL> is correct for synthesis.
 
Analyzing module <transceiver_TX_LL_DATAPATH> in library <work>.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_tx_ll_datapath.v" line 157: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_tx_ll_datapath.v" line 160: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_tx_ll_datapath.v" line 161: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_tx_ll_datapath.v" line 172: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_tx_ll_datapath.v" line 177: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <transceiver_TX_LL_DATAPATH> is correct for synthesis.
 
Analyzing module <transceiver_TX_LL_CONTROL> in library <work>.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_tx_ll_control.v" line 196: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_tx_ll_control.v" line 215: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_tx_ll_control.v" line 216: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_tx_ll_control.v" line 217: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_tx_ll_control.v" line 218: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <transceiver_TX_LL_CONTROL> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gen_cc_flop_0_i> in unit <transceiver_TX_LL_CONTROL>.
Analyzing module <transceiver_RX_LL> in library <work>.
Module <transceiver_RX_LL> is correct for synthesis.
 
Analyzing module <transceiver_RX_LL_PDU_DATAPATH> in library <work>.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_rx_ll_pdu_datapath.v" line 160: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_rx_ll_pdu_datapath.v" line 165: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_rx_ll_pdu_datapath.v" line 166: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_rx_ll_pdu_datapath.v" line 167: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/transceiver/src/transceiver_rx_ll_pdu_datapath.v" line 172: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <transceiver_RX_LL_PDU_DATAPATH> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <transceiver_CHBOND_COUNT_DEC>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_chbond_count_dec.v".
    Found 1-bit register for signal <CHANNEL_BOND_LOAD>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <transceiver_CHBOND_COUNT_DEC> synthesized.


Synthesizing Unit <transceiver_SYM_GEN>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_sym_gen.v".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <TX_DATA>.
    Found 2-bit register for signal <TX_CHAR_IS_K>.
    Found 1-bit register for signal <gen_a_r>.
    Found 1-bit register for signal <gen_cc_r>.
    Found 1-bit register for signal <gen_ecp_r>.
    Found 1-bit register for signal <gen_k_fsm_r>.
    Found 2-bit register for signal <gen_k_r>.
    Found 1-bit register for signal <gen_pad_r>.
    Found 2-bit register for signal <gen_r_r>.
    Found 1-bit register for signal <gen_scp_r>.
    Found 2-bit register for signal <gen_sp_data_r>.
    Found 2-bit register for signal <gen_spa_data_r>.
    Found 2-bit register for signal <gen_v_r>.
    Found 16-bit register for signal <tx_pe_data_r>.
    Found 1-bit register for signal <tx_pe_data_v_r>.
    Summary:
	inferred  51 D-type flip-flop(s).
Unit <transceiver_SYM_GEN> synthesized.


Synthesizing Unit <transceiver_SYM_DEC>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_sym_dec.v".
    Register <prev_beat_sp_d_r<1>> equivalent to <got_a_d_r<1>> has been removed
    Register <prev_beat_spa_d_r<1>> equivalent to <got_a_d_r<1>> has been removed
    Register <prev_beat_v_d_r<1>> equivalent to <got_a_d_r<1>> has been removed
    Register <rx_scp_d_r<1>> equivalent to <got_a_d_r<1>> has been removed
    Register <rx_spa_d_r<1>> equivalent to <got_a_d_r<1>> has been removed
    Register <prev_beat_spa_d_r<3>> equivalent to <got_a_d_r<3>> has been removed
    Register <rx_pad_d_r<1>> equivalent to <got_a_d_r<3>> has been removed
    Register <rx_spa_d_r<3>> equivalent to <got_a_d_r<3>> has been removed
    Register <prev_beat_spa_d_r<0>> equivalent to <prev_beat_sp_d_r<0>> has been removed
    Register <prev_beat_v_d_r<0>> equivalent to <prev_beat_sp_d_r<0>> has been removed
    Register <rx_sp_d_r<2>> equivalent to <prev_beat_sp_d_r<2>> has been removed
    Register <rx_sp_d_r<3>> equivalent to <prev_beat_sp_d_r<3>> has been removed
    Register <rx_spa_d_r<2>> equivalent to <prev_beat_spa_d_r<2>> has been removed
    Register <rx_v_d_r<2>> equivalent to <prev_beat_v_d_r<2>> has been removed
    Register <rx_v_d_r<3>> equivalent to <prev_beat_v_d_r<3>> has been removed
    Register <rx_ecp_d_r<0>> equivalent to <rx_cc_r<0>> has been removed
    Register <rx_ecp_d_r<2>> equivalent to <rx_cc_r<2>> has been removed
    Register <rx_scp_d_r<2>> equivalent to <rx_cc_r<2>> has been removed
    Found 1-bit register for signal <RX_SCP>.
    Found 1-bit register for signal <RX_ECP>.
    Found 1-bit register for signal <RX_SPA>.
    Found 1-bit register for signal <RX_SP>.
    Found 1-bit register for signal <RX_NEG>.
    Found 1-bit register for signal <RX_PAD>.
    Found 2-bit register for signal <GOT_A>.
    Found 16-bit register for signal <RX_PE_DATA>.
    Found 1-bit register for signal <RX_PE_DATA_V>.
    Found 1-bit register for signal <GOT_V>.
    Found 1-bit register for signal <RX_CC>.
    Found 1-bit register for signal <first_v_received_r>.
    Found 4-bit register for signal <got_a_d_r>.
    Found 1-bit register for signal <left_aligned_r>.
    Found 1-bit register for signal <prev_beat_sp_d_r<0>>.
    Found 2-bit register for signal <prev_beat_sp_d_r<2:3>>.
    Found 1-bit register for signal <prev_beat_sp_r>.
    Found 1-bit register for signal <prev_beat_spa_d_r<2>>.
    Found 1-bit register for signal <prev_beat_spa_r>.
    Found 2-bit register for signal <prev_beat_v_d_r<2:3>>.
    Found 1-bit register for signal <prev_beat_v_r>.
    Found 4-bit register for signal <rx_cc_r>.
    Found 1-bit register for signal <rx_ecp_d_r<1>>.
    Found 1-bit register for signal <rx_ecp_d_r<3>>.
    Found 1-bit register for signal <rx_pad_d_r<0>>.
    Found 2-bit register for signal <rx_pe_control_r>.
    Found 16-bit register for signal <rx_pe_data_r>.
    Found 1-bit register for signal <rx_scp_d_r<0>>.
    Found 1-bit register for signal <rx_scp_d_r<3>>.
    Found 2-bit register for signal <rx_sp_d_r<0:1>>.
    Found 2-bit register for signal <rx_sp_neg_d_r>.
    Found 1-bit register for signal <rx_spa_d_r<0>>.
    Found 2-bit register for signal <rx_spa_neg_d_r>.
    Found 2-bit register for signal <rx_v_d_r<0:1>>.
    Found 2-bit register for signal <word_aligned_control_bits_r>.
    Found 16-bit register for signal <word_aligned_data_r>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <transceiver_SYM_DEC> synthesized.


Synthesizing Unit <transceiver_ERR_DETECT>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_err_detect.v".
    Found 1-bit register for signal <HARD_ERR>.
    Found 1-bit register for signal <SOFT_ERR>.
    Found 1-bit register for signal <bucket_full_r>.
    Found 2-bit register for signal <count_r>.
    Found 2-bit register for signal <good_count_r>.
    Found 1-bit register for signal <hard_err_flop_r>.
    Found 1-bit register for signal <soft_err_flop_r>.
    Found 2-bit register for signal <soft_err_r>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <transceiver_ERR_DETECT> synthesized.


Synthesizing Unit <transceiver_CHANNEL_ERR_DETECT>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_channel_err_detect.v".
    Found 1-bit register for signal <RESET_CHANNEL>.
    Found 1-bit register for signal <CHANNEL_SOFT_ERR>.
    Found 1-bit register for signal <CHANNEL_HARD_ERR>.
    Found 1-bit register for signal <hard_err_r>.
    Found 1-bit register for signal <lane_up_r>.
    Found 1-bit register for signal <soft_err_r>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <transceiver_CHANNEL_ERR_DETECT> synthesized.


Synthesizing Unit <transceiver_TX_LL_DATAPATH>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_tx_ll_datapath.v".
    Found 16-bit register for signal <TX_PE_DATA>.
    Found 1-bit register for signal <TX_PE_DATA_V>.
    Found 1-bit register for signal <GEN_PAD>.
    Found 1-bit register for signal <gen_pad_r>.
    Found 1-bit register for signal <in_frame_r>.
    Found 1-bit register for signal <storage_pad_r>.
    Found 16-bit register for signal <storage_r>.
    Found 1-bit register for signal <storage_v_r>.
    Found 16-bit register for signal <tx_pe_data_r>.
    Found 1-bit register for signal <tx_pe_data_v_r>.
    Summary:
	inferred  55 D-type flip-flop(s).
Unit <transceiver_TX_LL_DATAPATH> synthesized.


Synthesizing Unit <transceiver_RX_LL_PDU_DATAPATH>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_rx_ll_pdu_datapath.v".
    Found 1-bit register for signal <RX_REM<0>>.
    Found 1-bit register for signal <RX_SRC_RDY_N>.
    Found 1-bit register for signal <RX_EOF_N>.
    Found 16-bit register for signal <RX_D>.
    Found 1-bit register for signal <RX_SOF_N>.
    Found 1-bit register for signal <FRAME_ERR>.
    Found 1-bit register for signal <in_frame_r>.
    Found 1-bit register for signal <pad_in_storage_r>.
    Found 1-bit register for signal <sof_in_storage_r>.
    Found 16-bit register for signal <storage_r>.
    Found 1-bit register for signal <storage_v_r>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <transceiver_RX_LL_PDU_DATAPATH> synthesized.


Synthesizing Unit <PLL>.
    Related source file is "PLL.v".
Unit <PLL> synthesized.


Synthesizing Unit <transceiver_RX_LL>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_rx_ll.v".
Unit <transceiver_RX_LL> synthesized.


Synthesizing Unit <transceiver_LANE_INIT_SM>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_lane_init_sm.v".
    Found 1-bit register for signal <ENABLE_ERR_DETECT>.
    Found 1-bit register for signal <ack_r>.
    Found 1-bit register for signal <align_r>.
    Found 1-bit register for signal <begin_r>.
    Found 1-bit xor2 for signal <change_in_state_c>.
    Found 1-bit register for signal <comma_over_two_cycles_r>.
    Found 1-bit xor2 for signal <comma_over_two_cycles_r$xor0000> created at line 395.
    Found 8-bit up counter for signal <counter1_r>.
    Found 16-bit register for signal <counter2_r>.
    Found 4-bit register for signal <counter3_r>.
    Found 16-bit register for signal <counter4_r>.
    Found 16-bit register for signal <counter5_r>.
    Found 1-bit register for signal <do_watchdog_count_r>.
    Found 1-bit register for signal <odd_word_r>.
    Found 1-bit register for signal <polarity_r>.
    Found 1-bit register for signal <prev_char_was_comma_r>.
    Found 1-bit register for signal <prev_count_128d_done_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <realign_r>.
    Found 1-bit register for signal <reset_count_r>.
    Found 1-bit register for signal <rst_r>.
    Found 2-bit register for signal <RX_CHAR_IS_COMMA_R>.
    Found 1-bit register for signal <rx_polarity_r>.
    Summary:
	inferred   1 Counter(s).
	inferred  69 D-type flip-flop(s).
Unit <transceiver_LANE_INIT_SM> synthesized.


Synthesizing Unit <TRANSCEIVER_TILE>.
    Related source file is "ipcore_dir/transceiver/example_design/gt/transceiver_tile.v".
WARNING:Xst:646 - Signal <tied_to_vcc_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxnotintable1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxnotintable0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdisperr1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdisperr0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdata1_i<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdata0_i<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxcharisk1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxcharisk0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxchariscomma1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxchariscomma0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TRANSCEIVER_TILE> synthesized.


Synthesizing Unit <transceiver_CHANNEL_INIT_SM>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_channel_init_sm.v".
WARNING:Xst:647 - Input <CH_BOND_DONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GOT_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CHANNEL_BOND_LOAD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <CHANNEL_UP>.
    Found 1-bit register for signal <START_RX>.
    Found 1-bit register for signal <all_lanes_v_r>.
    Found 1-bit register for signal <bad_v_r>.
    Found 1-bit xor2 for signal <bad_v_r$xor0000> created at line 318.
    Found 8-bit up counter for signal <free_count_r>.
    Found 1-bit register for signal <got_first_v_r>.
    Found 1-bit register for signal <ready_r>.
    Found 3-bit register for signal <rxver_count_r>.
    Found 8-bit register for signal <txver_count_r>.
    Found 32-bit register for signal <v_count_r>.
    Found 1-bit register for signal <verify_r>.
    Found 16-bit register for signal <verify_watchdog_r>.
    Found 1-bit register for signal <wait_for_lane_up_r>.
    Summary:
	inferred   1 Counter(s).
	inferred  67 D-type flip-flop(s).
Unit <transceiver_CHANNEL_INIT_SM> synthesized.


Synthesizing Unit <transceiver_IDLE_AND_VER_GEN>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_idle_and_ver_gen.v".
    Found 4-bit down counter for signal <downcounter_r>.
    Found 1-bit register for signal <gen_ver_word_2_r>.
    Found 4-bit register for signal <lfsr_shift_register_r>.
    Found 1-bit xor2 for signal <lfsr_taps_c$xor0000> created at line 160.
    Found 1-bit register for signal <prev_cycle_gen_ver_r>.
    Summary:
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
Unit <transceiver_IDLE_AND_VER_GEN> synthesized.


Synthesizing Unit <transceiver_TX_LL_CONTROL>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_tx_ll_control.v".
WARNING:Xst:647 - Input <WARN_CC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <channel_full_c> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <GEN_SCP>.
    Found 1-bit register for signal <GEN_ECP>.
    Found 1-bit register for signal <TX_DST_RDY_N>.
    Found 1-bit register for signal <data_eof_1_r>.
    Found 1-bit register for signal <data_eof_2_r>.
    Found 1-bit register for signal <data_eof_3_r>.
    Found 1-bit register for signal <data_r>.
    Found 1-bit register for signal <do_cc_r>.
    Found 1-bit register for signal <idle_r>.
    Found 1-bit register for signal <sof_data_eof_1_r>.
    Found 1-bit register for signal <sof_data_eof_2_r>.
    Found 1-bit register for signal <sof_data_eof_3_r>.
    Found 1-bit register for signal <sof_r>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <transceiver_TX_LL_CONTROL> synthesized.


Synthesizing Unit <transceiver_AURORA_LANE>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_aurora_lane.v".
WARNING:Xst:646 - Signal <rx_cc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <transceiver_AURORA_LANE> synthesized.


Synthesizing Unit <transceiver_GTX_WRAPPER>.
    Related source file is "ipcore_dir/transceiver/example_design/gt/transceiver_transceiver_wrapper.v".
WARNING:Xst:647 - Input <POWERDOWN_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <CHBONDDONE_OUT_unused> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <TXOUTCLK2_OUT> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ENCHANSYNC_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <CHBONDDONE_OUT> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RXRECCLK1_OUT> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RXRECCLK2_OUT> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <tied_to_vcc_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resetdone1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resetdone0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <open_txbufstatus_unused_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <open_txbufstatus_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <open_rxbufstatus_unused_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <open_rxbufstatus_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <chbondo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <chbondi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TXOUTCLK1_OUT_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <transceiver_GTX_WRAPPER> synthesized.


Synthesizing Unit <transceiver_GLOBAL_LOGIC>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_global_logic.v".
Unit <transceiver_GLOBAL_LOGIC> synthesized.


Synthesizing Unit <transceiver_TX_LL>.
    Related source file is "ipcore_dir/transceiver/src/transceiver_tx_ll.v".
Unit <transceiver_TX_LL> synthesized.


Synthesizing Unit <transceiver>.
    Related source file is "ipcore_dir/transceiver.v".
WARNING:Xst:646 - Signal <tx_buf_err_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_gnd_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_realign_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_not_in_table_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_disp_err_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_data_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_clk_cor_cnt_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_char_is_k_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_char_is_comma_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_buf_err_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <open_rx_rec2_clk_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <open_rx_rec1_clk_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <open_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <channel_bond_load_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch_bond_done_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch_bond_done_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch_bond_done_i_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TX1P_OUT_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TX1N_OUT_unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <RX1P_IN_unused> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <RX1N_IN_unused> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <transceiver> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:646 - Signal <clk_24_MHz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <WARN_CC> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <USER_CLK> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <TX_SRC_RDY_N> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <TX_SOF_N> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <TX_REM> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <TX_OUT_CLK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TX_LOCK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <TX_EOF_N> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <TX_DST_RDY_N> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <TX_D> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <TXP> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TXN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TXD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <SYNC_CLK> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <SOFT_ERR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RX_SRC_RDY_N> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RX_SOF_N> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RX_REM> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RX_EOF_N> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RX_D> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <RXP> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <RXN> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <RESET> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <POWER_DOWN> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <LOOPBACK> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:646 - Signal <LANE_UP> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HARD_ERR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <GT_RESET> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <FRAME_ERR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DO_CC> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <CHANNEL_UP> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit register for signal <data<5:0>>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 4-bit down counter                                    : 1
 8-bit up counter                                      : 2
# Registers                                            : 187
 1-bit register                                        : 161
 16-bit register                                       : 12
 2-bit register                                        : 9
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rx_ll_i> is unconnected in block <my_transceiver>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <storage_v_r> in Unit <tx_ll_datapath_i> is equivalent to the following FF/Latch, which will be removed : <storage_pad_r> 
INFO:Xst:2261 - The FF/Latch <tx_pe_data_v_r> in Unit <tx_ll_datapath_i> is equivalent to the following FF/Latch, which will be removed : <gen_pad_r> 
WARNING:Xst:1426 - The value init of the FF/Latch wait_for_lane_up_r hinder the constant cleaning in the block channel_init_sm_i.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_4 hinder the constant cleaning in the block sym_gen_i.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_1 hinder the constant cleaning in the block sym_gen_i.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_0 hinder the constant cleaning in the block sym_gen_i.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_15 hinder the constant cleaning in the block sym_gen_i.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_13 hinder the constant cleaning in the block sym_gen_i.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_12 hinder the constant cleaning in the block sym_gen_i.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_10 hinder the constant cleaning in the block sym_gen_i.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch TX_CHAR_IS_K_0 hinder the constant cleaning in the block sym_gen_i.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch TX_CHAR_IS_K_1 hinder the constant cleaning in the block sym_gen_i.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_14> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_15> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_sp_d_r_0> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_control_bits_r_1> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_sp_d_r_2> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_sp_d_r_3> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_spa_r> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_sp_r> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_spa_d_r_2> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RX_SP> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_sp_d_r_0> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_sp_d_r_1> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_sp_neg_d_r_0> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_spa_d_r_0> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RX_SPA> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_sp_neg_d_r_1> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_spa_neg_d_r_0> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <got_a_d_r_1> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_spa_neg_d_r_1> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RX_NEG> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_v_d_r_3> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <got_a_d_r_3> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_v_d_r_2> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_v_d_r_1> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_v_r> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_v_d_r_0> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_11> (without init value) has a constant value of 1 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_10> (without init value) has a constant value of 1 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_7> (without init value) has a constant value of 1 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_6> (without init value) has a constant value of 1 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_5> (without init value) has a constant value of 1 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_4> (without init value) has a constant value of 1 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_3> (without init value) has a constant value of 1 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_1> (without init value) has a constant value of 1 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TX_CHAR_IS_K_0> has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TX_CHAR_IS_K_1> has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_1> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <left_aligned_r> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_0> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_4> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_2> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_3> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_7> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_5> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_6> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_10> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_8> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_9> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_13> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_11> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_12> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_control_bits_r_0> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_PE_DATA_V> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GEN_PAD> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_cc_r> (without init value) has a constant value of 0 in block <tx_ll_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <idle_r> (without init value) has a constant value of 1 in block <tx_ll_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sof_r> (without init value) has a constant value of 0 in block <tx_ll_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sof_data_eof_1_r> (without init value) has a constant value of 0 in block <tx_ll_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_r> (without init value) has a constant value of 0 in block <tx_ll_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_eof_1_r> (without init value) has a constant value of 0 in block <tx_ll_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DST_RDY_N> (without init value) has a constant value of 1 in block <tx_ll_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GEN_SCP> (without init value) has a constant value of 0 in block <tx_ll_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GEN_ECP> (without init value) has a constant value of 0 in block <tx_ll_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GOT_V> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <first_v_received_r> has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hard_err_flop_r> (without init value) has a constant value of 0 in block <err_detect_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_err_r_0> (without init value) has a constant value of 0 in block <err_detect_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_err_r_1> (without init value) has a constant value of 0 in block <err_detect_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bucket_full_r> (without init value) has a constant value of 0 in block <err_detect_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <good_count_r_1> (without init value) has a constant value of 0 in block <err_detect_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <good_count_r_0> (without init value) has a constant value of 0 in block <err_detect_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_r_1> (without init value) has a constant value of 0 in block <err_detect_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_r_0> (without init value) has a constant value of 0 in block <err_detect_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wait_for_lane_up_r> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <verify_r> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ready_r> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v_count_r_0> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <all_lanes_v_r> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bad_v_r> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <verify_watchdog_r_0> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txver_count_r_0> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxver_count_r_0> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_cycle_gen_ver_r> (without init value) has a constant value of 0 in block <idle_and_ver_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lfsr_shift_register_r_0> has a constant value of 0 in block <idle_and_ver_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ver_word_2_r> (without init value) has a constant value of 0 in block <idle_and_ver_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lane_up_r> (without init value) has a constant value of 0 in block <channel_err_detect_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RESET_CHANNEL> has a constant value of 1 in block <channel_err_detect_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_v_r> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pad_r> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ecp_r> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_scp_r> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_count_128d_done_r> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter5_r_0> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter3_r_0> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_r> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ready_r> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <align_r> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <polarity_r> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <realign_r> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ENABLE_ERR_DETECT> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rst_r> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <begin_r> (without init value) has a constant value of 1 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <odd_word_r> has a constant value of 1 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_polarity_r> has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter4_r_0> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_watchdog_count_r> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comma_over_two_cycles_r> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RX_CHAR_IS_COMMA_R_1> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RX_CHAR_IS_COMMA_R_0> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reset_count_r> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_char_was_comma_r> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_12> (without init value) has a constant value of 1 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_14> (without init value) has a constant value of 1 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_spa_data_r_0> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_spa_data_r_1> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_sp_data_r_0> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_sp_data_r_1> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_k_fsm_r> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_v_r_0> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_v_r_1> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_r_r_0> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter2_r_0> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_r_r_1> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_k_r_0> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_k_r_1> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_a_r> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_cc_r> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_v_r> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_1> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <got_first_v_r> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_1> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_1> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rxver_count_r_1> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter3_r_1> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_1> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lfsr_shift_register_r_1> has a constant value of 0 in block <idle_and_ver_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CHANNEL_UP> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_DATA_15> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_DATA_13> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_DATA_9> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_DATA_8> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_DATA_2> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_DATA_0> (without init value) has a constant value of 1 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_1> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_eof_2_r> (without init value) has a constant value of 0 in block <tx_ll_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sof_data_eof_2_r> (without init value) has a constant value of 0 in block <tx_ll_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_1> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_control_r_1> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_control_r_0> (without init value) has a constant value of 0 in block <sym_dec_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_v_r> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_2> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_2> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rxver_count_r_2> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_2> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lfsr_shift_register_r_2> has a constant value of 0 in block <idle_and_ver_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_eof_3_r> (without init value) has a constant value of 0 in block <tx_ll_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sof_data_eof_3_r> (without init value) has a constant value of 0 in block <tx_ll_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter3_r_2> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_2> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_2> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_2> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_3> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_3> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lfsr_shift_register_r_3> has a constant value of 0 in block <idle_and_ver_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_3> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_3> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_3> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter3_r_3> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_3> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_4> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_4> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_4> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_4> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_4> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_4> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_5> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_5> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_5> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_5> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_5> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_5> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_6> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_6> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_6> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_6> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_6> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_6> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_7> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_7> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_7> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_7> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_7> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_7> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_8> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_8> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_8> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_8> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_8> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_9> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_9> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_9> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_9> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_9> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_10> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_10> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_10> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_10> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_10> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_11> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_11> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_11> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_11> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_11> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_12> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_12> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_12> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_12> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_12> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_13> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_13> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_13> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_13> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_13> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_14> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_14> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_14> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_14> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_14> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_15> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_15> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_15> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_15> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_15> (without init value) has a constant value of 0 in block <lane_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_16> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_17> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_18> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_19> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_20> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_21> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_22> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_23> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_24> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_25> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_26> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_27> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_28> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_29> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_30> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_31> (without init value) has a constant value of 0 in block <channel_init_sm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <sym_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <err_detect_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <tx_ll_i> is unconnected in block <my_transceiver>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <channel_err_detect_i> is unconnected in block <global_logic_i>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 4-bit down counter                                    : 1
 8-bit up counter                                      : 2
# Registers                                            : 434
 Flip-Flops                                            : 434
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <CHANNEL_BOND_LOAD> (without init value) has a constant value of 0 in block <transceiver_CHBOND_COUNT_DEC>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <storage_r_15> in Unit <transceiver_TX_LL_DATAPATH> is equivalent to the following 15 FFs/Latches, which will be removed : <storage_r_14> <storage_r_13> <storage_r_12> <storage_r_11> <storage_r_10> <storage_r_9> <storage_r_8> <storage_r_7> <storage_r_6> <storage_r_5> <storage_r_4> <storage_r_3> <storage_r_2> <storage_r_1> <storage_r_0> 
INFO:Xst:2261 - The FF/Latch <tx_pe_data_r_15> in Unit <transceiver_TX_LL_DATAPATH> is equivalent to the following 15 FFs/Latches, which will be removed : <tx_pe_data_r_14> <tx_pe_data_r_13> <tx_pe_data_r_12> <tx_pe_data_r_11> <tx_pe_data_r_10> <tx_pe_data_r_9> <tx_pe_data_r_8> <tx_pe_data_r_7> <tx_pe_data_r_6> <tx_pe_data_r_5> <tx_pe_data_r_4> <tx_pe_data_r_3> <tx_pe_data_r_2> <tx_pe_data_r_1> <tx_pe_data_r_0> 
INFO:Xst:2261 - The FF/Latch <TX_PE_DATA_15> in Unit <transceiver_TX_LL_DATAPATH> is equivalent to the following 15 FFs/Latches, which will be removed : <TX_PE_DATA_14> <TX_PE_DATA_13> <TX_PE_DATA_12> <TX_PE_DATA_11> <TX_PE_DATA_10> <TX_PE_DATA_9> <TX_PE_DATA_8> <TX_PE_DATA_7> <TX_PE_DATA_6> <TX_PE_DATA_5> <TX_PE_DATA_4> <TX_PE_DATA_3> <TX_PE_DATA_2> <TX_PE_DATA_1> <TX_PE_DATA_0> 
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_15 hinder the constant cleaning in the block transceiver_SYM_GEN.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_13 hinder the constant cleaning in the block transceiver_SYM_GEN.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_12 hinder the constant cleaning in the block transceiver_SYM_GEN.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_10 hinder the constant cleaning in the block transceiver_SYM_GEN.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_4 hinder the constant cleaning in the block transceiver_SYM_GEN.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_1 hinder the constant cleaning in the block transceiver_SYM_GEN.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch TX_DATA_0 hinder the constant cleaning in the block transceiver_SYM_GEN.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch TX_CHAR_IS_K_1 hinder the constant cleaning in the block transceiver_SYM_GEN.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch TX_CHAR_IS_K_0 hinder the constant cleaning in the block transceiver_SYM_GEN.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <TX_DATA_14> (without init value) has a constant value of 1 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_12> (without init value) has a constant value of 1 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_11> (without init value) has a constant value of 1 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_10> (without init value) has a constant value of 1 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_7> (without init value) has a constant value of 1 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_6> (without init value) has a constant value of 1 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_5> (without init value) has a constant value of 1 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_4> (without init value) has a constant value of 1 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_3> (without init value) has a constant value of 1 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DATA_1> (without init value) has a constant value of 1 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TX_CHAR_IS_K_0> has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TX_CHAR_IS_K_1> has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_spa_data_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_spa_data_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_sp_data_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_sp_data_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_k_fsm_r> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_v_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_v_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_r_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_r_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_k_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_scp_r> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_ecp_r> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_pad_r> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_k_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_a_r> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_cc_r> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_v_r> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_DATA_15> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_DATA_13> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_DATA_9> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_DATA_8> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_DATA_2> (without init value) has a constant value of 0 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_DATA_0> (without init value) has a constant value of 1 in block <transceiver_SYM_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch RX_PE_DATA_V hinder the constant cleaning in the block transceiver_SYM_DEC.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <prev_beat_spa_d_r_2> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_sp_d_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_sp_d_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RX_SP> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_spa_d_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RX_SPA> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_sp_neg_d_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_sp_neg_d_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_spa_neg_d_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_spa_neg_d_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <got_a_d_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <got_a_d_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <got_a_d_r_2> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <got_a_d_r_3> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_v_d_r_2> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_v_d_r_3> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_v_d_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_v_d_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GOT_V> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_cc_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_cc_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_cc_r_2> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_cc_r_3> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RX_PAD> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_sp_r> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_spa_r> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_v_r> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RX_CC> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GOT_A_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GOT_A_1> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <left_aligned_r> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_2> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_3> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_4> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_5> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_6> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_7> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_8> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_9> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_10> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_11> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_12> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_13> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_sp_d_r_3> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_sp_d_r_2> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_beat_sp_d_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RX_ECP> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ecp_d_r_3> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ecp_d_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RX_SCP> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_scp_d_r_3> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_14> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_data_r_15> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_control_bits_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <word_aligned_control_bits_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_scp_d_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_pad_d_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RX_PE_DATA_V> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_control_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_control_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_1> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_2> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_3> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_4> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_5> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <first_v_received_r> has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_15> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_14> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_13> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_12> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_6> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_7> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_8> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_11> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_10> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_pe_data_r_9> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_15> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_NEG> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_0> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_1> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_2> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_3> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_4> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_5> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_6> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_7> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_8> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_9> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_10> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_11> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_12> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_13> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_PE_DATA_14> (without init value) has a constant value of 0 in block <transceiver_SYM_DEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_err_flop_r> (without init value) has a constant value of 0 in block <transceiver_ERR_DETECT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_err_r_0> (without init value) has a constant value of 0 in block <transceiver_ERR_DETECT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_err_r_1> (without init value) has a constant value of 0 in block <transceiver_ERR_DETECT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hard_err_flop_r> (without init value) has a constant value of 0 in block <transceiver_ERR_DETECT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <good_count_r_1> (without init value) has a constant value of 0 in block <transceiver_ERR_DETECT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <good_count_r_0> (without init value) has a constant value of 0 in block <transceiver_ERR_DETECT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_r_1> (without init value) has a constant value of 0 in block <transceiver_ERR_DETECT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_r_0> (without init value) has a constant value of 0 in block <transceiver_ERR_DETECT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bucket_full_r> (without init value) has a constant value of 0 in block <transceiver_ERR_DETECT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SOFT_ERR> (without init value) has a constant value of 0 in block <transceiver_ERR_DETECT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HARD_ERR> (without init value) has a constant value of 0 in block <transceiver_ERR_DETECT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in_frame_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_15> (without init value) has a constant value of 0 in block <transceiver_TX_LL_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_v_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_pad_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_PE_DATA_V> (without init value) has a constant value of 0 in block <transceiver_TX_LL_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GEN_PAD> (without init value) has a constant value of 0 in block <transceiver_TX_LL_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <transceiver_TX_LL_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_v_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_pad_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_15> (without init value) has a constant value of 0 in block <transceiver_TX_LL_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch RX_REM_0 hinder the constant cleaning in the block transceiver_RX_LL_PDU_DATAPATH.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <FRAME_ERR> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pad_in_storage_r> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_EOF_N> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in_frame_r> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_SRC_RDY_N> (without init value) has a constant value of 1 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sof_in_storage_r> (without init value) has a constant value of 1 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_v_r> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_0> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_1> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_2> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_3> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_15> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_14> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_13> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_12> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_11> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_10> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_9> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_8> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_7> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_6> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_5> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_r_4> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_REM_0> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_SOF_N> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_0> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_1> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_2> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_3> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_4> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_5> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_6> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_7> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_8> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_9> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_10> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_11> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_12> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_13> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_14> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_D_15> (without init value) has a constant value of 0 in block <transceiver_RX_LL_PDU_DATAPATH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_watchdog_count_r> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_count_128d_done_r> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter5_r_0> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter3_r_0> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter2_r_0> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter4_r_0> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_char_was_comma_r> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comma_over_two_cycles_r> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <odd_word_r> has a constant value of 1 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_r> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ready_r> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <align_r> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <polarity_r> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <realign_r> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ENABLE_ERR_DETECT> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reset_count_r> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <begin_r> (without init value) has a constant value of 1 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rst_r> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_CHAR_IS_COMMA_R_0> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_1> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RX_CHAR_IS_COMMA_R_1> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter3_r_1> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_1> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rx_polarity_r> has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_1> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_2> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_2> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter3_r_2> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_2> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_3> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_3> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter3_r_3> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_3> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_4> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_4> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_4> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_5> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_5> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_5> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_6> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_6> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_6> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_7> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_7> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_7> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_8> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_8> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_8> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_9> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_9> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_9> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_10> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_10> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_10> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_11> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_11> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_11> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_12> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_12> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_12> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_13> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_13> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_13> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_14> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_14> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_14> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter5_r_15> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter2_r_15> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <counter4_r_15> (without init value) has a constant value of 0 in block <transceiver_LANE_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch START_RX hinder the constant cleaning in the block transceiver_CHANNEL_INIT_SM.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <wait_for_lane_up_r> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <verify_r> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ready_r> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <START_RX> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v_count_r_0> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txver_count_r_0> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxver_count_r_0> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_1> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CHANNEL_UP> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_0> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rxver_count_r_1> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_1> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <all_lanes_v_r> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rxver_count_r_2> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <got_first_v_r> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_2> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_1> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_2> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_3> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_2> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bad_v_r> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_3> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_4> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_3> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_4> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_4> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_5> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_5> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_5> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_6> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_6> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_7> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txver_count_r_7> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_6> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_8> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_7> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_9> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_8> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_10> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_9> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_11> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_10> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_12> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_11> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_13> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_12> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_13> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_14> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_14> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_15> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <verify_watchdog_r_15> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_16> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_17> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_18> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_19> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_20> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_21> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_22> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_23> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_24> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_25> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_26> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_27> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_28> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_29> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_30> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_count_r_31> (without init value) has a constant value of 0 in block <transceiver_CHANNEL_INIT_SM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lfsr_shift_register_r_0> has a constant value of 0 in block <transceiver_IDLE_AND_VER_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ver_word_2_r> (without init value) has a constant value of 0 in block <transceiver_IDLE_AND_VER_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prev_cycle_gen_ver_r> (without init value) has a constant value of 0 in block <transceiver_IDLE_AND_VER_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lfsr_shift_register_r_1> has a constant value of 0 in block <transceiver_IDLE_AND_VER_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lfsr_shift_register_r_2> has a constant value of 0 in block <transceiver_IDLE_AND_VER_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lfsr_shift_register_r_3> has a constant value of 0 in block <transceiver_IDLE_AND_VER_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_cc_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <idle_r> (without init value) has a constant value of 1 in block <transceiver_TX_LL_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sof_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sof_data_eof_1_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_eof_1_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TX_DST_RDY_N> (without init value) has a constant value of 1 in block <transceiver_TX_LL_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GEN_SCP> (without init value) has a constant value of 0 in block <transceiver_TX_LL_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GEN_ECP> (without init value) has a constant value of 0 in block <transceiver_TX_LL_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sof_data_eof_2_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_eof_2_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sof_data_eof_3_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_eof_3_r> (without init value) has a constant value of 0 in block <transceiver_TX_LL_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <my_transceiver/global_logic_i/channel_err_detect_i/lane_up_r> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <my_transceiver/global_logic_i/channel_err_detect_i/RESET_CHANNEL> has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <my_transceiver/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <my_transceiver/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <my_transceiver/global_logic_i/channel_err_detect_i/hard_err_r> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <my_transceiver/global_logic_i/channel_err_detect_i/soft_err_r> of sequential type is unconnected in block <main>.
WARNING:Xst:524 - All outputs of the instance <my_transceiver/rx_ll_i/rx_ll_pdu_datapath_i> of the block <transceiver_RX_LL_PDU_DATAPATH> are unconnected in block <main>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:1293 - FF/Latch <downcounter_r_3> has a constant value of 1 in block <transceiver_IDLE_AND_VER_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <downcounter_r_2> has a constant value of 0 in block <transceiver_IDLE_AND_VER_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <downcounter_r_1> has a constant value of 0 in block <transceiver_IDLE_AND_VER_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <downcounter_r_0> has a constant value of 0 in block <transceiver_IDLE_AND_VER_GEN>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main> ...

Optimizing unit <transceiver_IDLE_AND_VER_GEN> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 5
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 2
#      VCC                         : 1
# FlipFlops/Latches                : 18
#      FD                          : 14
#      FDR                         : 4
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 15
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 8
# GigabitIOs                       : 1
#      GTX_DUAL                    : 1
# Others                           : 1
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-2 


Slice Logic Utilization: 
 Number of Slice Registers:              12  out of  44800     0%  
 Number of Slice LUTs:                    5  out of  44800     0%  
    Number used as Logic:                 3  out of  44800     0%  
    Number used as Memory:                2  out of  13120     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     14
   Number with an unused Flip Flop:       2  out of     14    14%  
   Number with an unused LUT:             9  out of     14    64%  
   Number of fully used LUT-FF pairs:     3  out of     14    21%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    640     2%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of GTX_DUALs:                     1  out of      8    12%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                             | Load  |
-----------------------------------+-------------------------------------------------------------------+-------+
PLL_1/CLKOUT0_BUF                  | BUFG                                                              | 6     |
data_6_OBUF                        | NONE(my_transceiver/aurora_lane_0_i/lane_init_sm_i/lane_up_flop_i)| 14    |
-----------------------------------+-------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.054ns (Maximum Frequency: 486.890MHz)
   Minimum input arrival time before clock: 0.980ns
   Maximum output required time after clock: 2.826ns
   Maximum combinational path delay: 0.980ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'data_6_OBUF'
  Clock period: 2.054ns (frequency: 486.891MHz)
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Delay:               2.054ns (Levels of Logic = 1)
  Source:            my_transceiver/global_logic_i/idle_and_ver_gen_i/ver_counter_1_i (FF)
  Destination:       my_transceiver/global_logic_i/idle_and_ver_gen_i/gen_r_flop_0_i (FF)
  Source Clock:      data_6_OBUF rising
  Destination Clock: data_6_OBUF rising

  Data Path: my_transceiver/global_logic_i/idle_and_ver_gen_i/ver_counter_1_i to my_transceiver/global_logic_i/idle_and_ver_gen_i/gen_r_flop_0_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          2   1.552   0.416  my_transceiver/global_logic_i/idle_and_ver_gen_i/ver_counter_1_i (my_transceiver/global_logic_i/idle_and_ver_gen_i/ver_counter_r<1>)
     LUT2:I1->O            1   0.086   0.000  my_transceiver/global_logic_i/idle_and_ver_gen_i/gen_r_flop_c_0_and00001 (my_transceiver/global_logic_i/idle_and_ver_gen_i/gen_r_flop_c<0>)
     FD:D                     -0.022          my_transceiver/global_logic_i/idle_and_ver_gen_i/gen_r_flop_0_i
    ----------------------------------------
    Total                      2.054ns (1.638ns logic, 0.416ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_1/CLKOUT0_BUF'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.980ns (Levels of Logic = 1)
  Source:            button<1> (PAD)
  Destination:       data_0 (FF)
  Destination Clock: PLL_1/CLKOUT0_BUF rising

  Data Path: button<1> to data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.694   0.286  button_1_IBUF (button_1_IBUF)
     FD:D                     -0.022          data_0
    ----------------------------------------
    Total                      0.980ns (0.694ns logic, 0.286ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_1/CLKOUT0_BUF'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 1)
  Source:            data_5 (FF)
  Destination:       data<5> (PAD)
  Source Clock:      PLL_1/CLKOUT0_BUF rising

  Data Path: data_5 to data<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.396   0.286  data_5 (data_5)
     OBUF:I->O                 2.144          data_5_OBUF (data<5>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.980ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       PLL_1/PLL_ADV_INST:CLKIN1 (PAD)

  Data Path: clk to PLL_1/PLL_ADV_INST:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   0.694   0.286  PLL_1/CLKIN1_IBUFG_INST (PLL_1/CLKIN1_IBUFG)
    PLL_ADV:CLKIN1             0.000          PLL_1/PLL_ADV_INST
    ----------------------------------------
    Total                      0.980ns (0.694ns logic, 0.286ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.91 secs
 
--> 

Total memory usage is 372024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  871 (   0 filtered)
Number of infos    :    6 (   0 filtered)

