/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the ARM target                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*159 cases */, 95|128,43/*5599*/, TARGET_VAL(ISD::OR),// ->5604
/*5*/         OPC_Scope, 101|128,5/*741*/, /*->749*/ // 17 children in Scope
/*8*/           OPC_MoveChild0,
/*9*/           OPC_Scope, 74, /*->85*/ // 9 children in Scope
/*11*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14*/            OPC_MoveChild0,
/*15*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*18*/            OPC_RecordChild0, // #0 = $Rm
/*19*/            OPC_CheckChild1Integer, 24, 
/*21*/            OPC_CheckChild1Type, MVT::i32,
/*23*/            OPC_MoveParent,
/*24*/            OPC_CheckChild1Integer, 16, 
/*26*/            OPC_CheckChild1Type, MVT::i32,
/*28*/            OPC_MoveParent,
/*29*/            OPC_MoveChild1,
/*30*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*33*/            OPC_MoveChild0,
/*34*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*37*/            OPC_CheckChild0Same, 0,
/*39*/            OPC_CheckChild1Integer, 8, 
/*41*/            OPC_CheckChild1Type, MVT::i32,
/*43*/            OPC_MoveParent,
/*44*/            OPC_MoveParent,
/*45*/            OPC_CheckType, MVT::i32,
/*47*/            OPC_Scope, 17, /*->66*/ // 2 children in Scope
/*49*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*51*/              OPC_EmitInteger, MVT::i32, 14, 
/*54*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*66*/            /*Scope*/ 17, /*->84*/
/*67*/              OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*69*/              OPC_EmitInteger, MVT::i32, 14, 
/*72*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*84*/            0, /*End of Scope*/
/*85*/          /*Scope*/ 74, /*->160*/
/*86*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*89*/            OPC_MoveChild0,
/*90*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*93*/            OPC_RecordChild0, // #0 = $Rm
/*94*/            OPC_CheckChild1Integer, 8, 
/*96*/            OPC_CheckChild1Type, MVT::i32,
/*98*/            OPC_MoveParent,
/*99*/            OPC_MoveParent,
/*100*/           OPC_MoveChild1,
/*101*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*104*/           OPC_MoveChild0,
/*105*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*108*/           OPC_CheckChild0Same, 0,
/*110*/           OPC_CheckChild1Integer, 24, 
/*112*/           OPC_CheckChild1Type, MVT::i32,
/*114*/           OPC_MoveParent,
/*115*/           OPC_CheckChild1Integer, 16, 
/*117*/           OPC_CheckChild1Type, MVT::i32,
/*119*/           OPC_MoveParent,
/*120*/           OPC_CheckType, MVT::i32,
/*122*/           OPC_Scope, 17, /*->141*/ // 2 children in Scope
/*124*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*126*/             OPC_EmitInteger, MVT::i32, 14, 
/*129*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*132*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*141*/           /*Scope*/ 17, /*->159*/
/*142*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*144*/             OPC_EmitInteger, MVT::i32, 14, 
/*147*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*150*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*159*/           0, /*End of Scope*/
/*160*/         /*Scope*/ 53, /*->214*/
/*161*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*165*/           OPC_RecordChild0, // #0 = $Rn
/*166*/           OPC_MoveParent,
/*167*/           OPC_MoveChild1,
/*168*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*174*/           OPC_MoveChild0,
/*175*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*178*/           OPC_RecordChild0, // #1 = $Rm
/*179*/           OPC_RecordChild1, // #2 = $sh
/*180*/           OPC_MoveChild1,
/*181*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*184*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*186*/           OPC_CheckType, MVT::i32,
/*188*/           OPC_MoveParent,
/*189*/           OPC_MoveParent,
/*190*/           OPC_MoveParent,
/*191*/           OPC_CheckType, MVT::i32,
/*193*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*195*/           OPC_EmitConvertToTarget, 2,
/*197*/           OPC_EmitInteger, MVT::i32, 14, 
/*200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*203*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*214*/         /*Scope*/ 94, /*->309*/
/*215*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*221*/           OPC_RecordChild0, // #0 = $Rn
/*222*/           OPC_MoveParent,
/*223*/           OPC_MoveChild1,
/*224*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*228*/           OPC_MoveChild0,
/*229*/           OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->269
/*233*/             OPC_RecordChild0, // #1 = $Rm
/*234*/             OPC_RecordChild1, // #2 = $sh
/*235*/             OPC_MoveChild1,
/*236*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*239*/             OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*241*/             OPC_CheckType, MVT::i32,
/*243*/             OPC_MoveParent,
/*244*/             OPC_MoveParent,
/*245*/             OPC_MoveParent,
/*246*/             OPC_CheckType, MVT::i32,
/*248*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*250*/             OPC_EmitConvertToTarget, 2,
/*252*/             OPC_EmitInteger, MVT::i32, 14, 
/*255*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*258*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*269*/           /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->308
/*272*/             OPC_RecordChild0, // #1 = $src2
/*273*/             OPC_RecordChild1, // #2 = $sh
/*274*/             OPC_MoveChild1,
/*275*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*278*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*280*/             OPC_CheckType, MVT::i32,
/*282*/             OPC_MoveParent,
/*283*/             OPC_MoveParent,
/*284*/             OPC_MoveParent,
/*285*/             OPC_CheckType, MVT::i32,
/*287*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*289*/             OPC_EmitConvertToTarget, 2,
/*291*/             OPC_EmitInteger, MVT::i32, 14, 
/*294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*297*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*308*/           0, // EndSwitchOpcode
/*309*/         /*Scope*/ 53, /*->363*/
/*310*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*314*/           OPC_RecordChild0, // #0 = $Rn
/*315*/           OPC_MoveParent,
/*316*/           OPC_MoveChild1,
/*317*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*323*/           OPC_MoveChild0,
/*324*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*327*/           OPC_RecordChild0, // #1 = $Rm
/*328*/           OPC_RecordChild1, // #2 = $sh
/*329*/           OPC_MoveChild1,
/*330*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*333*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*335*/           OPC_CheckType, MVT::i32,
/*337*/           OPC_MoveParent,
/*338*/           OPC_MoveParent,
/*339*/           OPC_MoveParent,
/*340*/           OPC_CheckType, MVT::i32,
/*342*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*344*/           OPC_EmitConvertToTarget, 2,
/*346*/           OPC_EmitInteger, MVT::i32, 14, 
/*349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*352*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*363*/         /*Scope*/ 17|128,1/*145*/, /*->510*/
/*365*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*371*/           OPC_Scope, 88, /*->461*/ // 2 children in Scope
/*373*/             OPC_RecordChild0, // #0 = $Rn
/*374*/             OPC_MoveParent,
/*375*/             OPC_MoveChild1,
/*376*/             OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*380*/             OPC_MoveChild0,
/*381*/             OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->421
/*385*/               OPC_RecordChild0, // #1 = $Rm
/*386*/               OPC_RecordChild1, // #2 = $sh
/*387*/               OPC_MoveChild1,
/*388*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*391*/               OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*393*/               OPC_CheckType, MVT::i32,
/*395*/               OPC_MoveParent,
/*396*/               OPC_MoveParent,
/*397*/               OPC_MoveParent,
/*398*/               OPC_CheckType, MVT::i32,
/*400*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*402*/               OPC_EmitConvertToTarget, 2,
/*404*/               OPC_EmitInteger, MVT::i32, 14, 
/*407*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*410*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*421*/             /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->460
/*424*/               OPC_RecordChild0, // #1 = $src2
/*425*/               OPC_RecordChild1, // #2 = $sh
/*426*/               OPC_MoveChild1,
/*427*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*430*/               OPC_CheckPredicate, 2, // Predicate_imm1_15
/*432*/               OPC_CheckType, MVT::i32,
/*434*/               OPC_MoveParent,
/*435*/               OPC_MoveParent,
/*436*/               OPC_MoveParent,
/*437*/               OPC_CheckType, MVT::i32,
/*439*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*441*/               OPC_EmitConvertToTarget, 2,
/*443*/               OPC_EmitInteger, MVT::i32, 14, 
/*446*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*449*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*460*/             0, // EndSwitchOpcode
/*461*/           /*Scope*/ 47, /*->509*/
/*462*/             OPC_MoveChild0,
/*463*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*466*/             OPC_RecordChild0, // #0 = $Rm
/*467*/             OPC_RecordChild1, // #1 = $sh
/*468*/             OPC_MoveChild1,
/*469*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*472*/             OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*474*/             OPC_CheckType, MVT::i32,
/*476*/             OPC_MoveParent,
/*477*/             OPC_MoveParent,
/*478*/             OPC_MoveParent,
/*479*/             OPC_MoveChild1,
/*480*/             OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*484*/             OPC_RecordChild0, // #2 = $Rn
/*485*/             OPC_MoveParent,
/*486*/             OPC_CheckType, MVT::i32,
/*488*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*490*/             OPC_EmitConvertToTarget, 1,
/*492*/             OPC_EmitInteger, MVT::i32, 14, 
/*495*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*498*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*509*/           0, /*End of Scope*/
/*510*/         /*Scope*/ 53, /*->564*/
/*511*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*515*/           OPC_MoveChild0,
/*516*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*519*/           OPC_RecordChild0, // #0 = $Rm
/*520*/           OPC_RecordChild1, // #1 = $sh
/*521*/           OPC_MoveChild1,
/*522*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*525*/           OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*527*/           OPC_CheckType, MVT::i32,
/*529*/           OPC_MoveParent,
/*530*/           OPC_MoveParent,
/*531*/           OPC_MoveParent,
/*532*/           OPC_MoveChild1,
/*533*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*539*/           OPC_RecordChild0, // #2 = $Rn
/*540*/           OPC_MoveParent,
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*545*/           OPC_EmitConvertToTarget, 1,
/*547*/           OPC_EmitInteger, MVT::i32, 14, 
/*550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*553*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*564*/         /*Scope*/ 53, /*->618*/
/*565*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*571*/           OPC_MoveChild0,
/*572*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*575*/           OPC_RecordChild0, // #0 = $Rm
/*576*/           OPC_RecordChild1, // #1 = $sh
/*577*/           OPC_MoveChild1,
/*578*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*581*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*583*/           OPC_CheckType, MVT::i32,
/*585*/           OPC_MoveParent,
/*586*/           OPC_MoveParent,
/*587*/           OPC_MoveParent,
/*588*/           OPC_MoveChild1,
/*589*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*593*/           OPC_RecordChild0, // #2 = $Rn
/*594*/           OPC_MoveParent,
/*595*/           OPC_CheckType, MVT::i32,
/*597*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*599*/           OPC_EmitConvertToTarget, 1,
/*601*/           OPC_EmitInteger, MVT::i32, 14, 
/*604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*607*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*618*/         /*Scope*/ 0|128,1/*128*/, /*->748*/
/*620*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*624*/           OPC_MoveChild0,
/*625*/           OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::SRA),// ->674
/*629*/             OPC_RecordChild0, // #0 = $Rm
/*630*/             OPC_RecordChild1, // #1 = $sh
/*631*/             OPC_MoveChild1,
/*632*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*635*/             OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*637*/             OPC_CheckType, MVT::i32,
/*639*/             OPC_MoveParent,
/*640*/             OPC_MoveParent,
/*641*/             OPC_MoveParent,
/*642*/             OPC_MoveChild1,
/*643*/             OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*649*/             OPC_RecordChild0, // #2 = $Rn
/*650*/             OPC_MoveParent,
/*651*/             OPC_CheckType, MVT::i32,
/*653*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*655*/             OPC_EmitConvertToTarget, 1,
/*657*/             OPC_EmitInteger, MVT::i32, 14, 
/*660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*663*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*674*/           /*SwitchOpcode*/ 70, TARGET_VAL(ISD::SRL),// ->747
/*677*/             OPC_RecordChild0, // #0 = $src2
/*678*/             OPC_RecordChild1, // #1 = $sh
/*679*/             OPC_MoveChild1,
/*680*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*683*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*685*/             OPC_CheckType, MVT::i32,
/*687*/             OPC_MoveParent,
/*688*/             OPC_MoveParent,
/*689*/             OPC_MoveParent,
/*690*/             OPC_MoveChild1,
/*691*/             OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*697*/             OPC_RecordChild0, // #2 = $src1
/*698*/             OPC_MoveParent,
/*699*/             OPC_CheckType, MVT::i32,
/*701*/             OPC_Scope, 21, /*->724*/ // 2 children in Scope
/*703*/               OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*705*/               OPC_EmitConvertToTarget, 1,
/*707*/               OPC_EmitInteger, MVT::i32, 14, 
/*710*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*713*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*724*/             /*Scope*/ 21, /*->746*/
/*725*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*727*/               OPC_EmitConvertToTarget, 1,
/*729*/               OPC_EmitInteger, MVT::i32, 14, 
/*732*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*735*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*746*/             0, /*End of Scope*/
/*747*/           0, // EndSwitchOpcode
/*748*/         0, /*End of Scope*/
/*749*/       /*Scope*/ 46, /*->796*/
/*750*/         OPC_RecordChild0, // #0 = $Rn
/*751*/         OPC_MoveChild1,
/*752*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*755*/         OPC_RecordChild0, // #1 = $ShiftedRm
/*756*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*767*/         OPC_MoveParent,
/*768*/         OPC_CheckType, MVT::i32,
/*770*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*772*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*775*/         OPC_EmitInteger, MVT::i32, 14, 
/*778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*784*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*796*/       /*Scope*/ 66|128,5/*706*/, /*->1504*/
/*798*/         OPC_MoveChild0,
/*799*/         OPC_Scope, 45, /*->846*/ // 11 children in Scope
/*801*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*804*/           OPC_RecordChild0, // #0 = $ShiftedRm
/*805*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*816*/           OPC_MoveParent,
/*817*/           OPC_RecordChild1, // #1 = $Rn
/*818*/           OPC_CheckType, MVT::i32,
/*820*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*822*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*825*/           OPC_EmitInteger, MVT::i32, 14, 
/*828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*834*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*846*/         /*Scope*/ 65, /*->912*/
/*847*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*851*/           OPC_RecordChild0, // #0 = $Rn
/*852*/           OPC_MoveParent,
/*853*/           OPC_MoveChild1,
/*854*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*860*/           OPC_RecordChild0, // #1 = $Rm
/*861*/           OPC_MoveParent,
/*862*/           OPC_CheckType, MVT::i32,
/*864*/           OPC_Scope, 22, /*->888*/ // 2 children in Scope
/*866*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*868*/             OPC_EmitInteger, MVT::i32, 0, 
/*871*/             OPC_EmitInteger, MVT::i32, 14, 
/*874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*877*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*888*/           /*Scope*/ 22, /*->911*/
/*889*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*891*/             OPC_EmitInteger, MVT::i32, 0, 
/*894*/             OPC_EmitInteger, MVT::i32, 14, 
/*897*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*900*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*911*/           0, /*End of Scope*/
/*912*/         /*Scope*/ 65, /*->978*/
/*913*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*919*/           OPC_RecordChild0, // #0 = $Rm
/*920*/           OPC_MoveParent,
/*921*/           OPC_MoveChild1,
/*922*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*926*/           OPC_RecordChild0, // #1 = $Rn
/*927*/           OPC_MoveParent,
/*928*/           OPC_CheckType, MVT::i32,
/*930*/           OPC_Scope, 22, /*->954*/ // 2 children in Scope
/*932*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*934*/             OPC_EmitInteger, MVT::i32, 0, 
/*937*/             OPC_EmitInteger, MVT::i32, 14, 
/*940*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*943*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*954*/           /*Scope*/ 22, /*->977*/
/*955*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*957*/             OPC_EmitInteger, MVT::i32, 0, 
/*960*/             OPC_EmitInteger, MVT::i32, 14, 
/*963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*966*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*977*/           0, /*End of Scope*/
/*978*/         /*Scope*/ 45, /*->1024*/
/*979*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*983*/           OPC_RecordChild0, // #0 = $Rn
/*984*/           OPC_MoveParent,
/*985*/           OPC_MoveChild1,
/*986*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*989*/           OPC_RecordChild0, // #1 = $Rm
/*990*/           OPC_RecordChild1, // #2 = $sh
/*991*/           OPC_MoveChild1,
/*992*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*995*/           OPC_CheckPredicate, 3, // Predicate_imm16_31
/*997*/           OPC_CheckType, MVT::i32,
/*999*/           OPC_MoveParent,
/*1000*/          OPC_MoveParent,
/*1001*/          OPC_CheckType, MVT::i32,
/*1003*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1005*/          OPC_EmitConvertToTarget, 2,
/*1007*/          OPC_EmitInteger, MVT::i32, 14, 
/*1010*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1013*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1024*/        /*Scope*/ 87, /*->1112*/
/*1025*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1031*/          OPC_RecordChild0, // #0 = $src1
/*1032*/          OPC_MoveParent,
/*1033*/          OPC_MoveChild1,
/*1034*/          OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->1073
/*1038*/            OPC_RecordChild0, // #1 = $src2
/*1039*/            OPC_RecordChild1, // #2 = $sh
/*1040*/            OPC_MoveChild1,
/*1041*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1044*/            OPC_CheckPredicate, 4, // Predicate_imm16
/*1046*/            OPC_CheckType, MVT::i32,
/*1048*/            OPC_MoveParent,
/*1049*/            OPC_MoveParent,
/*1050*/            OPC_CheckType, MVT::i32,
/*1052*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1054*/            OPC_EmitConvertToTarget, 2,
/*1056*/            OPC_EmitInteger, MVT::i32, 14, 
/*1059*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1062*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1073*/          /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->1111
/*1076*/            OPC_RecordChild0, // #1 = $src2
/*1077*/            OPC_RecordChild1, // #2 = $sh
/*1078*/            OPC_MoveChild1,
/*1079*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1082*/            OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1084*/            OPC_CheckType, MVT::i32,
/*1086*/            OPC_MoveParent,
/*1087*/            OPC_MoveParent,
/*1088*/            OPC_CheckType, MVT::i32,
/*1090*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1092*/            OPC_EmitConvertToTarget, 2,
/*1094*/            OPC_EmitInteger, MVT::i32, 14, 
/*1097*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1100*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1111*/          0, // EndSwitchOpcode
/*1112*/        /*Scope*/ 45, /*->1158*/
/*1113*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1117*/          OPC_RecordChild0, // #0 = $src1
/*1118*/          OPC_MoveParent,
/*1119*/          OPC_MoveChild1,
/*1120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1123*/          OPC_RecordChild0, // #1 = $src2
/*1124*/          OPC_RecordChild1, // #2 = $sh
/*1125*/          OPC_MoveChild1,
/*1126*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1129*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1131*/          OPC_CheckType, MVT::i32,
/*1133*/          OPC_MoveParent,
/*1134*/          OPC_MoveParent,
/*1135*/          OPC_CheckType, MVT::i32,
/*1137*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1139*/          OPC_EmitConvertToTarget, 2,
/*1141*/          OPC_EmitInteger, MVT::i32, 14, 
/*1144*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1147*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1158*/        /*Scope*/ 87, /*->1246*/
/*1159*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1165*/          OPC_RecordChild0, // #0 = $src1
/*1166*/          OPC_MoveParent,
/*1167*/          OPC_MoveChild1,
/*1168*/          OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->1207
/*1172*/            OPC_RecordChild0, // #1 = $src2
/*1173*/            OPC_RecordChild1, // #2 = $sh
/*1174*/            OPC_MoveChild1,
/*1175*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1178*/            OPC_CheckPredicate, 4, // Predicate_imm16
/*1180*/            OPC_CheckType, MVT::i32,
/*1182*/            OPC_MoveParent,
/*1183*/            OPC_MoveParent,
/*1184*/            OPC_CheckType, MVT::i32,
/*1186*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1188*/            OPC_EmitConvertToTarget, 2,
/*1190*/            OPC_EmitInteger, MVT::i32, 14, 
/*1193*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1196*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1207*/          /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->1245
/*1210*/            OPC_RecordChild0, // #1 = $src2
/*1211*/            OPC_RecordChild1, // #2 = $sh
/*1212*/            OPC_MoveChild1,
/*1213*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1216*/            OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1218*/            OPC_CheckType, MVT::i32,
/*1220*/            OPC_MoveParent,
/*1221*/            OPC_MoveParent,
/*1222*/            OPC_CheckType, MVT::i32,
/*1224*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1226*/            OPC_EmitConvertToTarget, 2,
/*1228*/            OPC_EmitInteger, MVT::i32, 14, 
/*1231*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1234*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1245*/          0, // EndSwitchOpcode
/*1246*/        /*Scope*/ 70, /*->1317*/
/*1247*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1250*/          OPC_RecordChild0, // #0 = $Rm
/*1251*/          OPC_RecordChild1, // #1 = $sh
/*1252*/          OPC_MoveChild1,
/*1253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1256*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1258*/          OPC_CheckType, MVT::i32,
/*1260*/          OPC_MoveParent,
/*1261*/          OPC_MoveParent,
/*1262*/          OPC_MoveChild1,
/*1263*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1267*/          OPC_RecordChild0, // #2 = $Rn
/*1268*/          OPC_MoveParent,
/*1269*/          OPC_CheckType, MVT::i32,
/*1271*/          OPC_Scope, 21, /*->1294*/ // 2 children in Scope
/*1273*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1275*/            OPC_EmitConvertToTarget, 1,
/*1277*/            OPC_EmitInteger, MVT::i32, 14, 
/*1280*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1283*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1294*/          /*Scope*/ 21, /*->1316*/
/*1295*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1297*/            OPC_EmitConvertToTarget, 1,
/*1299*/            OPC_EmitInteger, MVT::i32, 14, 
/*1302*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1305*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1316*/          0, /*End of Scope*/
/*1317*/        /*Scope*/ 72, /*->1390*/
/*1318*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1321*/          OPC_RecordChild0, // #0 = $src2
/*1322*/          OPC_RecordChild1, // #1 = $sh
/*1323*/          OPC_MoveChild1,
/*1324*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1327*/          OPC_CheckPredicate, 4, // Predicate_imm16
/*1329*/          OPC_CheckType, MVT::i32,
/*1331*/          OPC_MoveParent,
/*1332*/          OPC_MoveParent,
/*1333*/          OPC_MoveChild1,
/*1334*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1340*/          OPC_RecordChild0, // #2 = $src1
/*1341*/          OPC_MoveParent,
/*1342*/          OPC_CheckType, MVT::i32,
/*1344*/          OPC_Scope, 21, /*->1367*/ // 2 children in Scope
/*1346*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1348*/            OPC_EmitConvertToTarget, 1,
/*1350*/            OPC_EmitInteger, MVT::i32, 14, 
/*1353*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1356*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1367*/          /*Scope*/ 21, /*->1389*/
/*1368*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1370*/            OPC_EmitConvertToTarget, 1,
/*1372*/            OPC_EmitInteger, MVT::i32, 14, 
/*1375*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1378*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1389*/          0, /*End of Scope*/
/*1390*/        /*Scope*/ 72, /*->1463*/
/*1391*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1394*/          OPC_RecordChild0, // #0 = $src2
/*1395*/          OPC_RecordChild1, // #1 = $sh
/*1396*/          OPC_MoveChild1,
/*1397*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1400*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1402*/          OPC_CheckType, MVT::i32,
/*1404*/          OPC_MoveParent,
/*1405*/          OPC_MoveParent,
/*1406*/          OPC_MoveChild1,
/*1407*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1413*/          OPC_RecordChild0, // #2 = $src1
/*1414*/          OPC_MoveParent,
/*1415*/          OPC_CheckType, MVT::i32,
/*1417*/          OPC_Scope, 21, /*->1440*/ // 2 children in Scope
/*1419*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1421*/            OPC_EmitConvertToTarget, 1,
/*1423*/            OPC_EmitInteger, MVT::i32, 14, 
/*1426*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1429*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1440*/          /*Scope*/ 21, /*->1462*/
/*1441*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1443*/            OPC_EmitConvertToTarget, 1,
/*1445*/            OPC_EmitInteger, MVT::i32, 14, 
/*1448*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1451*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1462*/          0, /*End of Scope*/
/*1463*/        /*Scope*/ 39, /*->1503*/
/*1464*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1468*/          OPC_RecordChild0, // #0 = $src
/*1469*/          OPC_MoveParent,
/*1470*/          OPC_RecordChild1, // #1 = $imm
/*1471*/          OPC_MoveChild1,
/*1472*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1475*/          OPC_CheckPredicate, 5, // Predicate_lo16AllZero
/*1477*/          OPC_MoveParent,
/*1478*/          OPC_CheckType, MVT::i32,
/*1480*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*1482*/          OPC_EmitConvertToTarget, 1,
/*1484*/          OPC_EmitNodeXForm, 0, 2, // hi16
/*1487*/          OPC_EmitInteger, MVT::i32, 14, 
/*1490*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1493*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*1503*/        0, /*End of Scope*/
/*1504*/      /*Scope*/ 31, /*->1536*/
/*1505*/        OPC_RecordChild0, // #0 = $Rn
/*1506*/        OPC_RecordChild1, // #1 = $shift
/*1507*/        OPC_CheckType, MVT::i32,
/*1509*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1511*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1514*/        OPC_EmitInteger, MVT::i32, 14, 
/*1517*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1520*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1523*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1536*/      /*Scope*/ 40, /*->1577*/
/*1537*/        OPC_MoveChild0,
/*1538*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1542*/        OPC_RecordChild0, // #0 = $src
/*1543*/        OPC_MoveParent,
/*1544*/        OPC_RecordChild1, // #1 = $imm
/*1545*/        OPC_MoveChild1,
/*1546*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1549*/        OPC_CheckPredicate, 5, // Predicate_lo16AllZero
/*1551*/        OPC_MoveParent,
/*1552*/        OPC_CheckType, MVT::i32,
/*1554*/        OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*1556*/        OPC_EmitConvertToTarget, 1,
/*1558*/        OPC_EmitNodeXForm, 0, 2, // hi16
/*1561*/        OPC_EmitInteger, MVT::i32, 14, 
/*1564*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1567*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*1577*/      /*Scope*/ 8|128,1/*136*/, /*->1715*/
/*1579*/        OPC_RecordChild0, // #0 = $Rn
/*1580*/        OPC_Scope, 50, /*->1632*/ // 3 children in Scope
/*1582*/          OPC_MoveChild1,
/*1583*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1586*/          OPC_RecordChild0, // #1 = $imm
/*1587*/          OPC_MoveChild0,
/*1588*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1591*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1593*/          OPC_MoveParent,
/*1594*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1605*/          OPC_MoveParent,
/*1606*/          OPC_CheckType, MVT::i32,
/*1608*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1610*/          OPC_EmitConvertToTarget, 1,
/*1612*/          OPC_EmitInteger, MVT::i32, 14, 
/*1615*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1618*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1621*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1632*/        /*Scope*/ 30, /*->1663*/
/*1633*/          OPC_RecordChild1, // #1 = $Rn
/*1634*/          OPC_CheckType, MVT::i32,
/*1636*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1638*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1641*/          OPC_EmitInteger, MVT::i32, 14, 
/*1644*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1647*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1650*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1663*/        /*Scope*/ 50, /*->1714*/
/*1664*/          OPC_MoveChild1,
/*1665*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1668*/          OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1679*/          OPC_RecordChild1, // #1 = $imm
/*1680*/          OPC_MoveChild1,
/*1681*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1684*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1686*/          OPC_MoveParent,
/*1687*/          OPC_MoveParent,
/*1688*/          OPC_CheckType, MVT::i32,
/*1690*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1692*/          OPC_EmitConvertToTarget, 1,
/*1694*/          OPC_EmitInteger, MVT::i32, 14, 
/*1697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1700*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1703*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1714*/        0, /*End of Scope*/
/*1715*/      /*Scope*/ 102, /*->1818*/
/*1716*/        OPC_MoveChild0,
/*1717*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1720*/        OPC_Scope, 47, /*->1769*/ // 2 children in Scope
/*1722*/          OPC_RecordChild0, // #0 = $imm
/*1723*/          OPC_MoveChild0,
/*1724*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1727*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1729*/          OPC_MoveParent,
/*1730*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1741*/          OPC_MoveParent,
/*1742*/          OPC_RecordChild1, // #1 = $Rn
/*1743*/          OPC_CheckType, MVT::i32,
/*1745*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1747*/          OPC_EmitConvertToTarget, 0,
/*1749*/          OPC_EmitInteger, MVT::i32, 14, 
/*1752*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1755*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1758*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1769*/        /*Scope*/ 47, /*->1817*/
/*1770*/          OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1781*/          OPC_RecordChild1, // #0 = $imm
/*1782*/          OPC_MoveChild1,
/*1783*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1786*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1788*/          OPC_MoveParent,
/*1789*/          OPC_MoveParent,
/*1790*/          OPC_RecordChild1, // #1 = $Rn
/*1791*/          OPC_CheckType, MVT::i32,
/*1793*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1795*/          OPC_EmitConvertToTarget, 0,
/*1797*/          OPC_EmitInteger, MVT::i32, 14, 
/*1800*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1803*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1806*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1817*/        0, /*End of Scope*/
/*1818*/      /*Scope*/ 31|128,1/*159*/, /*->1979*/
/*1820*/        OPC_RecordChild0, // #0 = $Rn
/*1821*/        OPC_Scope, 113, /*->1936*/ // 2 children in Scope
/*1823*/          OPC_RecordChild1, // #1 = $shift
/*1824*/          OPC_CheckType, MVT::i32,
/*1826*/          OPC_Scope, 26, /*->1854*/ // 4 children in Scope
/*1828*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1830*/            OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*1833*/            OPC_EmitInteger, MVT::i32, 14, 
/*1836*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1842*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*1854*/          /*Scope*/ 26, /*->1881*/
/*1855*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1857*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*1860*/            OPC_EmitInteger, MVT::i32, 14, 
/*1863*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1866*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1869*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*1881*/          /*Scope*/ 26, /*->1908*/
/*1882*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1884*/            OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*1887*/            OPC_EmitInteger, MVT::i32, 14, 
/*1890*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1893*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1896*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*1908*/          /*Scope*/ 26, /*->1935*/
/*1909*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1911*/            OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*1914*/            OPC_EmitInteger, MVT::i32, 14, 
/*1917*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1923*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*1935*/          0, /*End of Scope*/
/*1936*/        /*Scope*/ 41, /*->1978*/
/*1937*/          OPC_MoveChild1,
/*1938*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1941*/          OPC_RecordChild0, // #1 = $Rm
/*1942*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1953*/          OPC_MoveParent,
/*1954*/          OPC_CheckType, MVT::i32,
/*1956*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1958*/          OPC_EmitInteger, MVT::i32, 14, 
/*1961*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1964*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1967*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*1978*/        0, /*End of Scope*/
/*1979*/      /*Scope*/ 42, /*->2022*/
/*1980*/        OPC_MoveChild0,
/*1981*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1984*/        OPC_RecordChild0, // #0 = $Rm
/*1985*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1996*/        OPC_MoveParent,
/*1997*/        OPC_RecordChild1, // #1 = $Rn
/*1998*/        OPC_CheckType, MVT::i32,
/*2000*/        OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2002*/        OPC_EmitInteger, MVT::i32, 14, 
/*2005*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                    MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*2022*/      /*Scope*/ 59, /*->2082*/
/*2023*/        OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*2029*/        OPC_RecordChild0, // #0 = $src
/*2030*/        OPC_CheckType, MVT::i32,
/*2032*/        OPC_Scope, 23, /*->2057*/ // 2 children in Scope
/*2034*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*2036*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*2041*/          OPC_EmitInteger, MVT::i32, 14, 
/*2044*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2047*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*2057*/        /*Scope*/ 23, /*->2081*/
/*2058*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2060*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*2065*/          OPC_EmitInteger, MVT::i32, 14, 
/*2068*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2071*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*2081*/        0, /*End of Scope*/
/*2082*/      /*Scope*/ 50|128,1/*178*/, /*->2262*/
/*2084*/        OPC_RecordChild0, // #0 = $Rn
/*2085*/        OPC_RecordChild1, // #1 = $imm
/*2086*/        OPC_Scope, 99, /*->2187*/ // 2 children in Scope
/*2088*/          OPC_MoveChild1,
/*2089*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2092*/          OPC_Scope, 29, /*->2123*/ // 3 children in Scope
/*2094*/            OPC_CheckPredicate, 7, // Predicate_mod_imm
/*2096*/            OPC_MoveParent,
/*2097*/            OPC_CheckType, MVT::i32,
/*2099*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2101*/            OPC_EmitConvertToTarget, 1,
/*2103*/            OPC_EmitInteger, MVT::i32, 14, 
/*2106*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2109*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2112*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2123*/          /*Scope*/ 29, /*->2153*/
/*2124*/            OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*2126*/            OPC_MoveParent,
/*2127*/            OPC_CheckType, MVT::i32,
/*2129*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2131*/            OPC_EmitConvertToTarget, 1,
/*2133*/            OPC_EmitInteger, MVT::i32, 14, 
/*2136*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2139*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2142*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*2153*/          /*Scope*/ 32, /*->2186*/
/*2154*/            OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*2156*/            OPC_MoveParent,
/*2157*/            OPC_CheckType, MVT::i32,
/*2159*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2161*/            OPC_EmitConvertToTarget, 1,
/*2163*/            OPC_EmitNodeXForm, 1, 2, // t2_so_imm_not_XFORM
/*2166*/            OPC_EmitInteger, MVT::i32, 14, 
/*2169*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2172*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2175*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*2186*/          0, /*End of Scope*/
/*2187*/        /*Scope*/ 73, /*->2261*/
/*2188*/          OPC_CheckType, MVT::i32,
/*2190*/          OPC_Scope, 22, /*->2214*/ // 3 children in Scope
/*2192*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2194*/            OPC_EmitInteger, MVT::i32, 14, 
/*2197*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2203*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*2214*/          /*Scope*/ 22, /*->2237*/
/*2215*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2217*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2220*/            OPC_EmitInteger, MVT::i32, 14, 
/*2223*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2226*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::tORR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*2237*/          /*Scope*/ 22, /*->2260*/
/*2238*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2240*/            OPC_EmitInteger, MVT::i32, 14, 
/*2243*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2246*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2249*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*2260*/          0, /*End of Scope*/
/*2261*/        0, /*End of Scope*/
/*2262*/      /*Scope*/ 126|128,22/*2942*/, /*->5206*/
/*2264*/        OPC_MoveChild0,
/*2265*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2268*/        OPC_Scope, 13|128,5/*653*/, /*->2924*/ // 8 children in Scope
/*2271*/          OPC_RecordChild0, // #0 = $Vn
/*2272*/          OPC_Scope, 94|128,3/*478*/, /*->2753*/ // 2 children in Scope
/*2275*/            OPC_RecordChild1, // #1 = $Vd
/*2276*/            OPC_MoveParent,
/*2277*/            OPC_MoveChild1,
/*2278*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2281*/            OPC_Scope, 44|128,1/*172*/, /*->2456*/ // 4 children in Scope
/*2284*/              OPC_RecordChild0, // #2 = $Vm
/*2285*/              OPC_MoveChild1,
/*2286*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2289*/              OPC_Scope, 119, /*->2410*/ // 2 children in Scope
/*2291*/                OPC_CheckChild0Same, 1,
/*2293*/                OPC_MoveChild1,
/*2294*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2297*/                OPC_MoveChild0,
/*2298*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2301*/                OPC_MoveChild0,
/*2302*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2305*/                OPC_MoveParent,
/*2306*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2308*/                OPC_SwitchType /*2 cases */, 48, MVT::v8i8,// ->2359
/*2311*/                  OPC_MoveParent,
/*2312*/                  OPC_MoveParent,
/*2313*/                  OPC_MoveParent,
/*2314*/                  OPC_MoveParent,
/*2315*/                  OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->2337
/*2318*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2320*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2323*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2326*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2337*/                  /*SwitchType*/ 19, MVT::v1i64,// ->2358
/*2339*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2341*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2344*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2347*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*2358*/                  0, // EndSwitchType
/*2359*/                /*SwitchType*/ 48, MVT::v16i8,// ->2409
/*2361*/                  OPC_MoveParent,
/*2362*/                  OPC_MoveParent,
/*2363*/                  OPC_MoveParent,
/*2364*/                  OPC_MoveParent,
/*2365*/                  OPC_SwitchType /*2 cases */, 19, MVT::v4i32,// ->2387
/*2368*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2370*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2373*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2376*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*2387*/                  /*SwitchType*/ 19, MVT::v2i64,// ->2408
/*2389*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2391*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2394*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2397*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*2408*/                  0, // EndSwitchType
/*2409*/                0, // EndSwitchType
/*2410*/              /*Scope*/ 44, /*->2455*/
/*2411*/                OPC_MoveChild0,
/*2412*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2415*/                OPC_MoveChild0,
/*2416*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2419*/                OPC_MoveChild0,
/*2420*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2423*/                OPC_MoveParent,
/*2424*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2426*/                OPC_CheckType, MVT::v8i8,
/*2428*/                OPC_MoveParent,
/*2429*/                OPC_MoveParent,
/*2430*/                OPC_CheckChild1Same, 1,
/*2432*/                OPC_MoveParent,
/*2433*/                OPC_MoveParent,
/*2434*/                OPC_CheckType, MVT::v2i32,
/*2436*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2438*/                OPC_EmitInteger, MVT::i32, 14, 
/*2441*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2444*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2455*/              0, /*End of Scope*/
/*2456*/            /*Scope*/ 98, /*->2555*/
/*2457*/              OPC_MoveChild0,
/*2458*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2461*/              OPC_Scope, 45, /*->2508*/ // 2 children in Scope
/*2463*/                OPC_CheckChild0Same, 1,
/*2465*/                OPC_MoveChild1,
/*2466*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2469*/                OPC_MoveChild0,
/*2470*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2473*/                OPC_MoveChild0,
/*2474*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2477*/                OPC_MoveParent,
/*2478*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2480*/                OPC_CheckType, MVT::v8i8,
/*2482*/                OPC_MoveParent,
/*2483*/                OPC_MoveParent,
/*2484*/                OPC_MoveParent,
/*2485*/                OPC_RecordChild1, // #2 = $Vm
/*2486*/                OPC_MoveParent,
/*2487*/                OPC_CheckType, MVT::v2i32,
/*2489*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2491*/                OPC_EmitInteger, MVT::i32, 14, 
/*2494*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2508*/              /*Scope*/ 45, /*->2554*/
/*2509*/                OPC_MoveChild0,
/*2510*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2513*/                OPC_MoveChild0,
/*2514*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2517*/                OPC_MoveChild0,
/*2518*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2521*/                OPC_MoveParent,
/*2522*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2524*/                OPC_CheckType, MVT::v8i8,
/*2526*/                OPC_MoveParent,
/*2527*/                OPC_MoveParent,
/*2528*/                OPC_CheckChild1Same, 1,
/*2530*/                OPC_MoveParent,
/*2531*/                OPC_RecordChild1, // #2 = $Vm
/*2532*/                OPC_MoveParent,
/*2533*/                OPC_CheckType, MVT::v2i32,
/*2535*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2537*/                OPC_EmitInteger, MVT::i32, 14, 
/*2540*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2543*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2554*/              0, /*End of Scope*/
/*2555*/            /*Scope*/ 97, /*->2653*/
/*2556*/              OPC_RecordChild0, // #2 = $Vm
/*2557*/              OPC_MoveChild1,
/*2558*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2561*/              OPC_Scope, 44, /*->2607*/ // 2 children in Scope
/*2563*/                OPC_CheckChild0Same, 0,
/*2565*/                OPC_MoveChild1,
/*2566*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2569*/                OPC_MoveChild0,
/*2570*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2573*/                OPC_MoveChild0,
/*2574*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2577*/                OPC_MoveParent,
/*2578*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2580*/                OPC_CheckType, MVT::v8i8,
/*2582*/                OPC_MoveParent,
/*2583*/                OPC_MoveParent,
/*2584*/                OPC_MoveParent,
/*2585*/                OPC_MoveParent,
/*2586*/                OPC_CheckType, MVT::v2i32,
/*2588*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2590*/                OPC_EmitInteger, MVT::i32, 14, 
/*2593*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2607*/              /*Scope*/ 44, /*->2652*/
/*2608*/                OPC_MoveChild0,
/*2609*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2612*/                OPC_MoveChild0,
/*2613*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2616*/                OPC_MoveChild0,
/*2617*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2620*/                OPC_MoveParent,
/*2621*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2623*/                OPC_CheckType, MVT::v8i8,
/*2625*/                OPC_MoveParent,
/*2626*/                OPC_MoveParent,
/*2627*/                OPC_CheckChild1Same, 0,
/*2629*/                OPC_MoveParent,
/*2630*/                OPC_MoveParent,
/*2631*/                OPC_CheckType, MVT::v2i32,
/*2633*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2635*/                OPC_EmitInteger, MVT::i32, 14, 
/*2638*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2641*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2652*/              0, /*End of Scope*/
/*2653*/            /*Scope*/ 98, /*->2752*/
/*2654*/              OPC_MoveChild0,
/*2655*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2658*/              OPC_Scope, 45, /*->2705*/ // 2 children in Scope
/*2660*/                OPC_CheckChild0Same, 0,
/*2662*/                OPC_MoveChild1,
/*2663*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2666*/                OPC_MoveChild0,
/*2667*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2670*/                OPC_MoveChild0,
/*2671*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2674*/                OPC_MoveParent,
/*2675*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2677*/                OPC_CheckType, MVT::v8i8,
/*2679*/                OPC_MoveParent,
/*2680*/                OPC_MoveParent,
/*2681*/                OPC_MoveParent,
/*2682*/                OPC_RecordChild1, // #2 = $Vm
/*2683*/                OPC_MoveParent,
/*2684*/                OPC_CheckType, MVT::v2i32,
/*2686*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2688*/                OPC_EmitInteger, MVT::i32, 14, 
/*2691*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2694*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2705*/              /*Scope*/ 45, /*->2751*/
/*2706*/                OPC_MoveChild0,
/*2707*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2710*/                OPC_MoveChild0,
/*2711*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2714*/                OPC_MoveChild0,
/*2715*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2718*/                OPC_MoveParent,
/*2719*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2721*/                OPC_CheckType, MVT::v8i8,
/*2723*/                OPC_MoveParent,
/*2724*/                OPC_MoveParent,
/*2725*/                OPC_CheckChild1Same, 0,
/*2727*/                OPC_MoveParent,
/*2728*/                OPC_RecordChild1, // #2 = $Vm
/*2729*/                OPC_MoveParent,
/*2730*/                OPC_CheckType, MVT::v2i32,
/*2732*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2734*/                OPC_EmitInteger, MVT::i32, 14, 
/*2737*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2740*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2751*/              0, /*End of Scope*/
/*2752*/            0, /*End of Scope*/
/*2753*/          /*Scope*/ 40|128,1/*168*/, /*->2923*/
/*2755*/            OPC_MoveChild1,
/*2756*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2759*/            OPC_Scope, 80, /*->2841*/ // 2 children in Scope
/*2761*/              OPC_RecordChild0, // #1 = $Vd
/*2762*/              OPC_MoveChild1,
/*2763*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2766*/              OPC_MoveChild0,
/*2767*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2770*/              OPC_MoveChild0,
/*2771*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2774*/              OPC_MoveParent,
/*2775*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2777*/              OPC_CheckType, MVT::v8i8,
/*2779*/              OPC_MoveParent,
/*2780*/              OPC_MoveParent,
/*2781*/              OPC_MoveParent,
/*2782*/              OPC_MoveParent,
/*2783*/              OPC_MoveChild1,
/*2784*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2787*/              OPC_Scope, 25, /*->2814*/ // 2 children in Scope
/*2789*/                OPC_RecordChild0, // #2 = $Vn
/*2790*/                OPC_CheckChild1Same, 1,
/*2792*/                OPC_MoveParent,
/*2793*/                OPC_CheckType, MVT::v2i32,
/*2795*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2797*/                OPC_EmitInteger, MVT::i32, 14, 
/*2800*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2803*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2814*/              /*Scope*/ 25, /*->2840*/
/*2815*/                OPC_CheckChild0Same, 1,
/*2817*/                OPC_RecordChild1, // #2 = $Vn
/*2818*/                OPC_MoveParent,
/*2819*/                OPC_CheckType, MVT::v2i32,
/*2821*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2823*/                OPC_EmitInteger, MVT::i32, 14, 
/*2826*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2829*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2840*/              0, /*End of Scope*/
/*2841*/            /*Scope*/ 80, /*->2922*/
/*2842*/              OPC_MoveChild0,
/*2843*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2846*/              OPC_MoveChild0,
/*2847*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2850*/              OPC_MoveChild0,
/*2851*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2854*/              OPC_MoveParent,
/*2855*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2857*/              OPC_CheckType, MVT::v8i8,
/*2859*/              OPC_MoveParent,
/*2860*/              OPC_MoveParent,
/*2861*/              OPC_RecordChild1, // #1 = $Vd
/*2862*/              OPC_MoveParent,
/*2863*/              OPC_MoveParent,
/*2864*/              OPC_MoveChild1,
/*2865*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2868*/              OPC_Scope, 25, /*->2895*/ // 2 children in Scope
/*2870*/                OPC_RecordChild0, // #2 = $Vn
/*2871*/                OPC_CheckChild1Same, 1,
/*2873*/                OPC_MoveParent,
/*2874*/                OPC_CheckType, MVT::v2i32,
/*2876*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2878*/                OPC_EmitInteger, MVT::i32, 14, 
/*2881*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2884*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2895*/              /*Scope*/ 25, /*->2921*/
/*2896*/                OPC_CheckChild0Same, 1,
/*2898*/                OPC_RecordChild1, // #2 = $Vn
/*2899*/                OPC_MoveParent,
/*2900*/                OPC_CheckType, MVT::v2i32,
/*2902*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2904*/                OPC_EmitInteger, MVT::i32, 14, 
/*2907*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2910*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2921*/              0, /*End of Scope*/
/*2922*/            0, /*End of Scope*/
/*2923*/          0, /*End of Scope*/
/*2924*/        /*Scope*/ 42|128,1/*170*/, /*->3096*/
/*2926*/          OPC_MoveChild0,
/*2927*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2930*/          OPC_Scope, 81, /*->3013*/ // 2 children in Scope
/*2932*/            OPC_RecordChild0, // #0 = $Vd
/*2933*/            OPC_MoveChild1,
/*2934*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2937*/            OPC_MoveChild0,
/*2938*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2941*/            OPC_MoveChild0,
/*2942*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2945*/            OPC_MoveParent,
/*2946*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2948*/            OPC_CheckType, MVT::v8i8,
/*2950*/            OPC_MoveParent,
/*2951*/            OPC_MoveParent,
/*2952*/            OPC_MoveParent,
/*2953*/            OPC_RecordChild1, // #1 = $Vm
/*2954*/            OPC_MoveParent,
/*2955*/            OPC_MoveChild1,
/*2956*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2959*/            OPC_Scope, 25, /*->2986*/ // 2 children in Scope
/*2961*/              OPC_RecordChild0, // #2 = $Vn
/*2962*/              OPC_CheckChild1Same, 0,
/*2964*/              OPC_MoveParent,
/*2965*/              OPC_CheckType, MVT::v2i32,
/*2967*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2969*/              OPC_EmitInteger, MVT::i32, 14, 
/*2972*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2975*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2986*/            /*Scope*/ 25, /*->3012*/
/*2987*/              OPC_CheckChild0Same, 0,
/*2989*/              OPC_RecordChild1, // #2 = $Vn
/*2990*/              OPC_MoveParent,
/*2991*/              OPC_CheckType, MVT::v2i32,
/*2993*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2995*/              OPC_EmitInteger, MVT::i32, 14, 
/*2998*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3001*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3012*/            0, /*End of Scope*/
/*3013*/          /*Scope*/ 81, /*->3095*/
/*3014*/            OPC_MoveChild0,
/*3015*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3018*/            OPC_MoveChild0,
/*3019*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3022*/            OPC_MoveChild0,
/*3023*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3026*/            OPC_MoveParent,
/*3027*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3029*/            OPC_CheckType, MVT::v8i8,
/*3031*/            OPC_MoveParent,
/*3032*/            OPC_MoveParent,
/*3033*/            OPC_RecordChild1, // #0 = $Vd
/*3034*/            OPC_MoveParent,
/*3035*/            OPC_RecordChild1, // #1 = $Vm
/*3036*/            OPC_MoveParent,
/*3037*/            OPC_MoveChild1,
/*3038*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3041*/            OPC_Scope, 25, /*->3068*/ // 2 children in Scope
/*3043*/              OPC_RecordChild0, // #2 = $Vn
/*3044*/              OPC_CheckChild1Same, 0,
/*3046*/              OPC_MoveParent,
/*3047*/              OPC_CheckType, MVT::v2i32,
/*3049*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3051*/              OPC_EmitInteger, MVT::i32, 14, 
/*3054*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3057*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3068*/            /*Scope*/ 25, /*->3094*/
/*3069*/              OPC_CheckChild0Same, 0,
/*3071*/              OPC_RecordChild1, // #2 = $Vn
/*3072*/              OPC_MoveParent,
/*3073*/              OPC_CheckType, MVT::v2i32,
/*3075*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3077*/              OPC_EmitInteger, MVT::i32, 14, 
/*3080*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3083*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3094*/            0, /*End of Scope*/
/*3095*/          0, /*End of Scope*/
/*3096*/        /*Scope*/ 17|128,4/*529*/, /*->3627*/
/*3098*/          OPC_RecordChild0, // #0 = $Vn
/*3099*/          OPC_Scope, 98|128,2/*354*/, /*->3456*/ // 2 children in Scope
/*3102*/            OPC_RecordChild1, // #1 = $Vd
/*3103*/            OPC_MoveParent,
/*3104*/            OPC_MoveChild1,
/*3105*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3108*/            OPC_Scope, 49, /*->3159*/ // 4 children in Scope
/*3110*/              OPC_RecordChild0, // #2 = $Vm
/*3111*/              OPC_MoveChild1,
/*3112*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3115*/              OPC_MoveChild0,
/*3116*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3119*/              OPC_MoveChild0,
/*3120*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3123*/              OPC_MoveChild0,
/*3124*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3127*/              OPC_MoveParent,
/*3128*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3130*/              OPC_CheckType, MVT::v8i8,
/*3132*/              OPC_MoveParent,
/*3133*/              OPC_MoveParent,
/*3134*/              OPC_CheckChild1Same, 1,
/*3136*/              OPC_MoveParent,
/*3137*/              OPC_MoveParent,
/*3138*/              OPC_CheckType, MVT::v1i64,
/*3140*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3142*/              OPC_EmitInteger, MVT::i32, 14, 
/*3145*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3148*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3159*/            /*Scope*/ 98, /*->3258*/
/*3160*/              OPC_MoveChild0,
/*3161*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3164*/              OPC_Scope, 45, /*->3211*/ // 2 children in Scope
/*3166*/                OPC_CheckChild0Same, 1,
/*3168*/                OPC_MoveChild1,
/*3169*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3172*/                OPC_MoveChild0,
/*3173*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3176*/                OPC_MoveChild0,
/*3177*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3180*/                OPC_MoveParent,
/*3181*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3183*/                OPC_CheckType, MVT::v8i8,
/*3185*/                OPC_MoveParent,
/*3186*/                OPC_MoveParent,
/*3187*/                OPC_MoveParent,
/*3188*/                OPC_RecordChild1, // #2 = $Vm
/*3189*/                OPC_MoveParent,
/*3190*/                OPC_CheckType, MVT::v1i64,
/*3192*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3194*/                OPC_EmitInteger, MVT::i32, 14, 
/*3197*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3200*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3211*/              /*Scope*/ 45, /*->3257*/
/*3212*/                OPC_MoveChild0,
/*3213*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3216*/                OPC_MoveChild0,
/*3217*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3220*/                OPC_MoveChild0,
/*3221*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3224*/                OPC_MoveParent,
/*3225*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3227*/                OPC_CheckType, MVT::v8i8,
/*3229*/                OPC_MoveParent,
/*3230*/                OPC_MoveParent,
/*3231*/                OPC_CheckChild1Same, 1,
/*3233*/                OPC_MoveParent,
/*3234*/                OPC_RecordChild1, // #2 = $Vm
/*3235*/                OPC_MoveParent,
/*3236*/                OPC_CheckType, MVT::v1i64,
/*3238*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3240*/                OPC_EmitInteger, MVT::i32, 14, 
/*3243*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3246*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3257*/              0, /*End of Scope*/
/*3258*/            /*Scope*/ 97, /*->3356*/
/*3259*/              OPC_RecordChild0, // #2 = $Vm
/*3260*/              OPC_MoveChild1,
/*3261*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3264*/              OPC_Scope, 44, /*->3310*/ // 2 children in Scope
/*3266*/                OPC_CheckChild0Same, 0,
/*3268*/                OPC_MoveChild1,
/*3269*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3272*/                OPC_MoveChild0,
/*3273*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3276*/                OPC_MoveChild0,
/*3277*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3280*/                OPC_MoveParent,
/*3281*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3283*/                OPC_CheckType, MVT::v8i8,
/*3285*/                OPC_MoveParent,
/*3286*/                OPC_MoveParent,
/*3287*/                OPC_MoveParent,
/*3288*/                OPC_MoveParent,
/*3289*/                OPC_CheckType, MVT::v1i64,
/*3291*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3293*/                OPC_EmitInteger, MVT::i32, 14, 
/*3296*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3299*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3310*/              /*Scope*/ 44, /*->3355*/
/*3311*/                OPC_MoveChild0,
/*3312*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3315*/                OPC_MoveChild0,
/*3316*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3319*/                OPC_MoveChild0,
/*3320*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3323*/                OPC_MoveParent,
/*3324*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3326*/                OPC_CheckType, MVT::v8i8,
/*3328*/                OPC_MoveParent,
/*3329*/                OPC_MoveParent,
/*3330*/                OPC_CheckChild1Same, 0,
/*3332*/                OPC_MoveParent,
/*3333*/                OPC_MoveParent,
/*3334*/                OPC_CheckType, MVT::v1i64,
/*3336*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3338*/                OPC_EmitInteger, MVT::i32, 14, 
/*3341*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3344*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3355*/              0, /*End of Scope*/
/*3356*/            /*Scope*/ 98, /*->3455*/
/*3357*/              OPC_MoveChild0,
/*3358*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3361*/              OPC_Scope, 45, /*->3408*/ // 2 children in Scope
/*3363*/                OPC_CheckChild0Same, 0,
/*3365*/                OPC_MoveChild1,
/*3366*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3369*/                OPC_MoveChild0,
/*3370*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3373*/                OPC_MoveChild0,
/*3374*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3377*/                OPC_MoveParent,
/*3378*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3380*/                OPC_CheckType, MVT::v8i8,
/*3382*/                OPC_MoveParent,
/*3383*/                OPC_MoveParent,
/*3384*/                OPC_MoveParent,
/*3385*/                OPC_RecordChild1, // #2 = $Vm
/*3386*/                OPC_MoveParent,
/*3387*/                OPC_CheckType, MVT::v1i64,
/*3389*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3391*/                OPC_EmitInteger, MVT::i32, 14, 
/*3394*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3397*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3408*/              /*Scope*/ 45, /*->3454*/
/*3409*/                OPC_MoveChild0,
/*3410*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3413*/                OPC_MoveChild0,
/*3414*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3417*/                OPC_MoveChild0,
/*3418*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3421*/                OPC_MoveParent,
/*3422*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3424*/                OPC_CheckType, MVT::v8i8,
/*3426*/                OPC_MoveParent,
/*3427*/                OPC_MoveParent,
/*3428*/                OPC_CheckChild1Same, 0,
/*3430*/                OPC_MoveParent,
/*3431*/                OPC_RecordChild1, // #2 = $Vm
/*3432*/                OPC_MoveParent,
/*3433*/                OPC_CheckType, MVT::v1i64,
/*3435*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3437*/                OPC_EmitInteger, MVT::i32, 14, 
/*3440*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3443*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3454*/              0, /*End of Scope*/
/*3455*/            0, /*End of Scope*/
/*3456*/          /*Scope*/ 40|128,1/*168*/, /*->3626*/
/*3458*/            OPC_MoveChild1,
/*3459*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3462*/            OPC_Scope, 80, /*->3544*/ // 2 children in Scope
/*3464*/              OPC_RecordChild0, // #1 = $Vd
/*3465*/              OPC_MoveChild1,
/*3466*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3469*/              OPC_MoveChild0,
/*3470*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3473*/              OPC_MoveChild0,
/*3474*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3477*/              OPC_MoveParent,
/*3478*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3480*/              OPC_CheckType, MVT::v8i8,
/*3482*/              OPC_MoveParent,
/*3483*/              OPC_MoveParent,
/*3484*/              OPC_MoveParent,
/*3485*/              OPC_MoveParent,
/*3486*/              OPC_MoveChild1,
/*3487*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3490*/              OPC_Scope, 25, /*->3517*/ // 2 children in Scope
/*3492*/                OPC_RecordChild0, // #2 = $Vn
/*3493*/                OPC_CheckChild1Same, 1,
/*3495*/                OPC_MoveParent,
/*3496*/                OPC_CheckType, MVT::v1i64,
/*3498*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3500*/                OPC_EmitInteger, MVT::i32, 14, 
/*3503*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3506*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3517*/              /*Scope*/ 25, /*->3543*/
/*3518*/                OPC_CheckChild0Same, 1,
/*3520*/                OPC_RecordChild1, // #2 = $Vn
/*3521*/                OPC_MoveParent,
/*3522*/                OPC_CheckType, MVT::v1i64,
/*3524*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3526*/                OPC_EmitInteger, MVT::i32, 14, 
/*3529*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3532*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3543*/              0, /*End of Scope*/
/*3544*/            /*Scope*/ 80, /*->3625*/
/*3545*/              OPC_MoveChild0,
/*3546*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3549*/              OPC_MoveChild0,
/*3550*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3553*/              OPC_MoveChild0,
/*3554*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3557*/              OPC_MoveParent,
/*3558*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3560*/              OPC_CheckType, MVT::v8i8,
/*3562*/              OPC_MoveParent,
/*3563*/              OPC_MoveParent,
/*3564*/              OPC_RecordChild1, // #1 = $Vd
/*3565*/              OPC_MoveParent,
/*3566*/              OPC_MoveParent,
/*3567*/              OPC_MoveChild1,
/*3568*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3571*/              OPC_Scope, 25, /*->3598*/ // 2 children in Scope
/*3573*/                OPC_RecordChild0, // #2 = $Vn
/*3574*/                OPC_CheckChild1Same, 1,
/*3576*/                OPC_MoveParent,
/*3577*/                OPC_CheckType, MVT::v1i64,
/*3579*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3581*/                OPC_EmitInteger, MVT::i32, 14, 
/*3584*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3587*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3598*/              /*Scope*/ 25, /*->3624*/
/*3599*/                OPC_CheckChild0Same, 1,
/*3601*/                OPC_RecordChild1, // #2 = $Vn
/*3602*/                OPC_MoveParent,
/*3603*/                OPC_CheckType, MVT::v1i64,
/*3605*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3607*/                OPC_EmitInteger, MVT::i32, 14, 
/*3610*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3613*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3624*/              0, /*End of Scope*/
/*3625*/            0, /*End of Scope*/
/*3626*/          0, /*End of Scope*/
/*3627*/        /*Scope*/ 42|128,1/*170*/, /*->3799*/
/*3629*/          OPC_MoveChild0,
/*3630*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3633*/          OPC_Scope, 81, /*->3716*/ // 2 children in Scope
/*3635*/            OPC_RecordChild0, // #0 = $Vd
/*3636*/            OPC_MoveChild1,
/*3637*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3640*/            OPC_MoveChild0,
/*3641*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3644*/            OPC_MoveChild0,
/*3645*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3648*/            OPC_MoveParent,
/*3649*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3651*/            OPC_CheckType, MVT::v8i8,
/*3653*/            OPC_MoveParent,
/*3654*/            OPC_MoveParent,
/*3655*/            OPC_MoveParent,
/*3656*/            OPC_RecordChild1, // #1 = $Vm
/*3657*/            OPC_MoveParent,
/*3658*/            OPC_MoveChild1,
/*3659*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3662*/            OPC_Scope, 25, /*->3689*/ // 2 children in Scope
/*3664*/              OPC_RecordChild0, // #2 = $Vn
/*3665*/              OPC_CheckChild1Same, 0,
/*3667*/              OPC_MoveParent,
/*3668*/              OPC_CheckType, MVT::v1i64,
/*3670*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3672*/              OPC_EmitInteger, MVT::i32, 14, 
/*3675*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3678*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3689*/            /*Scope*/ 25, /*->3715*/
/*3690*/              OPC_CheckChild0Same, 0,
/*3692*/              OPC_RecordChild1, // #2 = $Vn
/*3693*/              OPC_MoveParent,
/*3694*/              OPC_CheckType, MVT::v1i64,
/*3696*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3698*/              OPC_EmitInteger, MVT::i32, 14, 
/*3701*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3704*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3715*/            0, /*End of Scope*/
/*3716*/          /*Scope*/ 81, /*->3798*/
/*3717*/            OPC_MoveChild0,
/*3718*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3721*/            OPC_MoveChild0,
/*3722*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3725*/            OPC_MoveChild0,
/*3726*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3729*/            OPC_MoveParent,
/*3730*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3732*/            OPC_CheckType, MVT::v8i8,
/*3734*/            OPC_MoveParent,
/*3735*/            OPC_MoveParent,
/*3736*/            OPC_RecordChild1, // #0 = $Vd
/*3737*/            OPC_MoveParent,
/*3738*/            OPC_RecordChild1, // #1 = $Vm
/*3739*/            OPC_MoveParent,
/*3740*/            OPC_MoveChild1,
/*3741*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3744*/            OPC_Scope, 25, /*->3771*/ // 2 children in Scope
/*3746*/              OPC_RecordChild0, // #2 = $Vn
/*3747*/              OPC_CheckChild1Same, 0,
/*3749*/              OPC_MoveParent,
/*3750*/              OPC_CheckType, MVT::v1i64,
/*3752*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3754*/              OPC_EmitInteger, MVT::i32, 14, 
/*3757*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3760*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3771*/            /*Scope*/ 25, /*->3797*/
/*3772*/              OPC_CheckChild0Same, 0,
/*3774*/              OPC_RecordChild1, // #2 = $Vn
/*3775*/              OPC_MoveParent,
/*3776*/              OPC_CheckType, MVT::v1i64,
/*3778*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3780*/              OPC_EmitInteger, MVT::i32, 14, 
/*3783*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3786*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3797*/            0, /*End of Scope*/
/*3798*/          0, /*End of Scope*/
/*3799*/        /*Scope*/ 17|128,4/*529*/, /*->4330*/
/*3801*/          OPC_RecordChild0, // #0 = $Vn
/*3802*/          OPC_Scope, 98|128,2/*354*/, /*->4159*/ // 2 children in Scope
/*3805*/            OPC_RecordChild1, // #1 = $Vd
/*3806*/            OPC_MoveParent,
/*3807*/            OPC_MoveChild1,
/*3808*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3811*/            OPC_Scope, 49, /*->3862*/ // 4 children in Scope
/*3813*/              OPC_RecordChild0, // #2 = $Vm
/*3814*/              OPC_MoveChild1,
/*3815*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3818*/              OPC_MoveChild0,
/*3819*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3822*/              OPC_MoveChild0,
/*3823*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3826*/              OPC_MoveChild0,
/*3827*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3830*/              OPC_MoveParent,
/*3831*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3833*/              OPC_CheckType, MVT::v16i8,
/*3835*/              OPC_MoveParent,
/*3836*/              OPC_MoveParent,
/*3837*/              OPC_CheckChild1Same, 1,
/*3839*/              OPC_MoveParent,
/*3840*/              OPC_MoveParent,
/*3841*/              OPC_CheckType, MVT::v4i32,
/*3843*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3845*/              OPC_EmitInteger, MVT::i32, 14, 
/*3848*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3851*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3862*/            /*Scope*/ 98, /*->3961*/
/*3863*/              OPC_MoveChild0,
/*3864*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3867*/              OPC_Scope, 45, /*->3914*/ // 2 children in Scope
/*3869*/                OPC_CheckChild0Same, 1,
/*3871*/                OPC_MoveChild1,
/*3872*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3875*/                OPC_MoveChild0,
/*3876*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3879*/                OPC_MoveChild0,
/*3880*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3883*/                OPC_MoveParent,
/*3884*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3886*/                OPC_CheckType, MVT::v16i8,
/*3888*/                OPC_MoveParent,
/*3889*/                OPC_MoveParent,
/*3890*/                OPC_MoveParent,
/*3891*/                OPC_RecordChild1, // #2 = $Vm
/*3892*/                OPC_MoveParent,
/*3893*/                OPC_CheckType, MVT::v4i32,
/*3895*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3897*/                OPC_EmitInteger, MVT::i32, 14, 
/*3900*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3903*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3914*/              /*Scope*/ 45, /*->3960*/
/*3915*/                OPC_MoveChild0,
/*3916*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3919*/                OPC_MoveChild0,
/*3920*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3923*/                OPC_MoveChild0,
/*3924*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3927*/                OPC_MoveParent,
/*3928*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3930*/                OPC_CheckType, MVT::v16i8,
/*3932*/                OPC_MoveParent,
/*3933*/                OPC_MoveParent,
/*3934*/                OPC_CheckChild1Same, 1,
/*3936*/                OPC_MoveParent,
/*3937*/                OPC_RecordChild1, // #2 = $Vm
/*3938*/                OPC_MoveParent,
/*3939*/                OPC_CheckType, MVT::v4i32,
/*3941*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3943*/                OPC_EmitInteger, MVT::i32, 14, 
/*3946*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3949*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3960*/              0, /*End of Scope*/
/*3961*/            /*Scope*/ 97, /*->4059*/
/*3962*/              OPC_RecordChild0, // #2 = $Vm
/*3963*/              OPC_MoveChild1,
/*3964*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3967*/              OPC_Scope, 44, /*->4013*/ // 2 children in Scope
/*3969*/                OPC_CheckChild0Same, 0,
/*3971*/                OPC_MoveChild1,
/*3972*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3975*/                OPC_MoveChild0,
/*3976*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3979*/                OPC_MoveChild0,
/*3980*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3983*/                OPC_MoveParent,
/*3984*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3986*/                OPC_CheckType, MVT::v16i8,
/*3988*/                OPC_MoveParent,
/*3989*/                OPC_MoveParent,
/*3990*/                OPC_MoveParent,
/*3991*/                OPC_MoveParent,
/*3992*/                OPC_CheckType, MVT::v4i32,
/*3994*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3996*/                OPC_EmitInteger, MVT::i32, 14, 
/*3999*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4002*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4013*/              /*Scope*/ 44, /*->4058*/
/*4014*/                OPC_MoveChild0,
/*4015*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4018*/                OPC_MoveChild0,
/*4019*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4022*/                OPC_MoveChild0,
/*4023*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4026*/                OPC_MoveParent,
/*4027*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4029*/                OPC_CheckType, MVT::v16i8,
/*4031*/                OPC_MoveParent,
/*4032*/                OPC_MoveParent,
/*4033*/                OPC_CheckChild1Same, 0,
/*4035*/                OPC_MoveParent,
/*4036*/                OPC_MoveParent,
/*4037*/                OPC_CheckType, MVT::v4i32,
/*4039*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4041*/                OPC_EmitInteger, MVT::i32, 14, 
/*4044*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4047*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4058*/              0, /*End of Scope*/
/*4059*/            /*Scope*/ 98, /*->4158*/
/*4060*/              OPC_MoveChild0,
/*4061*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4064*/              OPC_Scope, 45, /*->4111*/ // 2 children in Scope
/*4066*/                OPC_CheckChild0Same, 0,
/*4068*/                OPC_MoveChild1,
/*4069*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4072*/                OPC_MoveChild0,
/*4073*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4076*/                OPC_MoveChild0,
/*4077*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4080*/                OPC_MoveParent,
/*4081*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4083*/                OPC_CheckType, MVT::v16i8,
/*4085*/                OPC_MoveParent,
/*4086*/                OPC_MoveParent,
/*4087*/                OPC_MoveParent,
/*4088*/                OPC_RecordChild1, // #2 = $Vm
/*4089*/                OPC_MoveParent,
/*4090*/                OPC_CheckType, MVT::v4i32,
/*4092*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4094*/                OPC_EmitInteger, MVT::i32, 14, 
/*4097*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4100*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4111*/              /*Scope*/ 45, /*->4157*/
/*4112*/                OPC_MoveChild0,
/*4113*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4116*/                OPC_MoveChild0,
/*4117*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4120*/                OPC_MoveChild0,
/*4121*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4124*/                OPC_MoveParent,
/*4125*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4127*/                OPC_CheckType, MVT::v16i8,
/*4129*/                OPC_MoveParent,
/*4130*/                OPC_MoveParent,
/*4131*/                OPC_CheckChild1Same, 0,
/*4133*/                OPC_MoveParent,
/*4134*/                OPC_RecordChild1, // #2 = $Vm
/*4135*/                OPC_MoveParent,
/*4136*/                OPC_CheckType, MVT::v4i32,
/*4138*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4140*/                OPC_EmitInteger, MVT::i32, 14, 
/*4143*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4146*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4157*/              0, /*End of Scope*/
/*4158*/            0, /*End of Scope*/
/*4159*/          /*Scope*/ 40|128,1/*168*/, /*->4329*/
/*4161*/            OPC_MoveChild1,
/*4162*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4165*/            OPC_Scope, 80, /*->4247*/ // 2 children in Scope
/*4167*/              OPC_RecordChild0, // #1 = $Vd
/*4168*/              OPC_MoveChild1,
/*4169*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4172*/              OPC_MoveChild0,
/*4173*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4176*/              OPC_MoveChild0,
/*4177*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4180*/              OPC_MoveParent,
/*4181*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4183*/              OPC_CheckType, MVT::v16i8,
/*4185*/              OPC_MoveParent,
/*4186*/              OPC_MoveParent,
/*4187*/              OPC_MoveParent,
/*4188*/              OPC_MoveParent,
/*4189*/              OPC_MoveChild1,
/*4190*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4193*/              OPC_Scope, 25, /*->4220*/ // 2 children in Scope
/*4195*/                OPC_RecordChild0, // #2 = $Vn
/*4196*/                OPC_CheckChild1Same, 1,
/*4198*/                OPC_MoveParent,
/*4199*/                OPC_CheckType, MVT::v4i32,
/*4201*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4203*/                OPC_EmitInteger, MVT::i32, 14, 
/*4206*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4209*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4220*/              /*Scope*/ 25, /*->4246*/
/*4221*/                OPC_CheckChild0Same, 1,
/*4223*/                OPC_RecordChild1, // #2 = $Vn
/*4224*/                OPC_MoveParent,
/*4225*/                OPC_CheckType, MVT::v4i32,
/*4227*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4229*/                OPC_EmitInteger, MVT::i32, 14, 
/*4232*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4235*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4246*/              0, /*End of Scope*/
/*4247*/            /*Scope*/ 80, /*->4328*/
/*4248*/              OPC_MoveChild0,
/*4249*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4252*/              OPC_MoveChild0,
/*4253*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4256*/              OPC_MoveChild0,
/*4257*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4260*/              OPC_MoveParent,
/*4261*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4263*/              OPC_CheckType, MVT::v16i8,
/*4265*/              OPC_MoveParent,
/*4266*/              OPC_MoveParent,
/*4267*/              OPC_RecordChild1, // #1 = $Vd
/*4268*/              OPC_MoveParent,
/*4269*/              OPC_MoveParent,
/*4270*/              OPC_MoveChild1,
/*4271*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4274*/              OPC_Scope, 25, /*->4301*/ // 2 children in Scope
/*4276*/                OPC_RecordChild0, // #2 = $Vn
/*4277*/                OPC_CheckChild1Same, 1,
/*4279*/                OPC_MoveParent,
/*4280*/                OPC_CheckType, MVT::v4i32,
/*4282*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4284*/                OPC_EmitInteger, MVT::i32, 14, 
/*4287*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4290*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4301*/              /*Scope*/ 25, /*->4327*/
/*4302*/                OPC_CheckChild0Same, 1,
/*4304*/                OPC_RecordChild1, // #2 = $Vn
/*4305*/                OPC_MoveParent,
/*4306*/                OPC_CheckType, MVT::v4i32,
/*4308*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4310*/                OPC_EmitInteger, MVT::i32, 14, 
/*4313*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4316*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4327*/              0, /*End of Scope*/
/*4328*/            0, /*End of Scope*/
/*4329*/          0, /*End of Scope*/
/*4330*/        /*Scope*/ 42|128,1/*170*/, /*->4502*/
/*4332*/          OPC_MoveChild0,
/*4333*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4336*/          OPC_Scope, 81, /*->4419*/ // 2 children in Scope
/*4338*/            OPC_RecordChild0, // #0 = $Vd
/*4339*/            OPC_MoveChild1,
/*4340*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4343*/            OPC_MoveChild0,
/*4344*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4347*/            OPC_MoveChild0,
/*4348*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4351*/            OPC_MoveParent,
/*4352*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4354*/            OPC_CheckType, MVT::v16i8,
/*4356*/            OPC_MoveParent,
/*4357*/            OPC_MoveParent,
/*4358*/            OPC_MoveParent,
/*4359*/            OPC_RecordChild1, // #1 = $Vm
/*4360*/            OPC_MoveParent,
/*4361*/            OPC_MoveChild1,
/*4362*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4365*/            OPC_Scope, 25, /*->4392*/ // 2 children in Scope
/*4367*/              OPC_RecordChild0, // #2 = $Vn
/*4368*/              OPC_CheckChild1Same, 0,
/*4370*/              OPC_MoveParent,
/*4371*/              OPC_CheckType, MVT::v4i32,
/*4373*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4375*/              OPC_EmitInteger, MVT::i32, 14, 
/*4378*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4381*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4392*/            /*Scope*/ 25, /*->4418*/
/*4393*/              OPC_CheckChild0Same, 0,
/*4395*/              OPC_RecordChild1, // #2 = $Vn
/*4396*/              OPC_MoveParent,
/*4397*/              OPC_CheckType, MVT::v4i32,
/*4399*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4401*/              OPC_EmitInteger, MVT::i32, 14, 
/*4404*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4407*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4418*/            0, /*End of Scope*/
/*4419*/          /*Scope*/ 81, /*->4501*/
/*4420*/            OPC_MoveChild0,
/*4421*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4424*/            OPC_MoveChild0,
/*4425*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4428*/            OPC_MoveChild0,
/*4429*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4432*/            OPC_MoveParent,
/*4433*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4435*/            OPC_CheckType, MVT::v16i8,
/*4437*/            OPC_MoveParent,
/*4438*/            OPC_MoveParent,
/*4439*/            OPC_RecordChild1, // #0 = $Vd
/*4440*/            OPC_MoveParent,
/*4441*/            OPC_RecordChild1, // #1 = $Vm
/*4442*/            OPC_MoveParent,
/*4443*/            OPC_MoveChild1,
/*4444*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4447*/            OPC_Scope, 25, /*->4474*/ // 2 children in Scope
/*4449*/              OPC_RecordChild0, // #2 = $Vn
/*4450*/              OPC_CheckChild1Same, 0,
/*4452*/              OPC_MoveParent,
/*4453*/              OPC_CheckType, MVT::v4i32,
/*4455*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4457*/              OPC_EmitInteger, MVT::i32, 14, 
/*4460*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4463*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4474*/            /*Scope*/ 25, /*->4500*/
/*4475*/              OPC_CheckChild0Same, 0,
/*4477*/              OPC_RecordChild1, // #2 = $Vn
/*4478*/              OPC_MoveParent,
/*4479*/              OPC_CheckType, MVT::v4i32,
/*4481*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4483*/              OPC_EmitInteger, MVT::i32, 14, 
/*4486*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4489*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4500*/            0, /*End of Scope*/
/*4501*/          0, /*End of Scope*/
/*4502*/        /*Scope*/ 17|128,4/*529*/, /*->5033*/
/*4504*/          OPC_RecordChild0, // #0 = $Vn
/*4505*/          OPC_Scope, 98|128,2/*354*/, /*->4862*/ // 2 children in Scope
/*4508*/            OPC_RecordChild1, // #1 = $Vd
/*4509*/            OPC_MoveParent,
/*4510*/            OPC_MoveChild1,
/*4511*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4514*/            OPC_Scope, 49, /*->4565*/ // 4 children in Scope
/*4516*/              OPC_RecordChild0, // #2 = $Vm
/*4517*/              OPC_MoveChild1,
/*4518*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4521*/              OPC_MoveChild0,
/*4522*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4525*/              OPC_MoveChild0,
/*4526*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4529*/              OPC_MoveChild0,
/*4530*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4533*/              OPC_MoveParent,
/*4534*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4536*/              OPC_CheckType, MVT::v16i8,
/*4538*/              OPC_MoveParent,
/*4539*/              OPC_MoveParent,
/*4540*/              OPC_CheckChild1Same, 1,
/*4542*/              OPC_MoveParent,
/*4543*/              OPC_MoveParent,
/*4544*/              OPC_CheckType, MVT::v2i64,
/*4546*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4548*/              OPC_EmitInteger, MVT::i32, 14, 
/*4551*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4554*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4565*/            /*Scope*/ 98, /*->4664*/
/*4566*/              OPC_MoveChild0,
/*4567*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4570*/              OPC_Scope, 45, /*->4617*/ // 2 children in Scope
/*4572*/                OPC_CheckChild0Same, 1,
/*4574*/                OPC_MoveChild1,
/*4575*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4578*/                OPC_MoveChild0,
/*4579*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4582*/                OPC_MoveChild0,
/*4583*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4586*/                OPC_MoveParent,
/*4587*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4589*/                OPC_CheckType, MVT::v16i8,
/*4591*/                OPC_MoveParent,
/*4592*/                OPC_MoveParent,
/*4593*/                OPC_MoveParent,
/*4594*/                OPC_RecordChild1, // #2 = $Vm
/*4595*/                OPC_MoveParent,
/*4596*/                OPC_CheckType, MVT::v2i64,
/*4598*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4600*/                OPC_EmitInteger, MVT::i32, 14, 
/*4603*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4606*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4617*/              /*Scope*/ 45, /*->4663*/
/*4618*/                OPC_MoveChild0,
/*4619*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4622*/                OPC_MoveChild0,
/*4623*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4626*/                OPC_MoveChild0,
/*4627*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4630*/                OPC_MoveParent,
/*4631*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4633*/                OPC_CheckType, MVT::v16i8,
/*4635*/                OPC_MoveParent,
/*4636*/                OPC_MoveParent,
/*4637*/                OPC_CheckChild1Same, 1,
/*4639*/                OPC_MoveParent,
/*4640*/                OPC_RecordChild1, // #2 = $Vm
/*4641*/                OPC_MoveParent,
/*4642*/                OPC_CheckType, MVT::v2i64,
/*4644*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4646*/                OPC_EmitInteger, MVT::i32, 14, 
/*4649*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4652*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4663*/              0, /*End of Scope*/
/*4664*/            /*Scope*/ 97, /*->4762*/
/*4665*/              OPC_RecordChild0, // #2 = $Vm
/*4666*/              OPC_MoveChild1,
/*4667*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4670*/              OPC_Scope, 44, /*->4716*/ // 2 children in Scope
/*4672*/                OPC_CheckChild0Same, 0,
/*4674*/                OPC_MoveChild1,
/*4675*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4678*/                OPC_MoveChild0,
/*4679*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4682*/                OPC_MoveChild0,
/*4683*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4686*/                OPC_MoveParent,
/*4687*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4689*/                OPC_CheckType, MVT::v16i8,
/*4691*/                OPC_MoveParent,
/*4692*/                OPC_MoveParent,
/*4693*/                OPC_MoveParent,
/*4694*/                OPC_MoveParent,
/*4695*/                OPC_CheckType, MVT::v2i64,
/*4697*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4699*/                OPC_EmitInteger, MVT::i32, 14, 
/*4702*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4705*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4716*/              /*Scope*/ 44, /*->4761*/
/*4717*/                OPC_MoveChild0,
/*4718*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4721*/                OPC_MoveChild0,
/*4722*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4725*/                OPC_MoveChild0,
/*4726*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4729*/                OPC_MoveParent,
/*4730*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4732*/                OPC_CheckType, MVT::v16i8,
/*4734*/                OPC_MoveParent,
/*4735*/                OPC_MoveParent,
/*4736*/                OPC_CheckChild1Same, 0,
/*4738*/                OPC_MoveParent,
/*4739*/                OPC_MoveParent,
/*4740*/                OPC_CheckType, MVT::v2i64,
/*4742*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4744*/                OPC_EmitInteger, MVT::i32, 14, 
/*4747*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4750*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4761*/              0, /*End of Scope*/
/*4762*/            /*Scope*/ 98, /*->4861*/
/*4763*/              OPC_MoveChild0,
/*4764*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4767*/              OPC_Scope, 45, /*->4814*/ // 2 children in Scope
/*4769*/                OPC_CheckChild0Same, 0,
/*4771*/                OPC_MoveChild1,
/*4772*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4775*/                OPC_MoveChild0,
/*4776*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4779*/                OPC_MoveChild0,
/*4780*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4783*/                OPC_MoveParent,
/*4784*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4786*/                OPC_CheckType, MVT::v16i8,
/*4788*/                OPC_MoveParent,
/*4789*/                OPC_MoveParent,
/*4790*/                OPC_MoveParent,
/*4791*/                OPC_RecordChild1, // #2 = $Vm
/*4792*/                OPC_MoveParent,
/*4793*/                OPC_CheckType, MVT::v2i64,
/*4795*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4797*/                OPC_EmitInteger, MVT::i32, 14, 
/*4800*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4803*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4814*/              /*Scope*/ 45, /*->4860*/
/*4815*/                OPC_MoveChild0,
/*4816*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4819*/                OPC_MoveChild0,
/*4820*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4823*/                OPC_MoveChild0,
/*4824*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4827*/                OPC_MoveParent,
/*4828*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4830*/                OPC_CheckType, MVT::v16i8,
/*4832*/                OPC_MoveParent,
/*4833*/                OPC_MoveParent,
/*4834*/                OPC_CheckChild1Same, 0,
/*4836*/                OPC_MoveParent,
/*4837*/                OPC_RecordChild1, // #2 = $Vm
/*4838*/                OPC_MoveParent,
/*4839*/                OPC_CheckType, MVT::v2i64,
/*4841*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4843*/                OPC_EmitInteger, MVT::i32, 14, 
/*4846*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4849*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4860*/              0, /*End of Scope*/
/*4861*/            0, /*End of Scope*/
/*4862*/          /*Scope*/ 40|128,1/*168*/, /*->5032*/
/*4864*/            OPC_MoveChild1,
/*4865*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4868*/            OPC_Scope, 80, /*->4950*/ // 2 children in Scope
/*4870*/              OPC_RecordChild0, // #1 = $Vd
/*4871*/              OPC_MoveChild1,
/*4872*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4875*/              OPC_MoveChild0,
/*4876*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4879*/              OPC_MoveChild0,
/*4880*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4883*/              OPC_MoveParent,
/*4884*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4886*/              OPC_CheckType, MVT::v16i8,
/*4888*/              OPC_MoveParent,
/*4889*/              OPC_MoveParent,
/*4890*/              OPC_MoveParent,
/*4891*/              OPC_MoveParent,
/*4892*/              OPC_MoveChild1,
/*4893*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4896*/              OPC_Scope, 25, /*->4923*/ // 2 children in Scope
/*4898*/                OPC_RecordChild0, // #2 = $Vn
/*4899*/                OPC_CheckChild1Same, 1,
/*4901*/                OPC_MoveParent,
/*4902*/                OPC_CheckType, MVT::v2i64,
/*4904*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4906*/                OPC_EmitInteger, MVT::i32, 14, 
/*4909*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4912*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4923*/              /*Scope*/ 25, /*->4949*/
/*4924*/                OPC_CheckChild0Same, 1,
/*4926*/                OPC_RecordChild1, // #2 = $Vn
/*4927*/                OPC_MoveParent,
/*4928*/                OPC_CheckType, MVT::v2i64,
/*4930*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4932*/                OPC_EmitInteger, MVT::i32, 14, 
/*4935*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4938*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4949*/              0, /*End of Scope*/
/*4950*/            /*Scope*/ 80, /*->5031*/
/*4951*/              OPC_MoveChild0,
/*4952*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4955*/              OPC_MoveChild0,
/*4956*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4959*/              OPC_MoveChild0,
/*4960*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4963*/              OPC_MoveParent,
/*4964*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4966*/              OPC_CheckType, MVT::v16i8,
/*4968*/              OPC_MoveParent,
/*4969*/              OPC_MoveParent,
/*4970*/              OPC_RecordChild1, // #1 = $Vd
/*4971*/              OPC_MoveParent,
/*4972*/              OPC_MoveParent,
/*4973*/              OPC_MoveChild1,
/*4974*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4977*/              OPC_Scope, 25, /*->5004*/ // 2 children in Scope
/*4979*/                OPC_RecordChild0, // #2 = $Vn
/*4980*/                OPC_CheckChild1Same, 1,
/*4982*/                OPC_MoveParent,
/*4983*/                OPC_CheckType, MVT::v2i64,
/*4985*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4987*/                OPC_EmitInteger, MVT::i32, 14, 
/*4990*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4993*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5004*/              /*Scope*/ 25, /*->5030*/
/*5005*/                OPC_CheckChild0Same, 1,
/*5007*/                OPC_RecordChild1, // #2 = $Vn
/*5008*/                OPC_MoveParent,
/*5009*/                OPC_CheckType, MVT::v2i64,
/*5011*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5013*/                OPC_EmitInteger, MVT::i32, 14, 
/*5016*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5019*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5030*/              0, /*End of Scope*/
/*5031*/            0, /*End of Scope*/
/*5032*/          0, /*End of Scope*/
/*5033*/        /*Scope*/ 42|128,1/*170*/, /*->5205*/
/*5035*/          OPC_MoveChild0,
/*5036*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5039*/          OPC_Scope, 81, /*->5122*/ // 2 children in Scope
/*5041*/            OPC_RecordChild0, // #0 = $Vd
/*5042*/            OPC_MoveChild1,
/*5043*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5046*/            OPC_MoveChild0,
/*5047*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5050*/            OPC_MoveChild0,
/*5051*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5054*/            OPC_MoveParent,
/*5055*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5057*/            OPC_CheckType, MVT::v16i8,
/*5059*/            OPC_MoveParent,
/*5060*/            OPC_MoveParent,
/*5061*/            OPC_MoveParent,
/*5062*/            OPC_RecordChild1, // #1 = $Vm
/*5063*/            OPC_MoveParent,
/*5064*/            OPC_MoveChild1,
/*5065*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5068*/            OPC_Scope, 25, /*->5095*/ // 2 children in Scope
/*5070*/              OPC_RecordChild0, // #2 = $Vn
/*5071*/              OPC_CheckChild1Same, 0,
/*5073*/              OPC_MoveParent,
/*5074*/              OPC_CheckType, MVT::v2i64,
/*5076*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5078*/              OPC_EmitInteger, MVT::i32, 14, 
/*5081*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5084*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5095*/            /*Scope*/ 25, /*->5121*/
/*5096*/              OPC_CheckChild0Same, 0,
/*5098*/              OPC_RecordChild1, // #2 = $Vn
/*5099*/              OPC_MoveParent,
/*5100*/              OPC_CheckType, MVT::v2i64,
/*5102*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5104*/              OPC_EmitInteger, MVT::i32, 14, 
/*5107*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5110*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5121*/            0, /*End of Scope*/
/*5122*/          /*Scope*/ 81, /*->5204*/
/*5123*/            OPC_MoveChild0,
/*5124*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5127*/            OPC_MoveChild0,
/*5128*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5131*/            OPC_MoveChild0,
/*5132*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5135*/            OPC_MoveParent,
/*5136*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5138*/            OPC_CheckType, MVT::v16i8,
/*5140*/            OPC_MoveParent,
/*5141*/            OPC_MoveParent,
/*5142*/            OPC_RecordChild1, // #0 = $Vd
/*5143*/            OPC_MoveParent,
/*5144*/            OPC_RecordChild1, // #1 = $Vm
/*5145*/            OPC_MoveParent,
/*5146*/            OPC_MoveChild1,
/*5147*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5150*/            OPC_Scope, 25, /*->5177*/ // 2 children in Scope
/*5152*/              OPC_RecordChild0, // #2 = $Vn
/*5153*/              OPC_CheckChild1Same, 0,
/*5155*/              OPC_MoveParent,
/*5156*/              OPC_CheckType, MVT::v2i64,
/*5158*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5160*/              OPC_EmitInteger, MVT::i32, 14, 
/*5163*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5166*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5177*/            /*Scope*/ 25, /*->5203*/
/*5178*/              OPC_CheckChild0Same, 0,
/*5180*/              OPC_RecordChild1, // #2 = $Vn
/*5181*/              OPC_MoveParent,
/*5182*/              OPC_CheckType, MVT::v2i64,
/*5184*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5186*/              OPC_EmitInteger, MVT::i32, 14, 
/*5189*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5192*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5203*/            0, /*End of Scope*/
/*5204*/          0, /*End of Scope*/
/*5205*/        0, /*End of Scope*/
/*5206*/      /*Scope*/ 118, /*->5325*/
/*5207*/        OPC_RecordChild0, // #0 = $Vn
/*5208*/        OPC_MoveChild1,
/*5209*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5212*/        OPC_Scope, 68, /*->5282*/ // 2 children in Scope
/*5214*/          OPC_RecordChild0, // #1 = $Vm
/*5215*/          OPC_MoveChild1,
/*5216*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5219*/          OPC_MoveChild0,
/*5220*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5223*/          OPC_MoveChild0,
/*5224*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5227*/          OPC_MoveParent,
/*5228*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5230*/          OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->5256
/*5233*/            OPC_MoveParent,
/*5234*/            OPC_MoveParent,
/*5235*/            OPC_MoveParent,
/*5236*/            OPC_CheckType, MVT::v2i32,
/*5238*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5240*/            OPC_EmitInteger, MVT::i32, 14, 
/*5243*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5246*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5256*/          /*SwitchType*/ 23, MVT::v16i8,// ->5281
/*5258*/            OPC_MoveParent,
/*5259*/            OPC_MoveParent,
/*5260*/            OPC_MoveParent,
/*5261*/            OPC_CheckType, MVT::v4i32,
/*5263*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5265*/            OPC_EmitInteger, MVT::i32, 14, 
/*5268*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5271*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5281*/          0, // EndSwitchType
/*5282*/        /*Scope*/ 41, /*->5324*/
/*5283*/          OPC_MoveChild0,
/*5284*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5287*/          OPC_MoveChild0,
/*5288*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5291*/          OPC_MoveChild0,
/*5292*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5295*/          OPC_MoveParent,
/*5296*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5298*/          OPC_CheckType, MVT::v8i8,
/*5300*/          OPC_MoveParent,
/*5301*/          OPC_MoveParent,
/*5302*/          OPC_RecordChild1, // #1 = $Vm
/*5303*/          OPC_MoveParent,
/*5304*/          OPC_CheckType, MVT::v2i32,
/*5306*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5308*/          OPC_EmitInteger, MVT::i32, 14, 
/*5311*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5314*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5324*/        0, /*End of Scope*/
/*5325*/      /*Scope*/ 92, /*->5418*/
/*5326*/        OPC_MoveChild0,
/*5327*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5330*/        OPC_Scope, 42, /*->5374*/ // 2 children in Scope
/*5332*/          OPC_RecordChild0, // #0 = $Vm
/*5333*/          OPC_MoveChild1,
/*5334*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5337*/          OPC_MoveChild0,
/*5338*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5341*/          OPC_MoveChild0,
/*5342*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5345*/          OPC_MoveParent,
/*5346*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5348*/          OPC_CheckType, MVT::v8i8,
/*5350*/          OPC_MoveParent,
/*5351*/          OPC_MoveParent,
/*5352*/          OPC_MoveParent,
/*5353*/          OPC_RecordChild1, // #1 = $Vn
/*5354*/          OPC_CheckType, MVT::v2i32,
/*5356*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5358*/          OPC_EmitInteger, MVT::i32, 14, 
/*5361*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5364*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5374*/        /*Scope*/ 42, /*->5417*/
/*5375*/          OPC_MoveChild0,
/*5376*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5379*/          OPC_MoveChild0,
/*5380*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5383*/          OPC_MoveChild0,
/*5384*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5387*/          OPC_MoveParent,
/*5388*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5390*/          OPC_CheckType, MVT::v8i8,
/*5392*/          OPC_MoveParent,
/*5393*/          OPC_MoveParent,
/*5394*/          OPC_RecordChild1, // #0 = $Vm
/*5395*/          OPC_MoveParent,
/*5396*/          OPC_RecordChild1, // #1 = $Vn
/*5397*/          OPC_CheckType, MVT::v2i32,
/*5399*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5401*/          OPC_EmitInteger, MVT::i32, 14, 
/*5404*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5407*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5417*/        0, /*End of Scope*/
/*5418*/      /*Scope*/ 46, /*->5465*/
/*5419*/        OPC_RecordChild0, // #0 = $Vn
/*5420*/        OPC_MoveChild1,
/*5421*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5424*/        OPC_MoveChild0,
/*5425*/        OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5428*/        OPC_MoveChild0,
/*5429*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5432*/        OPC_MoveChild0,
/*5433*/        OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5436*/        OPC_MoveParent,
/*5437*/        OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5439*/        OPC_CheckType, MVT::v16i8,
/*5441*/        OPC_MoveParent,
/*5442*/        OPC_MoveParent,
/*5443*/        OPC_RecordChild1, // #1 = $Vm
/*5444*/        OPC_MoveParent,
/*5445*/        OPC_CheckType, MVT::v4i32,
/*5447*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5449*/        OPC_EmitInteger, MVT::i32, 14, 
/*5452*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5455*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5465*/      /*Scope*/ 92, /*->5558*/
/*5466*/        OPC_MoveChild0,
/*5467*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5470*/        OPC_Scope, 42, /*->5514*/ // 2 children in Scope
/*5472*/          OPC_RecordChild0, // #0 = $Vm
/*5473*/          OPC_MoveChild1,
/*5474*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5477*/          OPC_MoveChild0,
/*5478*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5481*/          OPC_MoveChild0,
/*5482*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5485*/          OPC_MoveParent,
/*5486*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5488*/          OPC_CheckType, MVT::v16i8,
/*5490*/          OPC_MoveParent,
/*5491*/          OPC_MoveParent,
/*5492*/          OPC_MoveParent,
/*5493*/          OPC_RecordChild1, // #1 = $Vn
/*5494*/          OPC_CheckType, MVT::v4i32,
/*5496*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5498*/          OPC_EmitInteger, MVT::i32, 14, 
/*5501*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5504*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5514*/        /*Scope*/ 42, /*->5557*/
/*5515*/          OPC_MoveChild0,
/*5516*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5519*/          OPC_MoveChild0,
/*5520*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5523*/          OPC_MoveChild0,
/*5524*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5527*/          OPC_MoveParent,
/*5528*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5530*/          OPC_CheckType, MVT::v16i8,
/*5532*/          OPC_MoveParent,
/*5533*/          OPC_MoveParent,
/*5534*/          OPC_RecordChild1, // #0 = $Vm
/*5535*/          OPC_MoveParent,
/*5536*/          OPC_RecordChild1, // #1 = $Vn
/*5537*/          OPC_CheckType, MVT::v4i32,
/*5539*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5541*/          OPC_EmitInteger, MVT::i32, 14, 
/*5544*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5547*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5557*/        0, /*End of Scope*/
/*5558*/      /*Scope*/ 44, /*->5603*/
/*5559*/        OPC_RecordChild0, // #0 = $Vn
/*5560*/        OPC_RecordChild1, // #1 = $Vm
/*5561*/        OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->5582
/*5564*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5566*/          OPC_EmitInteger, MVT::i32, 14, 
/*5569*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5572*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5582*/        /*SwitchType*/ 18, MVT::v4i32,// ->5602
/*5584*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5586*/          OPC_EmitInteger, MVT::i32, 14, 
/*5589*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5592*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5602*/        0, // EndSwitchType
/*5603*/      0, /*End of Scope*/
/*5604*/    /*SwitchOpcode*/ 115|128,76/*9843*/, TARGET_VAL(ISD::ADD),// ->15451
/*5608*/      OPC_Scope, 0|128,3/*384*/, /*->5995*/ // 49 children in Scope
/*5611*/        OPC_RecordChild0, // #0 = $Rn
/*5612*/        OPC_MoveChild1,
/*5613*/        OPC_Scope, 46, /*->5661*/ // 8 children in Scope
/*5615*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5618*/          OPC_MoveChild0,
/*5619*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5622*/          OPC_RecordChild0, // #1 = $Rm
/*5623*/          OPC_RecordChild1, // #2 = $rot
/*5624*/          OPC_MoveChild1,
/*5625*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5628*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5630*/          OPC_CheckType, MVT::i32,
/*5632*/          OPC_MoveParent,
/*5633*/          OPC_MoveParent,
/*5634*/          OPC_MoveParent,
/*5635*/          OPC_CheckType, MVT::i32,
/*5637*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5639*/          OPC_EmitConvertToTarget, 2,
/*5641*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5644*/          OPC_EmitInteger, MVT::i32, 14, 
/*5647*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5650*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5661*/        /*Scope*/ 47, /*->5709*/
/*5662*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5666*/          OPC_MoveChild0,
/*5667*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5670*/          OPC_RecordChild0, // #1 = $Rm
/*5671*/          OPC_RecordChild1, // #2 = $rot
/*5672*/          OPC_MoveChild1,
/*5673*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5676*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5678*/          OPC_CheckType, MVT::i32,
/*5680*/          OPC_MoveParent,
/*5681*/          OPC_MoveParent,
/*5682*/          OPC_MoveParent,
/*5683*/          OPC_CheckType, MVT::i32,
/*5685*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5687*/          OPC_EmitConvertToTarget, 2,
/*5689*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5692*/          OPC_EmitInteger, MVT::i32, 14, 
/*5695*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5698*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5709*/        /*Scope*/ 46, /*->5756*/
/*5710*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5713*/          OPC_MoveChild0,
/*5714*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5717*/          OPC_RecordChild0, // #1 = $Rm
/*5718*/          OPC_RecordChild1, // #2 = $rot
/*5719*/          OPC_MoveChild1,
/*5720*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5723*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5725*/          OPC_CheckType, MVT::i32,
/*5727*/          OPC_MoveParent,
/*5728*/          OPC_MoveParent,
/*5729*/          OPC_MoveParent,
/*5730*/          OPC_CheckType, MVT::i32,
/*5732*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5734*/          OPC_EmitConvertToTarget, 2,
/*5736*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5739*/          OPC_EmitInteger, MVT::i32, 14, 
/*5742*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5745*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5756*/        /*Scope*/ 47, /*->5804*/
/*5757*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5761*/          OPC_MoveChild0,
/*5762*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5765*/          OPC_RecordChild0, // #1 = $Rm
/*5766*/          OPC_RecordChild1, // #2 = $rot
/*5767*/          OPC_MoveChild1,
/*5768*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5771*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*5773*/          OPC_CheckType, MVT::i32,
/*5775*/          OPC_MoveParent,
/*5776*/          OPC_MoveParent,
/*5777*/          OPC_MoveParent,
/*5778*/          OPC_CheckType, MVT::i32,
/*5780*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5782*/          OPC_EmitConvertToTarget, 2,
/*5784*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5787*/          OPC_EmitInteger, MVT::i32, 14, 
/*5790*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5793*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5804*/        /*Scope*/ 46, /*->5851*/
/*5805*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5808*/          OPC_MoveChild0,
/*5809*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5812*/          OPC_RecordChild0, // #1 = $Rm
/*5813*/          OPC_RecordChild1, // #2 = $rot
/*5814*/          OPC_MoveChild1,
/*5815*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5818*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5820*/          OPC_CheckType, MVT::i32,
/*5822*/          OPC_MoveParent,
/*5823*/          OPC_MoveParent,
/*5824*/          OPC_MoveParent,
/*5825*/          OPC_CheckType, MVT::i32,
/*5827*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*5829*/          OPC_EmitConvertToTarget, 2,
/*5831*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5834*/          OPC_EmitInteger, MVT::i32, 14, 
/*5837*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5840*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5851*/        /*Scope*/ 47, /*->5899*/
/*5852*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5856*/          OPC_MoveChild0,
/*5857*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5860*/          OPC_RecordChild0, // #1 = $Rm
/*5861*/          OPC_RecordChild1, // #2 = $rot
/*5862*/          OPC_MoveChild1,
/*5863*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5866*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5868*/          OPC_CheckType, MVT::i32,
/*5870*/          OPC_MoveParent,
/*5871*/          OPC_MoveParent,
/*5872*/          OPC_MoveParent,
/*5873*/          OPC_CheckType, MVT::i32,
/*5875*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*5877*/          OPC_EmitConvertToTarget, 2,
/*5879*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5882*/          OPC_EmitInteger, MVT::i32, 14, 
/*5885*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5888*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5899*/        /*Scope*/ 46, /*->5946*/
/*5900*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5903*/          OPC_MoveChild0,
/*5904*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5907*/          OPC_RecordChild0, // #1 = $Rm
/*5908*/          OPC_RecordChild1, // #2 = $rot
/*5909*/          OPC_MoveChild1,
/*5910*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5913*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5915*/          OPC_CheckType, MVT::i32,
/*5917*/          OPC_MoveParent,
/*5918*/          OPC_MoveParent,
/*5919*/          OPC_MoveParent,
/*5920*/          OPC_CheckType, MVT::i32,
/*5922*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*5924*/          OPC_EmitConvertToTarget, 2,
/*5926*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5929*/          OPC_EmitInteger, MVT::i32, 14, 
/*5932*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5935*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5946*/        /*Scope*/ 47, /*->5994*/
/*5947*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5951*/          OPC_MoveChild0,
/*5952*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5955*/          OPC_RecordChild0, // #1 = $Rm
/*5956*/          OPC_RecordChild1, // #2 = $rot
/*5957*/          OPC_MoveChild1,
/*5958*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5961*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*5963*/          OPC_CheckType, MVT::i32,
/*5965*/          OPC_MoveParent,
/*5966*/          OPC_MoveParent,
/*5967*/          OPC_MoveParent,
/*5968*/          OPC_CheckType, MVT::i32,
/*5970*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*5972*/          OPC_EmitConvertToTarget, 2,
/*5974*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5977*/          OPC_EmitInteger, MVT::i32, 14, 
/*5980*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5983*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5994*/        0, /*End of Scope*/
/*5995*/      /*Scope*/ 7|128,3/*391*/, /*->6388*/
/*5997*/        OPC_MoveChild0,
/*5998*/        OPC_Scope, 47, /*->6047*/ // 8 children in Scope
/*6000*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6003*/          OPC_MoveChild0,
/*6004*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6007*/          OPC_RecordChild0, // #0 = $Rm
/*6008*/          OPC_RecordChild1, // #1 = $rot
/*6009*/          OPC_MoveChild1,
/*6010*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6013*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6015*/          OPC_CheckType, MVT::i32,
/*6017*/          OPC_MoveParent,
/*6018*/          OPC_MoveParent,
/*6019*/          OPC_MoveParent,
/*6020*/          OPC_RecordChild1, // #2 = $Rn
/*6021*/          OPC_CheckType, MVT::i32,
/*6023*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6025*/          OPC_EmitConvertToTarget, 1,
/*6027*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6030*/          OPC_EmitInteger, MVT::i32, 14, 
/*6033*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6036*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6047*/        /*Scope*/ 48, /*->6096*/
/*6048*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6052*/          OPC_MoveChild0,
/*6053*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6056*/          OPC_RecordChild0, // #0 = $Rm
/*6057*/          OPC_RecordChild1, // #1 = $rot
/*6058*/          OPC_MoveChild1,
/*6059*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6062*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6064*/          OPC_CheckType, MVT::i32,
/*6066*/          OPC_MoveParent,
/*6067*/          OPC_MoveParent,
/*6068*/          OPC_MoveParent,
/*6069*/          OPC_RecordChild1, // #2 = $Rn
/*6070*/          OPC_CheckType, MVT::i32,
/*6072*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6074*/          OPC_EmitConvertToTarget, 1,
/*6076*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6079*/          OPC_EmitInteger, MVT::i32, 14, 
/*6082*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6085*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6096*/        /*Scope*/ 47, /*->6144*/
/*6097*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6100*/          OPC_MoveChild0,
/*6101*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6104*/          OPC_RecordChild0, // #0 = $Rm
/*6105*/          OPC_RecordChild1, // #1 = $rot
/*6106*/          OPC_MoveChild1,
/*6107*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6110*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6112*/          OPC_CheckType, MVT::i32,
/*6114*/          OPC_MoveParent,
/*6115*/          OPC_MoveParent,
/*6116*/          OPC_MoveParent,
/*6117*/          OPC_RecordChild1, // #2 = $Rn
/*6118*/          OPC_CheckType, MVT::i32,
/*6120*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6122*/          OPC_EmitConvertToTarget, 1,
/*6124*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6127*/          OPC_EmitInteger, MVT::i32, 14, 
/*6130*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6133*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6144*/        /*Scope*/ 48, /*->6193*/
/*6145*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6149*/          OPC_MoveChild0,
/*6150*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6153*/          OPC_RecordChild0, // #0 = $Rm
/*6154*/          OPC_RecordChild1, // #1 = $rot
/*6155*/          OPC_MoveChild1,
/*6156*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6159*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6161*/          OPC_CheckType, MVT::i32,
/*6163*/          OPC_MoveParent,
/*6164*/          OPC_MoveParent,
/*6165*/          OPC_MoveParent,
/*6166*/          OPC_RecordChild1, // #2 = $Rn
/*6167*/          OPC_CheckType, MVT::i32,
/*6169*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6171*/          OPC_EmitConvertToTarget, 1,
/*6173*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6176*/          OPC_EmitInteger, MVT::i32, 14, 
/*6179*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6182*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6193*/        /*Scope*/ 47, /*->6241*/
/*6194*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6197*/          OPC_MoveChild0,
/*6198*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6201*/          OPC_RecordChild0, // #0 = $Rm
/*6202*/          OPC_RecordChild1, // #1 = $rot
/*6203*/          OPC_MoveChild1,
/*6204*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6207*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6209*/          OPC_CheckType, MVT::i32,
/*6211*/          OPC_MoveParent,
/*6212*/          OPC_MoveParent,
/*6213*/          OPC_MoveParent,
/*6214*/          OPC_RecordChild1, // #2 = $Rn
/*6215*/          OPC_CheckType, MVT::i32,
/*6217*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6219*/          OPC_EmitConvertToTarget, 1,
/*6221*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6224*/          OPC_EmitInteger, MVT::i32, 14, 
/*6227*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6230*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6241*/        /*Scope*/ 48, /*->6290*/
/*6242*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6246*/          OPC_MoveChild0,
/*6247*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6250*/          OPC_RecordChild0, // #0 = $Rm
/*6251*/          OPC_RecordChild1, // #1 = $rot
/*6252*/          OPC_MoveChild1,
/*6253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6256*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*6258*/          OPC_CheckType, MVT::i32,
/*6260*/          OPC_MoveParent,
/*6261*/          OPC_MoveParent,
/*6262*/          OPC_MoveParent,
/*6263*/          OPC_RecordChild1, // #2 = $Rn
/*6264*/          OPC_CheckType, MVT::i32,
/*6266*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6268*/          OPC_EmitConvertToTarget, 1,
/*6270*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6273*/          OPC_EmitInteger, MVT::i32, 14, 
/*6276*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6279*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6290*/        /*Scope*/ 47, /*->6338*/
/*6291*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6294*/          OPC_MoveChild0,
/*6295*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6298*/          OPC_RecordChild0, // #0 = $Rm
/*6299*/          OPC_RecordChild1, // #1 = $rot
/*6300*/          OPC_MoveChild1,
/*6301*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6304*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6306*/          OPC_CheckType, MVT::i32,
/*6308*/          OPC_MoveParent,
/*6309*/          OPC_MoveParent,
/*6310*/          OPC_MoveParent,
/*6311*/          OPC_RecordChild1, // #2 = $Rn
/*6312*/          OPC_CheckType, MVT::i32,
/*6314*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6316*/          OPC_EmitConvertToTarget, 1,
/*6318*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6321*/          OPC_EmitInteger, MVT::i32, 14, 
/*6324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6327*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6338*/        /*Scope*/ 48, /*->6387*/
/*6339*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6343*/          OPC_MoveChild0,
/*6344*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6347*/          OPC_RecordChild0, // #0 = $Rm
/*6348*/          OPC_RecordChild1, // #1 = $rot
/*6349*/          OPC_MoveChild1,
/*6350*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6353*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*6355*/          OPC_CheckType, MVT::i32,
/*6357*/          OPC_MoveParent,
/*6358*/          OPC_MoveParent,
/*6359*/          OPC_MoveParent,
/*6360*/          OPC_RecordChild1, // #2 = $Rn
/*6361*/          OPC_CheckType, MVT::i32,
/*6363*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6365*/          OPC_EmitConvertToTarget, 1,
/*6367*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6370*/          OPC_EmitInteger, MVT::i32, 14, 
/*6373*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6376*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6387*/        0, /*End of Scope*/
/*6388*/      /*Scope*/ 126, /*->6515*/
/*6389*/        OPC_RecordChild0, // #0 = $Rn
/*6390*/        OPC_MoveChild1,
/*6391*/        OPC_Scope, 29, /*->6422*/ // 4 children in Scope
/*6393*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6396*/          OPC_RecordChild0, // #1 = $Rm
/*6397*/          OPC_MoveParent,
/*6398*/          OPC_CheckType, MVT::i32,
/*6400*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6402*/          OPC_EmitInteger, MVT::i32, 0, 
/*6405*/          OPC_EmitInteger, MVT::i32, 14, 
/*6408*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6411*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6422*/        /*Scope*/ 30, /*->6453*/
/*6423*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6427*/          OPC_RecordChild0, // #1 = $Rm
/*6428*/          OPC_MoveParent,
/*6429*/          OPC_CheckType, MVT::i32,
/*6431*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6433*/          OPC_EmitInteger, MVT::i32, 0, 
/*6436*/          OPC_EmitInteger, MVT::i32, 14, 
/*6439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6442*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6453*/        /*Scope*/ 29, /*->6483*/
/*6454*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6457*/          OPC_RecordChild0, // #1 = $Rm
/*6458*/          OPC_MoveParent,
/*6459*/          OPC_CheckType, MVT::i32,
/*6461*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6463*/          OPC_EmitInteger, MVT::i32, 0, 
/*6466*/          OPC_EmitInteger, MVT::i32, 14, 
/*6469*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6472*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6483*/        /*Scope*/ 30, /*->6514*/
/*6484*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6488*/          OPC_RecordChild0, // #1 = $Rm
/*6489*/          OPC_MoveParent,
/*6490*/          OPC_CheckType, MVT::i32,
/*6492*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6494*/          OPC_EmitInteger, MVT::i32, 0, 
/*6497*/          OPC_EmitInteger, MVT::i32, 14, 
/*6500*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6503*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6514*/        0, /*End of Scope*/
/*6515*/      /*Scope*/ 1|128,1/*129*/, /*->6646*/
/*6517*/        OPC_MoveChild0,
/*6518*/        OPC_Scope, 30, /*->6550*/ // 4 children in Scope
/*6520*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6523*/          OPC_RecordChild0, // #0 = $Rm
/*6524*/          OPC_MoveParent,
/*6525*/          OPC_RecordChild1, // #1 = $Rn
/*6526*/          OPC_CheckType, MVT::i32,
/*6528*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6530*/          OPC_EmitInteger, MVT::i32, 0, 
/*6533*/          OPC_EmitInteger, MVT::i32, 14, 
/*6536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6539*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6550*/        /*Scope*/ 31, /*->6582*/
/*6551*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6555*/          OPC_RecordChild0, // #0 = $Rm
/*6556*/          OPC_MoveParent,
/*6557*/          OPC_RecordChild1, // #1 = $Rn
/*6558*/          OPC_CheckType, MVT::i32,
/*6560*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6562*/          OPC_EmitInteger, MVT::i32, 0, 
/*6565*/          OPC_EmitInteger, MVT::i32, 14, 
/*6568*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6571*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6582*/        /*Scope*/ 30, /*->6613*/
/*6583*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6586*/          OPC_RecordChild0, // #0 = $Rm
/*6587*/          OPC_MoveParent,
/*6588*/          OPC_RecordChild1, // #1 = $Rn
/*6589*/          OPC_CheckType, MVT::i32,
/*6591*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6593*/          OPC_EmitInteger, MVT::i32, 0, 
/*6596*/          OPC_EmitInteger, MVT::i32, 14, 
/*6599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6602*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6613*/        /*Scope*/ 31, /*->6645*/
/*6614*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6618*/          OPC_RecordChild0, // #0 = $Rm
/*6619*/          OPC_MoveParent,
/*6620*/          OPC_RecordChild1, // #1 = $Rn
/*6621*/          OPC_CheckType, MVT::i32,
/*6623*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6625*/          OPC_EmitInteger, MVT::i32, 0, 
/*6628*/          OPC_EmitInteger, MVT::i32, 14, 
/*6631*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6634*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6645*/        0, /*End of Scope*/
/*6646*/      /*Scope*/ 108, /*->6755*/
/*6647*/        OPC_RecordChild0, // #0 = $Rn
/*6648*/        OPC_MoveChild1,
/*6649*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*6652*/        OPC_MoveChild0,
/*6653*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6656*/        OPC_MoveChild0,
/*6657*/        OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::SRL),// ->6706
/*6661*/          OPC_RecordChild0, // #1 = $Rm
/*6662*/          OPC_CheckChild1Integer, 24, 
/*6664*/          OPC_CheckChild1Type, MVT::i32,
/*6666*/          OPC_MoveParent,
/*6667*/          OPC_MoveChild1,
/*6668*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6671*/          OPC_CheckChild0Same, 1,
/*6673*/          OPC_CheckChild1Integer, 8, 
/*6675*/          OPC_CheckChild1Type, MVT::i32,
/*6677*/          OPC_MoveParent,
/*6678*/          OPC_MoveParent,
/*6679*/          OPC_MoveChild1,
/*6680*/          OPC_CheckValueType, MVT::i16,
/*6682*/          OPC_MoveParent,
/*6683*/          OPC_MoveParent,
/*6684*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6686*/          OPC_EmitInteger, MVT::i32, 3, 
/*6689*/          OPC_EmitInteger, MVT::i32, 14, 
/*6692*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6695*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (or:i32 (srl:i32 rGPR:i32:$Rm, 24:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other)) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6706*/        /*SwitchOpcode*/ 45, TARGET_VAL(ISD::SHL),// ->6754
/*6709*/          OPC_RecordChild0, // #1 = $Rm
/*6710*/          OPC_CheckChild1Integer, 8, 
/*6712*/          OPC_CheckChild1Type, MVT::i32,
/*6714*/          OPC_MoveParent,
/*6715*/          OPC_MoveChild1,
/*6716*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6719*/          OPC_CheckChild0Same, 1,
/*6721*/          OPC_CheckChild1Integer, 24, 
/*6723*/          OPC_CheckChild1Type, MVT::i32,
/*6725*/          OPC_MoveParent,
/*6726*/          OPC_MoveParent,
/*6727*/          OPC_MoveChild1,
/*6728*/          OPC_CheckValueType, MVT::i16,
/*6730*/          OPC_MoveParent,
/*6731*/          OPC_MoveParent,
/*6732*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6734*/          OPC_EmitInteger, MVT::i32, 3, 
/*6737*/          OPC_EmitInteger, MVT::i32, 14, 
/*6740*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6743*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 rGPR:i32:$Rm, 24:i32)), i16:Other)) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6754*/        0, // EndSwitchOpcode
/*6755*/      /*Scope*/ 109, /*->6865*/
/*6756*/        OPC_MoveChild0,
/*6757*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*6760*/        OPC_MoveChild0,
/*6761*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6764*/        OPC_MoveChild0,
/*6765*/        OPC_SwitchOpcode /*2 cases */, 46, TARGET_VAL(ISD::SRL),// ->6815
/*6769*/          OPC_RecordChild0, // #0 = $Rm
/*6770*/          OPC_CheckChild1Integer, 24, 
/*6772*/          OPC_CheckChild1Type, MVT::i32,
/*6774*/          OPC_MoveParent,
/*6775*/          OPC_MoveChild1,
/*6776*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6779*/          OPC_CheckChild0Same, 0,
/*6781*/          OPC_CheckChild1Integer, 8, 
/*6783*/          OPC_CheckChild1Type, MVT::i32,
/*6785*/          OPC_MoveParent,
/*6786*/          OPC_MoveParent,
/*6787*/          OPC_MoveChild1,
/*6788*/          OPC_CheckValueType, MVT::i16,
/*6790*/          OPC_MoveParent,
/*6791*/          OPC_MoveParent,
/*6792*/          OPC_RecordChild1, // #1 = $Rn
/*6793*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6795*/          OPC_EmitInteger, MVT::i32, 3, 
/*6798*/          OPC_EmitInteger, MVT::i32, 14, 
/*6801*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6804*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 (or:i32 (srl:i32 rGPR:i32:$Rm, 24:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other), rGPR:i32:$Rn) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6815*/        /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SHL),// ->6864
/*6818*/          OPC_RecordChild0, // #0 = $Rm
/*6819*/          OPC_CheckChild1Integer, 8, 
/*6821*/          OPC_CheckChild1Type, MVT::i32,
/*6823*/          OPC_MoveParent,
/*6824*/          OPC_MoveChild1,
/*6825*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6828*/          OPC_CheckChild0Same, 0,
/*6830*/          OPC_CheckChild1Integer, 24, 
/*6832*/          OPC_CheckChild1Type, MVT::i32,
/*6834*/          OPC_MoveParent,
/*6835*/          OPC_MoveParent,
/*6836*/          OPC_MoveChild1,
/*6837*/          OPC_CheckValueType, MVT::i16,
/*6839*/          OPC_MoveParent,
/*6840*/          OPC_MoveParent,
/*6841*/          OPC_RecordChild1, // #1 = $Rn
/*6842*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6844*/          OPC_EmitInteger, MVT::i32, 3, 
/*6847*/          OPC_EmitInteger, MVT::i32, 14, 
/*6850*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6853*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 rGPR:i32:$Rm, 24:i32)), i16:Other), rGPR:i32:$Rn) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6864*/        0, // EndSwitchOpcode
/*6865*/      /*Scope*/ 70, /*->6936*/
/*6866*/        OPC_RecordChild0, // #0 = $Ra
/*6867*/        OPC_MoveChild1,
/*6868*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6871*/        OPC_MoveChild0,
/*6872*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6875*/        OPC_RecordChild0, // #1 = $Rn
/*6876*/        OPC_CheckChild1Integer, 16, 
/*6878*/        OPC_CheckChild1Type, MVT::i32,
/*6880*/        OPC_MoveParent,
/*6881*/        OPC_MoveChild1,
/*6882*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6885*/        OPC_RecordChild0, // #2 = $Rm
/*6886*/        OPC_CheckChild1Integer, 16, 
/*6888*/        OPC_CheckChild1Type, MVT::i32,
/*6890*/        OPC_MoveParent,
/*6891*/        OPC_MoveParent,
/*6892*/        OPC_CheckType, MVT::i32,
/*6894*/        OPC_Scope, 19, /*->6915*/ // 2 children in Scope
/*6896*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*6898*/          OPC_EmitInteger, MVT::i32, 14, 
/*6901*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6904*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*6915*/        /*Scope*/ 19, /*->6935*/
/*6916*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*6918*/          OPC_EmitInteger, MVT::i32, 14, 
/*6921*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6924*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*6935*/        0, /*End of Scope*/
/*6936*/      /*Scope*/ 70, /*->7007*/
/*6937*/        OPC_MoveChild0,
/*6938*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6941*/        OPC_MoveChild0,
/*6942*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6945*/        OPC_RecordChild0, // #0 = $Rn
/*6946*/        OPC_CheckChild1Integer, 16, 
/*6948*/        OPC_CheckChild1Type, MVT::i32,
/*6950*/        OPC_MoveParent,
/*6951*/        OPC_MoveChild1,
/*6952*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6955*/        OPC_RecordChild0, // #1 = $Rm
/*6956*/        OPC_CheckChild1Integer, 16, 
/*6958*/        OPC_CheckChild1Type, MVT::i32,
/*6960*/        OPC_MoveParent,
/*6961*/        OPC_MoveParent,
/*6962*/        OPC_RecordChild1, // #2 = $Ra
/*6963*/        OPC_CheckType, MVT::i32,
/*6965*/        OPC_Scope, 19, /*->6986*/ // 2 children in Scope
/*6967*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*6969*/          OPC_EmitInteger, MVT::i32, 14, 
/*6972*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6975*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*6986*/        /*Scope*/ 19, /*->7006*/
/*6987*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*6989*/          OPC_EmitInteger, MVT::i32, 14, 
/*6992*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6995*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7006*/        0, /*End of Scope*/
/*7007*/      /*Scope*/ 4|128,1/*132*/, /*->7141*/
/*7009*/        OPC_RecordChild0, // #0 = $Ra
/*7010*/        OPC_MoveChild1,
/*7011*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7014*/        OPC_MoveChild0,
/*7015*/        OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->7078
/*7019*/          OPC_RecordChild0, // #1 = $Rn
/*7020*/          OPC_MoveChild1,
/*7021*/          OPC_CheckValueType, MVT::i16,
/*7023*/          OPC_MoveParent,
/*7024*/          OPC_MoveParent,
/*7025*/          OPC_MoveChild1,
/*7026*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7029*/          OPC_RecordChild0, // #2 = $Rm
/*7030*/          OPC_CheckChild1Integer, 16, 
/*7032*/          OPC_CheckChild1Type, MVT::i32,
/*7034*/          OPC_MoveParent,
/*7035*/          OPC_MoveParent,
/*7036*/          OPC_Scope, 19, /*->7057*/ // 2 children in Scope
/*7038*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7040*/            OPC_EmitInteger, MVT::i32, 14, 
/*7043*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7046*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7057*/          /*Scope*/ 19, /*->7077*/
/*7058*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7060*/            OPC_EmitInteger, MVT::i32, 14, 
/*7063*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7066*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7077*/          0, /*End of Scope*/
/*7078*/        /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SRA),// ->7140
/*7081*/          OPC_RecordChild0, // #1 = $Rn
/*7082*/          OPC_CheckChild1Integer, 16, 
/*7084*/          OPC_CheckChild1Type, MVT::i32,
/*7086*/          OPC_MoveParent,
/*7087*/          OPC_MoveChild1,
/*7088*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7091*/          OPC_RecordChild0, // #2 = $Rm
/*7092*/          OPC_MoveChild1,
/*7093*/          OPC_CheckValueType, MVT::i16,
/*7095*/          OPC_MoveParent,
/*7096*/          OPC_MoveParent,
/*7097*/          OPC_MoveParent,
/*7098*/          OPC_Scope, 19, /*->7119*/ // 2 children in Scope
/*7100*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7102*/            OPC_EmitInteger, MVT::i32, 14, 
/*7105*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7108*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7119*/          /*Scope*/ 19, /*->7139*/
/*7120*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7122*/            OPC_EmitInteger, MVT::i32, 14, 
/*7125*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7128*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7139*/          0, /*End of Scope*/
/*7140*/        0, // EndSwitchOpcode
/*7141*/      /*Scope*/ 5|128,1/*133*/, /*->7276*/
/*7143*/        OPC_MoveChild0,
/*7144*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7147*/        OPC_MoveChild0,
/*7148*/        OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->7212
/*7152*/          OPC_RecordChild0, // #0 = $Rn
/*7153*/          OPC_MoveChild1,
/*7154*/          OPC_CheckValueType, MVT::i16,
/*7156*/          OPC_MoveParent,
/*7157*/          OPC_MoveParent,
/*7158*/          OPC_MoveChild1,
/*7159*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7162*/          OPC_RecordChild0, // #1 = $Rm
/*7163*/          OPC_CheckChild1Integer, 16, 
/*7165*/          OPC_CheckChild1Type, MVT::i32,
/*7167*/          OPC_MoveParent,
/*7168*/          OPC_MoveParent,
/*7169*/          OPC_RecordChild1, // #2 = $Ra
/*7170*/          OPC_Scope, 19, /*->7191*/ // 2 children in Scope
/*7172*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7174*/            OPC_EmitInteger, MVT::i32, 14, 
/*7177*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7180*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7191*/          /*Scope*/ 19, /*->7211*/
/*7192*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7194*/            OPC_EmitInteger, MVT::i32, 14, 
/*7197*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7200*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7211*/          0, /*End of Scope*/
/*7212*/        /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SRA),// ->7275
/*7215*/          OPC_RecordChild0, // #0 = $Rm
/*7216*/          OPC_CheckChild1Integer, 16, 
/*7218*/          OPC_CheckChild1Type, MVT::i32,
/*7220*/          OPC_MoveParent,
/*7221*/          OPC_MoveChild1,
/*7222*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7225*/          OPC_RecordChild0, // #1 = $Rn
/*7226*/          OPC_MoveChild1,
/*7227*/          OPC_CheckValueType, MVT::i16,
/*7229*/          OPC_MoveParent,
/*7230*/          OPC_MoveParent,
/*7231*/          OPC_MoveParent,
/*7232*/          OPC_RecordChild1, // #2 = $Ra
/*7233*/          OPC_Scope, 19, /*->7254*/ // 2 children in Scope
/*7235*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7237*/            OPC_EmitInteger, MVT::i32, 14, 
/*7240*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7243*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7254*/          /*Scope*/ 19, /*->7274*/
/*7255*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7257*/            OPC_EmitInteger, MVT::i32, 14, 
/*7260*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7263*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7274*/          0, /*End of Scope*/
/*7275*/        0, // EndSwitchOpcode
/*7276*/      /*Scope*/ 97|128,1/*225*/, /*->7503*/
/*7278*/        OPC_RecordChild0, // #0 = $Rn
/*7279*/        OPC_Scope, 30, /*->7311*/ // 3 children in Scope
/*7281*/          OPC_RecordChild1, // #1 = $shift
/*7282*/          OPC_CheckType, MVT::i32,
/*7284*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*7286*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*7289*/          OPC_EmitInteger, MVT::i32, 14, 
/*7292*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7295*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7298*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*7311*/        /*Scope*/ 30|128,1/*158*/, /*->7471*/
/*7313*/          OPC_MoveChild1,
/*7314*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7317*/          OPC_Scope, 37, /*->7356*/ // 4 children in Scope
/*7319*/            OPC_RecordChild0, // #1 = $a
/*7320*/            OPC_MoveChild0,
/*7321*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7323*/            OPC_MoveParent,
/*7324*/            OPC_MoveChild1,
/*7325*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7328*/            OPC_RecordChild0, // #2 = $b
/*7329*/            OPC_CheckChild1Integer, 16, 
/*7331*/            OPC_CheckChild1Type, MVT::i32,
/*7333*/            OPC_MoveParent,
/*7334*/            OPC_MoveParent,
/*7335*/            OPC_CheckType, MVT::i32,
/*7337*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7339*/            OPC_EmitInteger, MVT::i32, 14, 
/*7342*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7345*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7356*/          /*Scope*/ 37, /*->7394*/
/*7357*/            OPC_MoveChild0,
/*7358*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7361*/            OPC_RecordChild0, // #1 = $a
/*7362*/            OPC_CheckChild1Integer, 16, 
/*7364*/            OPC_CheckChild1Type, MVT::i32,
/*7366*/            OPC_MoveParent,
/*7367*/            OPC_RecordChild1, // #2 = $b
/*7368*/            OPC_MoveChild1,
/*7369*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7371*/            OPC_MoveParent,
/*7372*/            OPC_MoveParent,
/*7373*/            OPC_CheckType, MVT::i32,
/*7375*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7377*/            OPC_EmitInteger, MVT::i32, 14, 
/*7380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7383*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7394*/          /*Scope*/ 37, /*->7432*/
/*7395*/            OPC_RecordChild0, // #1 = $Rn
/*7396*/            OPC_MoveChild0,
/*7397*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7399*/            OPC_MoveParent,
/*7400*/            OPC_MoveChild1,
/*7401*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7404*/            OPC_RecordChild0, // #2 = $Rm
/*7405*/            OPC_CheckChild1Integer, 16, 
/*7407*/            OPC_CheckChild1Type, MVT::i32,
/*7409*/            OPC_MoveParent,
/*7410*/            OPC_MoveParent,
/*7411*/            OPC_CheckType, MVT::i32,
/*7413*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7415*/            OPC_EmitInteger, MVT::i32, 14, 
/*7418*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7421*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 15
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7432*/          /*Scope*/ 37, /*->7470*/
/*7433*/            OPC_MoveChild0,
/*7434*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7437*/            OPC_RecordChild0, // #1 = $Rn
/*7438*/            OPC_CheckChild1Integer, 16, 
/*7440*/            OPC_CheckChild1Type, MVT::i32,
/*7442*/            OPC_MoveParent,
/*7443*/            OPC_RecordChild1, // #2 = $Rm
/*7444*/            OPC_MoveChild1,
/*7445*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7447*/            OPC_MoveParent,
/*7448*/            OPC_MoveParent,
/*7449*/            OPC_CheckType, MVT::i32,
/*7451*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7453*/            OPC_EmitInteger, MVT::i32, 14, 
/*7456*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7459*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rm)) - Complexity = 15
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7470*/          0, /*End of Scope*/
/*7471*/        /*Scope*/ 30, /*->7502*/
/*7472*/          OPC_RecordChild1, // #1 = $Rn
/*7473*/          OPC_CheckType, MVT::i32,
/*7475*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*7477*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*7480*/          OPC_EmitInteger, MVT::i32, 14, 
/*7483*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7486*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7489*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*7502*/        0, /*End of Scope*/
/*7503*/      /*Scope*/ 34|128,1/*162*/, /*->7667*/
/*7505*/        OPC_MoveChild0,
/*7506*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7509*/        OPC_Scope, 38, /*->7549*/ // 4 children in Scope
/*7511*/          OPC_RecordChild0, // #0 = $a
/*7512*/          OPC_MoveChild0,
/*7513*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7515*/          OPC_MoveParent,
/*7516*/          OPC_MoveChild1,
/*7517*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7520*/          OPC_RecordChild0, // #1 = $b
/*7521*/          OPC_CheckChild1Integer, 16, 
/*7523*/          OPC_CheckChild1Type, MVT::i32,
/*7525*/          OPC_MoveParent,
/*7526*/          OPC_MoveParent,
/*7527*/          OPC_RecordChild1, // #2 = $acc
/*7528*/          OPC_CheckType, MVT::i32,
/*7530*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7532*/          OPC_EmitInteger, MVT::i32, 14, 
/*7535*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7538*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7549*/        /*Scope*/ 38, /*->7588*/
/*7550*/          OPC_MoveChild0,
/*7551*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7554*/          OPC_RecordChild0, // #0 = $b
/*7555*/          OPC_CheckChild1Integer, 16, 
/*7557*/          OPC_CheckChild1Type, MVT::i32,
/*7559*/          OPC_MoveParent,
/*7560*/          OPC_RecordChild1, // #1 = $a
/*7561*/          OPC_MoveChild1,
/*7562*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7564*/          OPC_MoveParent,
/*7565*/          OPC_MoveParent,
/*7566*/          OPC_RecordChild1, // #2 = $acc
/*7567*/          OPC_CheckType, MVT::i32,
/*7569*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7571*/          OPC_EmitInteger, MVT::i32, 14, 
/*7574*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7577*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7588*/        /*Scope*/ 38, /*->7627*/
/*7589*/          OPC_RecordChild0, // #0 = $Rn
/*7590*/          OPC_MoveChild0,
/*7591*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7593*/          OPC_MoveParent,
/*7594*/          OPC_MoveChild1,
/*7595*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7598*/          OPC_RecordChild0, // #1 = $Rm
/*7599*/          OPC_CheckChild1Integer, 16, 
/*7601*/          OPC_CheckChild1Type, MVT::i32,
/*7603*/          OPC_MoveParent,
/*7604*/          OPC_MoveParent,
/*7605*/          OPC_RecordChild1, // #2 = $Ra
/*7606*/          OPC_CheckType, MVT::i32,
/*7608*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7610*/          OPC_EmitInteger, MVT::i32, 14, 
/*7613*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7616*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 15
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7627*/        /*Scope*/ 38, /*->7666*/
/*7628*/          OPC_MoveChild0,
/*7629*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7632*/          OPC_RecordChild0, // #0 = $Rm
/*7633*/          OPC_CheckChild1Integer, 16, 
/*7635*/          OPC_CheckChild1Type, MVT::i32,
/*7637*/          OPC_MoveParent,
/*7638*/          OPC_RecordChild1, // #1 = $Rn
/*7639*/          OPC_MoveChild1,
/*7640*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7642*/          OPC_MoveParent,
/*7643*/          OPC_MoveParent,
/*7644*/          OPC_RecordChild1, // #2 = $Ra
/*7645*/          OPC_CheckType, MVT::i32,
/*7647*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7649*/          OPC_EmitInteger, MVT::i32, 14, 
/*7652*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7655*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rn), rGPR:i32:$Ra) - Complexity = 15
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7666*/        0, /*End of Scope*/
/*7667*/      /*Scope*/ 42, /*->7710*/
/*7668*/        OPC_RecordChild0, // #0 = $Rn
/*7669*/        OPC_MoveChild1,
/*7670*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7673*/        OPC_MoveChild0,
/*7674*/        OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*7677*/        OPC_RecordChild0, // #1 = $Rm
/*7678*/        OPC_CheckChild1Integer, 24, 
/*7680*/        OPC_CheckChild1Type, MVT::i32,
/*7682*/        OPC_MoveParent,
/*7683*/        OPC_MoveChild1,
/*7684*/        OPC_CheckValueType, MVT::i16,
/*7686*/        OPC_MoveParent,
/*7687*/        OPC_MoveParent,
/*7688*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7690*/        OPC_EmitInteger, MVT::i32, 3, 
/*7693*/        OPC_EmitInteger, MVT::i32, 14, 
/*7696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7699*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, 24:i32), i16:Other)) - Complexity = 14
                // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*7710*/      /*Scope*/ 42, /*->7753*/
/*7711*/        OPC_MoveChild0,
/*7712*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7715*/        OPC_MoveChild0,
/*7716*/        OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*7719*/        OPC_RecordChild0, // #0 = $Rm
/*7720*/        OPC_CheckChild1Integer, 24, 
/*7722*/        OPC_CheckChild1Type, MVT::i32,
/*7724*/        OPC_MoveParent,
/*7725*/        OPC_MoveChild1,
/*7726*/        OPC_CheckValueType, MVT::i16,
/*7728*/        OPC_MoveParent,
/*7729*/        OPC_MoveParent,
/*7730*/        OPC_RecordChild1, // #1 = $Rn
/*7731*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7733*/        OPC_EmitInteger, MVT::i32, 3, 
/*7736*/        OPC_EmitInteger, MVT::i32, 14, 
/*7739*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7742*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                    MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, 24:i32), i16:Other), rGPR:i32:$Rn) - Complexity = 14
                // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*7753*/      /*Scope*/ 35|128,2/*291*/, /*->8046*/
/*7755*/        OPC_RecordChild0, // #0 = $Rn
/*7756*/        OPC_MoveChild1,
/*7757*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7760*/        OPC_MoveChild0,
/*7761*/        OPC_SwitchOpcode /*2 cases */, 1|128,1/*129*/, TARGET_VAL(ISD::ROTR),// ->7895
/*7766*/          OPC_RecordChild0, // #1 = $Rm
/*7767*/          OPC_RecordChild1, // #2 = $rot
/*7768*/          OPC_MoveChild1,
/*7769*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7772*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7774*/          OPC_CheckType, MVT::i32,
/*7776*/          OPC_MoveParent,
/*7777*/          OPC_MoveParent,
/*7778*/          OPC_MoveChild1,
/*7779*/          OPC_Scope, 56, /*->7837*/ // 2 children in Scope
/*7781*/            OPC_CheckValueType, MVT::i8,
/*7783*/            OPC_MoveParent,
/*7784*/            OPC_MoveParent,
/*7785*/            OPC_Scope, 24, /*->7811*/ // 2 children in Scope
/*7787*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7789*/              OPC_EmitConvertToTarget, 2,
/*7791*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7794*/              OPC_EmitInteger, MVT::i32, 14, 
/*7797*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7800*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7811*/            /*Scope*/ 24, /*->7836*/
/*7812*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7814*/              OPC_EmitConvertToTarget, 2,
/*7816*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7819*/              OPC_EmitInteger, MVT::i32, 14, 
/*7822*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7825*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7836*/            0, /*End of Scope*/
/*7837*/          /*Scope*/ 56, /*->7894*/
/*7838*/            OPC_CheckValueType, MVT::i16,
/*7840*/            OPC_MoveParent,
/*7841*/            OPC_MoveParent,
/*7842*/            OPC_Scope, 24, /*->7868*/ // 2 children in Scope
/*7844*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7846*/              OPC_EmitConvertToTarget, 2,
/*7848*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7851*/              OPC_EmitInteger, MVT::i32, 14, 
/*7854*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7857*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7868*/            /*Scope*/ 24, /*->7893*/
/*7869*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7871*/              OPC_EmitConvertToTarget, 2,
/*7873*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7876*/              OPC_EmitInteger, MVT::i32, 14, 
/*7879*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7882*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7893*/            0, /*End of Scope*/
/*7894*/          0, /*End of Scope*/
/*7895*/        /*SwitchOpcode*/ 18|128,1/*146*/, TARGET_VAL(ISD::SRL),// ->8045
/*7899*/          OPC_RecordChild0, // #1 = $Rm
/*7900*/          OPC_RecordChild1, // #2 = $rot
/*7901*/          OPC_MoveChild1,
/*7902*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7905*/          OPC_CheckType, MVT::i32,
/*7907*/          OPC_Scope, 33, /*->7942*/ // 4 children in Scope
/*7909*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7911*/            OPC_MoveParent,
/*7912*/            OPC_MoveParent,
/*7913*/            OPC_MoveChild1,
/*7914*/            OPC_CheckValueType, MVT::i8,
/*7916*/            OPC_MoveParent,
/*7917*/            OPC_MoveParent,
/*7918*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7920*/            OPC_EmitConvertToTarget, 2,
/*7922*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7925*/            OPC_EmitInteger, MVT::i32, 14, 
/*7928*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7931*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7942*/          /*Scope*/ 33, /*->7976*/
/*7943*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*7945*/            OPC_MoveParent,
/*7946*/            OPC_MoveParent,
/*7947*/            OPC_MoveChild1,
/*7948*/            OPC_CheckValueType, MVT::i16,
/*7950*/            OPC_MoveParent,
/*7951*/            OPC_MoveParent,
/*7952*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7954*/            OPC_EmitConvertToTarget, 2,
/*7956*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7959*/            OPC_EmitInteger, MVT::i32, 14, 
/*7962*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7965*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7976*/          /*Scope*/ 33, /*->8010*/
/*7977*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7979*/            OPC_MoveParent,
/*7980*/            OPC_MoveParent,
/*7981*/            OPC_MoveChild1,
/*7982*/            OPC_CheckValueType, MVT::i8,
/*7984*/            OPC_MoveParent,
/*7985*/            OPC_MoveParent,
/*7986*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7988*/            OPC_EmitConvertToTarget, 2,
/*7990*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7993*/            OPC_EmitInteger, MVT::i32, 14, 
/*7996*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7999*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8010*/          /*Scope*/ 33, /*->8044*/
/*8011*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8013*/            OPC_MoveParent,
/*8014*/            OPC_MoveParent,
/*8015*/            OPC_MoveChild1,
/*8016*/            OPC_CheckValueType, MVT::i16,
/*8018*/            OPC_MoveParent,
/*8019*/            OPC_MoveParent,
/*8020*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8022*/            OPC_EmitConvertToTarget, 2,
/*8024*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8027*/            OPC_EmitInteger, MVT::i32, 14, 
/*8030*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8033*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8044*/          0, /*End of Scope*/
/*8045*/        0, // EndSwitchOpcode
/*8046*/      /*Scope*/ 40|128,2/*296*/, /*->8344*/
/*8048*/        OPC_MoveChild0,
/*8049*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8052*/        OPC_MoveChild0,
/*8053*/        OPC_SwitchOpcode /*2 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::ROTR),// ->8189
/*8058*/          OPC_RecordChild0, // #0 = $Rm
/*8059*/          OPC_RecordChild1, // #1 = $rot
/*8060*/          OPC_MoveChild1,
/*8061*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8064*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8066*/          OPC_CheckType, MVT::i32,
/*8068*/          OPC_MoveParent,
/*8069*/          OPC_MoveParent,
/*8070*/          OPC_MoveChild1,
/*8071*/          OPC_Scope, 57, /*->8130*/ // 2 children in Scope
/*8073*/            OPC_CheckValueType, MVT::i8,
/*8075*/            OPC_MoveParent,
/*8076*/            OPC_MoveParent,
/*8077*/            OPC_RecordChild1, // #2 = $Rn
/*8078*/            OPC_Scope, 24, /*->8104*/ // 2 children in Scope
/*8080*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8082*/              OPC_EmitConvertToTarget, 1,
/*8084*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8087*/              OPC_EmitInteger, MVT::i32, 14, 
/*8090*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8093*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8104*/            /*Scope*/ 24, /*->8129*/
/*8105*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8107*/              OPC_EmitConvertToTarget, 1,
/*8109*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8112*/              OPC_EmitInteger, MVT::i32, 14, 
/*8115*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8118*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8129*/            0, /*End of Scope*/
/*8130*/          /*Scope*/ 57, /*->8188*/
/*8131*/            OPC_CheckValueType, MVT::i16,
/*8133*/            OPC_MoveParent,
/*8134*/            OPC_MoveParent,
/*8135*/            OPC_RecordChild1, // #2 = $Rn
/*8136*/            OPC_Scope, 24, /*->8162*/ // 2 children in Scope
/*8138*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8140*/              OPC_EmitConvertToTarget, 1,
/*8142*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8145*/              OPC_EmitInteger, MVT::i32, 14, 
/*8148*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8151*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8162*/            /*Scope*/ 24, /*->8187*/
/*8163*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8165*/              OPC_EmitConvertToTarget, 1,
/*8167*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8170*/              OPC_EmitInteger, MVT::i32, 14, 
/*8173*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8176*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8187*/            0, /*End of Scope*/
/*8188*/          0, /*End of Scope*/
/*8189*/        /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::SRL),// ->8343
/*8193*/          OPC_RecordChild0, // #0 = $Rm
/*8194*/          OPC_RecordChild1, // #1 = $rot
/*8195*/          OPC_MoveChild1,
/*8196*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8199*/          OPC_CheckType, MVT::i32,
/*8201*/          OPC_Scope, 34, /*->8237*/ // 4 children in Scope
/*8203*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8205*/            OPC_MoveParent,
/*8206*/            OPC_MoveParent,
/*8207*/            OPC_MoveChild1,
/*8208*/            OPC_CheckValueType, MVT::i8,
/*8210*/            OPC_MoveParent,
/*8211*/            OPC_MoveParent,
/*8212*/            OPC_RecordChild1, // #2 = $Rn
/*8213*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8215*/            OPC_EmitConvertToTarget, 1,
/*8217*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8220*/            OPC_EmitInteger, MVT::i32, 14, 
/*8223*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8226*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8237*/          /*Scope*/ 34, /*->8272*/
/*8238*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8240*/            OPC_MoveParent,
/*8241*/            OPC_MoveParent,
/*8242*/            OPC_MoveChild1,
/*8243*/            OPC_CheckValueType, MVT::i16,
/*8245*/            OPC_MoveParent,
/*8246*/            OPC_MoveParent,
/*8247*/            OPC_RecordChild1, // #2 = $Rn
/*8248*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8250*/            OPC_EmitConvertToTarget, 1,
/*8252*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8255*/            OPC_EmitInteger, MVT::i32, 14, 
/*8258*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8261*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8272*/          /*Scope*/ 34, /*->8307*/
/*8273*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8275*/            OPC_MoveParent,
/*8276*/            OPC_MoveParent,
/*8277*/            OPC_MoveChild1,
/*8278*/            OPC_CheckValueType, MVT::i8,
/*8280*/            OPC_MoveParent,
/*8281*/            OPC_MoveParent,
/*8282*/            OPC_RecordChild1, // #2 = $Rn
/*8283*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8285*/            OPC_EmitConvertToTarget, 1,
/*8287*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8290*/            OPC_EmitInteger, MVT::i32, 14, 
/*8293*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8296*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8307*/          /*Scope*/ 34, /*->8342*/
/*8308*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8310*/            OPC_MoveParent,
/*8311*/            OPC_MoveParent,
/*8312*/            OPC_MoveChild1,
/*8313*/            OPC_CheckValueType, MVT::i16,
/*8315*/            OPC_MoveParent,
/*8316*/            OPC_MoveParent,
/*8317*/            OPC_RecordChild1, // #2 = $Rn
/*8318*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8320*/            OPC_EmitConvertToTarget, 1,
/*8322*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8325*/            OPC_EmitInteger, MVT::i32, 14, 
/*8328*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8331*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8342*/          0, /*End of Scope*/
/*8343*/        0, // EndSwitchOpcode
/*8344*/      /*Scope*/ 55|128,1/*183*/, /*->8529*/
/*8346*/        OPC_RecordChild0, // #0 = $Rn
/*8347*/        OPC_Scope, 29, /*->8378*/ // 5 children in Scope
/*8349*/          OPC_RecordChild1, // #1 = $shift
/*8350*/          OPC_CheckType, MVT::i32,
/*8352*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8354*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*8357*/          OPC_EmitInteger, MVT::i32, 14, 
/*8360*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8363*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8366*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*8378*/        /*Scope*/ 44, /*->8423*/
/*8379*/          OPC_MoveChild1,
/*8380*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8383*/          OPC_MoveChild0,
/*8384*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8387*/          OPC_RecordChild0, // #1 = $Rn
/*8388*/          OPC_MoveChild1,
/*8389*/          OPC_CheckValueType, MVT::i16,
/*8391*/          OPC_MoveParent,
/*8392*/          OPC_MoveParent,
/*8393*/          OPC_MoveChild1,
/*8394*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8397*/          OPC_RecordChild0, // #2 = $Rm
/*8398*/          OPC_MoveChild1,
/*8399*/          OPC_CheckValueType, MVT::i16,
/*8401*/          OPC_MoveParent,
/*8402*/          OPC_MoveParent,
/*8403*/          OPC_MoveParent,
/*8404*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8406*/          OPC_EmitInteger, MVT::i32, 14, 
/*8409*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8412*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*8423*/        /*Scope*/ 29, /*->8453*/
/*8424*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*8425*/          OPC_CheckType, MVT::i32,
/*8427*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8429*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*8432*/          OPC_EmitInteger, MVT::i32, 14, 
/*8435*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8438*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8441*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8453*/        /*Scope*/ 44, /*->8498*/
/*8454*/          OPC_MoveChild1,
/*8455*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8458*/          OPC_MoveChild0,
/*8459*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8462*/          OPC_RecordChild0, // #1 = $Rn
/*8463*/          OPC_MoveChild1,
/*8464*/          OPC_CheckValueType, MVT::i16,
/*8466*/          OPC_MoveParent,
/*8467*/          OPC_MoveParent,
/*8468*/          OPC_MoveChild1,
/*8469*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8472*/          OPC_RecordChild0, // #2 = $Rm
/*8473*/          OPC_MoveChild1,
/*8474*/          OPC_CheckValueType, MVT::i16,
/*8476*/          OPC_MoveParent,
/*8477*/          OPC_MoveParent,
/*8478*/          OPC_MoveParent,
/*8479*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8481*/          OPC_EmitInteger, MVT::i32, 14, 
/*8484*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8487*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8498*/        /*Scope*/ 29, /*->8528*/
/*8499*/          OPC_RecordChild1, // #1 = $Rn
/*8500*/          OPC_CheckType, MVT::i32,
/*8502*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8504*/          OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*8507*/          OPC_EmitInteger, MVT::i32, 14, 
/*8510*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8513*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8516*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*8528*/        0, /*End of Scope*/
/*8529*/      /*Scope*/ 45, /*->8575*/
/*8530*/        OPC_MoveChild0,
/*8531*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8534*/        OPC_MoveChild0,
/*8535*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8538*/        OPC_RecordChild0, // #0 = $Rn
/*8539*/        OPC_MoveChild1,
/*8540*/        OPC_CheckValueType, MVT::i16,
/*8542*/        OPC_MoveParent,
/*8543*/        OPC_MoveParent,
/*8544*/        OPC_MoveChild1,
/*8545*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8548*/        OPC_RecordChild0, // #1 = $Rm
/*8549*/        OPC_MoveChild1,
/*8550*/        OPC_CheckValueType, MVT::i16,
/*8552*/        OPC_MoveParent,
/*8553*/        OPC_MoveParent,
/*8554*/        OPC_MoveParent,
/*8555*/        OPC_RecordChild1, // #2 = $Ra
/*8556*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8558*/        OPC_EmitInteger, MVT::i32, 14, 
/*8561*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8564*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*8575*/      /*Scope*/ 30, /*->8606*/
/*8576*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*8577*/        OPC_RecordChild1, // #1 = $Rn
/*8578*/        OPC_CheckType, MVT::i32,
/*8580*/        OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8582*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*8585*/        OPC_EmitInteger, MVT::i32, 14, 
/*8588*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8591*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8594*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8606*/      /*Scope*/ 45, /*->8652*/
/*8607*/        OPC_MoveChild0,
/*8608*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8611*/        OPC_MoveChild0,
/*8612*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8615*/        OPC_RecordChild0, // #0 = $Rn
/*8616*/        OPC_MoveChild1,
/*8617*/        OPC_CheckValueType, MVT::i16,
/*8619*/        OPC_MoveParent,
/*8620*/        OPC_MoveParent,
/*8621*/        OPC_MoveChild1,
/*8622*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8625*/        OPC_RecordChild0, // #1 = $Rm
/*8626*/        OPC_MoveChild1,
/*8627*/        OPC_CheckValueType, MVT::i16,
/*8629*/        OPC_MoveParent,
/*8630*/        OPC_MoveParent,
/*8631*/        OPC_MoveParent,
/*8632*/        OPC_RecordChild1, // #2 = $Ra
/*8633*/        OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8635*/        OPC_EmitInteger, MVT::i32, 14, 
/*8638*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8641*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8652*/      /*Scope*/ 115, /*->8768*/
/*8653*/        OPC_RecordChild0, // #0 = $acc
/*8654*/        OPC_Scope, 36, /*->8692*/ // 3 children in Scope
/*8656*/          OPC_MoveChild1,
/*8657*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8660*/          OPC_RecordChild0, // #1 = $a
/*8661*/          OPC_MoveChild0,
/*8662*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8664*/          OPC_MoveParent,
/*8665*/          OPC_RecordChild1, // #2 = $b
/*8666*/          OPC_MoveChild1,
/*8667*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8669*/          OPC_MoveParent,
/*8670*/          OPC_MoveParent,
/*8671*/          OPC_CheckType, MVT::i32,
/*8673*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8675*/          OPC_EmitInteger, MVT::i32, 14, 
/*8678*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8681*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*8692*/        /*Scope*/ 37, /*->8730*/
/*8693*/          OPC_RecordChild1, // #1 = $imm
/*8694*/          OPC_MoveChild1,
/*8695*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8698*/          OPC_CheckPredicate, 13, // Predicate_imm1_255_neg
/*8700*/          OPC_MoveParent,
/*8701*/          OPC_CheckType, MVT::i32,
/*8703*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8705*/          OPC_EmitConvertToTarget, 1,
/*8707*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*8710*/          OPC_EmitInteger, MVT::i32, 14, 
/*8713*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8719*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*8730*/        /*Scope*/ 36, /*->8767*/
/*8731*/          OPC_MoveChild1,
/*8732*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8735*/          OPC_RecordChild0, // #1 = $Rn
/*8736*/          OPC_MoveChild0,
/*8737*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8739*/          OPC_MoveParent,
/*8740*/          OPC_RecordChild1, // #2 = $Rm
/*8741*/          OPC_MoveChild1,
/*8742*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8744*/          OPC_MoveParent,
/*8745*/          OPC_MoveParent,
/*8746*/          OPC_CheckType, MVT::i32,
/*8748*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8750*/          OPC_EmitInteger, MVT::i32, 14, 
/*8753*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8756*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, GPR:i32<<P:Predicate_sext_16_node>>:$Rm)) - Complexity = 8
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8767*/        0, /*End of Scope*/
/*8768*/      /*Scope*/ 60, /*->8829*/
/*8769*/        OPC_MoveChild0,
/*8770*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8773*/        OPC_RecordChild0, // #0 = $a
/*8774*/        OPC_MoveChild0,
/*8775*/        OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8777*/        OPC_MoveParent,
/*8778*/        OPC_RecordChild1, // #1 = $b
/*8779*/        OPC_MoveChild1,
/*8780*/        OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8782*/        OPC_MoveParent,
/*8783*/        OPC_MoveParent,
/*8784*/        OPC_RecordChild1, // #2 = $acc
/*8785*/        OPC_CheckType, MVT::i32,
/*8787*/        OPC_Scope, 19, /*->8808*/ // 2 children in Scope
/*8789*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8791*/          OPC_EmitInteger, MVT::i32, 14, 
/*8794*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8797*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*8808*/        /*Scope*/ 19, /*->8828*/
/*8809*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8811*/          OPC_EmitInteger, MVT::i32, 14, 
/*8814*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8817*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, GPR:i32<<P:Predicate_sext_16_node>>:$Rm), rGPR:i32:$Ra) - Complexity = 8
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8828*/        0, /*End of Scope*/
/*8829*/      /*Scope*/ 25|128,3/*409*/, /*->9240*/
/*8831*/        OPC_RecordChild0, // #0 = $Rn
/*8832*/        OPC_RecordChild1, // #1 = $imm
/*8833*/        OPC_MoveChild1,
/*8834*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8837*/        OPC_Scope, 29, /*->8868*/ // 11 children in Scope
/*8839*/          OPC_CheckPredicate, 7, // Predicate_mod_imm
/*8841*/          OPC_MoveParent,
/*8842*/          OPC_CheckType, MVT::i32,
/*8844*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8846*/          OPC_EmitConvertToTarget, 1,
/*8848*/          OPC_EmitInteger, MVT::i32, 14, 
/*8851*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8854*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8857*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*8868*/        /*Scope*/ 32, /*->8901*/
/*8869*/          OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*8871*/          OPC_MoveParent,
/*8872*/          OPC_CheckType, MVT::i32,
/*8874*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8876*/          OPC_EmitConvertToTarget, 1,
/*8878*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*8881*/          OPC_EmitInteger, MVT::i32, 14, 
/*8884*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8887*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8890*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*8901*/        /*Scope*/ 29, /*->8931*/
/*8902*/          OPC_CheckPredicate, 15, // Predicate_imm0_7
/*8904*/          OPC_MoveParent,
/*8905*/          OPC_CheckType, MVT::i32,
/*8907*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8909*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8912*/          OPC_EmitConvertToTarget, 1,
/*8914*/          OPC_EmitInteger, MVT::i32, 14, 
/*8917*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8920*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*8931*/        /*Scope*/ 29, /*->8961*/
/*8932*/          OPC_CheckPredicate, 16, // Predicate_imm8_255
/*8934*/          OPC_MoveParent,
/*8935*/          OPC_CheckType, MVT::i32,
/*8937*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8939*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8942*/          OPC_EmitConvertToTarget, 1,
/*8944*/          OPC_EmitInteger, MVT::i32, 14, 
/*8947*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8950*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*8961*/        /*Scope*/ 32, /*->8994*/
/*8962*/          OPC_CheckPredicate, 17, // Predicate_imm0_7_neg
/*8964*/          OPC_MoveParent,
/*8965*/          OPC_CheckType, MVT::i32,
/*8967*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8969*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8972*/          OPC_EmitConvertToTarget, 1,
/*8974*/          OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*8977*/          OPC_EmitInteger, MVT::i32, 14, 
/*8980*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8983*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*8994*/        /*Scope*/ 32, /*->9027*/
/*8995*/          OPC_CheckPredicate, 18, // Predicate_imm8_255_neg
/*8997*/          OPC_MoveParent,
/*8998*/          OPC_CheckType, MVT::i32,
/*9000*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*9002*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*9005*/          OPC_EmitConvertToTarget, 1,
/*9007*/          OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*9010*/          OPC_EmitInteger, MVT::i32, 14, 
/*9013*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9016*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*9027*/        /*Scope*/ 29, /*->9057*/
/*9028*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*9030*/          OPC_MoveParent,
/*9031*/          OPC_CheckType, MVT::i32,
/*9033*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9035*/          OPC_EmitConvertToTarget, 1,
/*9037*/          OPC_EmitInteger, MVT::i32, 14, 
/*9040*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9043*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9046*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*9057*/        /*Scope*/ 25, /*->9083*/
/*9058*/          OPC_CheckPredicate, 19, // Predicate_imm0_4095
/*9060*/          OPC_MoveParent,
/*9061*/          OPC_CheckType, MVT::i32,
/*9063*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9065*/          OPC_EmitConvertToTarget, 1,
/*9067*/          OPC_EmitInteger, MVT::i32, 14, 
/*9070*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9073*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*9083*/        /*Scope*/ 32, /*->9116*/
/*9084*/          OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*9086*/          OPC_MoveParent,
/*9087*/          OPC_CheckType, MVT::i32,
/*9089*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9091*/          OPC_EmitConvertToTarget, 1,
/*9093*/          OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*9096*/          OPC_EmitInteger, MVT::i32, 14, 
/*9099*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9102*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9105*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*9116*/        /*Scope*/ 28, /*->9145*/
/*9117*/          OPC_CheckPredicate, 21, // Predicate_imm0_4095_neg
/*9119*/          OPC_MoveParent,
/*9120*/          OPC_CheckType, MVT::i32,
/*9122*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9124*/          OPC_EmitConvertToTarget, 1,
/*9126*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9129*/          OPC_EmitInteger, MVT::i32, 14, 
/*9132*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9135*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*9145*/        /*Scope*/ 93, /*->9239*/
/*9146*/          OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*9148*/          OPC_MoveParent,
/*9149*/          OPC_CheckType, MVT::i32,
/*9151*/          OPC_Scope, 42, /*->9195*/ // 2 children in Scope
/*9153*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*9155*/            OPC_EmitConvertToTarget, 1,
/*9157*/            OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9160*/            OPC_EmitInteger, MVT::i32, 14, 
/*9163*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9166*/            OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*9175*/            OPC_EmitInteger, MVT::i32, 14, 
/*9178*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9181*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9184*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*9195*/          /*Scope*/ 42, /*->9238*/
/*9196*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9198*/            OPC_EmitConvertToTarget, 1,
/*9200*/            OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9203*/            OPC_EmitInteger, MVT::i32, 14, 
/*9206*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9209*/            OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*9218*/            OPC_EmitInteger, MVT::i32, 14, 
/*9221*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9227*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*9238*/          0, /*End of Scope*/
/*9239*/        0, /*End of Scope*/
/*9240*/      /*Scope*/ 90, /*->9331*/
/*9241*/        OPC_MoveChild0,
/*9242*/        OPC_SwitchOpcode /*2 cases */, 56, TARGET_VAL(ISD::MUL),// ->9302
/*9246*/          OPC_RecordChild0, // #0 = $Rn
/*9247*/          OPC_RecordChild1, // #1 = $Rm
/*9248*/          OPC_MoveParent,
/*9249*/          OPC_RecordChild1, // #2 = $Ra
/*9250*/          OPC_CheckType, MVT::i32,
/*9252*/          OPC_Scope, 23, /*->9277*/ // 2 children in Scope
/*9254*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9256*/            OPC_EmitInteger, MVT::i32, 14, 
/*9259*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9262*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9265*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9277*/          /*Scope*/ 23, /*->9301*/
/*9278*/            OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9280*/            OPC_EmitInteger, MVT::i32, 14, 
/*9283*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9286*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9289*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9301*/          0, /*End of Scope*/
/*9302*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->9330
/*9305*/          OPC_RecordChild0, // #0 = $Rn
/*9306*/          OPC_RecordChild1, // #1 = $Rm
/*9307*/          OPC_MoveParent,
/*9308*/          OPC_RecordChild1, // #2 = $Ra
/*9309*/          OPC_CheckType, MVT::i32,
/*9311*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9313*/          OPC_EmitInteger, MVT::i32, 14, 
/*9316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9319*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9330*/        0, // EndSwitchOpcode
/*9331*/      /*Scope*/ 63, /*->9395*/
/*9332*/        OPC_RecordChild0, // #0 = $Rn
/*9333*/        OPC_MoveChild1,
/*9334*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*9337*/        OPC_RecordChild0, // #1 = $Rm
/*9338*/        OPC_MoveChild1,
/*9339*/        OPC_Scope, 26, /*->9367*/ // 2 children in Scope
/*9341*/          OPC_CheckValueType, MVT::i8,
/*9343*/          OPC_MoveParent,
/*9344*/          OPC_MoveParent,
/*9345*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9347*/          OPC_EmitInteger, MVT::i32, 0, 
/*9350*/          OPC_EmitInteger, MVT::i32, 14, 
/*9353*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9356*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9367*/        /*Scope*/ 26, /*->9394*/
/*9368*/          OPC_CheckValueType, MVT::i16,
/*9370*/          OPC_MoveParent,
/*9371*/          OPC_MoveParent,
/*9372*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9374*/          OPC_EmitInteger, MVT::i32, 0, 
/*9377*/          OPC_EmitInteger, MVT::i32, 14, 
/*9380*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9383*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9394*/        0, /*End of Scope*/
/*9395*/      /*Scope*/ 59, /*->9455*/
/*9396*/        OPC_MoveChild0,
/*9397*/        OPC_SwitchOpcode /*2 cases */, 25, TARGET_VAL(ISD::MUL),// ->9426
/*9401*/          OPC_RecordChild0, // #0 = $Rn
/*9402*/          OPC_RecordChild1, // #1 = $Rm
/*9403*/          OPC_MoveParent,
/*9404*/          OPC_RecordChild1, // #2 = $Ra
/*9405*/          OPC_CheckType, MVT::i32,
/*9407*/          OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9409*/          OPC_EmitInteger, MVT::i32, 14, 
/*9412*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9415*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9426*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->9454
/*9429*/          OPC_RecordChild0, // #0 = $Rm
/*9430*/          OPC_RecordChild1, // #1 = $Rn
/*9431*/          OPC_MoveParent,
/*9432*/          OPC_RecordChild1, // #2 = $Ra
/*9433*/          OPC_CheckType, MVT::i32,
/*9435*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9437*/          OPC_EmitInteger, MVT::i32, 14, 
/*9440*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9443*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9454*/        0, // EndSwitchOpcode
/*9455*/      /*Scope*/ 65|128,1/*193*/, /*->9650*/
/*9457*/        OPC_RecordChild0, // #0 = $Rn
/*9458*/        OPC_MoveChild1,
/*9459*/        OPC_SwitchOpcode /*3 cases */, 58, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->9521
/*9463*/          OPC_RecordChild0, // #1 = $Rm
/*9464*/          OPC_MoveChild1,
/*9465*/          OPC_Scope, 26, /*->9493*/ // 2 children in Scope
/*9467*/            OPC_CheckValueType, MVT::i8,
/*9469*/            OPC_MoveParent,
/*9470*/            OPC_MoveParent,
/*9471*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9473*/            OPC_EmitInteger, MVT::i32, 0, 
/*9476*/            OPC_EmitInteger, MVT::i32, 14, 
/*9479*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9482*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9493*/          /*Scope*/ 26, /*->9520*/
/*9494*/            OPC_CheckValueType, MVT::i16,
/*9496*/            OPC_MoveParent,
/*9497*/            OPC_MoveParent,
/*9498*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9500*/            OPC_EmitInteger, MVT::i32, 0, 
/*9503*/            OPC_EmitInteger, MVT::i32, 14, 
/*9506*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9509*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9520*/          0, /*End of Scope*/
/*9521*/        /*SwitchOpcode*/ 75, TARGET_VAL(ISD::MUL),// ->9599
/*9524*/          OPC_RecordChild0, // #1 = $Rn
/*9525*/          OPC_RecordChild1, // #2 = $Rm
/*9526*/          OPC_MoveParent,
/*9527*/          OPC_CheckType, MVT::i32,
/*9529*/          OPC_Scope, 23, /*->9554*/ // 3 children in Scope
/*9531*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9533*/            OPC_EmitInteger, MVT::i32, 14, 
/*9536*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9539*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9542*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9554*/          /*Scope*/ 23, /*->9578*/
/*9555*/            OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9557*/            OPC_EmitInteger, MVT::i32, 14, 
/*9560*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9563*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9566*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9578*/          /*Scope*/ 19, /*->9598*/
/*9579*/            OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9581*/            OPC_EmitInteger, MVT::i32, 14, 
/*9584*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9587*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9598*/          0, /*End of Scope*/
/*9599*/        /*SwitchOpcode*/ 47, TARGET_VAL(ISD::MULHS),// ->9649
/*9602*/          OPC_RecordChild0, // #1 = $Rn
/*9603*/          OPC_RecordChild1, // #2 = $Rm
/*9604*/          OPC_MoveParent,
/*9605*/          OPC_CheckType, MVT::i32,
/*9607*/          OPC_Scope, 19, /*->9628*/ // 2 children in Scope
/*9609*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9611*/            OPC_EmitInteger, MVT::i32, 14, 
/*9614*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9617*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9628*/          /*Scope*/ 19, /*->9648*/
/*9629*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9631*/            OPC_EmitInteger, MVT::i32, 14, 
/*9634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9637*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                        MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                    // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9648*/          0, /*End of Scope*/
/*9649*/        0, // EndSwitchOpcode
/*9650*/      /*Scope*/ 116, /*->9767*/
/*9651*/        OPC_MoveChild0,
/*9652*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*9655*/        OPC_RecordChild0, // #0 = $Rm
/*9656*/        OPC_MoveChild1,
/*9657*/        OPC_Scope, 53, /*->9712*/ // 2 children in Scope
/*9659*/          OPC_CheckValueType, MVT::i8,
/*9661*/          OPC_MoveParent,
/*9662*/          OPC_MoveParent,
/*9663*/          OPC_RecordChild1, // #1 = $Rn
/*9664*/          OPC_Scope, 22, /*->9688*/ // 2 children in Scope
/*9666*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9668*/            OPC_EmitInteger, MVT::i32, 0, 
/*9671*/            OPC_EmitInteger, MVT::i32, 14, 
/*9674*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9677*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9688*/          /*Scope*/ 22, /*->9711*/
/*9689*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9691*/            OPC_EmitInteger, MVT::i32, 0, 
/*9694*/            OPC_EmitInteger, MVT::i32, 14, 
/*9697*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9700*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9711*/          0, /*End of Scope*/
/*9712*/        /*Scope*/ 53, /*->9766*/
/*9713*/          OPC_CheckValueType, MVT::i16,
/*9715*/          OPC_MoveParent,
/*9716*/          OPC_MoveParent,
/*9717*/          OPC_RecordChild1, // #1 = $Rn
/*9718*/          OPC_Scope, 22, /*->9742*/ // 2 children in Scope
/*9720*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9722*/            OPC_EmitInteger, MVT::i32, 0, 
/*9725*/            OPC_EmitInteger, MVT::i32, 14, 
/*9728*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9731*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9742*/          /*Scope*/ 22, /*->9765*/
/*9743*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9745*/            OPC_EmitInteger, MVT::i32, 0, 
/*9748*/            OPC_EmitInteger, MVT::i32, 14, 
/*9751*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9754*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9765*/          0, /*End of Scope*/
/*9766*/        0, /*End of Scope*/
/*9767*/      /*Scope*/ 43|128,2/*299*/, /*->10068*/
/*9769*/        OPC_RecordChild0, // #0 = $Rn
/*9770*/        OPC_Scope, 89, /*->9861*/ // 2 children in Scope
/*9772*/          OPC_RecordChild1, // #1 = $Rm
/*9773*/          OPC_CheckType, MVT::i32,
/*9775*/          OPC_Scope, 22, /*->9799*/ // 3 children in Scope
/*9777*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*9779*/            OPC_EmitInteger, MVT::i32, 14, 
/*9782*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9785*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9788*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*9799*/          /*Scope*/ 22, /*->9822*/
/*9800*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*9802*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*9805*/            OPC_EmitInteger, MVT::i32, 14, 
/*9808*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9811*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*9822*/          /*Scope*/ 37, /*->9860*/
/*9823*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9825*/            OPC_EmitInteger, MVT::i32, 14, 
/*9828*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9831*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9834*/            OPC_Scope, 11, /*->9847*/ // 2 children in Scope
/*9836*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*9847*/            /*Scope*/ 11, /*->9859*/
/*9848*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*9859*/            0, /*End of Scope*/
/*9860*/          0, /*End of Scope*/
/*9861*/        /*Scope*/ 76|128,1/*204*/, /*->10067*/
/*9863*/          OPC_MoveChild1,
/*9864*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*9867*/          OPC_MoveChild0,
/*9868*/          OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*9871*/          OPC_Scope, 96, /*->9969*/ // 2 children in Scope
/*9873*/            OPC_CheckChild0Integer, 30|128,4/*542*/, 
/*9876*/            OPC_RecordChild1, // #1 = $Vn
/*9877*/            OPC_SwitchType /*3 cases */, 28, MVT::v8i8,// ->9908
/*9880*/              OPC_CheckChild1Type, MVT::v8i8,
/*9882*/              OPC_RecordChild2, // #2 = $Vm
/*9883*/              OPC_CheckChild2Type, MVT::v8i8,
/*9885*/              OPC_MoveParent,
/*9886*/              OPC_MoveParent,
/*9887*/              OPC_CheckType, MVT::v8i16,
/*9889*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9891*/              OPC_EmitInteger, MVT::i32, 14, 
/*9894*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9897*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 542:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9908*/            /*SwitchType*/ 28, MVT::v4i16,// ->9938
/*9910*/              OPC_CheckChild1Type, MVT::v4i16,
/*9912*/              OPC_RecordChild2, // #2 = $Vm
/*9913*/              OPC_CheckChild2Type, MVT::v4i16,
/*9915*/              OPC_MoveParent,
/*9916*/              OPC_MoveParent,
/*9917*/              OPC_CheckType, MVT::v4i32,
/*9919*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9921*/              OPC_EmitInteger, MVT::i32, 14, 
/*9924*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9927*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 542:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9938*/            /*SwitchType*/ 28, MVT::v2i32,// ->9968
/*9940*/              OPC_CheckChild1Type, MVT::v2i32,
/*9942*/              OPC_RecordChild2, // #2 = $Vm
/*9943*/              OPC_CheckChild2Type, MVT::v2i32,
/*9945*/              OPC_MoveParent,
/*9946*/              OPC_MoveParent,
/*9947*/              OPC_CheckType, MVT::v2i64,
/*9949*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9951*/              OPC_EmitInteger, MVT::i32, 14, 
/*9954*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9957*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 542:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9968*/            0, // EndSwitchType
/*9969*/          /*Scope*/ 96, /*->10066*/
/*9970*/            OPC_CheckChild0Integer, 31|128,4/*543*/, 
/*9973*/            OPC_RecordChild1, // #1 = $Vn
/*9974*/            OPC_SwitchType /*3 cases */, 28, MVT::v8i8,// ->10005
/*9977*/              OPC_CheckChild1Type, MVT::v8i8,
/*9979*/              OPC_RecordChild2, // #2 = $Vm
/*9980*/              OPC_CheckChild2Type, MVT::v8i8,
/*9982*/              OPC_MoveParent,
/*9983*/              OPC_MoveParent,
/*9984*/              OPC_CheckType, MVT::v8i16,
/*9986*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9988*/              OPC_EmitInteger, MVT::i32, 14, 
/*9991*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9994*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 543:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10005*/           /*SwitchType*/ 28, MVT::v4i16,// ->10035
/*10007*/             OPC_CheckChild1Type, MVT::v4i16,
/*10009*/             OPC_RecordChild2, // #2 = $Vm
/*10010*/             OPC_CheckChild2Type, MVT::v4i16,
/*10012*/             OPC_MoveParent,
/*10013*/             OPC_MoveParent,
/*10014*/             OPC_CheckType, MVT::v4i32,
/*10016*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10018*/             OPC_EmitInteger, MVT::i32, 14, 
/*10021*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10024*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 543:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10035*/           /*SwitchType*/ 28, MVT::v2i32,// ->10065
/*10037*/             OPC_CheckChild1Type, MVT::v2i32,
/*10039*/             OPC_RecordChild2, // #2 = $Vm
/*10040*/             OPC_CheckChild2Type, MVT::v2i32,
/*10042*/             OPC_MoveParent,
/*10043*/             OPC_MoveParent,
/*10044*/             OPC_CheckType, MVT::v2i64,
/*10046*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10048*/             OPC_EmitInteger, MVT::i32, 14, 
/*10051*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10054*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 543:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10065*/           0, // EndSwitchType
/*10066*/         0, /*End of Scope*/
/*10067*/       0, /*End of Scope*/
/*10068*/     /*Scope*/ 82|128,1/*210*/, /*->10280*/
/*10070*/       OPC_MoveChild0,
/*10071*/       OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*10074*/       OPC_MoveChild0,
/*10075*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*10078*/       OPC_Scope, 99, /*->10179*/ // 2 children in Scope
/*10080*/         OPC_CheckChild0Integer, 30|128,4/*542*/, 
/*10083*/         OPC_RecordChild1, // #0 = $Vn
/*10084*/         OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->10116
/*10087*/           OPC_CheckChild1Type, MVT::v8i8,
/*10089*/           OPC_RecordChild2, // #1 = $Vm
/*10090*/           OPC_CheckChild2Type, MVT::v8i8,
/*10092*/           OPC_MoveParent,
/*10093*/           OPC_MoveParent,
/*10094*/           OPC_RecordChild1, // #2 = $src1
/*10095*/           OPC_CheckType, MVT::v8i16,
/*10097*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10099*/           OPC_EmitInteger, MVT::i32, 14, 
/*10102*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10105*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 542:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10116*/         /*SwitchType*/ 29, MVT::v4i16,// ->10147
/*10118*/           OPC_CheckChild1Type, MVT::v4i16,
/*10120*/           OPC_RecordChild2, // #1 = $Vm
/*10121*/           OPC_CheckChild2Type, MVT::v4i16,
/*10123*/           OPC_MoveParent,
/*10124*/           OPC_MoveParent,
/*10125*/           OPC_RecordChild1, // #2 = $src1
/*10126*/           OPC_CheckType, MVT::v4i32,
/*10128*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10130*/           OPC_EmitInteger, MVT::i32, 14, 
/*10133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10136*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 542:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10147*/         /*SwitchType*/ 29, MVT::v2i32,// ->10178
/*10149*/           OPC_CheckChild1Type, MVT::v2i32,
/*10151*/           OPC_RecordChild2, // #1 = $Vm
/*10152*/           OPC_CheckChild2Type, MVT::v2i32,
/*10154*/           OPC_MoveParent,
/*10155*/           OPC_MoveParent,
/*10156*/           OPC_RecordChild1, // #2 = $src1
/*10157*/           OPC_CheckType, MVT::v2i64,
/*10159*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10161*/           OPC_EmitInteger, MVT::i32, 14, 
/*10164*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10167*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 542:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10178*/         0, // EndSwitchType
/*10179*/       /*Scope*/ 99, /*->10279*/
/*10180*/         OPC_CheckChild0Integer, 31|128,4/*543*/, 
/*10183*/         OPC_RecordChild1, // #0 = $Vn
/*10184*/         OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->10216
/*10187*/           OPC_CheckChild1Type, MVT::v8i8,
/*10189*/           OPC_RecordChild2, // #1 = $Vm
/*10190*/           OPC_CheckChild2Type, MVT::v8i8,
/*10192*/           OPC_MoveParent,
/*10193*/           OPC_MoveParent,
/*10194*/           OPC_RecordChild1, // #2 = $src1
/*10195*/           OPC_CheckType, MVT::v8i16,
/*10197*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10199*/           OPC_EmitInteger, MVT::i32, 14, 
/*10202*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10205*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 543:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10216*/         /*SwitchType*/ 29, MVT::v4i16,// ->10247
/*10218*/           OPC_CheckChild1Type, MVT::v4i16,
/*10220*/           OPC_RecordChild2, // #1 = $Vm
/*10221*/           OPC_CheckChild2Type, MVT::v4i16,
/*10223*/           OPC_MoveParent,
/*10224*/           OPC_MoveParent,
/*10225*/           OPC_RecordChild1, // #2 = $src1
/*10226*/           OPC_CheckType, MVT::v4i32,
/*10228*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10230*/           OPC_EmitInteger, MVT::i32, 14, 
/*10233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10236*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 543:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10247*/         /*SwitchType*/ 29, MVT::v2i32,// ->10278
/*10249*/           OPC_CheckChild1Type, MVT::v2i32,
/*10251*/           OPC_RecordChild2, // #1 = $Vm
/*10252*/           OPC_CheckChild2Type, MVT::v2i32,
/*10254*/           OPC_MoveParent,
/*10255*/           OPC_MoveParent,
/*10256*/           OPC_RecordChild1, // #2 = $src1
/*10257*/           OPC_CheckType, MVT::v2i64,
/*10259*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10261*/           OPC_EmitInteger, MVT::i32, 14, 
/*10264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10267*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 543:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10278*/         0, // EndSwitchType
/*10279*/       0, /*End of Scope*/
/*10280*/     /*Scope*/ 107|128,2/*363*/, /*->10645*/
/*10282*/       OPC_RecordChild0, // #0 = $src1
/*10283*/       OPC_MoveChild1,
/*10284*/       OPC_SwitchOpcode /*3 cases */, 47|128,1/*175*/, TARGET_VAL(ISD::MUL),// ->10464
/*10289*/         OPC_Scope, 2|128,1/*130*/, /*->10422*/ // 2 children in Scope
/*10292*/           OPC_RecordChild0, // #1 = $Vn
/*10293*/           OPC_MoveChild1,
/*10294*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10297*/           OPC_RecordChild0, // #2 = $Vm
/*10298*/           OPC_Scope, 60, /*->10360*/ // 2 children in Scope
/*10300*/             OPC_CheckChild0Type, MVT::v4i16,
/*10302*/             OPC_RecordChild1, // #3 = $lane
/*10303*/             OPC_MoveChild1,
/*10304*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10307*/             OPC_MoveParent,
/*10308*/             OPC_MoveParent,
/*10309*/             OPC_MoveParent,
/*10310*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->10335
/*10313*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10315*/               OPC_EmitConvertToTarget, 3,
/*10317*/               OPC_EmitInteger, MVT::i32, 14, 
/*10320*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10323*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10335*/             /*SwitchType*/ 22, MVT::v8i16,// ->10359
/*10337*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10339*/               OPC_EmitConvertToTarget, 3,
/*10341*/               OPC_EmitInteger, MVT::i32, 14, 
/*10344*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10347*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10359*/             0, // EndSwitchType
/*10360*/           /*Scope*/ 60, /*->10421*/
/*10361*/             OPC_CheckChild0Type, MVT::v2i32,
/*10363*/             OPC_RecordChild1, // #3 = $lane
/*10364*/             OPC_MoveChild1,
/*10365*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10368*/             OPC_MoveParent,
/*10369*/             OPC_MoveParent,
/*10370*/             OPC_MoveParent,
/*10371*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->10396
/*10374*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10376*/               OPC_EmitConvertToTarget, 3,
/*10378*/               OPC_EmitInteger, MVT::i32, 14, 
/*10381*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10384*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10396*/             /*SwitchType*/ 22, MVT::v4i32,// ->10420
/*10398*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10400*/               OPC_EmitConvertToTarget, 3,
/*10402*/               OPC_EmitInteger, MVT::i32, 14, 
/*10405*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10408*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10420*/             0, // EndSwitchType
/*10421*/           0, /*End of Scope*/
/*10422*/         /*Scope*/ 40, /*->10463*/
/*10423*/           OPC_MoveChild0,
/*10424*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10427*/           OPC_RecordChild0, // #1 = $Vm
/*10428*/           OPC_CheckChild0Type, MVT::v4i16,
/*10430*/           OPC_RecordChild1, // #2 = $lane
/*10431*/           OPC_MoveChild1,
/*10432*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10435*/           OPC_MoveParent,
/*10436*/           OPC_MoveParent,
/*10437*/           OPC_RecordChild1, // #3 = $Vn
/*10438*/           OPC_MoveParent,
/*10439*/           OPC_CheckType, MVT::v4i16,
/*10441*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10443*/           OPC_EmitConvertToTarget, 2,
/*10445*/           OPC_EmitInteger, MVT::i32, 14, 
/*10448*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10451*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10463*/         0, /*End of Scope*/
/*10464*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->10554
/*10467*/         OPC_RecordChild0, // #1 = $Vn
/*10468*/         OPC_Scope, 41, /*->10511*/ // 2 children in Scope
/*10470*/           OPC_CheckChild0Type, MVT::v4i16,
/*10472*/           OPC_MoveChild1,
/*10473*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10476*/           OPC_RecordChild0, // #2 = $Vm
/*10477*/           OPC_CheckChild0Type, MVT::v4i16,
/*10479*/           OPC_RecordChild1, // #3 = $lane
/*10480*/           OPC_MoveChild1,
/*10481*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10484*/           OPC_MoveParent,
/*10485*/           OPC_MoveParent,
/*10486*/           OPC_MoveParent,
/*10487*/           OPC_CheckType, MVT::v4i32,
/*10489*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10491*/           OPC_EmitConvertToTarget, 3,
/*10493*/           OPC_EmitInteger, MVT::i32, 14, 
/*10496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10499*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10511*/         /*Scope*/ 41, /*->10553*/
/*10512*/           OPC_CheckChild0Type, MVT::v2i32,
/*10514*/           OPC_MoveChild1,
/*10515*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10518*/           OPC_RecordChild0, // #2 = $Vm
/*10519*/           OPC_CheckChild0Type, MVT::v2i32,
/*10521*/           OPC_RecordChild1, // #3 = $lane
/*10522*/           OPC_MoveChild1,
/*10523*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10526*/           OPC_MoveParent,
/*10527*/           OPC_MoveParent,
/*10528*/           OPC_MoveParent,
/*10529*/           OPC_CheckType, MVT::v2i64,
/*10531*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10533*/           OPC_EmitConvertToTarget, 3,
/*10535*/           OPC_EmitInteger, MVT::i32, 14, 
/*10538*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10541*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10553*/         0, /*End of Scope*/
/*10554*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->10644
/*10557*/         OPC_RecordChild0, // #1 = $Vn
/*10558*/         OPC_Scope, 41, /*->10601*/ // 2 children in Scope
/*10560*/           OPC_CheckChild0Type, MVT::v4i16,
/*10562*/           OPC_MoveChild1,
/*10563*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10566*/           OPC_RecordChild0, // #2 = $Vm
/*10567*/           OPC_CheckChild0Type, MVT::v4i16,
/*10569*/           OPC_RecordChild1, // #3 = $lane
/*10570*/           OPC_MoveChild1,
/*10571*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10574*/           OPC_MoveParent,
/*10575*/           OPC_MoveParent,
/*10576*/           OPC_MoveParent,
/*10577*/           OPC_CheckType, MVT::v4i32,
/*10579*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10581*/           OPC_EmitConvertToTarget, 3,
/*10583*/           OPC_EmitInteger, MVT::i32, 14, 
/*10586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10589*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10601*/         /*Scope*/ 41, /*->10643*/
/*10602*/           OPC_CheckChild0Type, MVT::v2i32,
/*10604*/           OPC_MoveChild1,
/*10605*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10608*/           OPC_RecordChild0, // #2 = $Vm
/*10609*/           OPC_CheckChild0Type, MVT::v2i32,
/*10611*/           OPC_RecordChild1, // #3 = $lane
/*10612*/           OPC_MoveChild1,
/*10613*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10616*/           OPC_MoveParent,
/*10617*/           OPC_MoveParent,
/*10618*/           OPC_MoveParent,
/*10619*/           OPC_CheckType, MVT::v2i64,
/*10621*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10623*/           OPC_EmitConvertToTarget, 3,
/*10625*/           OPC_EmitInteger, MVT::i32, 14, 
/*10628*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10631*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10643*/         0, /*End of Scope*/
/*10644*/       0, // EndSwitchOpcode
/*10645*/     /*Scope*/ 90, /*->10736*/
/*10646*/       OPC_MoveChild0,
/*10647*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10650*/       OPC_Scope, 41, /*->10693*/ // 2 children in Scope
/*10652*/         OPC_RecordChild0, // #0 = $Vn
/*10653*/         OPC_MoveChild1,
/*10654*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10657*/         OPC_RecordChild0, // #1 = $Vm
/*10658*/         OPC_CheckChild0Type, MVT::v4i16,
/*10660*/         OPC_RecordChild1, // #2 = $lane
/*10661*/         OPC_MoveChild1,
/*10662*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10665*/         OPC_MoveParent,
/*10666*/         OPC_MoveParent,
/*10667*/         OPC_MoveParent,
/*10668*/         OPC_RecordChild1, // #3 = $src1
/*10669*/         OPC_CheckType, MVT::v4i16,
/*10671*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10673*/         OPC_EmitConvertToTarget, 2,
/*10675*/         OPC_EmitInteger, MVT::i32, 14, 
/*10678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10681*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10693*/       /*Scope*/ 41, /*->10735*/
/*10694*/         OPC_MoveChild0,
/*10695*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10698*/         OPC_RecordChild0, // #0 = $Vm
/*10699*/         OPC_CheckChild0Type, MVT::v4i16,
/*10701*/         OPC_RecordChild1, // #1 = $lane
/*10702*/         OPC_MoveChild1,
/*10703*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10706*/         OPC_MoveParent,
/*10707*/         OPC_MoveParent,
/*10708*/         OPC_RecordChild1, // #2 = $Vn
/*10709*/         OPC_MoveParent,
/*10710*/         OPC_RecordChild1, // #3 = $src1
/*10711*/         OPC_CheckType, MVT::v4i16,
/*10713*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10715*/         OPC_EmitConvertToTarget, 1,
/*10717*/         OPC_EmitInteger, MVT::i32, 14, 
/*10720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10723*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10735*/       0, /*End of Scope*/
/*10736*/     /*Scope*/ 45, /*->10782*/
/*10737*/       OPC_RecordChild0, // #0 = $src1
/*10738*/       OPC_MoveChild1,
/*10739*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10742*/       OPC_MoveChild0,
/*10743*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10746*/       OPC_RecordChild0, // #1 = $Vm
/*10747*/       OPC_CheckChild0Type, MVT::v2i32,
/*10749*/       OPC_RecordChild1, // #2 = $lane
/*10750*/       OPC_MoveChild1,
/*10751*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10754*/       OPC_MoveParent,
/*10755*/       OPC_MoveParent,
/*10756*/       OPC_RecordChild1, // #3 = $Vn
/*10757*/       OPC_MoveParent,
/*10758*/       OPC_CheckType, MVT::v2i32,
/*10760*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10762*/       OPC_EmitConvertToTarget, 2,
/*10764*/       OPC_EmitInteger, MVT::i32, 14, 
/*10767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10770*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10782*/     /*Scope*/ 90, /*->10873*/
/*10783*/       OPC_MoveChild0,
/*10784*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10787*/       OPC_Scope, 41, /*->10830*/ // 2 children in Scope
/*10789*/         OPC_RecordChild0, // #0 = $Vn
/*10790*/         OPC_MoveChild1,
/*10791*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10794*/         OPC_RecordChild0, // #1 = $Vm
/*10795*/         OPC_CheckChild0Type, MVT::v2i32,
/*10797*/         OPC_RecordChild1, // #2 = $lane
/*10798*/         OPC_MoveChild1,
/*10799*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10802*/         OPC_MoveParent,
/*10803*/         OPC_MoveParent,
/*10804*/         OPC_MoveParent,
/*10805*/         OPC_RecordChild1, // #3 = $src1
/*10806*/         OPC_CheckType, MVT::v2i32,
/*10808*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10810*/         OPC_EmitConvertToTarget, 2,
/*10812*/         OPC_EmitInteger, MVT::i32, 14, 
/*10815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10818*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10830*/       /*Scope*/ 41, /*->10872*/
/*10831*/         OPC_MoveChild0,
/*10832*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10835*/         OPC_RecordChild0, // #0 = $Vm
/*10836*/         OPC_CheckChild0Type, MVT::v2i32,
/*10838*/         OPC_RecordChild1, // #1 = $lane
/*10839*/         OPC_MoveChild1,
/*10840*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10843*/         OPC_MoveParent,
/*10844*/         OPC_MoveParent,
/*10845*/         OPC_RecordChild1, // #2 = $Vn
/*10846*/         OPC_MoveParent,
/*10847*/         OPC_RecordChild1, // #3 = $src1
/*10848*/         OPC_CheckType, MVT::v2i32,
/*10850*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10852*/         OPC_EmitConvertToTarget, 1,
/*10854*/         OPC_EmitInteger, MVT::i32, 14, 
/*10857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10860*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10872*/       0, /*End of Scope*/
/*10873*/     /*Scope*/ 45, /*->10919*/
/*10874*/       OPC_RecordChild0, // #0 = $src1
/*10875*/       OPC_MoveChild1,
/*10876*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10879*/       OPC_MoveChild0,
/*10880*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10883*/       OPC_RecordChild0, // #1 = $Vm
/*10884*/       OPC_CheckChild0Type, MVT::v4i16,
/*10886*/       OPC_RecordChild1, // #2 = $lane
/*10887*/       OPC_MoveChild1,
/*10888*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10891*/       OPC_MoveParent,
/*10892*/       OPC_MoveParent,
/*10893*/       OPC_RecordChild1, // #3 = $Vn
/*10894*/       OPC_MoveParent,
/*10895*/       OPC_CheckType, MVT::v8i16,
/*10897*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10899*/       OPC_EmitConvertToTarget, 2,
/*10901*/       OPC_EmitInteger, MVT::i32, 14, 
/*10904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10907*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10919*/     /*Scope*/ 90, /*->11010*/
/*10920*/       OPC_MoveChild0,
/*10921*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10924*/       OPC_Scope, 41, /*->10967*/ // 2 children in Scope
/*10926*/         OPC_RecordChild0, // #0 = $Vn
/*10927*/         OPC_MoveChild1,
/*10928*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10931*/         OPC_RecordChild0, // #1 = $Vm
/*10932*/         OPC_CheckChild0Type, MVT::v4i16,
/*10934*/         OPC_RecordChild1, // #2 = $lane
/*10935*/         OPC_MoveChild1,
/*10936*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10939*/         OPC_MoveParent,
/*10940*/         OPC_MoveParent,
/*10941*/         OPC_MoveParent,
/*10942*/         OPC_RecordChild1, // #3 = $src1
/*10943*/         OPC_CheckType, MVT::v8i16,
/*10945*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10947*/         OPC_EmitConvertToTarget, 2,
/*10949*/         OPC_EmitInteger, MVT::i32, 14, 
/*10952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10955*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10967*/       /*Scope*/ 41, /*->11009*/
/*10968*/         OPC_MoveChild0,
/*10969*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10972*/         OPC_RecordChild0, // #0 = $Vm
/*10973*/         OPC_CheckChild0Type, MVT::v4i16,
/*10975*/         OPC_RecordChild1, // #1 = $lane
/*10976*/         OPC_MoveChild1,
/*10977*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10980*/         OPC_MoveParent,
/*10981*/         OPC_MoveParent,
/*10982*/         OPC_RecordChild1, // #2 = $Vn
/*10983*/         OPC_MoveParent,
/*10984*/         OPC_RecordChild1, // #3 = $src1
/*10985*/         OPC_CheckType, MVT::v8i16,
/*10987*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10989*/         OPC_EmitConvertToTarget, 1,
/*10991*/         OPC_EmitInteger, MVT::i32, 14, 
/*10994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10997*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11009*/       0, /*End of Scope*/
/*11010*/     /*Scope*/ 45, /*->11056*/
/*11011*/       OPC_RecordChild0, // #0 = $src1
/*11012*/       OPC_MoveChild1,
/*11013*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11016*/       OPC_MoveChild0,
/*11017*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11020*/       OPC_RecordChild0, // #1 = $Vm
/*11021*/       OPC_CheckChild0Type, MVT::v2i32,
/*11023*/       OPC_RecordChild1, // #2 = $lane
/*11024*/       OPC_MoveChild1,
/*11025*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11028*/       OPC_MoveParent,
/*11029*/       OPC_MoveParent,
/*11030*/       OPC_RecordChild1, // #3 = $Vn
/*11031*/       OPC_MoveParent,
/*11032*/       OPC_CheckType, MVT::v4i32,
/*11034*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11036*/       OPC_EmitConvertToTarget, 2,
/*11038*/       OPC_EmitInteger, MVT::i32, 14, 
/*11041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11044*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11056*/     /*Scope*/ 20|128,2/*276*/, /*->11334*/
/*11058*/       OPC_MoveChild0,
/*11059*/       OPC_SwitchOpcode /*3 cases */, 86, TARGET_VAL(ISD::MUL),// ->11149
/*11063*/         OPC_Scope, 41, /*->11106*/ // 2 children in Scope
/*11065*/           OPC_RecordChild0, // #0 = $Vn
/*11066*/           OPC_MoveChild1,
/*11067*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11070*/           OPC_RecordChild0, // #1 = $Vm
/*11071*/           OPC_CheckChild0Type, MVT::v2i32,
/*11073*/           OPC_RecordChild1, // #2 = $lane
/*11074*/           OPC_MoveChild1,
/*11075*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11078*/           OPC_MoveParent,
/*11079*/           OPC_MoveParent,
/*11080*/           OPC_MoveParent,
/*11081*/           OPC_RecordChild1, // #3 = $src1
/*11082*/           OPC_CheckType, MVT::v4i32,
/*11084*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11086*/           OPC_EmitConvertToTarget, 2,
/*11088*/           OPC_EmitInteger, MVT::i32, 14, 
/*11091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11094*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11106*/         /*Scope*/ 41, /*->11148*/
/*11107*/           OPC_MoveChild0,
/*11108*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11111*/           OPC_RecordChild0, // #0 = $Vm
/*11112*/           OPC_CheckChild0Type, MVT::v2i32,
/*11114*/           OPC_RecordChild1, // #1 = $lane
/*11115*/           OPC_MoveChild1,
/*11116*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11119*/           OPC_MoveParent,
/*11120*/           OPC_MoveParent,
/*11121*/           OPC_RecordChild1, // #2 = $Vn
/*11122*/           OPC_MoveParent,
/*11123*/           OPC_RecordChild1, // #3 = $src1
/*11124*/           OPC_CheckType, MVT::v4i32,
/*11126*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11128*/           OPC_EmitConvertToTarget, 1,
/*11130*/           OPC_EmitInteger, MVT::i32, 14, 
/*11133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11136*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11148*/         0, /*End of Scope*/
/*11149*/       /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLs),// ->11241
/*11152*/         OPC_RecordChild0, // #0 = $Vn
/*11153*/         OPC_Scope, 42, /*->11197*/ // 2 children in Scope
/*11155*/           OPC_CheckChild0Type, MVT::v4i16,
/*11157*/           OPC_MoveChild1,
/*11158*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11161*/           OPC_RecordChild0, // #1 = $Vm
/*11162*/           OPC_CheckChild0Type, MVT::v4i16,
/*11164*/           OPC_RecordChild1, // #2 = $lane
/*11165*/           OPC_MoveChild1,
/*11166*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11169*/           OPC_MoveParent,
/*11170*/           OPC_MoveParent,
/*11171*/           OPC_MoveParent,
/*11172*/           OPC_RecordChild1, // #3 = $src1
/*11173*/           OPC_CheckType, MVT::v4i32,
/*11175*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11177*/           OPC_EmitConvertToTarget, 2,
/*11179*/           OPC_EmitInteger, MVT::i32, 14, 
/*11182*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11185*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11197*/         /*Scope*/ 42, /*->11240*/
/*11198*/           OPC_CheckChild0Type, MVT::v2i32,
/*11200*/           OPC_MoveChild1,
/*11201*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11204*/           OPC_RecordChild0, // #1 = $Vm
/*11205*/           OPC_CheckChild0Type, MVT::v2i32,
/*11207*/           OPC_RecordChild1, // #2 = $lane
/*11208*/           OPC_MoveChild1,
/*11209*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11212*/           OPC_MoveParent,
/*11213*/           OPC_MoveParent,
/*11214*/           OPC_MoveParent,
/*11215*/           OPC_RecordChild1, // #3 = $src1
/*11216*/           OPC_CheckType, MVT::v2i64,
/*11218*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11220*/           OPC_EmitConvertToTarget, 2,
/*11222*/           OPC_EmitInteger, MVT::i32, 14, 
/*11225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11228*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11240*/         0, /*End of Scope*/
/*11241*/       /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLu),// ->11333
/*11244*/         OPC_RecordChild0, // #0 = $Vn
/*11245*/         OPC_Scope, 42, /*->11289*/ // 2 children in Scope
/*11247*/           OPC_CheckChild0Type, MVT::v4i16,
/*11249*/           OPC_MoveChild1,
/*11250*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11253*/           OPC_RecordChild0, // #1 = $Vm
/*11254*/           OPC_CheckChild0Type, MVT::v4i16,
/*11256*/           OPC_RecordChild1, // #2 = $lane
/*11257*/           OPC_MoveChild1,
/*11258*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11261*/           OPC_MoveParent,
/*11262*/           OPC_MoveParent,
/*11263*/           OPC_MoveParent,
/*11264*/           OPC_RecordChild1, // #3 = $src1
/*11265*/           OPC_CheckType, MVT::v4i32,
/*11267*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11269*/           OPC_EmitConvertToTarget, 2,
/*11271*/           OPC_EmitInteger, MVT::i32, 14, 
/*11274*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11277*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11289*/         /*Scope*/ 42, /*->11332*/
/*11290*/           OPC_CheckChild0Type, MVT::v2i32,
/*11292*/           OPC_MoveChild1,
/*11293*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11296*/           OPC_RecordChild0, // #1 = $Vm
/*11297*/           OPC_CheckChild0Type, MVT::v2i32,
/*11299*/           OPC_RecordChild1, // #2 = $lane
/*11300*/           OPC_MoveChild1,
/*11301*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11304*/           OPC_MoveParent,
/*11305*/           OPC_MoveParent,
/*11306*/           OPC_MoveParent,
/*11307*/           OPC_RecordChild1, // #3 = $src1
/*11308*/           OPC_CheckType, MVT::v2i64,
/*11310*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11312*/           OPC_EmitConvertToTarget, 2,
/*11314*/           OPC_EmitInteger, MVT::i32, 14, 
/*11317*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11320*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11332*/         0, /*End of Scope*/
/*11333*/       0, // EndSwitchOpcode
/*11334*/     /*Scope*/ 41|128,1/*169*/, /*->11505*/
/*11336*/       OPC_RecordChild0, // #0 = $src1
/*11337*/       OPC_MoveChild1,
/*11338*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11341*/       OPC_Scope, 106, /*->11449*/ // 2 children in Scope
/*11343*/         OPC_RecordChild0, // #1 = $src2
/*11344*/         OPC_MoveChild1,
/*11345*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11348*/         OPC_RecordChild0, // #2 = $src3
/*11349*/         OPC_Scope, 48, /*->11399*/ // 2 children in Scope
/*11351*/           OPC_CheckChild0Type, MVT::v8i16,
/*11353*/           OPC_RecordChild1, // #3 = $lane
/*11354*/           OPC_MoveChild1,
/*11355*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11358*/           OPC_MoveParent,
/*11359*/           OPC_MoveParent,
/*11360*/           OPC_MoveParent,
/*11361*/           OPC_CheckType, MVT::v8i16,
/*11363*/           OPC_EmitConvertToTarget, 3,
/*11365*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11368*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*11376*/           OPC_EmitConvertToTarget, 3,
/*11378*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11381*/           OPC_EmitInteger, MVT::i32, 14, 
/*11384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11387*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11399*/         /*Scope*/ 48, /*->11448*/
/*11400*/           OPC_CheckChild0Type, MVT::v4i32,
/*11402*/           OPC_RecordChild1, // #3 = $lane
/*11403*/           OPC_MoveChild1,
/*11404*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11407*/           OPC_MoveParent,
/*11408*/           OPC_MoveParent,
/*11409*/           OPC_MoveParent,
/*11410*/           OPC_CheckType, MVT::v4i32,
/*11412*/           OPC_EmitConvertToTarget, 3,
/*11414*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11417*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*11425*/           OPC_EmitConvertToTarget, 3,
/*11427*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11430*/           OPC_EmitInteger, MVT::i32, 14, 
/*11433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11436*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11448*/         0, /*End of Scope*/
/*11449*/       /*Scope*/ 54, /*->11504*/
/*11450*/         OPC_MoveChild0,
/*11451*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11454*/         OPC_RecordChild0, // #1 = $src3
/*11455*/         OPC_CheckChild0Type, MVT::v8i16,
/*11457*/         OPC_RecordChild1, // #2 = $lane
/*11458*/         OPC_MoveChild1,
/*11459*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11462*/         OPC_MoveParent,
/*11463*/         OPC_MoveParent,
/*11464*/         OPC_RecordChild1, // #3 = $src2
/*11465*/         OPC_MoveParent,
/*11466*/         OPC_CheckType, MVT::v8i16,
/*11468*/         OPC_EmitConvertToTarget, 2,
/*11470*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11473*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*11481*/         OPC_EmitConvertToTarget, 2,
/*11483*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11486*/         OPC_EmitInteger, MVT::i32, 14, 
/*11489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11492*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11504*/       0, /*End of Scope*/
/*11505*/     /*Scope*/ 118, /*->11624*/
/*11506*/       OPC_MoveChild0,
/*11507*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11510*/       OPC_Scope, 55, /*->11567*/ // 2 children in Scope
/*11512*/         OPC_RecordChild0, // #0 = $src2
/*11513*/         OPC_MoveChild1,
/*11514*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11517*/         OPC_RecordChild0, // #1 = $src3
/*11518*/         OPC_CheckChild0Type, MVT::v8i16,
/*11520*/         OPC_RecordChild1, // #2 = $lane
/*11521*/         OPC_MoveChild1,
/*11522*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11525*/         OPC_MoveParent,
/*11526*/         OPC_MoveParent,
/*11527*/         OPC_MoveParent,
/*11528*/         OPC_RecordChild1, // #3 = $src1
/*11529*/         OPC_CheckType, MVT::v8i16,
/*11531*/         OPC_EmitConvertToTarget, 2,
/*11533*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11536*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*11544*/         OPC_EmitConvertToTarget, 2,
/*11546*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11549*/         OPC_EmitInteger, MVT::i32, 14, 
/*11552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11555*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11567*/       /*Scope*/ 55, /*->11623*/
/*11568*/         OPC_MoveChild0,
/*11569*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11572*/         OPC_RecordChild0, // #0 = $src3
/*11573*/         OPC_CheckChild0Type, MVT::v8i16,
/*11575*/         OPC_RecordChild1, // #1 = $lane
/*11576*/         OPC_MoveChild1,
/*11577*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11580*/         OPC_MoveParent,
/*11581*/         OPC_MoveParent,
/*11582*/         OPC_RecordChild1, // #2 = $src2
/*11583*/         OPC_MoveParent,
/*11584*/         OPC_RecordChild1, // #3 = $src1
/*11585*/         OPC_CheckType, MVT::v8i16,
/*11587*/         OPC_EmitConvertToTarget, 1,
/*11589*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11592*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*11600*/         OPC_EmitConvertToTarget, 1,
/*11602*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11605*/         OPC_EmitInteger, MVT::i32, 14, 
/*11608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11611*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11623*/       0, /*End of Scope*/
/*11624*/     /*Scope*/ 59, /*->11684*/
/*11625*/       OPC_RecordChild0, // #0 = $src1
/*11626*/       OPC_MoveChild1,
/*11627*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11630*/       OPC_MoveChild0,
/*11631*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11634*/       OPC_RecordChild0, // #1 = $src3
/*11635*/       OPC_CheckChild0Type, MVT::v4i32,
/*11637*/       OPC_RecordChild1, // #2 = $lane
/*11638*/       OPC_MoveChild1,
/*11639*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11642*/       OPC_MoveParent,
/*11643*/       OPC_MoveParent,
/*11644*/       OPC_RecordChild1, // #3 = $src2
/*11645*/       OPC_MoveParent,
/*11646*/       OPC_CheckType, MVT::v4i32,
/*11648*/       OPC_EmitConvertToTarget, 2,
/*11650*/       OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11653*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*11661*/       OPC_EmitConvertToTarget, 2,
/*11663*/       OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11666*/       OPC_EmitInteger, MVT::i32, 14, 
/*11669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11672*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11684*/     /*Scope*/ 118, /*->11803*/
/*11685*/       OPC_MoveChild0,
/*11686*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11689*/       OPC_Scope, 55, /*->11746*/ // 2 children in Scope
/*11691*/         OPC_RecordChild0, // #0 = $src2
/*11692*/         OPC_MoveChild1,
/*11693*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11696*/         OPC_RecordChild0, // #1 = $src3
/*11697*/         OPC_CheckChild0Type, MVT::v4i32,
/*11699*/         OPC_RecordChild1, // #2 = $lane
/*11700*/         OPC_MoveChild1,
/*11701*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11704*/         OPC_MoveParent,
/*11705*/         OPC_MoveParent,
/*11706*/         OPC_MoveParent,
/*11707*/         OPC_RecordChild1, // #3 = $src1
/*11708*/         OPC_CheckType, MVT::v4i32,
/*11710*/         OPC_EmitConvertToTarget, 2,
/*11712*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11715*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*11723*/         OPC_EmitConvertToTarget, 2,
/*11725*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11728*/         OPC_EmitInteger, MVT::i32, 14, 
/*11731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11734*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11746*/       /*Scope*/ 55, /*->11802*/
/*11747*/         OPC_MoveChild0,
/*11748*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11751*/         OPC_RecordChild0, // #0 = $src3
/*11752*/         OPC_CheckChild0Type, MVT::v4i32,
/*11754*/         OPC_RecordChild1, // #1 = $lane
/*11755*/         OPC_MoveChild1,
/*11756*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11759*/         OPC_MoveParent,
/*11760*/         OPC_MoveParent,
/*11761*/         OPC_RecordChild1, // #2 = $src2
/*11762*/         OPC_MoveParent,
/*11763*/         OPC_RecordChild1, // #3 = $src1
/*11764*/         OPC_CheckType, MVT::v4i32,
/*11766*/         OPC_EmitConvertToTarget, 1,
/*11768*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11771*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*11779*/         OPC_EmitConvertToTarget, 1,
/*11781*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11784*/         OPC_EmitInteger, MVT::i32, 14, 
/*11787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11790*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11802*/       0, /*End of Scope*/
/*11803*/     /*Scope*/ 103|128,2/*359*/, /*->12164*/
/*11805*/       OPC_RecordChild0, // #0 = $src1
/*11806*/       OPC_MoveChild1,
/*11807*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*11810*/       OPC_Scope, 46|128,1/*174*/, /*->11987*/ // 2 children in Scope
/*11813*/         OPC_CheckChild0Integer, 30|128,4/*542*/, 
/*11816*/         OPC_RecordChild1, // #1 = $Vn
/*11817*/         OPC_Scope, 27, /*->11846*/ // 6 children in Scope
/*11819*/           OPC_CheckChild1Type, MVT::v8i8,
/*11821*/           OPC_RecordChild2, // #2 = $Vm
/*11822*/           OPC_CheckChild2Type, MVT::v8i8,
/*11824*/           OPC_MoveParent,
/*11825*/           OPC_CheckType, MVT::v8i8,
/*11827*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11829*/           OPC_EmitInteger, MVT::i32, 14, 
/*11832*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11835*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 542:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*11846*/         /*Scope*/ 27, /*->11874*/
/*11847*/           OPC_CheckChild1Type, MVT::v4i16,
/*11849*/           OPC_RecordChild2, // #2 = $Vm
/*11850*/           OPC_CheckChild2Type, MVT::v4i16,
/*11852*/           OPC_MoveParent,
/*11853*/           OPC_CheckType, MVT::v4i16,
/*11855*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11857*/           OPC_EmitInteger, MVT::i32, 14, 
/*11860*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11863*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 542:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*11874*/         /*Scope*/ 27, /*->11902*/
/*11875*/           OPC_CheckChild1Type, MVT::v2i32,
/*11877*/           OPC_RecordChild2, // #2 = $Vm
/*11878*/           OPC_CheckChild2Type, MVT::v2i32,
/*11880*/           OPC_MoveParent,
/*11881*/           OPC_CheckType, MVT::v2i32,
/*11883*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11885*/           OPC_EmitInteger, MVT::i32, 14, 
/*11888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11891*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 542:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11902*/         /*Scope*/ 27, /*->11930*/
/*11903*/           OPC_CheckChild1Type, MVT::v16i8,
/*11905*/           OPC_RecordChild2, // #2 = $Vm
/*11906*/           OPC_CheckChild2Type, MVT::v16i8,
/*11908*/           OPC_MoveParent,
/*11909*/           OPC_CheckType, MVT::v16i8,
/*11911*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11913*/           OPC_EmitInteger, MVT::i32, 14, 
/*11916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11919*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 542:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*11930*/         /*Scope*/ 27, /*->11958*/
/*11931*/           OPC_CheckChild1Type, MVT::v8i16,
/*11933*/           OPC_RecordChild2, // #2 = $Vm
/*11934*/           OPC_CheckChild2Type, MVT::v8i16,
/*11936*/           OPC_MoveParent,
/*11937*/           OPC_CheckType, MVT::v8i16,
/*11939*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11941*/           OPC_EmitInteger, MVT::i32, 14, 
/*11944*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11947*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 542:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*11958*/         /*Scope*/ 27, /*->11986*/
/*11959*/           OPC_CheckChild1Type, MVT::v4i32,
/*11961*/           OPC_RecordChild2, // #2 = $Vm
/*11962*/           OPC_CheckChild2Type, MVT::v4i32,
/*11964*/           OPC_MoveParent,
/*11965*/           OPC_CheckType, MVT::v4i32,
/*11967*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11969*/           OPC_EmitInteger, MVT::i32, 14, 
/*11972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11975*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 542:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11986*/         0, /*End of Scope*/
/*11987*/       /*Scope*/ 46|128,1/*174*/, /*->12163*/
/*11989*/         OPC_CheckChild0Integer, 31|128,4/*543*/, 
/*11992*/         OPC_RecordChild1, // #1 = $Vn
/*11993*/         OPC_Scope, 27, /*->12022*/ // 6 children in Scope
/*11995*/           OPC_CheckChild1Type, MVT::v8i8,
/*11997*/           OPC_RecordChild2, // #2 = $Vm
/*11998*/           OPC_CheckChild2Type, MVT::v8i8,
/*12000*/           OPC_MoveParent,
/*12001*/           OPC_CheckType, MVT::v8i8,
/*12003*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12005*/           OPC_EmitInteger, MVT::i32, 14, 
/*12008*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12011*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 543:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12022*/         /*Scope*/ 27, /*->12050*/
/*12023*/           OPC_CheckChild1Type, MVT::v4i16,
/*12025*/           OPC_RecordChild2, // #2 = $Vm
/*12026*/           OPC_CheckChild2Type, MVT::v4i16,
/*12028*/           OPC_MoveParent,
/*12029*/           OPC_CheckType, MVT::v4i16,
/*12031*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12033*/           OPC_EmitInteger, MVT::i32, 14, 
/*12036*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12039*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 543:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12050*/         /*Scope*/ 27, /*->12078*/
/*12051*/           OPC_CheckChild1Type, MVT::v2i32,
/*12053*/           OPC_RecordChild2, // #2 = $Vm
/*12054*/           OPC_CheckChild2Type, MVT::v2i32,
/*12056*/           OPC_MoveParent,
/*12057*/           OPC_CheckType, MVT::v2i32,
/*12059*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12061*/           OPC_EmitInteger, MVT::i32, 14, 
/*12064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12067*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 543:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12078*/         /*Scope*/ 27, /*->12106*/
/*12079*/           OPC_CheckChild1Type, MVT::v16i8,
/*12081*/           OPC_RecordChild2, // #2 = $Vm
/*12082*/           OPC_CheckChild2Type, MVT::v16i8,
/*12084*/           OPC_MoveParent,
/*12085*/           OPC_CheckType, MVT::v16i8,
/*12087*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12089*/           OPC_EmitInteger, MVT::i32, 14, 
/*12092*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12095*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 543:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12106*/         /*Scope*/ 27, /*->12134*/
/*12107*/           OPC_CheckChild1Type, MVT::v8i16,
/*12109*/           OPC_RecordChild2, // #2 = $Vm
/*12110*/           OPC_CheckChild2Type, MVT::v8i16,
/*12112*/           OPC_MoveParent,
/*12113*/           OPC_CheckType, MVT::v8i16,
/*12115*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12117*/           OPC_EmitInteger, MVT::i32, 14, 
/*12120*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12123*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 543:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12134*/         /*Scope*/ 27, /*->12162*/
/*12135*/           OPC_CheckChild1Type, MVT::v4i32,
/*12137*/           OPC_RecordChild2, // #2 = $Vm
/*12138*/           OPC_CheckChild2Type, MVT::v4i32,
/*12140*/           OPC_MoveParent,
/*12141*/           OPC_CheckType, MVT::v4i32,
/*12143*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12145*/           OPC_EmitInteger, MVT::i32, 14, 
/*12148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12151*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 543:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12162*/         0, /*End of Scope*/
/*12163*/       0, /*End of Scope*/
/*12164*/     /*Scope*/ 65|128,4/*577*/, /*->12743*/
/*12166*/       OPC_MoveChild0,
/*12167*/       OPC_SwitchOpcode /*3 cases */, 110|128,2/*366*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->12538
/*12172*/         OPC_Scope, 52|128,1/*180*/, /*->12355*/ // 2 children in Scope
/*12175*/           OPC_CheckChild0Integer, 30|128,4/*542*/, 
/*12178*/           OPC_RecordChild1, // #0 = $Vn
/*12179*/           OPC_Scope, 28, /*->12209*/ // 6 children in Scope
/*12181*/             OPC_CheckChild1Type, MVT::v8i8,
/*12183*/             OPC_RecordChild2, // #1 = $Vm
/*12184*/             OPC_CheckChild2Type, MVT::v8i8,
/*12186*/             OPC_MoveParent,
/*12187*/             OPC_RecordChild1, // #2 = $src1
/*12188*/             OPC_CheckType, MVT::v8i8,
/*12190*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12192*/             OPC_EmitInteger, MVT::i32, 14, 
/*12195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12198*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 542:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12209*/           /*Scope*/ 28, /*->12238*/
/*12210*/             OPC_CheckChild1Type, MVT::v4i16,
/*12212*/             OPC_RecordChild2, // #1 = $Vm
/*12213*/             OPC_CheckChild2Type, MVT::v4i16,
/*12215*/             OPC_MoveParent,
/*12216*/             OPC_RecordChild1, // #2 = $src1
/*12217*/             OPC_CheckType, MVT::v4i16,
/*12219*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12221*/             OPC_EmitInteger, MVT::i32, 14, 
/*12224*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12227*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 542:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12238*/           /*Scope*/ 28, /*->12267*/
/*12239*/             OPC_CheckChild1Type, MVT::v2i32,
/*12241*/             OPC_RecordChild2, // #1 = $Vm
/*12242*/             OPC_CheckChild2Type, MVT::v2i32,
/*12244*/             OPC_MoveParent,
/*12245*/             OPC_RecordChild1, // #2 = $src1
/*12246*/             OPC_CheckType, MVT::v2i32,
/*12248*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12250*/             OPC_EmitInteger, MVT::i32, 14, 
/*12253*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12256*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 542:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12267*/           /*Scope*/ 28, /*->12296*/
/*12268*/             OPC_CheckChild1Type, MVT::v16i8,
/*12270*/             OPC_RecordChild2, // #1 = $Vm
/*12271*/             OPC_CheckChild2Type, MVT::v16i8,
/*12273*/             OPC_MoveParent,
/*12274*/             OPC_RecordChild1, // #2 = $src1
/*12275*/             OPC_CheckType, MVT::v16i8,
/*12277*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12279*/             OPC_EmitInteger, MVT::i32, 14, 
/*12282*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12285*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 542:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12296*/           /*Scope*/ 28, /*->12325*/
/*12297*/             OPC_CheckChild1Type, MVT::v8i16,
/*12299*/             OPC_RecordChild2, // #1 = $Vm
/*12300*/             OPC_CheckChild2Type, MVT::v8i16,
/*12302*/             OPC_MoveParent,
/*12303*/             OPC_RecordChild1, // #2 = $src1
/*12304*/             OPC_CheckType, MVT::v8i16,
/*12306*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12308*/             OPC_EmitInteger, MVT::i32, 14, 
/*12311*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12314*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 542:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12325*/           /*Scope*/ 28, /*->12354*/
/*12326*/             OPC_CheckChild1Type, MVT::v4i32,
/*12328*/             OPC_RecordChild2, // #1 = $Vm
/*12329*/             OPC_CheckChild2Type, MVT::v4i32,
/*12331*/             OPC_MoveParent,
/*12332*/             OPC_RecordChild1, // #2 = $src1
/*12333*/             OPC_CheckType, MVT::v4i32,
/*12335*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12337*/             OPC_EmitInteger, MVT::i32, 14, 
/*12340*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12343*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 542:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12354*/           0, /*End of Scope*/
/*12355*/         /*Scope*/ 52|128,1/*180*/, /*->12537*/
/*12357*/           OPC_CheckChild0Integer, 31|128,4/*543*/, 
/*12360*/           OPC_RecordChild1, // #0 = $Vn
/*12361*/           OPC_Scope, 28, /*->12391*/ // 6 children in Scope
/*12363*/             OPC_CheckChild1Type, MVT::v8i8,
/*12365*/             OPC_RecordChild2, // #1 = $Vm
/*12366*/             OPC_CheckChild2Type, MVT::v8i8,
/*12368*/             OPC_MoveParent,
/*12369*/             OPC_RecordChild1, // #2 = $src1
/*12370*/             OPC_CheckType, MVT::v8i8,
/*12372*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12374*/             OPC_EmitInteger, MVT::i32, 14, 
/*12377*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12380*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 543:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12391*/           /*Scope*/ 28, /*->12420*/
/*12392*/             OPC_CheckChild1Type, MVT::v4i16,
/*12394*/             OPC_RecordChild2, // #1 = $Vm
/*12395*/             OPC_CheckChild2Type, MVT::v4i16,
/*12397*/             OPC_MoveParent,
/*12398*/             OPC_RecordChild1, // #2 = $src1
/*12399*/             OPC_CheckType, MVT::v4i16,
/*12401*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12403*/             OPC_EmitInteger, MVT::i32, 14, 
/*12406*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12409*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 543:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12420*/           /*Scope*/ 28, /*->12449*/
/*12421*/             OPC_CheckChild1Type, MVT::v2i32,
/*12423*/             OPC_RecordChild2, // #1 = $Vm
/*12424*/             OPC_CheckChild2Type, MVT::v2i32,
/*12426*/             OPC_MoveParent,
/*12427*/             OPC_RecordChild1, // #2 = $src1
/*12428*/             OPC_CheckType, MVT::v2i32,
/*12430*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12432*/             OPC_EmitInteger, MVT::i32, 14, 
/*12435*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12438*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 543:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12449*/           /*Scope*/ 28, /*->12478*/
/*12450*/             OPC_CheckChild1Type, MVT::v16i8,
/*12452*/             OPC_RecordChild2, // #1 = $Vm
/*12453*/             OPC_CheckChild2Type, MVT::v16i8,
/*12455*/             OPC_MoveParent,
/*12456*/             OPC_RecordChild1, // #2 = $src1
/*12457*/             OPC_CheckType, MVT::v16i8,
/*12459*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12461*/             OPC_EmitInteger, MVT::i32, 14, 
/*12464*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12467*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 543:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12478*/           /*Scope*/ 28, /*->12507*/
/*12479*/             OPC_CheckChild1Type, MVT::v8i16,
/*12481*/             OPC_RecordChild2, // #1 = $Vm
/*12482*/             OPC_CheckChild2Type, MVT::v8i16,
/*12484*/             OPC_MoveParent,
/*12485*/             OPC_RecordChild1, // #2 = $src1
/*12486*/             OPC_CheckType, MVT::v8i16,
/*12488*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12490*/             OPC_EmitInteger, MVT::i32, 14, 
/*12493*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12496*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 543:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12507*/           /*Scope*/ 28, /*->12536*/
/*12508*/             OPC_CheckChild1Type, MVT::v4i32,
/*12510*/             OPC_RecordChild2, // #1 = $Vm
/*12511*/             OPC_CheckChild2Type, MVT::v4i32,
/*12513*/             OPC_MoveParent,
/*12514*/             OPC_RecordChild1, // #2 = $src1
/*12515*/             OPC_CheckType, MVT::v4i32,
/*12517*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12519*/             OPC_EmitInteger, MVT::i32, 14, 
/*12522*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12525*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 543:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12536*/           0, /*End of Scope*/
/*12537*/         0, /*End of Scope*/
/*12538*/       /*SwitchOpcode*/ 99, TARGET_VAL(ISD::SIGN_EXTEND),// ->12640
/*12541*/         OPC_RecordChild0, // #0 = $Vn
/*12542*/         OPC_Scope, 31, /*->12575*/ // 3 children in Scope
/*12544*/           OPC_CheckChild0Type, MVT::v8i8,
/*12546*/           OPC_MoveParent,
/*12547*/           OPC_MoveChild1,
/*12548*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*12551*/           OPC_RecordChild0, // #1 = $Vm
/*12552*/           OPC_CheckChild0Type, MVT::v8i8,
/*12554*/           OPC_MoveParent,
/*12555*/           OPC_CheckType, MVT::v8i16,
/*12557*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12559*/           OPC_EmitInteger, MVT::i32, 14, 
/*12562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12565*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12575*/         /*Scope*/ 31, /*->12607*/
/*12576*/           OPC_CheckChild0Type, MVT::v4i16,
/*12578*/           OPC_MoveParent,
/*12579*/           OPC_MoveChild1,
/*12580*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*12583*/           OPC_RecordChild0, // #1 = $Vm
/*12584*/           OPC_CheckChild0Type, MVT::v4i16,
/*12586*/           OPC_MoveParent,
/*12587*/           OPC_CheckType, MVT::v4i32,
/*12589*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12591*/           OPC_EmitInteger, MVT::i32, 14, 
/*12594*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12597*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12607*/         /*Scope*/ 31, /*->12639*/
/*12608*/           OPC_CheckChild0Type, MVT::v2i32,
/*12610*/           OPC_MoveParent,
/*12611*/           OPC_MoveChild1,
/*12612*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*12615*/           OPC_RecordChild0, // #1 = $Vm
/*12616*/           OPC_CheckChild0Type, MVT::v2i32,
/*12618*/           OPC_MoveParent,
/*12619*/           OPC_CheckType, MVT::v2i64,
/*12621*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12623*/           OPC_EmitInteger, MVT::i32, 14, 
/*12626*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12629*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12639*/         0, /*End of Scope*/
/*12640*/       /*SwitchOpcode*/ 99, TARGET_VAL(ISD::ZERO_EXTEND),// ->12742
/*12643*/         OPC_RecordChild0, // #0 = $Vn
/*12644*/         OPC_Scope, 31, /*->12677*/ // 3 children in Scope
/*12646*/           OPC_CheckChild0Type, MVT::v8i8,
/*12648*/           OPC_MoveParent,
/*12649*/           OPC_MoveChild1,
/*12650*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*12653*/           OPC_RecordChild0, // #1 = $Vm
/*12654*/           OPC_CheckChild0Type, MVT::v8i8,
/*12656*/           OPC_MoveParent,
/*12657*/           OPC_CheckType, MVT::v8i16,
/*12659*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12661*/           OPC_EmitInteger, MVT::i32, 14, 
/*12664*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12667*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12677*/         /*Scope*/ 31, /*->12709*/
/*12678*/           OPC_CheckChild0Type, MVT::v4i16,
/*12680*/           OPC_MoveParent,
/*12681*/           OPC_MoveChild1,
/*12682*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*12685*/           OPC_RecordChild0, // #1 = $Vm
/*12686*/           OPC_CheckChild0Type, MVT::v4i16,
/*12688*/           OPC_MoveParent,
/*12689*/           OPC_CheckType, MVT::v4i32,
/*12691*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12693*/           OPC_EmitInteger, MVT::i32, 14, 
/*12696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12699*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12709*/         /*Scope*/ 31, /*->12741*/
/*12710*/           OPC_CheckChild0Type, MVT::v2i32,
/*12712*/           OPC_MoveParent,
/*12713*/           OPC_MoveChild1,
/*12714*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*12717*/           OPC_RecordChild0, // #1 = $Vm
/*12718*/           OPC_CheckChild0Type, MVT::v2i32,
/*12720*/           OPC_MoveParent,
/*12721*/           OPC_CheckType, MVT::v2i64,
/*12723*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12725*/           OPC_EmitInteger, MVT::i32, 14, 
/*12728*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12731*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12741*/         0, /*End of Scope*/
/*12742*/       0, // EndSwitchOpcode
/*12743*/     /*Scope*/ 28|128,6/*796*/, /*->13541*/
/*12745*/       OPC_RecordChild0, // #0 = $src1
/*12746*/       OPC_MoveChild1,
/*12747*/       OPC_SwitchOpcode /*4 cases */, 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->12946
/*12752*/         OPC_RecordChild0, // #1 = $Vm
/*12753*/         OPC_RecordChild1, // #2 = $SIMM
/*12754*/         OPC_MoveChild1,
/*12755*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12758*/         OPC_MoveParent,
/*12759*/         OPC_MoveParent,
/*12760*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->12784
/*12763*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12765*/           OPC_EmitConvertToTarget, 2,
/*12767*/           OPC_EmitInteger, MVT::i32, 14, 
/*12770*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12773*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*12784*/         /*SwitchType*/ 21, MVT::v4i16,// ->12807
/*12786*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12788*/           OPC_EmitConvertToTarget, 2,
/*12790*/           OPC_EmitInteger, MVT::i32, 14, 
/*12793*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12796*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*12807*/         /*SwitchType*/ 21, MVT::v2i32,// ->12830
/*12809*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12811*/           OPC_EmitConvertToTarget, 2,
/*12813*/           OPC_EmitInteger, MVT::i32, 14, 
/*12816*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12819*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*12830*/         /*SwitchType*/ 21, MVT::v1i64,// ->12853
/*12832*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12834*/           OPC_EmitConvertToTarget, 2,
/*12836*/           OPC_EmitInteger, MVT::i32, 14, 
/*12839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12842*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*12853*/         /*SwitchType*/ 21, MVT::v16i8,// ->12876
/*12855*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12857*/           OPC_EmitConvertToTarget, 2,
/*12859*/           OPC_EmitInteger, MVT::i32, 14, 
/*12862*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12865*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*12876*/         /*SwitchType*/ 21, MVT::v8i16,// ->12899
/*12878*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12880*/           OPC_EmitConvertToTarget, 2,
/*12882*/           OPC_EmitInteger, MVT::i32, 14, 
/*12885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12888*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*12899*/         /*SwitchType*/ 21, MVT::v4i32,// ->12922
/*12901*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12903*/           OPC_EmitConvertToTarget, 2,
/*12905*/           OPC_EmitInteger, MVT::i32, 14, 
/*12908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12911*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*12922*/         /*SwitchType*/ 21, MVT::v2i64,// ->12945
/*12924*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12926*/           OPC_EmitConvertToTarget, 2,
/*12928*/           OPC_EmitInteger, MVT::i32, 14, 
/*12931*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12934*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*12945*/         0, // EndSwitchType
/*12946*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->13144
/*12950*/         OPC_RecordChild0, // #1 = $Vm
/*12951*/         OPC_RecordChild1, // #2 = $SIMM
/*12952*/         OPC_MoveChild1,
/*12953*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12956*/         OPC_MoveParent,
/*12957*/         OPC_MoveParent,
/*12958*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->12982
/*12961*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12963*/           OPC_EmitConvertToTarget, 2,
/*12965*/           OPC_EmitInteger, MVT::i32, 14, 
/*12968*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12971*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*12982*/         /*SwitchType*/ 21, MVT::v4i16,// ->13005
/*12984*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12986*/           OPC_EmitConvertToTarget, 2,
/*12988*/           OPC_EmitInteger, MVT::i32, 14, 
/*12991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12994*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13005*/         /*SwitchType*/ 21, MVT::v2i32,// ->13028
/*13007*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13009*/           OPC_EmitConvertToTarget, 2,
/*13011*/           OPC_EmitInteger, MVT::i32, 14, 
/*13014*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13017*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13028*/         /*SwitchType*/ 21, MVT::v1i64,// ->13051
/*13030*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13032*/           OPC_EmitConvertToTarget, 2,
/*13034*/           OPC_EmitInteger, MVT::i32, 14, 
/*13037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13040*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13051*/         /*SwitchType*/ 21, MVT::v16i8,// ->13074
/*13053*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13055*/           OPC_EmitConvertToTarget, 2,
/*13057*/           OPC_EmitInteger, MVT::i32, 14, 
/*13060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13063*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13074*/         /*SwitchType*/ 21, MVT::v8i16,// ->13097
/*13076*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13078*/           OPC_EmitConvertToTarget, 2,
/*13080*/           OPC_EmitInteger, MVT::i32, 14, 
/*13083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13086*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13097*/         /*SwitchType*/ 21, MVT::v4i32,// ->13120
/*13099*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13101*/           OPC_EmitConvertToTarget, 2,
/*13103*/           OPC_EmitInteger, MVT::i32, 14, 
/*13106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13109*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13120*/         /*SwitchType*/ 21, MVT::v2i64,// ->13143
/*13122*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13124*/           OPC_EmitConvertToTarget, 2,
/*13126*/           OPC_EmitInteger, MVT::i32, 14, 
/*13129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13132*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13143*/         0, // EndSwitchType
/*13144*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->13342
/*13148*/         OPC_RecordChild0, // #1 = $Vm
/*13149*/         OPC_RecordChild1, // #2 = $SIMM
/*13150*/         OPC_MoveChild1,
/*13151*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13154*/         OPC_MoveParent,
/*13155*/         OPC_MoveParent,
/*13156*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13180
/*13159*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13161*/           OPC_EmitConvertToTarget, 2,
/*13163*/           OPC_EmitInteger, MVT::i32, 14, 
/*13166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13169*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13180*/         /*SwitchType*/ 21, MVT::v4i16,// ->13203
/*13182*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13184*/           OPC_EmitConvertToTarget, 2,
/*13186*/           OPC_EmitInteger, MVT::i32, 14, 
/*13189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13192*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13203*/         /*SwitchType*/ 21, MVT::v2i32,// ->13226
/*13205*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13207*/           OPC_EmitConvertToTarget, 2,
/*13209*/           OPC_EmitInteger, MVT::i32, 14, 
/*13212*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13215*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13226*/         /*SwitchType*/ 21, MVT::v1i64,// ->13249
/*13228*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13230*/           OPC_EmitConvertToTarget, 2,
/*13232*/           OPC_EmitInteger, MVT::i32, 14, 
/*13235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13238*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13249*/         /*SwitchType*/ 21, MVT::v16i8,// ->13272
/*13251*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13253*/           OPC_EmitConvertToTarget, 2,
/*13255*/           OPC_EmitInteger, MVT::i32, 14, 
/*13258*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13261*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13272*/         /*SwitchType*/ 21, MVT::v8i16,// ->13295
/*13274*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13276*/           OPC_EmitConvertToTarget, 2,
/*13278*/           OPC_EmitInteger, MVT::i32, 14, 
/*13281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13284*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13295*/         /*SwitchType*/ 21, MVT::v4i32,// ->13318
/*13297*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13299*/           OPC_EmitConvertToTarget, 2,
/*13301*/           OPC_EmitInteger, MVT::i32, 14, 
/*13304*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13307*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13318*/         /*SwitchType*/ 21, MVT::v2i64,// ->13341
/*13320*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13322*/           OPC_EmitConvertToTarget, 2,
/*13324*/           OPC_EmitInteger, MVT::i32, 14, 
/*13327*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13330*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13341*/         0, // EndSwitchType
/*13342*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->13540
/*13346*/         OPC_RecordChild0, // #1 = $Vm
/*13347*/         OPC_RecordChild1, // #2 = $SIMM
/*13348*/         OPC_MoveChild1,
/*13349*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13352*/         OPC_MoveParent,
/*13353*/         OPC_MoveParent,
/*13354*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13378
/*13357*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13359*/           OPC_EmitConvertToTarget, 2,
/*13361*/           OPC_EmitInteger, MVT::i32, 14, 
/*13364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13367*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13378*/         /*SwitchType*/ 21, MVT::v4i16,// ->13401
/*13380*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13382*/           OPC_EmitConvertToTarget, 2,
/*13384*/           OPC_EmitInteger, MVT::i32, 14, 
/*13387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13390*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13401*/         /*SwitchType*/ 21, MVT::v2i32,// ->13424
/*13403*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13405*/           OPC_EmitConvertToTarget, 2,
/*13407*/           OPC_EmitInteger, MVT::i32, 14, 
/*13410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13413*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13424*/         /*SwitchType*/ 21, MVT::v1i64,// ->13447
/*13426*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13428*/           OPC_EmitConvertToTarget, 2,
/*13430*/           OPC_EmitInteger, MVT::i32, 14, 
/*13433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13436*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13447*/         /*SwitchType*/ 21, MVT::v16i8,// ->13470
/*13449*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13451*/           OPC_EmitConvertToTarget, 2,
/*13453*/           OPC_EmitInteger, MVT::i32, 14, 
/*13456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13459*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13470*/         /*SwitchType*/ 21, MVT::v8i16,// ->13493
/*13472*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13474*/           OPC_EmitConvertToTarget, 2,
/*13476*/           OPC_EmitInteger, MVT::i32, 14, 
/*13479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13482*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13493*/         /*SwitchType*/ 21, MVT::v4i32,// ->13516
/*13495*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13497*/           OPC_EmitConvertToTarget, 2,
/*13499*/           OPC_EmitInteger, MVT::i32, 14, 
/*13502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13505*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13516*/         /*SwitchType*/ 21, MVT::v2i64,// ->13539
/*13518*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13520*/           OPC_EmitConvertToTarget, 2,
/*13522*/           OPC_EmitInteger, MVT::i32, 14, 
/*13525*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13528*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13539*/         0, // EndSwitchType
/*13540*/       0, // EndSwitchOpcode
/*13541*/     /*Scope*/ 31|128,6/*799*/, /*->14342*/
/*13543*/       OPC_MoveChild0,
/*13544*/       OPC_SwitchOpcode /*4 cases */, 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRs),// ->13744
/*13549*/         OPC_RecordChild0, // #0 = $Vm
/*13550*/         OPC_RecordChild1, // #1 = $SIMM
/*13551*/         OPC_MoveChild1,
/*13552*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13555*/         OPC_MoveParent,
/*13556*/         OPC_MoveParent,
/*13557*/         OPC_RecordChild1, // #2 = $src1
/*13558*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13582
/*13561*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13563*/           OPC_EmitConvertToTarget, 1,
/*13565*/           OPC_EmitInteger, MVT::i32, 14, 
/*13568*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13571*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13582*/         /*SwitchType*/ 21, MVT::v4i16,// ->13605
/*13584*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13586*/           OPC_EmitConvertToTarget, 1,
/*13588*/           OPC_EmitInteger, MVT::i32, 14, 
/*13591*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13594*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13605*/         /*SwitchType*/ 21, MVT::v2i32,// ->13628
/*13607*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13609*/           OPC_EmitConvertToTarget, 1,
/*13611*/           OPC_EmitInteger, MVT::i32, 14, 
/*13614*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13617*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13628*/         /*SwitchType*/ 21, MVT::v1i64,// ->13651
/*13630*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13632*/           OPC_EmitConvertToTarget, 1,
/*13634*/           OPC_EmitInteger, MVT::i32, 14, 
/*13637*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13640*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13651*/         /*SwitchType*/ 21, MVT::v16i8,// ->13674
/*13653*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13655*/           OPC_EmitConvertToTarget, 1,
/*13657*/           OPC_EmitInteger, MVT::i32, 14, 
/*13660*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13663*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13674*/         /*SwitchType*/ 21, MVT::v8i16,// ->13697
/*13676*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13678*/           OPC_EmitConvertToTarget, 1,
/*13680*/           OPC_EmitInteger, MVT::i32, 14, 
/*13683*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13686*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13697*/         /*SwitchType*/ 21, MVT::v4i32,// ->13720
/*13699*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13701*/           OPC_EmitConvertToTarget, 1,
/*13703*/           OPC_EmitInteger, MVT::i32, 14, 
/*13706*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13709*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13720*/         /*SwitchType*/ 21, MVT::v2i64,// ->13743
/*13722*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13724*/           OPC_EmitConvertToTarget, 1,
/*13726*/           OPC_EmitInteger, MVT::i32, 14, 
/*13729*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13732*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13743*/         0, // EndSwitchType
/*13744*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRu),// ->13943
/*13748*/         OPC_RecordChild0, // #0 = $Vm
/*13749*/         OPC_RecordChild1, // #1 = $SIMM
/*13750*/         OPC_MoveChild1,
/*13751*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13754*/         OPC_MoveParent,
/*13755*/         OPC_MoveParent,
/*13756*/         OPC_RecordChild1, // #2 = $src1
/*13757*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13781
/*13760*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13762*/           OPC_EmitConvertToTarget, 1,
/*13764*/           OPC_EmitInteger, MVT::i32, 14, 
/*13767*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13770*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13781*/         /*SwitchType*/ 21, MVT::v4i16,// ->13804
/*13783*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13785*/           OPC_EmitConvertToTarget, 1,
/*13787*/           OPC_EmitInteger, MVT::i32, 14, 
/*13790*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13793*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13804*/         /*SwitchType*/ 21, MVT::v2i32,// ->13827
/*13806*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13808*/           OPC_EmitConvertToTarget, 1,
/*13810*/           OPC_EmitInteger, MVT::i32, 14, 
/*13813*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13816*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13827*/         /*SwitchType*/ 21, MVT::v1i64,// ->13850
/*13829*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13831*/           OPC_EmitConvertToTarget, 1,
/*13833*/           OPC_EmitInteger, MVT::i32, 14, 
/*13836*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13839*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13850*/         /*SwitchType*/ 21, MVT::v16i8,// ->13873
/*13852*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13854*/           OPC_EmitConvertToTarget, 1,
/*13856*/           OPC_EmitInteger, MVT::i32, 14, 
/*13859*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13862*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13873*/         /*SwitchType*/ 21, MVT::v8i16,// ->13896
/*13875*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13877*/           OPC_EmitConvertToTarget, 1,
/*13879*/           OPC_EmitInteger, MVT::i32, 14, 
/*13882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13885*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13896*/         /*SwitchType*/ 21, MVT::v4i32,// ->13919
/*13898*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13900*/           OPC_EmitConvertToTarget, 1,
/*13902*/           OPC_EmitInteger, MVT::i32, 14, 
/*13905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13908*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13919*/         /*SwitchType*/ 21, MVT::v2i64,// ->13942
/*13921*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13923*/           OPC_EmitConvertToTarget, 1,
/*13925*/           OPC_EmitInteger, MVT::i32, 14, 
/*13928*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13931*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13942*/         0, // EndSwitchType
/*13943*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRs),// ->14142
/*13947*/         OPC_RecordChild0, // #0 = $Vm
/*13948*/         OPC_RecordChild1, // #1 = $SIMM
/*13949*/         OPC_MoveChild1,
/*13950*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13953*/         OPC_MoveParent,
/*13954*/         OPC_MoveParent,
/*13955*/         OPC_RecordChild1, // #2 = $src1
/*13956*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13980
/*13959*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13961*/           OPC_EmitConvertToTarget, 1,
/*13963*/           OPC_EmitInteger, MVT::i32, 14, 
/*13966*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13969*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13980*/         /*SwitchType*/ 21, MVT::v4i16,// ->14003
/*13982*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13984*/           OPC_EmitConvertToTarget, 1,
/*13986*/           OPC_EmitInteger, MVT::i32, 14, 
/*13989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13992*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*14003*/         /*SwitchType*/ 21, MVT::v2i32,// ->14026
/*14005*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14007*/           OPC_EmitConvertToTarget, 1,
/*14009*/           OPC_EmitInteger, MVT::i32, 14, 
/*14012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14015*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*14026*/         /*SwitchType*/ 21, MVT::v1i64,// ->14049
/*14028*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14030*/           OPC_EmitConvertToTarget, 1,
/*14032*/           OPC_EmitInteger, MVT::i32, 14, 
/*14035*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14038*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*14049*/         /*SwitchType*/ 21, MVT::v16i8,// ->14072
/*14051*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14053*/           OPC_EmitConvertToTarget, 1,
/*14055*/           OPC_EmitInteger, MVT::i32, 14, 
/*14058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14061*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*14072*/         /*SwitchType*/ 21, MVT::v8i16,// ->14095
/*14074*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14076*/           OPC_EmitConvertToTarget, 1,
/*14078*/           OPC_EmitInteger, MVT::i32, 14, 
/*14081*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14084*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*14095*/         /*SwitchType*/ 21, MVT::v4i32,// ->14118
/*14097*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14099*/           OPC_EmitConvertToTarget, 1,
/*14101*/           OPC_EmitInteger, MVT::i32, 14, 
/*14104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14107*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*14118*/         /*SwitchType*/ 21, MVT::v2i64,// ->14141
/*14120*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14122*/           OPC_EmitConvertToTarget, 1,
/*14124*/           OPC_EmitInteger, MVT::i32, 14, 
/*14127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14130*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*14141*/         0, // EndSwitchType
/*14142*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRu),// ->14341
/*14146*/         OPC_RecordChild0, // #0 = $Vm
/*14147*/         OPC_RecordChild1, // #1 = $SIMM
/*14148*/         OPC_MoveChild1,
/*14149*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*14152*/         OPC_MoveParent,
/*14153*/         OPC_MoveParent,
/*14154*/         OPC_RecordChild1, // #2 = $src1
/*14155*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->14179
/*14158*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14160*/           OPC_EmitConvertToTarget, 1,
/*14162*/           OPC_EmitInteger, MVT::i32, 14, 
/*14165*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14168*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*14179*/         /*SwitchType*/ 21, MVT::v4i16,// ->14202
/*14181*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14183*/           OPC_EmitConvertToTarget, 1,
/*14185*/           OPC_EmitInteger, MVT::i32, 14, 
/*14188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14191*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*14202*/         /*SwitchType*/ 21, MVT::v2i32,// ->14225
/*14204*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14206*/           OPC_EmitConvertToTarget, 1,
/*14208*/           OPC_EmitInteger, MVT::i32, 14, 
/*14211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14214*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*14225*/         /*SwitchType*/ 21, MVT::v1i64,// ->14248
/*14227*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14229*/           OPC_EmitConvertToTarget, 1,
/*14231*/           OPC_EmitInteger, MVT::i32, 14, 
/*14234*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14237*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*14248*/         /*SwitchType*/ 21, MVT::v16i8,// ->14271
/*14250*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14252*/           OPC_EmitConvertToTarget, 1,
/*14254*/           OPC_EmitInteger, MVT::i32, 14, 
/*14257*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14260*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*14271*/         /*SwitchType*/ 21, MVT::v8i16,// ->14294
/*14273*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14275*/           OPC_EmitConvertToTarget, 1,
/*14277*/           OPC_EmitInteger, MVT::i32, 14, 
/*14280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14283*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*14294*/         /*SwitchType*/ 21, MVT::v4i32,// ->14317
/*14296*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14298*/           OPC_EmitConvertToTarget, 1,
/*14300*/           OPC_EmitInteger, MVT::i32, 14, 
/*14303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14306*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*14317*/         /*SwitchType*/ 21, MVT::v2i64,// ->14340
/*14319*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14321*/           OPC_EmitConvertToTarget, 1,
/*14323*/           OPC_EmitInteger, MVT::i32, 14, 
/*14326*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14329*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*14340*/         0, // EndSwitchType
/*14341*/       0, // EndSwitchOpcode
/*14342*/     /*Scope*/ 79|128,3/*463*/, /*->14807*/
/*14344*/       OPC_RecordChild0, // #0 = $Vn
/*14345*/       OPC_MoveChild1,
/*14346*/       OPC_SwitchOpcode /*5 cases */, 75, TARGET_VAL(ISD::SIGN_EXTEND),// ->14425
/*14350*/         OPC_RecordChild0, // #1 = $Vm
/*14351*/         OPC_Scope, 23, /*->14376*/ // 3 children in Scope
/*14353*/           OPC_CheckChild0Type, MVT::v8i8,
/*14355*/           OPC_MoveParent,
/*14356*/           OPC_CheckType, MVT::v8i16,
/*14358*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14360*/           OPC_EmitInteger, MVT::i32, 14, 
/*14363*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14366*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14376*/         /*Scope*/ 23, /*->14400*/
/*14377*/           OPC_CheckChild0Type, MVT::v4i16,
/*14379*/           OPC_MoveParent,
/*14380*/           OPC_CheckType, MVT::v4i32,
/*14382*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14384*/           OPC_EmitInteger, MVT::i32, 14, 
/*14387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14390*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14400*/         /*Scope*/ 23, /*->14424*/
/*14401*/           OPC_CheckChild0Type, MVT::v2i32,
/*14403*/           OPC_MoveParent,
/*14404*/           OPC_CheckType, MVT::v2i64,
/*14406*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14408*/           OPC_EmitInteger, MVT::i32, 14, 
/*14411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14414*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14424*/         0, /*End of Scope*/
/*14425*/       /*SwitchOpcode*/ 75, TARGET_VAL(ISD::ZERO_EXTEND),// ->14503
/*14428*/         OPC_RecordChild0, // #1 = $Vm
/*14429*/         OPC_Scope, 23, /*->14454*/ // 3 children in Scope
/*14431*/           OPC_CheckChild0Type, MVT::v8i8,
/*14433*/           OPC_MoveParent,
/*14434*/           OPC_CheckType, MVT::v8i16,
/*14436*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14438*/           OPC_EmitInteger, MVT::i32, 14, 
/*14441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14444*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14454*/         /*Scope*/ 23, /*->14478*/
/*14455*/           OPC_CheckChild0Type, MVT::v4i16,
/*14457*/           OPC_MoveParent,
/*14458*/           OPC_CheckType, MVT::v4i32,
/*14460*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14462*/           OPC_EmitInteger, MVT::i32, 14, 
/*14465*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14468*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14478*/         /*Scope*/ 23, /*->14502*/
/*14479*/           OPC_CheckChild0Type, MVT::v2i32,
/*14481*/           OPC_MoveParent,
/*14482*/           OPC_CheckType, MVT::v2i64,
/*14484*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14486*/           OPC_EmitInteger, MVT::i32, 14, 
/*14489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14492*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14502*/         0, /*End of Scope*/
/*14503*/       /*SwitchOpcode*/ 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->14638
/*14507*/         OPC_RecordChild0, // #1 = $Vn
/*14508*/         OPC_RecordChild1, // #2 = $Vm
/*14509*/         OPC_MoveParent,
/*14510*/         OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->14532
/*14513*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14515*/           OPC_EmitInteger, MVT::i32, 14, 
/*14518*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14521*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14532*/         /*SwitchType*/ 19, MVT::v4i16,// ->14553
/*14534*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14536*/           OPC_EmitInteger, MVT::i32, 14, 
/*14539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14542*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14553*/         /*SwitchType*/ 19, MVT::v2i32,// ->14574
/*14555*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14557*/           OPC_EmitInteger, MVT::i32, 14, 
/*14560*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14563*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14574*/         /*SwitchType*/ 19, MVT::v16i8,// ->14595
/*14576*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14578*/           OPC_EmitInteger, MVT::i32, 14, 
/*14581*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14584*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*14595*/         /*SwitchType*/ 19, MVT::v8i16,// ->14616
/*14597*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14599*/           OPC_EmitInteger, MVT::i32, 14, 
/*14602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14605*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*14616*/         /*SwitchType*/ 19, MVT::v4i32,// ->14637
/*14618*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14620*/           OPC_EmitInteger, MVT::i32, 14, 
/*14623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14626*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14637*/         0, // EndSwitchType
/*14638*/       /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->14722
/*14641*/         OPC_RecordChild0, // #1 = $Vn
/*14642*/         OPC_Scope, 25, /*->14669*/ // 3 children in Scope
/*14644*/           OPC_CheckChild0Type, MVT::v8i8,
/*14646*/           OPC_RecordChild1, // #2 = $Vm
/*14647*/           OPC_MoveParent,
/*14648*/           OPC_CheckType, MVT::v8i16,
/*14650*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14652*/           OPC_EmitInteger, MVT::i32, 14, 
/*14655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14658*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14669*/         /*Scope*/ 25, /*->14695*/
/*14670*/           OPC_CheckChild0Type, MVT::v4i16,
/*14672*/           OPC_RecordChild1, // #2 = $Vm
/*14673*/           OPC_MoveParent,
/*14674*/           OPC_CheckType, MVT::v4i32,
/*14676*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14678*/           OPC_EmitInteger, MVT::i32, 14, 
/*14681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14684*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14695*/         /*Scope*/ 25, /*->14721*/
/*14696*/           OPC_CheckChild0Type, MVT::v2i32,
/*14698*/           OPC_RecordChild1, // #2 = $Vm
/*14699*/           OPC_MoveParent,
/*14700*/           OPC_CheckType, MVT::v2i64,
/*14702*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14704*/           OPC_EmitInteger, MVT::i32, 14, 
/*14707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14710*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14721*/         0, /*End of Scope*/
/*14722*/       /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->14806
/*14725*/         OPC_RecordChild0, // #1 = $Vn
/*14726*/         OPC_Scope, 25, /*->14753*/ // 3 children in Scope
/*14728*/           OPC_CheckChild0Type, MVT::v8i8,
/*14730*/           OPC_RecordChild1, // #2 = $Vm
/*14731*/           OPC_MoveParent,
/*14732*/           OPC_CheckType, MVT::v8i16,
/*14734*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14736*/           OPC_EmitInteger, MVT::i32, 14, 
/*14739*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14742*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14753*/         /*Scope*/ 25, /*->14779*/
/*14754*/           OPC_CheckChild0Type, MVT::v4i16,
/*14756*/           OPC_RecordChild1, // #2 = $Vm
/*14757*/           OPC_MoveParent,
/*14758*/           OPC_CheckType, MVT::v4i32,
/*14760*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14762*/           OPC_EmitInteger, MVT::i32, 14, 
/*14765*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14768*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14779*/         /*Scope*/ 25, /*->14805*/
/*14780*/           OPC_CheckChild0Type, MVT::v2i32,
/*14782*/           OPC_RecordChild1, // #2 = $Vm
/*14783*/           OPC_MoveParent,
/*14784*/           OPC_CheckType, MVT::v2i64,
/*14786*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14788*/           OPC_EmitInteger, MVT::i32, 14, 
/*14791*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14794*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14805*/         0, /*End of Scope*/
/*14806*/       0, // EndSwitchOpcode
/*14807*/     /*Scope*/ 91|128,3/*475*/, /*->15284*/
/*14809*/       OPC_MoveChild0,
/*14810*/       OPC_SwitchOpcode /*5 cases */, 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->14892
/*14814*/         OPC_RecordChild0, // #0 = $Vm
/*14815*/         OPC_Scope, 24, /*->14841*/ // 3 children in Scope
/*14817*/           OPC_CheckChild0Type, MVT::v8i8,
/*14819*/           OPC_MoveParent,
/*14820*/           OPC_RecordChild1, // #1 = $Vn
/*14821*/           OPC_CheckType, MVT::v8i16,
/*14823*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14825*/           OPC_EmitInteger, MVT::i32, 14, 
/*14828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14831*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14841*/         /*Scope*/ 24, /*->14866*/
/*14842*/           OPC_CheckChild0Type, MVT::v4i16,
/*14844*/           OPC_MoveParent,
/*14845*/           OPC_RecordChild1, // #1 = $Vn
/*14846*/           OPC_CheckType, MVT::v4i32,
/*14848*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14850*/           OPC_EmitInteger, MVT::i32, 14, 
/*14853*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14856*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14866*/         /*Scope*/ 24, /*->14891*/
/*14867*/           OPC_CheckChild0Type, MVT::v2i32,
/*14869*/           OPC_MoveParent,
/*14870*/           OPC_RecordChild1, // #1 = $Vn
/*14871*/           OPC_CheckType, MVT::v2i64,
/*14873*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14875*/           OPC_EmitInteger, MVT::i32, 14, 
/*14878*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14881*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14891*/         0, /*End of Scope*/
/*14892*/       /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->14973
/*14895*/         OPC_RecordChild0, // #0 = $Vm
/*14896*/         OPC_Scope, 24, /*->14922*/ // 3 children in Scope
/*14898*/           OPC_CheckChild0Type, MVT::v8i8,
/*14900*/           OPC_MoveParent,
/*14901*/           OPC_RecordChild1, // #1 = $Vn
/*14902*/           OPC_CheckType, MVT::v8i16,
/*14904*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14906*/           OPC_EmitInteger, MVT::i32, 14, 
/*14909*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14912*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14922*/         /*Scope*/ 24, /*->14947*/
/*14923*/           OPC_CheckChild0Type, MVT::v4i16,
/*14925*/           OPC_MoveParent,
/*14926*/           OPC_RecordChild1, // #1 = $Vn
/*14927*/           OPC_CheckType, MVT::v4i32,
/*14929*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14931*/           OPC_EmitInteger, MVT::i32, 14, 
/*14934*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14937*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14947*/         /*Scope*/ 24, /*->14972*/
/*14948*/           OPC_CheckChild0Type, MVT::v2i32,
/*14950*/           OPC_MoveParent,
/*14951*/           OPC_RecordChild1, // #1 = $Vn
/*14952*/           OPC_CheckType, MVT::v2i64,
/*14954*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14956*/           OPC_EmitInteger, MVT::i32, 14, 
/*14959*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14962*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14972*/         0, /*End of Scope*/
/*14973*/       /*SwitchOpcode*/ 4|128,1/*132*/, TARGET_VAL(ISD::MUL),// ->15109
/*14977*/         OPC_RecordChild0, // #0 = $Vn
/*14978*/         OPC_RecordChild1, // #1 = $Vm
/*14979*/         OPC_MoveParent,
/*14980*/         OPC_RecordChild1, // #2 = $src1
/*14981*/         OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->15003
/*14984*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14986*/           OPC_EmitInteger, MVT::i32, 14, 
/*14989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14992*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15003*/         /*SwitchType*/ 19, MVT::v4i16,// ->15024
/*15005*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15007*/           OPC_EmitInteger, MVT::i32, 14, 
/*15010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15013*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15024*/         /*SwitchType*/ 19, MVT::v2i32,// ->15045
/*15026*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15028*/           OPC_EmitInteger, MVT::i32, 14, 
/*15031*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15034*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15045*/         /*SwitchType*/ 19, MVT::v16i8,// ->15066
/*15047*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15049*/           OPC_EmitInteger, MVT::i32, 14, 
/*15052*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15055*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*15066*/         /*SwitchType*/ 19, MVT::v8i16,// ->15087
/*15068*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15070*/           OPC_EmitInteger, MVT::i32, 14, 
/*15073*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15076*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*15087*/         /*SwitchType*/ 19, MVT::v4i32,// ->15108
/*15089*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15091*/           OPC_EmitInteger, MVT::i32, 14, 
/*15094*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15097*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15108*/         0, // EndSwitchType
/*15109*/       /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->15196
/*15112*/         OPC_RecordChild0, // #0 = $Vn
/*15113*/         OPC_Scope, 26, /*->15141*/ // 3 children in Scope
/*15115*/           OPC_CheckChild0Type, MVT::v8i8,
/*15117*/           OPC_RecordChild1, // #1 = $Vm
/*15118*/           OPC_MoveParent,
/*15119*/           OPC_RecordChild1, // #2 = $src1
/*15120*/           OPC_CheckType, MVT::v8i16,
/*15122*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15124*/           OPC_EmitInteger, MVT::i32, 14, 
/*15127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15130*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15141*/         /*Scope*/ 26, /*->15168*/
/*15142*/           OPC_CheckChild0Type, MVT::v4i16,
/*15144*/           OPC_RecordChild1, // #1 = $Vm
/*15145*/           OPC_MoveParent,
/*15146*/           OPC_RecordChild1, // #2 = $src1
/*15147*/           OPC_CheckType, MVT::v4i32,
/*15149*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15151*/           OPC_EmitInteger, MVT::i32, 14, 
/*15154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15157*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15168*/         /*Scope*/ 26, /*->15195*/
/*15169*/           OPC_CheckChild0Type, MVT::v2i32,
/*15171*/           OPC_RecordChild1, // #1 = $Vm
/*15172*/           OPC_MoveParent,
/*15173*/           OPC_RecordChild1, // #2 = $src1
/*15174*/           OPC_CheckType, MVT::v2i64,
/*15176*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15178*/           OPC_EmitInteger, MVT::i32, 14, 
/*15181*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15184*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15195*/         0, /*End of Scope*/
/*15196*/       /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->15283
/*15199*/         OPC_RecordChild0, // #0 = $Vn
/*15200*/         OPC_Scope, 26, /*->15228*/ // 3 children in Scope
/*15202*/           OPC_CheckChild0Type, MVT::v8i8,
/*15204*/           OPC_RecordChild1, // #1 = $Vm
/*15205*/           OPC_MoveParent,
/*15206*/           OPC_RecordChild1, // #2 = $src1
/*15207*/           OPC_CheckType, MVT::v8i16,
/*15209*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15211*/           OPC_EmitInteger, MVT::i32, 14, 
/*15214*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15217*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15228*/         /*Scope*/ 26, /*->15255*/
/*15229*/           OPC_CheckChild0Type, MVT::v4i16,
/*15231*/           OPC_RecordChild1, // #1 = $Vm
/*15232*/           OPC_MoveParent,
/*15233*/           OPC_RecordChild1, // #2 = $src1
/*15234*/           OPC_CheckType, MVT::v4i32,
/*15236*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15238*/           OPC_EmitInteger, MVT::i32, 14, 
/*15241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15244*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15255*/         /*Scope*/ 26, /*->15282*/
/*15256*/           OPC_CheckChild0Type, MVT::v2i32,
/*15258*/           OPC_RecordChild1, // #1 = $Vm
/*15259*/           OPC_MoveParent,
/*15260*/           OPC_RecordChild1, // #2 = $src1
/*15261*/           OPC_CheckType, MVT::v2i64,
/*15263*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15265*/           OPC_EmitInteger, MVT::i32, 14, 
/*15268*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15271*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15282*/         0, /*End of Scope*/
/*15283*/       0, // EndSwitchOpcode
/*15284*/     /*Scope*/ 36|128,1/*164*/, /*->15450*/
/*15286*/       OPC_RecordChild0, // #0 = $Vn
/*15287*/       OPC_RecordChild1, // #1 = $Vm
/*15288*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->15309
/*15291*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15293*/         OPC_EmitInteger, MVT::i32, 14, 
/*15296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15299*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15309*/       /*SwitchType*/ 18, MVT::v4i16,// ->15329
/*15311*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15313*/         OPC_EmitInteger, MVT::i32, 14, 
/*15316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15319*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15329*/       /*SwitchType*/ 18, MVT::v2i32,// ->15349
/*15331*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15333*/         OPC_EmitInteger, MVT::i32, 14, 
/*15336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15339*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15349*/       /*SwitchType*/ 18, MVT::v16i8,// ->15369
/*15351*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15353*/         OPC_EmitInteger, MVT::i32, 14, 
/*15356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15359*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*15369*/       /*SwitchType*/ 18, MVT::v8i16,// ->15389
/*15371*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15373*/         OPC_EmitInteger, MVT::i32, 14, 
/*15376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15379*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*15389*/       /*SwitchType*/ 18, MVT::v4i32,// ->15409
/*15391*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15393*/         OPC_EmitInteger, MVT::i32, 14, 
/*15396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15399*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15409*/       /*SwitchType*/ 18, MVT::v1i64,// ->15429
/*15411*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15413*/         OPC_EmitInteger, MVT::i32, 14, 
/*15416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15419*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15429*/       /*SwitchType*/ 18, MVT::v2i64,// ->15449
/*15431*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15433*/         OPC_EmitInteger, MVT::i32, 14, 
/*15436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15439*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15449*/       0, // EndSwitchType
/*15450*/     0, /*End of Scope*/
/*15451*/   /*SwitchOpcode*/ 32|128,19/*2464*/, TARGET_VAL(ISD::AND),// ->17919
/*15455*/     OPC_Scope, 63, /*->15520*/ // 34 children in Scope
/*15457*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15462*/       OPC_MoveChild0,
/*15463*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*15466*/       OPC_RecordChild0, // #0 = $Src
/*15467*/       OPC_CheckChild1Integer, 8, 
/*15469*/       OPC_CheckChild1Type, MVT::i32,
/*15471*/       OPC_MoveParent,
/*15472*/       OPC_CheckType, MVT::i32,
/*15474*/       OPC_Scope, 21, /*->15497*/ // 2 children in Scope
/*15476*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15478*/         OPC_EmitInteger, MVT::i32, 1, 
/*15481*/         OPC_EmitInteger, MVT::i32, 14, 
/*15484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15487*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*15497*/       /*Scope*/ 21, /*->15519*/
/*15498*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15500*/         OPC_EmitInteger, MVT::i32, 1, 
/*15503*/         OPC_EmitInteger, MVT::i32, 14, 
/*15506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15509*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*15519*/       0, /*End of Scope*/
/*15520*/     /*Scope*/ 44, /*->15565*/
/*15521*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15524*/       OPC_MoveChild0,
/*15525*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15528*/       OPC_RecordChild0, // #0 = $Rm
/*15529*/       OPC_RecordChild1, // #1 = $rot
/*15530*/       OPC_MoveChild1,
/*15531*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15534*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15536*/       OPC_CheckType, MVT::i32,
/*15538*/       OPC_MoveParent,
/*15539*/       OPC_MoveParent,
/*15540*/       OPC_CheckType, MVT::i32,
/*15542*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15544*/       OPC_EmitConvertToTarget, 1,
/*15546*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15549*/       OPC_EmitInteger, MVT::i32, 14, 
/*15552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15555*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15565*/     /*Scope*/ 45, /*->15611*/
/*15566*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15570*/       OPC_MoveChild0,
/*15571*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15574*/       OPC_RecordChild0, // #0 = $Rm
/*15575*/       OPC_RecordChild1, // #1 = $rot
/*15576*/       OPC_MoveChild1,
/*15577*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15580*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15582*/       OPC_CheckType, MVT::i32,
/*15584*/       OPC_MoveParent,
/*15585*/       OPC_MoveParent,
/*15586*/       OPC_CheckType, MVT::i32,
/*15588*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15590*/       OPC_EmitConvertToTarget, 1,
/*15592*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15595*/       OPC_EmitInteger, MVT::i32, 14, 
/*15598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15601*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15611*/     /*Scope*/ 46, /*->15658*/
/*15612*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15617*/       OPC_MoveChild0,
/*15618*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15621*/       OPC_RecordChild0, // #0 = $Rm
/*15622*/       OPC_RecordChild1, // #1 = $rot
/*15623*/       OPC_MoveChild1,
/*15624*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15627*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15629*/       OPC_CheckType, MVT::i32,
/*15631*/       OPC_MoveParent,
/*15632*/       OPC_MoveParent,
/*15633*/       OPC_CheckType, MVT::i32,
/*15635*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15637*/       OPC_EmitConvertToTarget, 1,
/*15639*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15642*/       OPC_EmitInteger, MVT::i32, 14, 
/*15645*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15648*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15658*/     /*Scope*/ 44, /*->15703*/
/*15659*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15662*/       OPC_MoveChild0,
/*15663*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15666*/       OPC_RecordChild0, // #0 = $Rm
/*15667*/       OPC_RecordChild1, // #1 = $rot
/*15668*/       OPC_MoveChild1,
/*15669*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15672*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15674*/       OPC_CheckType, MVT::i32,
/*15676*/       OPC_MoveParent,
/*15677*/       OPC_MoveParent,
/*15678*/       OPC_CheckType, MVT::i32,
/*15680*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*15682*/       OPC_EmitConvertToTarget, 1,
/*15684*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15687*/       OPC_EmitInteger, MVT::i32, 14, 
/*15690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15693*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15703*/     /*Scope*/ 45, /*->15749*/
/*15704*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15708*/       OPC_MoveChild0,
/*15709*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15712*/       OPC_RecordChild0, // #0 = $Rm
/*15713*/       OPC_RecordChild1, // #1 = $rot
/*15714*/       OPC_MoveChild1,
/*15715*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15718*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15720*/       OPC_CheckType, MVT::i32,
/*15722*/       OPC_MoveParent,
/*15723*/       OPC_MoveParent,
/*15724*/       OPC_CheckType, MVT::i32,
/*15726*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*15728*/       OPC_EmitConvertToTarget, 1,
/*15730*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15733*/       OPC_EmitInteger, MVT::i32, 14, 
/*15736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15739*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15749*/     /*Scope*/ 46, /*->15796*/
/*15750*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15755*/       OPC_MoveChild0,
/*15756*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15759*/       OPC_RecordChild0, // #0 = $Rm
/*15760*/       OPC_RecordChild1, // #1 = $rot
/*15761*/       OPC_MoveChild1,
/*15762*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15765*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15767*/       OPC_CheckType, MVT::i32,
/*15769*/       OPC_MoveParent,
/*15770*/       OPC_MoveParent,
/*15771*/       OPC_CheckType, MVT::i32,
/*15773*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15775*/       OPC_EmitConvertToTarget, 1,
/*15777*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15780*/       OPC_EmitInteger, MVT::i32, 14, 
/*15783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15786*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15796*/     /*Scope*/ 27, /*->15824*/
/*15797*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15800*/       OPC_RecordChild0, // #0 = $Src
/*15801*/       OPC_CheckType, MVT::i32,
/*15803*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15805*/       OPC_EmitInteger, MVT::i32, 0, 
/*15808*/       OPC_EmitInteger, MVT::i32, 14, 
/*15811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15814*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*15824*/     /*Scope*/ 28, /*->15853*/
/*15825*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15829*/       OPC_RecordChild0, // #0 = $Src
/*15830*/       OPC_CheckType, MVT::i32,
/*15832*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15834*/       OPC_EmitInteger, MVT::i32, 0, 
/*15837*/       OPC_EmitInteger, MVT::i32, 14, 
/*15840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15843*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*15853*/     /*Scope*/ 29, /*->15883*/
/*15854*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15859*/       OPC_RecordChild0, // #0 = $Src
/*15860*/       OPC_CheckType, MVT::i32,
/*15862*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15864*/       OPC_EmitInteger, MVT::i32, 0, 
/*15867*/       OPC_EmitInteger, MVT::i32, 14, 
/*15870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15873*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*15883*/     /*Scope*/ 27, /*->15911*/
/*15884*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15887*/       OPC_RecordChild0, // #0 = $Rm
/*15888*/       OPC_CheckType, MVT::i32,
/*15890*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*15892*/       OPC_EmitInteger, MVT::i32, 0, 
/*15895*/       OPC_EmitInteger, MVT::i32, 14, 
/*15898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15901*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*15911*/     /*Scope*/ 28, /*->15940*/
/*15912*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15916*/       OPC_RecordChild0, // #0 = $Rm
/*15917*/       OPC_CheckType, MVT::i32,
/*15919*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*15921*/       OPC_EmitInteger, MVT::i32, 0, 
/*15924*/       OPC_EmitInteger, MVT::i32, 14, 
/*15927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15930*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*15940*/     /*Scope*/ 29, /*->15970*/
/*15941*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15946*/       OPC_RecordChild0, // #0 = $Rm
/*15947*/       OPC_CheckType, MVT::i32,
/*15949*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15951*/       OPC_EmitInteger, MVT::i32, 0, 
/*15954*/       OPC_EmitInteger, MVT::i32, 14, 
/*15957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15960*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*15970*/     /*Scope*/ 47, /*->16018*/
/*15971*/       OPC_RecordChild0, // #0 = $Rn
/*15972*/       OPC_MoveChild1,
/*15973*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15976*/       OPC_RecordChild0, // #1 = $shift
/*15977*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15988*/       OPC_MoveParent,
/*15989*/       OPC_CheckType, MVT::i32,
/*15991*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*15993*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*15996*/       OPC_EmitInteger, MVT::i32, 14, 
/*15999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16005*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16018*/     /*Scope*/ 39, /*->16058*/
/*16019*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16022*/       OPC_MoveChild0,
/*16023*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16026*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16027*/       OPC_CheckFoldableChainNode,
/*16028*/       OPC_CheckChild1Integer, 6|128,4/*518*/, 
/*16031*/       OPC_RecordChild2, // #1 = $addr
/*16032*/       OPC_CheckChild2Type, MVT::i32,
/*16034*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*16036*/       OPC_MoveParent,
/*16037*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16039*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16042*/       OPC_EmitMergeInputChains1_0,
/*16043*/       OPC_EmitInteger, MVT::i32, 14, 
/*16046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16049*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 518:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*16058*/     /*Scope*/ 40, /*->16099*/
/*16059*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16063*/       OPC_MoveChild0,
/*16064*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16067*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16068*/       OPC_CheckFoldableChainNode,
/*16069*/       OPC_CheckChild1Integer, 6|128,4/*518*/, 
/*16072*/       OPC_RecordChild2, // #1 = $addr
/*16073*/       OPC_CheckChild2Type, MVT::i32,
/*16075*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*16077*/       OPC_MoveParent,
/*16078*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16080*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16083*/       OPC_EmitMergeInputChains1_0,
/*16084*/       OPC_EmitInteger, MVT::i32, 14, 
/*16087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16090*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 518:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*16099*/     /*Scope*/ 39, /*->16139*/
/*16100*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16103*/       OPC_MoveChild0,
/*16104*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16107*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16108*/       OPC_CheckFoldableChainNode,
/*16109*/       OPC_CheckChild1Integer, 0|128,4/*512*/, 
/*16112*/       OPC_RecordChild2, // #1 = $addr
/*16113*/       OPC_CheckChild2Type, MVT::i32,
/*16115*/       OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*16117*/       OPC_MoveParent,
/*16118*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16120*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16123*/       OPC_EmitMergeInputChains1_0,
/*16124*/       OPC_EmitInteger, MVT::i32, 14, 
/*16127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16130*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 512:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*16139*/     /*Scope*/ 40, /*->16180*/
/*16140*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16144*/       OPC_MoveChild0,
/*16145*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16148*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16149*/       OPC_CheckFoldableChainNode,
/*16150*/       OPC_CheckChild1Integer, 0|128,4/*512*/, 
/*16153*/       OPC_RecordChild2, // #1 = $addr
/*16154*/       OPC_CheckChild2Type, MVT::i32,
/*16156*/       OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*16158*/       OPC_MoveParent,
/*16159*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16161*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16164*/       OPC_EmitMergeInputChains1_0,
/*16165*/       OPC_EmitInteger, MVT::i32, 14, 
/*16168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16171*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 512:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*16180*/     /*Scope*/ 47, /*->16228*/
/*16181*/       OPC_MoveChild0,
/*16182*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16185*/       OPC_RecordChild0, // #0 = $shift
/*16186*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16197*/       OPC_MoveParent,
/*16198*/       OPC_RecordChild1, // #1 = $Rn
/*16199*/       OPC_CheckType, MVT::i32,
/*16201*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16203*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*16206*/       OPC_EmitInteger, MVT::i32, 14, 
/*16209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16215*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16228*/     /*Scope*/ 76, /*->16305*/
/*16229*/       OPC_RecordChild0, // #0 = $Rn
/*16230*/       OPC_MoveChild1,
/*16231*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16234*/       OPC_RecordChild0, // #1 = $shift
/*16235*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16246*/       OPC_MoveParent,
/*16247*/       OPC_CheckType, MVT::i32,
/*16249*/       OPC_Scope, 26, /*->16277*/ // 2 children in Scope
/*16251*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16253*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*16256*/         OPC_EmitInteger, MVT::i32, 14, 
/*16259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16265*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16277*/       /*Scope*/ 26, /*->16304*/
/*16278*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16280*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16283*/         OPC_EmitInteger, MVT::i32, 14, 
/*16286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16292*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16304*/       0, /*End of Scope*/
/*16305*/     /*Scope*/ 76, /*->16382*/
/*16306*/       OPC_MoveChild0,
/*16307*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16310*/       OPC_RecordChild0, // #0 = $shift
/*16311*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16322*/       OPC_MoveParent,
/*16323*/       OPC_RecordChild1, // #1 = $Rn
/*16324*/       OPC_CheckType, MVT::i32,
/*16326*/       OPC_Scope, 26, /*->16354*/ // 2 children in Scope
/*16328*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16330*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*16333*/         OPC_EmitInteger, MVT::i32, 14, 
/*16336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16342*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16354*/       /*Scope*/ 26, /*->16381*/
/*16355*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16357*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16360*/         OPC_EmitInteger, MVT::i32, 14, 
/*16363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16369*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16381*/       0, /*End of Scope*/
/*16382*/     /*Scope*/ 84|128,1/*212*/, /*->16596*/
/*16384*/       OPC_RecordChild0, // #0 = $Rn
/*16385*/       OPC_Scope, 30, /*->16417*/ // 4 children in Scope
/*16387*/         OPC_RecordChild1, // #1 = $shift
/*16388*/         OPC_CheckType, MVT::i32,
/*16390*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16392*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*16395*/         OPC_EmitInteger, MVT::i32, 14, 
/*16398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16404*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16417*/       /*Scope*/ 95, /*->16513*/
/*16418*/         OPC_MoveChild1,
/*16419*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16422*/         OPC_RecordChild0, // #1 = $imm
/*16423*/         OPC_MoveChild0,
/*16424*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16427*/         OPC_Scope, 41, /*->16470*/ // 2 children in Scope
/*16429*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16431*/           OPC_MoveParent,
/*16432*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16443*/           OPC_MoveParent,
/*16444*/           OPC_CheckType, MVT::i32,
/*16446*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16448*/           OPC_EmitConvertToTarget, 1,
/*16450*/           OPC_EmitInteger, MVT::i32, 14, 
/*16453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16459*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16470*/         /*Scope*/ 41, /*->16512*/
/*16471*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16473*/           OPC_MoveParent,
/*16474*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16485*/           OPC_MoveParent,
/*16486*/           OPC_CheckType, MVT::i32,
/*16488*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16490*/           OPC_EmitConvertToTarget, 1,
/*16492*/           OPC_EmitInteger, MVT::i32, 14, 
/*16495*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16498*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16501*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16512*/         0, /*End of Scope*/
/*16513*/       /*Scope*/ 30, /*->16544*/
/*16514*/         OPC_RecordChild1, // #1 = $Rn
/*16515*/         OPC_CheckType, MVT::i32,
/*16517*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16519*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*16522*/         OPC_EmitInteger, MVT::i32, 14, 
/*16525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16544*/       /*Scope*/ 50, /*->16595*/
/*16545*/         OPC_MoveChild1,
/*16546*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16549*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16560*/         OPC_RecordChild1, // #1 = $imm
/*16561*/         OPC_MoveChild1,
/*16562*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16565*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16567*/         OPC_MoveParent,
/*16568*/         OPC_MoveParent,
/*16569*/         OPC_CheckType, MVT::i32,
/*16571*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16573*/         OPC_EmitConvertToTarget, 1,
/*16575*/         OPC_EmitInteger, MVT::i32, 14, 
/*16578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16584*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16595*/       0, /*End of Scope*/
/*16596*/     /*Scope*/ 102, /*->16699*/
/*16597*/       OPC_MoveChild0,
/*16598*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16601*/       OPC_Scope, 47, /*->16650*/ // 2 children in Scope
/*16603*/         OPC_RecordChild0, // #0 = $imm
/*16604*/         OPC_MoveChild0,
/*16605*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16608*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16610*/         OPC_MoveParent,
/*16611*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16622*/         OPC_MoveParent,
/*16623*/         OPC_RecordChild1, // #1 = $Rn
/*16624*/         OPC_CheckType, MVT::i32,
/*16626*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16628*/         OPC_EmitConvertToTarget, 0,
/*16630*/         OPC_EmitInteger, MVT::i32, 14, 
/*16633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16639*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16650*/       /*Scope*/ 47, /*->16698*/
/*16651*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16662*/         OPC_RecordChild1, // #0 = $imm
/*16663*/         OPC_MoveChild1,
/*16664*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16667*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16669*/         OPC_MoveParent,
/*16670*/         OPC_MoveParent,
/*16671*/         OPC_RecordChild1, // #1 = $Rn
/*16672*/         OPC_CheckType, MVT::i32,
/*16674*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16676*/         OPC_EmitConvertToTarget, 0,
/*16678*/         OPC_EmitInteger, MVT::i32, 14, 
/*16681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16687*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16698*/       0, /*End of Scope*/
/*16699*/     /*Scope*/ 51, /*->16751*/
/*16700*/       OPC_RecordChild0, // #0 = $Rn
/*16701*/       OPC_MoveChild1,
/*16702*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16705*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16716*/       OPC_RecordChild1, // #1 = $imm
/*16717*/       OPC_MoveChild1,
/*16718*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16721*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16723*/       OPC_MoveParent,
/*16724*/       OPC_MoveParent,
/*16725*/       OPC_CheckType, MVT::i32,
/*16727*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16729*/       OPC_EmitConvertToTarget, 1,
/*16731*/       OPC_EmitInteger, MVT::i32, 14, 
/*16734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16740*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16751*/     /*Scope*/ 102, /*->16854*/
/*16752*/       OPC_MoveChild0,
/*16753*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16756*/       OPC_Scope, 47, /*->16805*/ // 2 children in Scope
/*16758*/         OPC_RecordChild0, // #0 = $imm
/*16759*/         OPC_MoveChild0,
/*16760*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16763*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16765*/         OPC_MoveParent,
/*16766*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16777*/         OPC_MoveParent,
/*16778*/         OPC_RecordChild1, // #1 = $Rn
/*16779*/         OPC_CheckType, MVT::i32,
/*16781*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16783*/         OPC_EmitConvertToTarget, 0,
/*16785*/         OPC_EmitInteger, MVT::i32, 14, 
/*16788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16794*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16805*/       /*Scope*/ 47, /*->16853*/
/*16806*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16817*/         OPC_RecordChild1, // #0 = $imm
/*16818*/         OPC_MoveChild1,
/*16819*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16822*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16824*/         OPC_MoveParent,
/*16825*/         OPC_MoveParent,
/*16826*/         OPC_RecordChild1, // #1 = $Rn
/*16827*/         OPC_CheckType, MVT::i32,
/*16829*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16831*/         OPC_EmitConvertToTarget, 0,
/*16833*/         OPC_EmitInteger, MVT::i32, 14, 
/*16836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16842*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16853*/       0, /*End of Scope*/
/*16854*/     /*Scope*/ 80|128,1/*208*/, /*->17064*/
/*16856*/       OPC_RecordChild0, // #0 = $Rn
/*16857*/       OPC_Scope, 113, /*->16972*/ // 2 children in Scope
/*16859*/         OPC_RecordChild1, // #1 = $shift
/*16860*/         OPC_CheckType, MVT::i32,
/*16862*/         OPC_Scope, 26, /*->16890*/ // 4 children in Scope
/*16864*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16866*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*16869*/           OPC_EmitInteger, MVT::i32, 14, 
/*16872*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16878*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16890*/         /*Scope*/ 26, /*->16917*/
/*16891*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16893*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16896*/           OPC_EmitInteger, MVT::i32, 14, 
/*16899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16902*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16905*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16917*/         /*Scope*/ 26, /*->16944*/
/*16918*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16920*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*16923*/           OPC_EmitInteger, MVT::i32, 14, 
/*16926*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16932*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16944*/         /*Scope*/ 26, /*->16971*/
/*16945*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16947*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16950*/           OPC_EmitInteger, MVT::i32, 14, 
/*16953*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16956*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16959*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16971*/         0, /*End of Scope*/
/*16972*/       /*Scope*/ 90, /*->17063*/
/*16973*/         OPC_MoveChild1,
/*16974*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16977*/         OPC_RecordChild0, // #1 = $Rm
/*16978*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16989*/         OPC_MoveParent,
/*16990*/         OPC_CheckType, MVT::i32,
/*16992*/         OPC_Scope, 22, /*->17016*/ // 3 children in Scope
/*16994*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16996*/           OPC_EmitInteger, MVT::i32, 14, 
/*16999*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17005*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17016*/         /*Scope*/ 22, /*->17039*/
/*17017*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17019*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17022*/           OPC_EmitInteger, MVT::i32, 14, 
/*17025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17028*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17039*/         /*Scope*/ 22, /*->17062*/
/*17040*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17042*/           OPC_EmitInteger, MVT::i32, 14, 
/*17045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17048*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17051*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17062*/         0, /*End of Scope*/
/*17063*/       0, /*End of Scope*/
/*17064*/     /*Scope*/ 91, /*->17156*/
/*17065*/       OPC_MoveChild0,
/*17066*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17069*/       OPC_RecordChild0, // #0 = $Rm
/*17070*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17081*/       OPC_MoveParent,
/*17082*/       OPC_RecordChild1, // #1 = $Rn
/*17083*/       OPC_CheckType, MVT::i32,
/*17085*/       OPC_Scope, 22, /*->17109*/ // 3 children in Scope
/*17087*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17089*/         OPC_EmitInteger, MVT::i32, 14, 
/*17092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17098*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17109*/       /*Scope*/ 22, /*->17132*/
/*17110*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17112*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17115*/         OPC_EmitInteger, MVT::i32, 14, 
/*17118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17121*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                      MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17132*/       /*Scope*/ 22, /*->17155*/
/*17133*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17135*/         OPC_EmitInteger, MVT::i32, 14, 
/*17138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17144*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17155*/       0, /*End of Scope*/
/*17156*/     /*Scope*/ 23, /*->17180*/
/*17157*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17160*/       OPC_RecordChild0, // #0 = $Rm
/*17161*/       OPC_CheckType, MVT::i32,
/*17163*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17165*/       OPC_EmitInteger, MVT::i32, 14, 
/*17168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17171*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTB), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*17180*/     /*Scope*/ 24, /*->17205*/
/*17181*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17185*/       OPC_RecordChild0, // #0 = $Rm
/*17186*/       OPC_CheckType, MVT::i32,
/*17188*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17190*/       OPC_EmitInteger, MVT::i32, 14, 
/*17193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17196*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*17205*/     /*Scope*/ 49|128,3/*433*/, /*->17640*/
/*17207*/       OPC_RecordChild0, // #0 = $src
/*17208*/       OPC_Scope, 37, /*->17247*/ // 4 children in Scope
/*17210*/         OPC_RecordChild1, // #1 = $imm
/*17211*/         OPC_MoveChild1,
/*17212*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17215*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*17217*/         OPC_MoveParent,
/*17218*/         OPC_CheckType, MVT::i32,
/*17220*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17222*/         OPC_EmitConvertToTarget, 1,
/*17224*/         OPC_EmitNodeXForm, 1, 2, // t2_so_imm_not_XFORM
/*17227*/         OPC_EmitInteger, MVT::i32, 14, 
/*17230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17236*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*17247*/       /*Scope*/ 41, /*->17289*/
/*17248*/         OPC_MoveChild0,
/*17249*/         OPC_CheckPredicate, 25, // Predicate_top16Zero
/*17251*/         OPC_MoveParent,
/*17252*/         OPC_RecordChild1, // #1 = $imm
/*17253*/         OPC_MoveChild1,
/*17254*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17257*/         OPC_CheckPredicate, 26, // Predicate_t2_so_imm_notSext
/*17259*/         OPC_MoveParent,
/*17260*/         OPC_CheckType, MVT::i32,
/*17262*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17264*/         OPC_EmitConvertToTarget, 1,
/*17266*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*17269*/         OPC_EmitInteger, MVT::i32, 14, 
/*17272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17278*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*17289*/       /*Scope*/ 102|128,1/*230*/, /*->17521*/
/*17291*/         OPC_RecordChild1, // #1 = $imm
/*17292*/         OPC_Scope, 23|128,1/*151*/, /*->17446*/ // 2 children in Scope
/*17295*/           OPC_MoveChild1,
/*17296*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17299*/           OPC_Scope, 29, /*->17330*/ // 5 children in Scope
/*17301*/             OPC_CheckPredicate, 7, // Predicate_mod_imm
/*17303*/             OPC_MoveParent,
/*17304*/             OPC_CheckType, MVT::i32,
/*17306*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17308*/             OPC_EmitConvertToTarget, 1,
/*17310*/             OPC_EmitInteger, MVT::i32, 14, 
/*17313*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17316*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17319*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17330*/           /*Scope*/ 25, /*->17356*/
/*17331*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*17333*/             OPC_MoveParent,
/*17334*/             OPC_CheckType, MVT::i32,
/*17336*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*17338*/             OPC_EmitConvertToTarget, 1,
/*17340*/             OPC_EmitInteger, MVT::i32, 14, 
/*17343*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17346*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*17356*/           /*Scope*/ 32, /*->17389*/
/*17357*/             OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*17359*/             OPC_MoveParent,
/*17360*/             OPC_CheckType, MVT::i32,
/*17362*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17364*/             OPC_EmitConvertToTarget, 1,
/*17366*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*17369*/             OPC_EmitInteger, MVT::i32, 14, 
/*17372*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17375*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17378*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*17389*/           /*Scope*/ 29, /*->17419*/
/*17390*/             OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*17392*/             OPC_MoveParent,
/*17393*/             OPC_CheckType, MVT::i32,
/*17395*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17397*/             OPC_EmitConvertToTarget, 1,
/*17399*/             OPC_EmitInteger, MVT::i32, 14, 
/*17402*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17405*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17408*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17419*/           /*Scope*/ 25, /*->17445*/
/*17420*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*17422*/             OPC_MoveParent,
/*17423*/             OPC_CheckType, MVT::i32,
/*17425*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17427*/             OPC_EmitConvertToTarget, 1,
/*17429*/             OPC_EmitInteger, MVT::i32, 14, 
/*17432*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17435*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*17445*/           0, /*End of Scope*/
/*17446*/         /*Scope*/ 73, /*->17520*/
/*17447*/           OPC_CheckType, MVT::i32,
/*17449*/           OPC_Scope, 22, /*->17473*/ // 3 children in Scope
/*17451*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17453*/             OPC_EmitInteger, MVT::i32, 14, 
/*17456*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17459*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17462*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17473*/           /*Scope*/ 22, /*->17496*/
/*17474*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17476*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17479*/             OPC_EmitInteger, MVT::i32, 14, 
/*17482*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17485*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tAND), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17496*/           /*Scope*/ 22, /*->17519*/
/*17497*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17499*/             OPC_EmitInteger, MVT::i32, 14, 
/*17502*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17505*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17508*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17519*/           0, /*End of Scope*/
/*17520*/         0, /*End of Scope*/
/*17521*/       /*Scope*/ 117, /*->17639*/
/*17522*/         OPC_MoveChild1,
/*17523*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17526*/         OPC_Scope, 68, /*->17596*/ // 2 children in Scope
/*17528*/           OPC_RecordChild0, // #1 = $Vm
/*17529*/           OPC_MoveChild1,
/*17530*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17533*/           OPC_MoveChild0,
/*17534*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17537*/           OPC_MoveChild0,
/*17538*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17541*/           OPC_MoveParent,
/*17542*/           OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17544*/           OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->17570
/*17547*/             OPC_MoveParent,
/*17548*/             OPC_MoveParent,
/*17549*/             OPC_MoveParent,
/*17550*/             OPC_CheckType, MVT::v2i32,
/*17552*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17554*/             OPC_EmitInteger, MVT::i32, 14, 
/*17557*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17560*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17570*/           /*SwitchType*/ 23, MVT::v16i8,// ->17595
/*17572*/             OPC_MoveParent,
/*17573*/             OPC_MoveParent,
/*17574*/             OPC_MoveParent,
/*17575*/             OPC_CheckType, MVT::v4i32,
/*17577*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17579*/             OPC_EmitInteger, MVT::i32, 14, 
/*17582*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17585*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17595*/           0, // EndSwitchType
/*17596*/         /*Scope*/ 41, /*->17638*/
/*17597*/           OPC_MoveChild0,
/*17598*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17601*/           OPC_MoveChild0,
/*17602*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17605*/           OPC_MoveChild0,
/*17606*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17609*/           OPC_MoveParent,
/*17610*/           OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17612*/           OPC_CheckType, MVT::v8i8,
/*17614*/           OPC_MoveParent,
/*17615*/           OPC_MoveParent,
/*17616*/           OPC_RecordChild1, // #1 = $Vm
/*17617*/           OPC_MoveParent,
/*17618*/           OPC_CheckType, MVT::v2i32,
/*17620*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17622*/           OPC_EmitInteger, MVT::i32, 14, 
/*17625*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17628*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17638*/         0, /*End of Scope*/
/*17639*/       0, /*End of Scope*/
/*17640*/     /*Scope*/ 92, /*->17733*/
/*17641*/       OPC_MoveChild0,
/*17642*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17645*/       OPC_Scope, 42, /*->17689*/ // 2 children in Scope
/*17647*/         OPC_RecordChild0, // #0 = $Vm
/*17648*/         OPC_MoveChild1,
/*17649*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17652*/         OPC_MoveChild0,
/*17653*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17656*/         OPC_MoveChild0,
/*17657*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17660*/         OPC_MoveParent,
/*17661*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17663*/         OPC_CheckType, MVT::v8i8,
/*17665*/         OPC_MoveParent,
/*17666*/         OPC_MoveParent,
/*17667*/         OPC_MoveParent,
/*17668*/         OPC_RecordChild1, // #1 = $Vn
/*17669*/         OPC_CheckType, MVT::v2i32,
/*17671*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17673*/         OPC_EmitInteger, MVT::i32, 14, 
/*17676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17679*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17689*/       /*Scope*/ 42, /*->17732*/
/*17690*/         OPC_MoveChild0,
/*17691*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17694*/         OPC_MoveChild0,
/*17695*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17698*/         OPC_MoveChild0,
/*17699*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17702*/         OPC_MoveParent,
/*17703*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17705*/         OPC_CheckType, MVT::v8i8,
/*17707*/         OPC_MoveParent,
/*17708*/         OPC_MoveParent,
/*17709*/         OPC_RecordChild1, // #0 = $Vm
/*17710*/         OPC_MoveParent,
/*17711*/         OPC_RecordChild1, // #1 = $Vn
/*17712*/         OPC_CheckType, MVT::v2i32,
/*17714*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17716*/         OPC_EmitInteger, MVT::i32, 14, 
/*17719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17722*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17732*/       0, /*End of Scope*/
/*17733*/     /*Scope*/ 46, /*->17780*/
/*17734*/       OPC_RecordChild0, // #0 = $Vn
/*17735*/       OPC_MoveChild1,
/*17736*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17739*/       OPC_MoveChild0,
/*17740*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17743*/       OPC_MoveChild0,
/*17744*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17747*/       OPC_MoveChild0,
/*17748*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17751*/       OPC_MoveParent,
/*17752*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17754*/       OPC_CheckType, MVT::v16i8,
/*17756*/       OPC_MoveParent,
/*17757*/       OPC_MoveParent,
/*17758*/       OPC_RecordChild1, // #1 = $Vm
/*17759*/       OPC_MoveParent,
/*17760*/       OPC_CheckType, MVT::v4i32,
/*17762*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17764*/       OPC_EmitInteger, MVT::i32, 14, 
/*17767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17770*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17780*/     /*Scope*/ 92, /*->17873*/
/*17781*/       OPC_MoveChild0,
/*17782*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17785*/       OPC_Scope, 42, /*->17829*/ // 2 children in Scope
/*17787*/         OPC_RecordChild0, // #0 = $Vm
/*17788*/         OPC_MoveChild1,
/*17789*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17792*/         OPC_MoveChild0,
/*17793*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17796*/         OPC_MoveChild0,
/*17797*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17800*/         OPC_MoveParent,
/*17801*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17803*/         OPC_CheckType, MVT::v16i8,
/*17805*/         OPC_MoveParent,
/*17806*/         OPC_MoveParent,
/*17807*/         OPC_MoveParent,
/*17808*/         OPC_RecordChild1, // #1 = $Vn
/*17809*/         OPC_CheckType, MVT::v4i32,
/*17811*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17813*/         OPC_EmitInteger, MVT::i32, 14, 
/*17816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17819*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17829*/       /*Scope*/ 42, /*->17872*/
/*17830*/         OPC_MoveChild0,
/*17831*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17834*/         OPC_MoveChild0,
/*17835*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17838*/         OPC_MoveChild0,
/*17839*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17842*/         OPC_MoveParent,
/*17843*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17845*/         OPC_CheckType, MVT::v16i8,
/*17847*/         OPC_MoveParent,
/*17848*/         OPC_MoveParent,
/*17849*/         OPC_RecordChild1, // #0 = $Vm
/*17850*/         OPC_MoveParent,
/*17851*/         OPC_RecordChild1, // #1 = $Vn
/*17852*/         OPC_CheckType, MVT::v4i32,
/*17854*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17856*/         OPC_EmitInteger, MVT::i32, 14, 
/*17859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17862*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17872*/       0, /*End of Scope*/
/*17873*/     /*Scope*/ 44, /*->17918*/
/*17874*/       OPC_RecordChild0, // #0 = $Vn
/*17875*/       OPC_RecordChild1, // #1 = $Vm
/*17876*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->17897
/*17879*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17881*/         OPC_EmitInteger, MVT::i32, 14, 
/*17884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17887*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17897*/       /*SwitchType*/ 18, MVT::v4i32,// ->17917
/*17899*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17901*/         OPC_EmitInteger, MVT::i32, 14, 
/*17904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17907*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17917*/       0, // EndSwitchType
/*17918*/     0, /*End of Scope*/
/*17919*/   /*SwitchOpcode*/ 79|128,2/*335*/, TARGET_VAL(ISD::SRL),// ->18258
/*17923*/     OPC_Scope, 18|128,1/*146*/, /*->18072*/ // 3 children in Scope
/*17926*/       OPC_MoveChild0,
/*17927*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*17930*/       OPC_MoveChild0,
/*17931*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*17934*/       OPC_RecordMemRef,
/*17935*/       OPC_RecordNode, // #0 = 'ld' chained node
/*17936*/       OPC_CheckFoldableChainNode,
/*17937*/       OPC_RecordChild1, // #1 = $addr
/*17938*/       OPC_CheckChild1Type, MVT::i32,
/*17940*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*17942*/       OPC_CheckPredicate, 30, // Predicate_extload
/*17944*/       OPC_CheckPredicate, 31, // Predicate_extloadi16
/*17946*/       OPC_MoveParent,
/*17947*/       OPC_MoveParent,
/*17948*/       OPC_CheckChild1Integer, 16, 
/*17950*/       OPC_CheckChild1Type, MVT::i32,
/*17952*/       OPC_CheckType, MVT::i32,
/*17954*/       OPC_Scope, 38, /*->17994*/ // 2 children in Scope
/*17956*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*17958*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*17961*/         OPC_EmitMergeInputChains1_0,
/*17962*/         OPC_EmitInteger, MVT::i32, 14, 
/*17965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17968*/         OPC_EmitNode1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*17979*/         OPC_EmitInteger, MVT::i32, 14, 
/*17982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17985*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                      MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*17994*/       /*Scope*/ 76, /*->18071*/
/*17995*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17997*/         OPC_Scope, 35, /*->18034*/ // 2 children in Scope
/*17999*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*18002*/           OPC_EmitMergeInputChains1_0,
/*18003*/           OPC_EmitInteger, MVT::i32, 14, 
/*18006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18009*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18019*/           OPC_EmitInteger, MVT::i32, 14, 
/*18022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18025*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*18034*/         /*Scope*/ 35, /*->18070*/
/*18035*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*18038*/           OPC_EmitMergeInputChains1_0,
/*18039*/           OPC_EmitInteger, MVT::i32, 14, 
/*18042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18045*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18055*/           OPC_EmitInteger, MVT::i32, 14, 
/*18058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18061*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*18070*/         0, /*End of Scope*/
/*18071*/       0, /*End of Scope*/
/*18072*/     /*Scope*/ 56, /*->18129*/
/*18073*/       OPC_RecordNode, // #0 = $src
/*18074*/       OPC_CheckType, MVT::i32,
/*18076*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18078*/       OPC_Scope, 24, /*->18104*/ // 2 children in Scope
/*18080*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*18083*/         OPC_EmitInteger, MVT::i32, 14, 
/*18086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18092*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*18104*/       /*Scope*/ 23, /*->18128*/
/*18105*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*18108*/         OPC_EmitInteger, MVT::i32, 14, 
/*18111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18117*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*18128*/       0, /*End of Scope*/
/*18129*/     /*Scope*/ 127, /*->18257*/
/*18130*/       OPC_RecordChild0, // #0 = $Rm
/*18131*/       OPC_RecordChild1, // #1 = $imm5
/*18132*/       OPC_Scope, 69, /*->18203*/ // 2 children in Scope
/*18134*/         OPC_MoveChild1,
/*18135*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18138*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*18140*/         OPC_CheckType, MVT::i32,
/*18142*/         OPC_MoveParent,
/*18143*/         OPC_CheckType, MVT::i32,
/*18145*/         OPC_Scope, 27, /*->18174*/ // 2 children in Scope
/*18147*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18149*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18152*/           OPC_EmitConvertToTarget, 1,
/*18154*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*18157*/           OPC_EmitInteger, MVT::i32, 14, 
/*18160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18163*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*18174*/         /*Scope*/ 27, /*->18202*/
/*18175*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*18177*/           OPC_EmitConvertToTarget, 1,
/*18179*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*18182*/           OPC_EmitInteger, MVT::i32, 14, 
/*18185*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18191*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*18202*/         0, /*End of Scope*/
/*18203*/       /*Scope*/ 52, /*->18256*/
/*18204*/         OPC_CheckChild1Type, MVT::i32,
/*18206*/         OPC_CheckType, MVT::i32,
/*18208*/         OPC_Scope, 22, /*->18232*/ // 2 children in Scope
/*18210*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18212*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18215*/           OPC_EmitInteger, MVT::i32, 14, 
/*18218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18221*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18232*/         /*Scope*/ 22, /*->18255*/
/*18233*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*18235*/           OPC_EmitInteger, MVT::i32, 14, 
/*18238*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18244*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18255*/         0, /*End of Scope*/
/*18256*/       0, /*End of Scope*/
/*18257*/     0, /*End of Scope*/
/*18258*/   /*SwitchOpcode*/ 114|128,19/*2546*/, TARGET_VAL(ISD::STORE),// ->20808
/*18262*/     OPC_RecordMemRef,
/*18263*/     OPC_RecordNode, // #0 = 'st' chained node
/*18264*/     OPC_Scope, 88|128,3/*472*/, /*->18739*/ // 6 children in Scope
/*18267*/       OPC_MoveChild1,
/*18268*/       OPC_SwitchOpcode /*3 cases */, 12|128,1/*140*/, TARGET_VAL(ISD::SRL),// ->18413
/*18273*/         OPC_MoveChild0,
/*18274*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*18277*/         OPC_RecordChild0, // #1 = $Rn
/*18278*/         OPC_MoveParent,
/*18279*/         OPC_CheckChild1Integer, 16, 
/*18281*/         OPC_CheckChild1Type, MVT::i32,
/*18283*/         OPC_CheckType, MVT::i32,
/*18285*/         OPC_MoveParent,
/*18286*/         OPC_RecordChild2, // #2 = $addr
/*18287*/         OPC_CheckChild2Type, MVT::i32,
/*18289*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*18291*/         OPC_CheckPredicate, 34, // Predicate_truncstore
/*18293*/         OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*18295*/         OPC_Scope, 38, /*->18335*/ // 2 children in Scope
/*18297*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*18299*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*18302*/           OPC_EmitMergeInputChains1_0,
/*18303*/           OPC_EmitInteger, MVT::i32, 14, 
/*18306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18309*/           OPC_EmitNode1, TARGET_VAL(ARM::REV16), 0,
                        MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*18318*/           OPC_EmitInteger, MVT::i32, 14, 
/*18321*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18324*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*18335*/         /*Scope*/ 76, /*->18412*/
/*18336*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18338*/           OPC_Scope, 35, /*->18375*/ // 2 children in Scope
/*18340*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*18343*/             OPC_EmitMergeInputChains1_0,
/*18344*/             OPC_EmitInteger, MVT::i32, 14, 
/*18347*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18350*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*18359*/             OPC_EmitInteger, MVT::i32, 14, 
/*18362*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18365*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*18375*/           /*Scope*/ 35, /*->18411*/
/*18376*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*18379*/             OPC_EmitMergeInputChains1_0,
/*18380*/             OPC_EmitInteger, MVT::i32, 14, 
/*18383*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18386*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*18395*/             OPC_EmitInteger, MVT::i32, 14, 
/*18398*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18401*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rr:i32:$addr)
/*18411*/           0, /*End of Scope*/
/*18412*/         0, /*End of Scope*/
/*18413*/       /*SwitchOpcode*/ 83|128,1/*211*/, TARGET_VAL(ARMISD::VGETLANEu),// ->18628
/*18417*/         OPC_RecordChild0, // #1 = $Vd
/*18418*/         OPC_Scope, 51, /*->18471*/ // 4 children in Scope
/*18420*/           OPC_CheckChild0Type, MVT::v8i8,
/*18422*/           OPC_RecordChild1, // #2 = $lane
/*18423*/           OPC_MoveChild1,
/*18424*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18427*/           OPC_MoveParent,
/*18428*/           OPC_MoveParent,
/*18429*/           OPC_RecordChild2, // #3 = $Rn
/*18430*/           OPC_RecordChild3, // #4 = $Rm
/*18431*/           OPC_CheckChild3Type, MVT::i32,
/*18433*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18435*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18437*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*18439*/           OPC_CheckType, MVT::i32,
/*18441*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18443*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18446*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18449*/           OPC_EmitMergeInputChains1_0,
/*18450*/           OPC_EmitConvertToTarget, 2,
/*18452*/           OPC_EmitInteger, MVT::i32, 14, 
/*18455*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18458*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*18471*/         /*Scope*/ 51, /*->18523*/
/*18472*/           OPC_CheckChild0Type, MVT::v4i16,
/*18474*/           OPC_RecordChild1, // #2 = $lane
/*18475*/           OPC_MoveChild1,
/*18476*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18479*/           OPC_MoveParent,
/*18480*/           OPC_MoveParent,
/*18481*/           OPC_RecordChild2, // #3 = $Rn
/*18482*/           OPC_RecordChild3, // #4 = $Rm
/*18483*/           OPC_CheckChild3Type, MVT::i32,
/*18485*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18487*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18489*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*18491*/           OPC_CheckType, MVT::i32,
/*18493*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18495*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18498*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18501*/           OPC_EmitMergeInputChains1_0,
/*18502*/           OPC_EmitConvertToTarget, 2,
/*18504*/           OPC_EmitInteger, MVT::i32, 14, 
/*18507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18510*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*18523*/         /*Scope*/ 51, /*->18575*/
/*18524*/           OPC_CheckChild0Type, MVT::v16i8,
/*18526*/           OPC_RecordChild1, // #2 = $lane
/*18527*/           OPC_MoveChild1,
/*18528*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18531*/           OPC_MoveParent,
/*18532*/           OPC_MoveParent,
/*18533*/           OPC_RecordChild2, // #3 = $addr
/*18534*/           OPC_RecordChild3, // #4 = $offset
/*18535*/           OPC_CheckChild3Type, MVT::i32,
/*18537*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18539*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18541*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*18543*/           OPC_CheckType, MVT::i32,
/*18545*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18547*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18550*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18553*/           OPC_EmitMergeInputChains1_0,
/*18554*/           OPC_EmitConvertToTarget, 2,
/*18556*/           OPC_EmitInteger, MVT::i32, 14, 
/*18559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18562*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*18575*/         /*Scope*/ 51, /*->18627*/
/*18576*/           OPC_CheckChild0Type, MVT::v8i16,
/*18578*/           OPC_RecordChild1, // #2 = $lane
/*18579*/           OPC_MoveChild1,
/*18580*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18583*/           OPC_MoveParent,
/*18584*/           OPC_MoveParent,
/*18585*/           OPC_RecordChild2, // #3 = $addr
/*18586*/           OPC_RecordChild3, // #4 = $offset
/*18587*/           OPC_CheckChild3Type, MVT::i32,
/*18589*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18591*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18593*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*18595*/           OPC_CheckType, MVT::i32,
/*18597*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18599*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18602*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18605*/           OPC_EmitMergeInputChains1_0,
/*18606*/           OPC_EmitConvertToTarget, 2,
/*18608*/           OPC_EmitInteger, MVT::i32, 14, 
/*18611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18614*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*18627*/         0, /*End of Scope*/
/*18628*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->18738
/*18631*/         OPC_RecordChild0, // #1 = $Vd
/*18632*/         OPC_Scope, 51, /*->18685*/ // 2 children in Scope
/*18634*/           OPC_CheckChild0Type, MVT::v2i32,
/*18636*/           OPC_RecordChild1, // #2 = $lane
/*18637*/           OPC_MoveChild1,
/*18638*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18641*/           OPC_MoveParent,
/*18642*/           OPC_CheckType, MVT::i32,
/*18644*/           OPC_MoveParent,
/*18645*/           OPC_RecordChild2, // #3 = $Rn
/*18646*/           OPC_RecordChild3, // #4 = $Rm
/*18647*/           OPC_CheckChild3Type, MVT::i32,
/*18649*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18651*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18653*/           OPC_CheckType, MVT::i32,
/*18655*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18657*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18660*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18663*/           OPC_EmitMergeInputChains1_0,
/*18664*/           OPC_EmitConvertToTarget, 2,
/*18666*/           OPC_EmitInteger, MVT::i32, 14, 
/*18669*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18672*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*18685*/         /*Scope*/ 51, /*->18737*/
/*18686*/           OPC_CheckChild0Type, MVT::v4i32,
/*18688*/           OPC_RecordChild1, // #2 = $lane
/*18689*/           OPC_MoveChild1,
/*18690*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18693*/           OPC_MoveParent,
/*18694*/           OPC_CheckType, MVT::i32,
/*18696*/           OPC_MoveParent,
/*18697*/           OPC_RecordChild2, // #3 = $addr
/*18698*/           OPC_RecordChild3, // #4 = $offset
/*18699*/           OPC_CheckChild3Type, MVT::i32,
/*18701*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18703*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18705*/           OPC_CheckType, MVT::i32,
/*18707*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18709*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18712*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18715*/           OPC_EmitMergeInputChains1_0,
/*18716*/           OPC_EmitConvertToTarget, 2,
/*18718*/           OPC_EmitInteger, MVT::i32, 14, 
/*18721*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18724*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*18737*/         0, /*End of Scope*/
/*18738*/       0, // EndSwitchOpcode
/*18739*/     /*Scope*/ 125|128,1/*253*/, /*->18994*/
/*18741*/       OPC_RecordChild1, // #1 = $src
/*18742*/       OPC_CheckChild1Type, MVT::i32,
/*18744*/       OPC_RecordChild2, // #2 = $addr
/*18745*/       OPC_Scope, 86, /*->18833*/ // 2 children in Scope
/*18747*/         OPC_CheckChild2Type, MVT::i32,
/*18749*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*18751*/         OPC_Scope, 24, /*->18777*/ // 2 children in Scope
/*18753*/           OPC_CheckPredicate, 38, // Predicate_store
/*18755*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18757*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18760*/           OPC_EmitMergeInputChains1_0,
/*18761*/           OPC_EmitInteger, MVT::i32, 14, 
/*18764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18767*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*18777*/         /*Scope*/ 54, /*->18832*/
/*18778*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*18780*/           OPC_Scope, 24, /*->18806*/ // 2 children in Scope
/*18782*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*18784*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18786*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18789*/             OPC_EmitMergeInputChains1_0,
/*18790*/             OPC_EmitInteger, MVT::i32, 14, 
/*18793*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18796*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*18806*/           /*Scope*/ 24, /*->18831*/
/*18807*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*18809*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18811*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18814*/             OPC_EmitMergeInputChains1_0,
/*18815*/             OPC_EmitInteger, MVT::i32, 14, 
/*18818*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18821*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*18831*/           0, /*End of Scope*/
/*18832*/         0, /*End of Scope*/
/*18833*/       /*Scope*/ 30|128,1/*158*/, /*->18993*/
/*18835*/         OPC_RecordChild3, // #3 = $offset
/*18836*/         OPC_CheckChild3Type, MVT::i32,
/*18838*/         OPC_CheckType, MVT::i32,
/*18840*/         OPC_Scope, 57, /*->18899*/ // 2 children in Scope
/*18842*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18844*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18846*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18848*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*18851*/           OPC_Scope, 22, /*->18875*/ // 2 children in Scope
/*18853*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*18856*/             OPC_EmitMergeInputChains1_0,
/*18857*/             OPC_EmitInteger, MVT::i32, 14, 
/*18860*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18863*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*18875*/           /*Scope*/ 22, /*->18898*/
/*18876*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*18879*/             OPC_EmitMergeInputChains1_0,
/*18880*/             OPC_EmitInteger, MVT::i32, 14, 
/*18883*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18886*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*18898*/           0, /*End of Scope*/
/*18899*/         /*Scope*/ 92, /*->18992*/
/*18900*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18902*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18904*/           OPC_Scope, 55, /*->18961*/ // 2 children in Scope
/*18906*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*18908*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18910*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*18913*/             OPC_Scope, 22, /*->18937*/ // 2 children in Scope
/*18915*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*18918*/               OPC_EmitMergeInputChains1_0,
/*18919*/               OPC_EmitInteger, MVT::i32, 14, 
/*18922*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18925*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*18937*/             /*Scope*/ 22, /*->18960*/
/*18938*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*18941*/               OPC_EmitMergeInputChains1_0,
/*18942*/               OPC_EmitInteger, MVT::i32, 14, 
/*18945*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18948*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*18960*/             0, /*End of Scope*/
/*18961*/           /*Scope*/ 29, /*->18991*/
/*18962*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*18964*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18966*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*18969*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*18972*/             OPC_EmitMergeInputChains1_0,
/*18973*/             OPC_EmitInteger, MVT::i32, 14, 
/*18976*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18979*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*18991*/           0, /*End of Scope*/
/*18992*/         0, /*End of Scope*/
/*18993*/       0, /*End of Scope*/
/*18994*/     /*Scope*/ 109|128,2/*365*/, /*->19361*/
/*18996*/       OPC_MoveChild1,
/*18997*/       OPC_SwitchOpcode /*2 cases */, 51|128,1/*179*/, TARGET_VAL(ARMISD::VGETLANEu),// ->19181
/*19002*/         OPC_RecordChild0, // #1 = $Vd
/*19003*/         OPC_Scope, 43, /*->19048*/ // 4 children in Scope
/*19005*/           OPC_CheckChild0Type, MVT::v8i8,
/*19007*/           OPC_RecordChild1, // #2 = $lane
/*19008*/           OPC_MoveChild1,
/*19009*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19012*/           OPC_MoveParent,
/*19013*/           OPC_MoveParent,
/*19014*/           OPC_RecordChild2, // #3 = $Rn
/*19015*/           OPC_CheckChild2Type, MVT::i32,
/*19017*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19019*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19021*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19023*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19025*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19028*/           OPC_EmitMergeInputChains1_0,
/*19029*/           OPC_EmitConvertToTarget, 2,
/*19031*/           OPC_EmitInteger, MVT::i32, 14, 
/*19034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19037*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*19048*/         /*Scope*/ 43, /*->19092*/
/*19049*/           OPC_CheckChild0Type, MVT::v4i16,
/*19051*/           OPC_RecordChild1, // #2 = $lane
/*19052*/           OPC_MoveChild1,
/*19053*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19056*/           OPC_MoveParent,
/*19057*/           OPC_MoveParent,
/*19058*/           OPC_RecordChild2, // #3 = $Rn
/*19059*/           OPC_CheckChild2Type, MVT::i32,
/*19061*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19063*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19065*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19067*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19069*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19072*/           OPC_EmitMergeInputChains1_0,
/*19073*/           OPC_EmitConvertToTarget, 2,
/*19075*/           OPC_EmitInteger, MVT::i32, 14, 
/*19078*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19081*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*19092*/         /*Scope*/ 43, /*->19136*/
/*19093*/           OPC_CheckChild0Type, MVT::v16i8,
/*19095*/           OPC_RecordChild1, // #2 = $lane
/*19096*/           OPC_MoveChild1,
/*19097*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19100*/           OPC_MoveParent,
/*19101*/           OPC_MoveParent,
/*19102*/           OPC_RecordChild2, // #3 = $addr
/*19103*/           OPC_CheckChild2Type, MVT::i32,
/*19105*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19107*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19109*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19111*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19113*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19116*/           OPC_EmitMergeInputChains1_0,
/*19117*/           OPC_EmitConvertToTarget, 2,
/*19119*/           OPC_EmitInteger, MVT::i32, 14, 
/*19122*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19125*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*19136*/         /*Scope*/ 43, /*->19180*/
/*19137*/           OPC_CheckChild0Type, MVT::v8i16,
/*19139*/           OPC_RecordChild1, // #2 = $lane
/*19140*/           OPC_MoveChild1,
/*19141*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19144*/           OPC_MoveParent,
/*19145*/           OPC_MoveParent,
/*19146*/           OPC_RecordChild2, // #3 = $addr
/*19147*/           OPC_CheckChild2Type, MVT::i32,
/*19149*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19151*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19153*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19155*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19157*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19160*/           OPC_EmitMergeInputChains1_0,
/*19161*/           OPC_EmitConvertToTarget, 2,
/*19163*/           OPC_EmitInteger, MVT::i32, 14, 
/*19166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19169*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*19180*/         0, /*End of Scope*/
/*19181*/       /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->19360
/*19185*/         OPC_RecordChild0, // #1 = $Vd
/*19186*/         OPC_Scope, 43, /*->19231*/ // 4 children in Scope
/*19188*/           OPC_CheckChild0Type, MVT::v2i32,
/*19190*/           OPC_RecordChild1, // #2 = $lane
/*19191*/           OPC_MoveChild1,
/*19192*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19195*/           OPC_MoveParent,
/*19196*/           OPC_CheckType, MVT::i32,
/*19198*/           OPC_MoveParent,
/*19199*/           OPC_RecordChild2, // #3 = $Rn
/*19200*/           OPC_CheckChild2Type, MVT::i32,
/*19202*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19204*/           OPC_CheckPredicate, 38, // Predicate_store
/*19206*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19208*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19211*/           OPC_EmitMergeInputChains1_0,
/*19212*/           OPC_EmitConvertToTarget, 2,
/*19214*/           OPC_EmitInteger, MVT::i32, 14, 
/*19217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19220*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*19231*/         /*Scope*/ 43, /*->19275*/
/*19232*/           OPC_CheckChild0Type, MVT::v4i32,
/*19234*/           OPC_RecordChild1, // #2 = $lane
/*19235*/           OPC_MoveChild1,
/*19236*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19239*/           OPC_MoveParent,
/*19240*/           OPC_CheckType, MVT::i32,
/*19242*/           OPC_MoveParent,
/*19243*/           OPC_RecordChild2, // #3 = $addr
/*19244*/           OPC_CheckChild2Type, MVT::i32,
/*19246*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19248*/           OPC_CheckPredicate, 38, // Predicate_store
/*19250*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19252*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19255*/           OPC_EmitMergeInputChains1_0,
/*19256*/           OPC_EmitConvertToTarget, 2,
/*19258*/           OPC_EmitInteger, MVT::i32, 14, 
/*19261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19264*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*19275*/         /*Scope*/ 41, /*->19317*/
/*19276*/           OPC_CheckChild0Type, MVT::v2f32,
/*19278*/           OPC_RecordChild1, // #2 = $lane
/*19279*/           OPC_MoveChild1,
/*19280*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19283*/           OPC_MoveParent,
/*19284*/           OPC_CheckType, MVT::f32,
/*19286*/           OPC_MoveParent,
/*19287*/           OPC_RecordChild2, // #3 = $addr
/*19288*/           OPC_CheckChild2Type, MVT::i32,
/*19290*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19292*/           OPC_CheckPredicate, 38, // Predicate_store
/*19294*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19297*/           OPC_EmitMergeInputChains1_0,
/*19298*/           OPC_EmitConvertToTarget, 2,
/*19300*/           OPC_EmitInteger, MVT::i32, 14, 
/*19303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19306*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*19317*/         /*Scope*/ 41, /*->19359*/
/*19318*/           OPC_CheckChild0Type, MVT::v4f32,
/*19320*/           OPC_RecordChild1, // #2 = $lane
/*19321*/           OPC_MoveChild1,
/*19322*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19325*/           OPC_MoveParent,
/*19326*/           OPC_CheckType, MVT::f32,
/*19328*/           OPC_MoveParent,
/*19329*/           OPC_RecordChild2, // #3 = $addr
/*19330*/           OPC_CheckChild2Type, MVT::i32,
/*19332*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19334*/           OPC_CheckPredicate, 38, // Predicate_store
/*19336*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19339*/           OPC_EmitMergeInputChains1_0,
/*19340*/           OPC_EmitConvertToTarget, 2,
/*19342*/           OPC_EmitInteger, MVT::i32, 14, 
/*19345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19348*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*19359*/         0, /*End of Scope*/
/*19360*/       0, // EndSwitchOpcode
/*19361*/     /*Scope*/ 28|128,2/*284*/, /*->19647*/
/*19363*/       OPC_RecordChild1, // #1 = $Rt
/*19364*/       OPC_CheckChild1Type, MVT::i32,
/*19366*/       OPC_RecordChild2, // #2 = $shift
/*19367*/       OPC_Scope, 44|128,1/*172*/, /*->19542*/ // 2 children in Scope
/*19370*/         OPC_CheckChild2Type, MVT::i32,
/*19372*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19374*/         OPC_Scope, 25, /*->19401*/ // 4 children in Scope
/*19376*/           OPC_CheckPredicate, 38, // Predicate_store
/*19378*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19380*/           OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*19383*/           OPC_EmitMergeInputChains1_0,
/*19384*/           OPC_EmitInteger, MVT::i32, 14, 
/*19387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19390*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*19401*/         /*Scope*/ 56, /*->19458*/
/*19402*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19404*/           OPC_Scope, 25, /*->19431*/ // 2 children in Scope
/*19406*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19408*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19410*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*19413*/             OPC_EmitMergeInputChains1_0,
/*19414*/             OPC_EmitInteger, MVT::i32, 14, 
/*19417*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19420*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*19431*/           /*Scope*/ 25, /*->19457*/
/*19432*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19434*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19436*/             OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*19439*/             OPC_EmitMergeInputChains1_0,
/*19440*/             OPC_EmitInteger, MVT::i32, 14, 
/*19443*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19446*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*19457*/           0, /*End of Scope*/
/*19458*/         /*Scope*/ 25, /*->19484*/
/*19459*/           OPC_CheckPredicate, 38, // Predicate_store
/*19461*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19463*/           OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19466*/           OPC_EmitMergeInputChains1_0,
/*19467*/           OPC_EmitInteger, MVT::i32, 14, 
/*19470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19473*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19484*/         /*Scope*/ 56, /*->19541*/
/*19485*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19487*/           OPC_Scope, 25, /*->19514*/ // 2 children in Scope
/*19489*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19491*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19493*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19496*/             OPC_EmitMergeInputChains1_0,
/*19497*/             OPC_EmitInteger, MVT::i32, 14, 
/*19500*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19503*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19514*/           /*Scope*/ 25, /*->19540*/
/*19515*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19517*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19519*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19522*/             OPC_EmitMergeInputChains1_0,
/*19523*/             OPC_EmitInteger, MVT::i32, 14, 
/*19526*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19529*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19540*/           0, /*End of Scope*/
/*19541*/         0, /*End of Scope*/
/*19542*/       /*Scope*/ 103, /*->19646*/
/*19543*/         OPC_RecordChild3, // #3 = $offset
/*19544*/         OPC_CheckChild3Type, MVT::i32,
/*19546*/         OPC_CheckType, MVT::i32,
/*19548*/         OPC_Scope, 30, /*->19580*/ // 2 children in Scope
/*19550*/           OPC_CheckPredicate, 38, // Predicate_istore
/*19552*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*19554*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19556*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19559*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19562*/           OPC_EmitMergeInputChains1_0,
/*19563*/           OPC_EmitInteger, MVT::i32, 14, 
/*19566*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19569*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19580*/         /*Scope*/ 64, /*->19645*/
/*19581*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19583*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19585*/           OPC_Scope, 28, /*->19615*/ // 2 children in Scope
/*19587*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19589*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19591*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19594*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19597*/             OPC_EmitMergeInputChains1_0,
/*19598*/             OPC_EmitInteger, MVT::i32, 14, 
/*19601*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19604*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19615*/           /*Scope*/ 28, /*->19644*/
/*19616*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19618*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19620*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19623*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19626*/             OPC_EmitMergeInputChains1_0,
/*19627*/             OPC_EmitInteger, MVT::i32, 14, 
/*19630*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19633*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19644*/           0, /*End of Scope*/
/*19645*/         0, /*End of Scope*/
/*19646*/       0, /*End of Scope*/
/*19647*/     /*Scope*/ 91|128,1/*219*/, /*->19868*/
/*19649*/       OPC_MoveChild1,
/*19650*/       OPC_SwitchOpcode /*2 cases */, 105, TARGET_VAL(ISD::FP_TO_SINT),// ->19759
/*19654*/         OPC_RecordChild0, // #1 = $a
/*19655*/         OPC_CheckType, MVT::i32,
/*19657*/         OPC_Scope, 49, /*->19708*/ // 2 children in Scope
/*19659*/           OPC_CheckChild0Type, MVT::f64,
/*19661*/           OPC_MoveParent,
/*19662*/           OPC_RecordChild2, // #2 = $ptr
/*19663*/           OPC_CheckChild2Type, MVT::i32,
/*19665*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19667*/           OPC_CheckPredicate, 38, // Predicate_store
/*19669*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19671*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*19673*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19676*/           OPC_EmitMergeInputChains1_0,
/*19677*/           OPC_EmitInteger, MVT::i32, 14, 
/*19680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19683*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19692*/           OPC_EmitInteger, MVT::i32, 14, 
/*19695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19698*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*19708*/         /*Scope*/ 49, /*->19758*/
/*19709*/           OPC_CheckChild0Type, MVT::f32,
/*19711*/           OPC_MoveParent,
/*19712*/           OPC_RecordChild2, // #2 = $ptr
/*19713*/           OPC_CheckChild2Type, MVT::i32,
/*19715*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19717*/           OPC_CheckPredicate, 38, // Predicate_store
/*19719*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19721*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*19723*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19726*/           OPC_EmitMergeInputChains1_0,
/*19727*/           OPC_EmitInteger, MVT::i32, 14, 
/*19730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19733*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19742*/           OPC_EmitInteger, MVT::i32, 14, 
/*19745*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19748*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*19758*/         0, /*End of Scope*/
/*19759*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::FP_TO_UINT),// ->19867
/*19762*/         OPC_RecordChild0, // #1 = $a
/*19763*/         OPC_CheckType, MVT::i32,
/*19765*/         OPC_Scope, 49, /*->19816*/ // 2 children in Scope
/*19767*/           OPC_CheckChild0Type, MVT::f64,
/*19769*/           OPC_MoveParent,
/*19770*/           OPC_RecordChild2, // #2 = $ptr
/*19771*/           OPC_CheckChild2Type, MVT::i32,
/*19773*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19775*/           OPC_CheckPredicate, 38, // Predicate_store
/*19777*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19779*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*19781*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19784*/           OPC_EmitMergeInputChains1_0,
/*19785*/           OPC_EmitInteger, MVT::i32, 14, 
/*19788*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19791*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19800*/           OPC_EmitInteger, MVT::i32, 14, 
/*19803*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19806*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*19816*/         /*Scope*/ 49, /*->19866*/
/*19817*/           OPC_CheckChild0Type, MVT::f32,
/*19819*/           OPC_MoveParent,
/*19820*/           OPC_RecordChild2, // #2 = $ptr
/*19821*/           OPC_CheckChild2Type, MVT::i32,
/*19823*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19825*/           OPC_CheckPredicate, 38, // Predicate_store
/*19827*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19829*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*19831*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19834*/           OPC_EmitMergeInputChains1_0,
/*19835*/           OPC_EmitInteger, MVT::i32, 14, 
/*19838*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19841*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19850*/           OPC_EmitInteger, MVT::i32, 14, 
/*19853*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19856*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*19866*/         0, /*End of Scope*/
/*19867*/       0, // EndSwitchOpcode
/*19868*/     /*Scope*/ 41|128,7/*937*/, /*->20807*/
/*19870*/       OPC_RecordChild1, // #1 = $Rt
/*19871*/       OPC_Scope, 16|128,5/*656*/, /*->20530*/ // 4 children in Scope
/*19874*/         OPC_CheckChild1Type, MVT::i32,
/*19876*/         OPC_RecordChild2, // #2 = $addr
/*19877*/         OPC_Scope, 127|128,2/*383*/, /*->20263*/ // 3 children in Scope
/*19880*/           OPC_CheckChild2Type, MVT::i32,
/*19882*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19884*/           OPC_Scope, 24, /*->19910*/ // 6 children in Scope
/*19886*/             OPC_CheckPredicate, 38, // Predicate_store
/*19888*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19890*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*19893*/             OPC_EmitMergeInputChains1_0,
/*19894*/             OPC_EmitInteger, MVT::i32, 14, 
/*19897*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19900*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*19910*/           /*Scope*/ 26, /*->19937*/
/*19911*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*19913*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19915*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19917*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*19920*/             OPC_EmitMergeInputChains1_0,
/*19921*/             OPC_EmitInteger, MVT::i32, 14, 
/*19924*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19927*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*19937*/           /*Scope*/ 69, /*->20007*/
/*19938*/             OPC_CheckPredicate, 38, // Predicate_store
/*19940*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19942*/             OPC_Scope, 20, /*->19964*/ // 3 children in Scope
/*19944*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*19947*/               OPC_EmitMergeInputChains1_0,
/*19948*/               OPC_EmitInteger, MVT::i32, 14, 
/*19951*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19954*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*19964*/             /*Scope*/ 20, /*->19985*/
/*19965*/               OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*19968*/               OPC_EmitMergeInputChains1_0,
/*19969*/               OPC_EmitInteger, MVT::i32, 14, 
/*19972*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19975*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*19985*/             /*Scope*/ 20, /*->20006*/
/*19986*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*19989*/               OPC_EmitMergeInputChains1_0,
/*19990*/               OPC_EmitInteger, MVT::i32, 14, 
/*19993*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19996*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20006*/             0, /*End of Scope*/
/*20007*/           /*Scope*/ 102, /*->20110*/
/*20008*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20010*/             OPC_Scope, 48, /*->20060*/ // 2 children in Scope
/*20012*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20014*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20016*/               OPC_Scope, 20, /*->20038*/ // 2 children in Scope
/*20018*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*20021*/                 OPC_EmitMergeInputChains1_0,
/*20022*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20025*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20028*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*20038*/               /*Scope*/ 20, /*->20059*/
/*20039*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20042*/                 OPC_EmitMergeInputChains1_0,
/*20043*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20046*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20049*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20059*/               0, /*End of Scope*/
/*20060*/             /*Scope*/ 48, /*->20109*/
/*20061*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20063*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20065*/               OPC_Scope, 20, /*->20087*/ // 2 children in Scope
/*20067*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*20070*/                 OPC_EmitMergeInputChains1_0,
/*20071*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20074*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20077*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*20087*/               /*Scope*/ 20, /*->20108*/
/*20088*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20091*/                 OPC_EmitMergeInputChains1_0,
/*20092*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20095*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20098*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20108*/               0, /*End of Scope*/
/*20109*/             0, /*End of Scope*/
/*20110*/           /*Scope*/ 48, /*->20159*/
/*20111*/             OPC_CheckPredicate, 38, // Predicate_store
/*20113*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20115*/             OPC_Scope, 20, /*->20137*/ // 2 children in Scope
/*20117*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20120*/               OPC_EmitMergeInputChains1_0,
/*20121*/               OPC_EmitInteger, MVT::i32, 14, 
/*20124*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20127*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20137*/             /*Scope*/ 20, /*->20158*/
/*20138*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20141*/               OPC_EmitMergeInputChains1_0,
/*20142*/               OPC_EmitInteger, MVT::i32, 14, 
/*20145*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20148*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20158*/             0, /*End of Scope*/
/*20159*/           /*Scope*/ 102, /*->20262*/
/*20160*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20162*/             OPC_Scope, 48, /*->20212*/ // 2 children in Scope
/*20164*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20166*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20168*/               OPC_Scope, 20, /*->20190*/ // 2 children in Scope
/*20170*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20173*/                 OPC_EmitMergeInputChains1_0,
/*20174*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20177*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20180*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20190*/               /*Scope*/ 20, /*->20211*/
/*20191*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20194*/                 OPC_EmitMergeInputChains1_0,
/*20195*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20198*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20201*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20211*/               0, /*End of Scope*/
/*20212*/             /*Scope*/ 48, /*->20261*/
/*20213*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20215*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20217*/               OPC_Scope, 20, /*->20239*/ // 2 children in Scope
/*20219*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20222*/                 OPC_EmitMergeInputChains1_0,
/*20223*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20226*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20229*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20239*/               /*Scope*/ 20, /*->20260*/
/*20240*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20243*/                 OPC_EmitMergeInputChains1_0,
/*20244*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20247*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20250*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20260*/               0, /*End of Scope*/
/*20261*/             0, /*End of Scope*/
/*20262*/           0, /*End of Scope*/
/*20263*/         /*Scope*/ 108|128,1/*236*/, /*->20501*/
/*20265*/           OPC_RecordChild3, // #3 = $offset
/*20266*/           OPC_CheckChild3Type, MVT::i32,
/*20268*/           OPC_CheckType, MVT::i32,
/*20270*/           OPC_Scope, 54, /*->20326*/ // 4 children in Scope
/*20272*/             OPC_CheckPredicate, 38, // Predicate_istore
/*20274*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*20276*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20278*/             OPC_Scope, 22, /*->20302*/ // 2 children in Scope
/*20280*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20283*/               OPC_EmitMergeInputChains1_0,
/*20284*/               OPC_EmitInteger, MVT::i32, 14, 
/*20287*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20290*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*20302*/             /*Scope*/ 22, /*->20325*/
/*20303*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*20306*/               OPC_EmitMergeInputChains1_0,
/*20307*/               OPC_EmitInteger, MVT::i32, 14, 
/*20310*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20313*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*20325*/             0, /*End of Scope*/
/*20326*/           /*Scope*/ 86, /*->20413*/
/*20327*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20329*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*20331*/             OPC_Scope, 52, /*->20385*/ // 2 children in Scope
/*20333*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*20335*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20337*/               OPC_Scope, 22, /*->20361*/ // 2 children in Scope
/*20339*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20342*/                 OPC_EmitMergeInputChains1_0,
/*20343*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20346*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20349*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*20361*/               /*Scope*/ 22, /*->20384*/
/*20362*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*20365*/                 OPC_EmitMergeInputChains1_0,
/*20366*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20369*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20372*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*20384*/               0, /*End of Scope*/
/*20385*/             /*Scope*/ 26, /*->20412*/
/*20386*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*20388*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20390*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*20393*/               OPC_EmitMergeInputChains1_0,
/*20394*/               OPC_EmitInteger, MVT::i32, 14, 
/*20397*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20400*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*20412*/             0, /*End of Scope*/
/*20413*/           /*Scope*/ 27, /*->20441*/
/*20414*/             OPC_CheckPredicate, 38, // Predicate_istore
/*20416*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*20418*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20420*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20423*/             OPC_EmitMergeInputChains1_0,
/*20424*/             OPC_EmitInteger, MVT::i32, 14, 
/*20427*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20430*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20441*/           /*Scope*/ 58, /*->20500*/
/*20442*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20444*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*20446*/             OPC_Scope, 25, /*->20473*/ // 2 children in Scope
/*20448*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*20450*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20452*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20455*/               OPC_EmitMergeInputChains1_0,
/*20456*/               OPC_EmitInteger, MVT::i32, 14, 
/*20459*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20462*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20473*/             /*Scope*/ 25, /*->20499*/
/*20474*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*20476*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20478*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20481*/               OPC_EmitMergeInputChains1_0,
/*20482*/               OPC_EmitInteger, MVT::i32, 14, 
/*20485*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20488*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20499*/             0, /*End of Scope*/
/*20500*/           0, /*End of Scope*/
/*20501*/         /*Scope*/ 27, /*->20529*/
/*20502*/           OPC_CheckChild3Integer, 4, 
/*20504*/           OPC_CheckPredicate, 38, // Predicate_istore
/*20506*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*20508*/           OPC_CheckType, MVT::i32,
/*20510*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20512*/           OPC_EmitMergeInputChains1_0,
/*20513*/           OPC_EmitInteger, MVT::i32, 14, 
/*20516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20519*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSTMIA_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 1, 
                    // Src: (ist:i32 rGPR:i32:$Rt, rGPR:i32:$Rn, 4:iPTR)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 9
                    // Dst: (tSTMIA_UPD:i32 rGPR:i32:$Rn, rGPR:i32:$Rt)
/*20529*/         0, /*End of Scope*/
/*20530*/       /*Scope*/ 111, /*->20642*/
/*20531*/         OPC_CheckChild1Type, MVT::f64,
/*20533*/         OPC_RecordChild2, // #2 = $addr
/*20534*/         OPC_CheckChild2Type, MVT::i32,
/*20536*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20538*/         OPC_CheckPredicate, 38, // Predicate_store
/*20540*/         OPC_Scope, 24, /*->20566*/ // 4 children in Scope
/*20542*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20544*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*20546*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*20549*/           OPC_EmitMergeInputChains1_0,
/*20550*/           OPC_EmitInteger, MVT::i32, 14, 
/*20553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20556*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*20566*/         /*Scope*/ 24, /*->20591*/
/*20567*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20569*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20571*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20574*/           OPC_EmitMergeInputChains1_0,
/*20575*/           OPC_EmitInteger, MVT::i32, 14, 
/*20578*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20581*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*20591*/         /*Scope*/ 24, /*->20616*/
/*20592*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*20594*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20596*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20599*/           OPC_EmitMergeInputChains1_0,
/*20600*/           OPC_EmitInteger, MVT::i32, 14, 
/*20603*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20606*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*20616*/         /*Scope*/ 24, /*->20641*/
/*20617*/           OPC_CheckPredicate, 43, // Predicate_non_word_alignedstore
/*20619*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*20621*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20624*/           OPC_EmitMergeInputChains1_0,
/*20625*/           OPC_EmitInteger, MVT::i32, 14, 
/*20628*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20631*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*20641*/         0, /*End of Scope*/
/*20642*/       /*Scope*/ 33, /*->20676*/
/*20643*/         OPC_CheckChild1Type, MVT::f32,
/*20645*/         OPC_RecordChild2, // #2 = $addr
/*20646*/         OPC_CheckChild2Type, MVT::i32,
/*20648*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20650*/         OPC_CheckPredicate, 38, // Predicate_store
/*20652*/         OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20654*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*20656*/         OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*20659*/         OPC_EmitMergeInputChains1_0,
/*20660*/         OPC_EmitInteger, MVT::i32, 14, 
/*20663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20666*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*20676*/       /*Scope*/ 0|128,1/*128*/, /*->20806*/
/*20678*/         OPC_CheckChild1Type, MVT::v2f64,
/*20680*/         OPC_RecordChild2, // #2 = $addr
/*20681*/         OPC_CheckChild2Type, MVT::i32,
/*20683*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20685*/         OPC_CheckPredicate, 38, // Predicate_store
/*20687*/         OPC_Scope, 22, /*->20711*/ // 5 children in Scope
/*20689*/           OPC_CheckPredicate, 44, // Predicate_dword_alignedstore
/*20691*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20694*/           OPC_EmitMergeInputChains1_0,
/*20695*/           OPC_EmitInteger, MVT::i32, 14, 
/*20698*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20701*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20711*/         /*Scope*/ 24, /*->20736*/
/*20712*/           OPC_CheckPredicate, 45, // Predicate_word_alignedstore
/*20714*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20716*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20719*/           OPC_EmitMergeInputChains1_0,
/*20720*/           OPC_EmitInteger, MVT::i32, 14, 
/*20723*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20726*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20736*/         /*Scope*/ 24, /*->20761*/
/*20737*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20739*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20741*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20744*/           OPC_EmitMergeInputChains1_0,
/*20745*/           OPC_EmitInteger, MVT::i32, 14, 
/*20748*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20751*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20761*/         /*Scope*/ 24, /*->20786*/
/*20762*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*20764*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20766*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20769*/           OPC_EmitMergeInputChains1_0,
/*20770*/           OPC_EmitInteger, MVT::i32, 14, 
/*20773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20776*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20786*/         /*Scope*/ 18, /*->20805*/
/*20787*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*20789*/           OPC_EmitMergeInputChains1_0,
/*20790*/           OPC_EmitInteger, MVT::i32, 14, 
/*20793*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20796*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*20805*/         0, /*End of Scope*/
/*20806*/       0, /*End of Scope*/
/*20807*/     0, /*End of Scope*/
/*20808*/   /*SwitchOpcode*/ 3|128,12/*1539*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->22351
/*20812*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*20813*/     OPC_Scope, 111, /*->20926*/ // 22 children in Scope
/*20815*/       OPC_CheckChild1Integer, 113|128,3/*497*/, 
/*20818*/       OPC_RecordChild2, // #1 = $cop
/*20819*/       OPC_MoveChild2,
/*20820*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20823*/       OPC_MoveParent,
/*20824*/       OPC_RecordChild3, // #2 = $opc1
/*20825*/       OPC_MoveChild3,
/*20826*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20829*/       OPC_MoveParent,
/*20830*/       OPC_RecordChild4, // #3 = $CRd
/*20831*/       OPC_MoveChild4,
/*20832*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20835*/       OPC_MoveParent,
/*20836*/       OPC_RecordChild5, // #4 = $CRn
/*20837*/       OPC_MoveChild5,
/*20838*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20841*/       OPC_MoveParent,
/*20842*/       OPC_RecordChild6, // #5 = $CRm
/*20843*/       OPC_MoveChild6,
/*20844*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20847*/       OPC_MoveParent,
/*20848*/       OPC_RecordChild7, // #6 = $opc2
/*20849*/       OPC_MoveChild7,
/*20850*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20853*/       OPC_MoveParent,
/*20854*/       OPC_Scope, 34, /*->20890*/ // 2 children in Scope
/*20856*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*20858*/         OPC_EmitMergeInputChains1_0,
/*20859*/         OPC_EmitConvertToTarget, 1,
/*20861*/         OPC_EmitConvertToTarget, 2,
/*20863*/         OPC_EmitConvertToTarget, 3,
/*20865*/         OPC_EmitConvertToTarget, 4,
/*20867*/         OPC_EmitConvertToTarget, 5,
/*20869*/         OPC_EmitConvertToTarget, 6,
/*20871*/         OPC_EmitInteger, MVT::i32, 14, 
/*20874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20877*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 497:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*20890*/       /*Scope*/ 34, /*->20925*/
/*20891*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*20893*/         OPC_EmitMergeInputChains1_0,
/*20894*/         OPC_EmitConvertToTarget, 1,
/*20896*/         OPC_EmitConvertToTarget, 2,
/*20898*/         OPC_EmitConvertToTarget, 3,
/*20900*/         OPC_EmitConvertToTarget, 4,
/*20902*/         OPC_EmitConvertToTarget, 5,
/*20904*/         OPC_EmitConvertToTarget, 6,
/*20906*/         OPC_EmitInteger, MVT::i32, 14, 
/*20909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20912*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 497:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*20925*/       0, /*End of Scope*/
/*20926*/     /*Scope*/ 103, /*->21030*/
/*20927*/       OPC_CheckChild1Integer, 114|128,3/*498*/, 
/*20930*/       OPC_RecordChild2, // #1 = $cop
/*20931*/       OPC_MoveChild2,
/*20932*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20935*/       OPC_MoveParent,
/*20936*/       OPC_RecordChild3, // #2 = $opc1
/*20937*/       OPC_MoveChild3,
/*20938*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20941*/       OPC_MoveParent,
/*20942*/       OPC_RecordChild4, // #3 = $CRd
/*20943*/       OPC_MoveChild4,
/*20944*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20947*/       OPC_MoveParent,
/*20948*/       OPC_RecordChild5, // #4 = $CRn
/*20949*/       OPC_MoveChild5,
/*20950*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20953*/       OPC_MoveParent,
/*20954*/       OPC_RecordChild6, // #5 = $CRm
/*20955*/       OPC_MoveChild6,
/*20956*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20959*/       OPC_MoveParent,
/*20960*/       OPC_RecordChild7, // #6 = $opc2
/*20961*/       OPC_MoveChild7,
/*20962*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20965*/       OPC_MoveParent,
/*20966*/       OPC_Scope, 26, /*->20994*/ // 2 children in Scope
/*20968*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*20970*/         OPC_EmitMergeInputChains1_0,
/*20971*/         OPC_EmitConvertToTarget, 1,
/*20973*/         OPC_EmitConvertToTarget, 2,
/*20975*/         OPC_EmitConvertToTarget, 3,
/*20977*/         OPC_EmitConvertToTarget, 4,
/*20979*/         OPC_EmitConvertToTarget, 5,
/*20981*/         OPC_EmitConvertToTarget, 6,
/*20983*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 498:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*20994*/       /*Scope*/ 34, /*->21029*/
/*20995*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*20997*/         OPC_EmitMergeInputChains1_0,
/*20998*/         OPC_EmitConvertToTarget, 1,
/*21000*/         OPC_EmitConvertToTarget, 2,
/*21002*/         OPC_EmitConvertToTarget, 3,
/*21004*/         OPC_EmitConvertToTarget, 4,
/*21006*/         OPC_EmitConvertToTarget, 5,
/*21008*/         OPC_EmitConvertToTarget, 6,
/*21010*/         OPC_EmitInteger, MVT::i32, 14, 
/*21013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21016*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 498:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21029*/       0, /*End of Scope*/
/*21030*/     /*Scope*/ 76, /*->21107*/
/*21031*/       OPC_CheckChild1Integer, 2|128,4/*514*/, 
/*21034*/       OPC_RecordChild2, // #1 = $cop
/*21035*/       OPC_MoveChild2,
/*21036*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21039*/       OPC_MoveParent,
/*21040*/       OPC_RecordChild3, // #2 = $CRd
/*21041*/       OPC_MoveChild3,
/*21042*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21045*/       OPC_MoveParent,
/*21046*/       OPC_RecordChild4, // #3 = $addr
/*21047*/       OPC_CheckChild4Type, MVT::i32,
/*21049*/       OPC_Scope, 27, /*->21078*/ // 2 children in Scope
/*21051*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21053*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21056*/         OPC_EmitMergeInputChains1_0,
/*21057*/         OPC_EmitConvertToTarget, 1,
/*21059*/         OPC_EmitConvertToTarget, 2,
/*21061*/         OPC_EmitInteger, MVT::i32, 14, 
/*21064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21067*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 514:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21078*/       /*Scope*/ 27, /*->21106*/
/*21079*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21081*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21084*/         OPC_EmitMergeInputChains1_0,
/*21085*/         OPC_EmitConvertToTarget, 1,
/*21087*/         OPC_EmitConvertToTarget, 2,
/*21089*/         OPC_EmitInteger, MVT::i32, 14, 
/*21092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21095*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 514:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21106*/       0, /*End of Scope*/
/*21107*/     /*Scope*/ 76, /*->21184*/
/*21108*/       OPC_CheckChild1Integer, 5|128,4/*517*/, 
/*21111*/       OPC_RecordChild2, // #1 = $cop
/*21112*/       OPC_MoveChild2,
/*21113*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21116*/       OPC_MoveParent,
/*21117*/       OPC_RecordChild3, // #2 = $CRd
/*21118*/       OPC_MoveChild3,
/*21119*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21122*/       OPC_MoveParent,
/*21123*/       OPC_RecordChild4, // #3 = $addr
/*21124*/       OPC_CheckChild4Type, MVT::i32,
/*21126*/       OPC_Scope, 27, /*->21155*/ // 2 children in Scope
/*21128*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21130*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21133*/         OPC_EmitMergeInputChains1_0,
/*21134*/         OPC_EmitConvertToTarget, 1,
/*21136*/         OPC_EmitConvertToTarget, 2,
/*21138*/         OPC_EmitInteger, MVT::i32, 14, 
/*21141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21144*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 517:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21155*/       /*Scope*/ 27, /*->21183*/
/*21156*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21158*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21161*/         OPC_EmitMergeInputChains1_0,
/*21162*/         OPC_EmitConvertToTarget, 1,
/*21164*/         OPC_EmitConvertToTarget, 2,
/*21166*/         OPC_EmitInteger, MVT::i32, 14, 
/*21169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21172*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 517:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21183*/       0, /*End of Scope*/
/*21184*/     /*Scope*/ 68, /*->21253*/
/*21185*/       OPC_CheckChild1Integer, 3|128,4/*515*/, 
/*21188*/       OPC_RecordChild2, // #1 = $cop
/*21189*/       OPC_MoveChild2,
/*21190*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21193*/       OPC_MoveParent,
/*21194*/       OPC_RecordChild3, // #2 = $CRd
/*21195*/       OPC_MoveChild3,
/*21196*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21199*/       OPC_MoveParent,
/*21200*/       OPC_RecordChild4, // #3 = $addr
/*21201*/       OPC_CheckChild4Type, MVT::i32,
/*21203*/       OPC_Scope, 19, /*->21224*/ // 2 children in Scope
/*21205*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*21207*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21210*/         OPC_EmitMergeInputChains1_0,
/*21211*/         OPC_EmitConvertToTarget, 1,
/*21213*/         OPC_EmitConvertToTarget, 2,
/*21215*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 515:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21224*/       /*Scope*/ 27, /*->21252*/
/*21225*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21227*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21230*/         OPC_EmitMergeInputChains1_0,
/*21231*/         OPC_EmitConvertToTarget, 1,
/*21233*/         OPC_EmitConvertToTarget, 2,
/*21235*/         OPC_EmitInteger, MVT::i32, 14, 
/*21238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21241*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 515:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21252*/       0, /*End of Scope*/
/*21253*/     /*Scope*/ 68, /*->21322*/
/*21254*/       OPC_CheckChild1Integer, 4|128,4/*516*/, 
/*21257*/       OPC_RecordChild2, // #1 = $cop
/*21258*/       OPC_MoveChild2,
/*21259*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21262*/       OPC_MoveParent,
/*21263*/       OPC_RecordChild3, // #2 = $CRd
/*21264*/       OPC_MoveChild3,
/*21265*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21268*/       OPC_MoveParent,
/*21269*/       OPC_RecordChild4, // #3 = $addr
/*21270*/       OPC_CheckChild4Type, MVT::i32,
/*21272*/       OPC_Scope, 19, /*->21293*/ // 2 children in Scope
/*21274*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*21276*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21279*/         OPC_EmitMergeInputChains1_0,
/*21280*/         OPC_EmitConvertToTarget, 1,
/*21282*/         OPC_EmitConvertToTarget, 2,
/*21284*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 516:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21293*/       /*Scope*/ 27, /*->21321*/
/*21294*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21296*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21299*/         OPC_EmitMergeInputChains1_0,
/*21300*/         OPC_EmitConvertToTarget, 1,
/*21302*/         OPC_EmitConvertToTarget, 2,
/*21304*/         OPC_EmitInteger, MVT::i32, 14, 
/*21307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21310*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 516:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21321*/       0, /*End of Scope*/
/*21322*/     /*Scope*/ 76, /*->21399*/
/*21323*/       OPC_CheckChild1Integer, 17|128,5/*657*/, 
/*21326*/       OPC_RecordChild2, // #1 = $cop
/*21327*/       OPC_MoveChild2,
/*21328*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21331*/       OPC_MoveParent,
/*21332*/       OPC_RecordChild3, // #2 = $CRd
/*21333*/       OPC_MoveChild3,
/*21334*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21337*/       OPC_MoveParent,
/*21338*/       OPC_RecordChild4, // #3 = $addr
/*21339*/       OPC_CheckChild4Type, MVT::i32,
/*21341*/       OPC_Scope, 27, /*->21370*/ // 2 children in Scope
/*21343*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21345*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21348*/         OPC_EmitMergeInputChains1_0,
/*21349*/         OPC_EmitConvertToTarget, 1,
/*21351*/         OPC_EmitConvertToTarget, 2,
/*21353*/         OPC_EmitInteger, MVT::i32, 14, 
/*21356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21359*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 657:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21370*/       /*Scope*/ 27, /*->21398*/
/*21371*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21373*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21376*/         OPC_EmitMergeInputChains1_0,
/*21377*/         OPC_EmitConvertToTarget, 1,
/*21379*/         OPC_EmitConvertToTarget, 2,
/*21381*/         OPC_EmitInteger, MVT::i32, 14, 
/*21384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21387*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 657:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21398*/       0, /*End of Scope*/
/*21399*/     /*Scope*/ 76, /*->21476*/
/*21400*/       OPC_CheckChild1Integer, 20|128,5/*660*/, 
/*21403*/       OPC_RecordChild2, // #1 = $cop
/*21404*/       OPC_MoveChild2,
/*21405*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21408*/       OPC_MoveParent,
/*21409*/       OPC_RecordChild3, // #2 = $CRd
/*21410*/       OPC_MoveChild3,
/*21411*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21414*/       OPC_MoveParent,
/*21415*/       OPC_RecordChild4, // #3 = $addr
/*21416*/       OPC_CheckChild4Type, MVT::i32,
/*21418*/       OPC_Scope, 27, /*->21447*/ // 2 children in Scope
/*21420*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21422*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21425*/         OPC_EmitMergeInputChains1_0,
/*21426*/         OPC_EmitConvertToTarget, 1,
/*21428*/         OPC_EmitConvertToTarget, 2,
/*21430*/         OPC_EmitInteger, MVT::i32, 14, 
/*21433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21436*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 660:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21447*/       /*Scope*/ 27, /*->21475*/
/*21448*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21450*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21453*/         OPC_EmitMergeInputChains1_0,
/*21454*/         OPC_EmitConvertToTarget, 1,
/*21456*/         OPC_EmitConvertToTarget, 2,
/*21458*/         OPC_EmitInteger, MVT::i32, 14, 
/*21461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21464*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 660:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21475*/       0, /*End of Scope*/
/*21476*/     /*Scope*/ 68, /*->21545*/
/*21477*/       OPC_CheckChild1Integer, 18|128,5/*658*/, 
/*21480*/       OPC_RecordChild2, // #1 = $cop
/*21481*/       OPC_MoveChild2,
/*21482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21485*/       OPC_MoveParent,
/*21486*/       OPC_RecordChild3, // #2 = $CRd
/*21487*/       OPC_MoveChild3,
/*21488*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21491*/       OPC_MoveParent,
/*21492*/       OPC_RecordChild4, // #3 = $addr
/*21493*/       OPC_CheckChild4Type, MVT::i32,
/*21495*/       OPC_Scope, 19, /*->21516*/ // 2 children in Scope
/*21497*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*21499*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21502*/         OPC_EmitMergeInputChains1_0,
/*21503*/         OPC_EmitConvertToTarget, 1,
/*21505*/         OPC_EmitConvertToTarget, 2,
/*21507*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 658:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21516*/       /*Scope*/ 27, /*->21544*/
/*21517*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21519*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21522*/         OPC_EmitMergeInputChains1_0,
/*21523*/         OPC_EmitConvertToTarget, 1,
/*21525*/         OPC_EmitConvertToTarget, 2,
/*21527*/         OPC_EmitInteger, MVT::i32, 14, 
/*21530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21533*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 658:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21544*/       0, /*End of Scope*/
/*21545*/     /*Scope*/ 68, /*->21614*/
/*21546*/       OPC_CheckChild1Integer, 19|128,5/*659*/, 
/*21549*/       OPC_RecordChild2, // #1 = $cop
/*21550*/       OPC_MoveChild2,
/*21551*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21554*/       OPC_MoveParent,
/*21555*/       OPC_RecordChild3, // #2 = $CRd
/*21556*/       OPC_MoveChild3,
/*21557*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21560*/       OPC_MoveParent,
/*21561*/       OPC_RecordChild4, // #3 = $addr
/*21562*/       OPC_CheckChild4Type, MVT::i32,
/*21564*/       OPC_Scope, 19, /*->21585*/ // 2 children in Scope
/*21566*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*21568*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21571*/         OPC_EmitMergeInputChains1_0,
/*21572*/         OPC_EmitConvertToTarget, 1,
/*21574*/         OPC_EmitConvertToTarget, 2,
/*21576*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 659:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21585*/       /*Scope*/ 27, /*->21613*/
/*21586*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21588*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21591*/         OPC_EmitMergeInputChains1_0,
/*21592*/         OPC_EmitConvertToTarget, 1,
/*21594*/         OPC_EmitConvertToTarget, 2,
/*21596*/         OPC_EmitInteger, MVT::i32, 14, 
/*21599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21602*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 659:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21613*/       0, /*End of Scope*/
/*21614*/     /*Scope*/ 102, /*->21717*/
/*21615*/       OPC_CheckChild1Integer, 8|128,4/*520*/, 
/*21618*/       OPC_RecordChild2, // #1 = $cop
/*21619*/       OPC_MoveChild2,
/*21620*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21623*/       OPC_MoveParent,
/*21624*/       OPC_RecordChild3, // #2 = $opc1
/*21625*/       OPC_MoveChild3,
/*21626*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21629*/       OPC_MoveParent,
/*21630*/       OPC_RecordChild4, // #3 = $Rt
/*21631*/       OPC_RecordChild5, // #4 = $CRn
/*21632*/       OPC_MoveChild5,
/*21633*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21636*/       OPC_MoveParent,
/*21637*/       OPC_RecordChild6, // #5 = $CRm
/*21638*/       OPC_MoveChild6,
/*21639*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21642*/       OPC_MoveParent,
/*21643*/       OPC_RecordChild7, // #6 = $opc2
/*21644*/       OPC_MoveChild7,
/*21645*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21648*/       OPC_MoveParent,
/*21649*/       OPC_Scope, 32, /*->21683*/ // 2 children in Scope
/*21651*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21653*/         OPC_EmitMergeInputChains1_0,
/*21654*/         OPC_EmitConvertToTarget, 1,
/*21656*/         OPC_EmitConvertToTarget, 2,
/*21658*/         OPC_EmitConvertToTarget, 4,
/*21660*/         OPC_EmitConvertToTarget, 5,
/*21662*/         OPC_EmitConvertToTarget, 6,
/*21664*/         OPC_EmitInteger, MVT::i32, 14, 
/*21667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21670*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 520:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21683*/       /*Scope*/ 32, /*->21716*/
/*21684*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21686*/         OPC_EmitMergeInputChains1_0,
/*21687*/         OPC_EmitConvertToTarget, 1,
/*21689*/         OPC_EmitConvertToTarget, 2,
/*21691*/         OPC_EmitConvertToTarget, 4,
/*21693*/         OPC_EmitConvertToTarget, 5,
/*21695*/         OPC_EmitConvertToTarget, 6,
/*21697*/         OPC_EmitInteger, MVT::i32, 14, 
/*21700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21703*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 520:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21716*/       0, /*End of Scope*/
/*21717*/     /*Scope*/ 94, /*->21812*/
/*21718*/       OPC_CheckChild1Integer, 9|128,4/*521*/, 
/*21721*/       OPC_RecordChild2, // #1 = $cop
/*21722*/       OPC_MoveChild2,
/*21723*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21726*/       OPC_MoveParent,
/*21727*/       OPC_RecordChild3, // #2 = $opc1
/*21728*/       OPC_MoveChild3,
/*21729*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21732*/       OPC_MoveParent,
/*21733*/       OPC_RecordChild4, // #3 = $Rt
/*21734*/       OPC_RecordChild5, // #4 = $CRn
/*21735*/       OPC_MoveChild5,
/*21736*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21739*/       OPC_MoveParent,
/*21740*/       OPC_RecordChild6, // #5 = $CRm
/*21741*/       OPC_MoveChild6,
/*21742*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21745*/       OPC_MoveParent,
/*21746*/       OPC_RecordChild7, // #6 = $opc2
/*21747*/       OPC_MoveChild7,
/*21748*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21751*/       OPC_MoveParent,
/*21752*/       OPC_Scope, 24, /*->21778*/ // 2 children in Scope
/*21754*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*21756*/         OPC_EmitMergeInputChains1_0,
/*21757*/         OPC_EmitConvertToTarget, 1,
/*21759*/         OPC_EmitConvertToTarget, 2,
/*21761*/         OPC_EmitConvertToTarget, 4,
/*21763*/         OPC_EmitConvertToTarget, 5,
/*21765*/         OPC_EmitConvertToTarget, 6,
/*21767*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 521:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21778*/       /*Scope*/ 32, /*->21811*/
/*21779*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21781*/         OPC_EmitMergeInputChains1_0,
/*21782*/         OPC_EmitConvertToTarget, 1,
/*21784*/         OPC_EmitConvertToTarget, 2,
/*21786*/         OPC_EmitConvertToTarget, 4,
/*21788*/         OPC_EmitConvertToTarget, 5,
/*21790*/         OPC_EmitConvertToTarget, 6,
/*21792*/         OPC_EmitInteger, MVT::i32, 14, 
/*21795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21798*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 521:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21811*/       0, /*End of Scope*/
/*21812*/     /*Scope*/ 81, /*->21894*/
/*21813*/       OPC_CheckChild1Integer, 10|128,4/*522*/, 
/*21816*/       OPC_RecordChild2, // #1 = $cop
/*21817*/       OPC_MoveChild2,
/*21818*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21821*/       OPC_MoveParent,
/*21822*/       OPC_RecordChild3, // #2 = $opc1
/*21823*/       OPC_MoveChild3,
/*21824*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21827*/       OPC_MoveParent,
/*21828*/       OPC_RecordChild4, // #3 = $Rt
/*21829*/       OPC_RecordChild5, // #4 = $Rt2
/*21830*/       OPC_RecordChild6, // #5 = $CRm
/*21831*/       OPC_MoveChild6,
/*21832*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21835*/       OPC_MoveParent,
/*21836*/       OPC_Scope, 27, /*->21865*/ // 2 children in Scope
/*21838*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21840*/         OPC_EmitMergeInputChains1_0,
/*21841*/         OPC_EmitConvertToTarget, 1,
/*21843*/         OPC_EmitConvertToTarget, 2,
/*21845*/         OPC_EmitConvertToTarget, 5,
/*21847*/         OPC_EmitInteger, MVT::i32, 14, 
/*21850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21853*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 522:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*21865*/       /*Scope*/ 27, /*->21893*/
/*21866*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21868*/         OPC_EmitMergeInputChains1_0,
/*21869*/         OPC_EmitConvertToTarget, 1,
/*21871*/         OPC_EmitConvertToTarget, 2,
/*21873*/         OPC_EmitConvertToTarget, 5,
/*21875*/         OPC_EmitInteger, MVT::i32, 14, 
/*21878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21881*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 522:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*21893*/       0, /*End of Scope*/
/*21894*/     /*Scope*/ 73, /*->21968*/
/*21895*/       OPC_CheckChild1Integer, 11|128,4/*523*/, 
/*21898*/       OPC_RecordChild2, // #1 = $cop
/*21899*/       OPC_MoveChild2,
/*21900*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21903*/       OPC_MoveParent,
/*21904*/       OPC_RecordChild3, // #2 = $opc1
/*21905*/       OPC_MoveChild3,
/*21906*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21909*/       OPC_MoveParent,
/*21910*/       OPC_RecordChild4, // #3 = $Rt
/*21911*/       OPC_RecordChild5, // #4 = $Rt2
/*21912*/       OPC_RecordChild6, // #5 = $CRm
/*21913*/       OPC_MoveChild6,
/*21914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21917*/       OPC_MoveParent,
/*21918*/       OPC_Scope, 19, /*->21939*/ // 2 children in Scope
/*21920*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*21922*/         OPC_EmitMergeInputChains1_0,
/*21923*/         OPC_EmitConvertToTarget, 1,
/*21925*/         OPC_EmitConvertToTarget, 2,
/*21927*/         OPC_EmitConvertToTarget, 5,
/*21929*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 523:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*21939*/       /*Scope*/ 27, /*->21967*/
/*21940*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21942*/         OPC_EmitMergeInputChains1_0,
/*21943*/         OPC_EmitConvertToTarget, 1,
/*21945*/         OPC_EmitConvertToTarget, 2,
/*21947*/         OPC_EmitConvertToTarget, 5,
/*21949*/         OPC_EmitInteger, MVT::i32, 14, 
/*21952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21955*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 523:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*21967*/       0, /*End of Scope*/
/*21968*/     /*Scope*/ 79, /*->22048*/
/*21969*/       OPC_CheckChild1Integer, 126|128,3/*510*/, 
/*21972*/       OPC_RecordChild2, // #1 = $imm
/*21973*/       OPC_MoveChild2,
/*21974*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21977*/       OPC_Scope, 22, /*->22001*/ // 3 children in Scope
/*21979*/         OPC_CheckPredicate, 46, // Predicate_imm0_239
/*21981*/         OPC_MoveParent,
/*21982*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*21984*/         OPC_EmitMergeInputChains1_0,
/*21985*/         OPC_EmitConvertToTarget, 1,
/*21987*/         OPC_EmitInteger, MVT::i32, 14, 
/*21990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21993*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 510:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*22001*/       /*Scope*/ 22, /*->22024*/
/*22002*/         OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22004*/         OPC_MoveParent,
/*22005*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasV6MOps()) && (Subtarget->isThumb())
/*22007*/         OPC_EmitMergeInputChains1_0,
/*22008*/         OPC_EmitConvertToTarget, 1,
/*22010*/         OPC_EmitInteger, MVT::i32, 14, 
/*22013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22016*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 510:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*22024*/       /*Scope*/ 22, /*->22047*/
/*22025*/         OPC_CheckPredicate, 46, // Predicate_imm0_239
/*22027*/         OPC_MoveParent,
/*22028*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22030*/         OPC_EmitMergeInputChains1_0,
/*22031*/         OPC_EmitConvertToTarget, 1,
/*22033*/         OPC_EmitInteger, MVT::i32, 14, 
/*22036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22039*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 510:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*22047*/       0, /*End of Scope*/
/*22048*/     /*Scope*/ 53, /*->22102*/
/*22049*/       OPC_CheckChild1Integer, 122|128,3/*506*/, 
/*22052*/       OPC_RecordChild2, // #1 = $opt
/*22053*/       OPC_MoveChild2,
/*22054*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22057*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22059*/       OPC_MoveParent,
/*22060*/       OPC_Scope, 19, /*->22081*/ // 2 children in Scope
/*22062*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22064*/         OPC_EmitMergeInputChains1_0,
/*22065*/         OPC_EmitConvertToTarget, 1,
/*22067*/         OPC_EmitInteger, MVT::i32, 14, 
/*22070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22073*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 506:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*22081*/       /*Scope*/ 19, /*->22101*/
/*22082*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22084*/         OPC_EmitMergeInputChains1_0,
/*22085*/         OPC_EmitConvertToTarget, 1,
/*22087*/         OPC_EmitInteger, MVT::i32, 14, 
/*22090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22093*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 506:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*22101*/       0, /*End of Scope*/
/*22102*/     /*Scope*/ 55, /*->22158*/
/*22103*/       OPC_CheckChild1Integer, 25|128,5/*665*/, 
/*22106*/       OPC_RecordChild2, // #1 = $imm16
/*22107*/       OPC_MoveChild2,
/*22108*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22111*/       OPC_Scope, 14, /*->22127*/ // 3 children in Scope
/*22113*/         OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*22115*/         OPC_MoveParent,
/*22116*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22118*/         OPC_EmitMergeInputChains1_0,
/*22119*/         OPC_EmitConvertToTarget, 1,
/*22121*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 665:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (UDF (imm:i32):$imm16)
/*22127*/       /*Scope*/ 14, /*->22142*/
/*22128*/         OPC_CheckPredicate, 49, // Predicate_imm0_255
/*22130*/         OPC_MoveParent,
/*22131*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb())
/*22133*/         OPC_EmitMergeInputChains1_0,
/*22134*/         OPC_EmitConvertToTarget, 1,
/*22136*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 665:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                  // Dst: (tUDF (imm:i32):$imm8)
/*22142*/       /*Scope*/ 14, /*->22157*/
/*22143*/         OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*22145*/         OPC_MoveParent,
/*22146*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22148*/         OPC_EmitMergeInputChains1_0,
/*22149*/         OPC_EmitConvertToTarget, 1,
/*22151*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 665:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (t2UDF (imm:i32):$imm16)
/*22157*/       0, /*End of Scope*/
/*22158*/     /*Scope*/ 45, /*->22204*/
/*22159*/       OPC_CheckChild1Integer, 123|128,3/*507*/, 
/*22162*/       OPC_RecordChild2, // #1 = $opt
/*22163*/       OPC_MoveChild2,
/*22164*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22167*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22169*/       OPC_MoveParent,
/*22170*/       OPC_Scope, 11, /*->22183*/ // 2 children in Scope
/*22172*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22174*/         OPC_EmitMergeInputChains1_0,
/*22175*/         OPC_EmitConvertToTarget, 1,
/*22177*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 507:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*22183*/       /*Scope*/ 19, /*->22203*/
/*22184*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22186*/         OPC_EmitMergeInputChains1_0,
/*22187*/         OPC_EmitConvertToTarget, 1,
/*22189*/         OPC_EmitInteger, MVT::i32, 14, 
/*22192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22195*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 507:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*22203*/       0, /*End of Scope*/
/*22204*/     /*Scope*/ 45, /*->22250*/
/*22205*/       OPC_CheckChild1Integer, 124|128,3/*508*/, 
/*22208*/       OPC_RecordChild2, // #1 = $opt
/*22209*/       OPC_MoveChild2,
/*22210*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22213*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22215*/       OPC_MoveParent,
/*22216*/       OPC_Scope, 11, /*->22229*/ // 2 children in Scope
/*22218*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22220*/         OPC_EmitMergeInputChains1_0,
/*22221*/         OPC_EmitConvertToTarget, 1,
/*22223*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 508:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*22229*/       /*Scope*/ 19, /*->22249*/
/*22230*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22232*/         OPC_EmitMergeInputChains1_0,
/*22233*/         OPC_EmitConvertToTarget, 1,
/*22235*/         OPC_EmitInteger, MVT::i32, 14, 
/*22238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22241*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 508:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*22249*/       0, /*End of Scope*/
/*22250*/     /*Scope*/ 45, /*->22296*/
/*22251*/       OPC_CheckChild1Integer, 127|128,3/*511*/, 
/*22254*/       OPC_RecordChild2, // #1 = $opt
/*22255*/       OPC_MoveChild2,
/*22256*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22259*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22261*/       OPC_MoveParent,
/*22262*/       OPC_Scope, 11, /*->22275*/ // 2 children in Scope
/*22264*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22266*/         OPC_EmitMergeInputChains1_0,
/*22267*/         OPC_EmitConvertToTarget, 1,
/*22269*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 511:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*22275*/       /*Scope*/ 19, /*->22295*/
/*22276*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22278*/         OPC_EmitMergeInputChains1_0,
/*22279*/         OPC_EmitConvertToTarget, 1,
/*22281*/         OPC_EmitInteger, MVT::i32, 14, 
/*22284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22287*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 511:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*22295*/       0, /*End of Scope*/
/*22296*/     /*Scope*/ 31, /*->22328*/
/*22297*/       OPC_CheckChild1Integer, 115|128,3/*499*/, 
/*22300*/       OPC_Scope, 8, /*->22310*/ // 2 children in Scope
/*22302*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasV6KOps()) && (!Subtarget->isThumb())
/*22304*/         OPC_EmitMergeInputChains1_0,
/*22305*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#Ops*/, 
                  // Src: (intrinsic_void 499:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*22310*/       /*Scope*/ 16, /*->22327*/
/*22311*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*22313*/         OPC_EmitMergeInputChains1_0,
/*22314*/         OPC_EmitInteger, MVT::i32, 14, 
/*22317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22320*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 499:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*22327*/       0, /*End of Scope*/
/*22328*/     /*Scope*/ 21, /*->22350*/
/*22329*/       OPC_CheckChild1Integer, 14|128,5/*654*/, 
/*22332*/       OPC_RecordChild2, // #1 = $src
/*22333*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*22335*/       OPC_EmitMergeInputChains1_0,
/*22336*/       OPC_EmitInteger, MVT::i32, 14, 
/*22339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22342*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 654:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*22350*/     0, /*End of Scope*/
/*22351*/   /*SwitchOpcode*/ 4|128,3/*388*/, TARGET_VAL(ARMISD::PRELOAD),// ->22743
/*22355*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*22356*/     OPC_Scope, 69|128,2/*325*/, /*->22684*/ // 2 children in Scope
/*22359*/       OPC_RecordChild1, // #1 = $shift
/*22360*/       OPC_CheckChild1Type, MVT::i32,
/*22362*/       OPC_Scope, 12|128,1/*140*/, /*->22505*/ // 2 children in Scope
/*22365*/         OPC_CheckChild2Integer, 1, 
/*22367*/         OPC_CheckChild2Type, MVT::i32,
/*22369*/         OPC_Scope, 31, /*->22402*/ // 2 children in Scope
/*22371*/           OPC_CheckChild3Integer, 1, 
/*22373*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22375*/           OPC_Scope, 12, /*->22389*/ // 2 children in Scope
/*22377*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22380*/             OPC_EmitMergeInputChains1_0,
/*22381*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*22389*/           /*Scope*/ 11, /*->22401*/
/*22390*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22393*/             OPC_EmitMergeInputChains1_0,
/*22394*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*22401*/           0, /*End of Scope*/
/*22402*/         /*Scope*/ 101, /*->22504*/
/*22403*/           OPC_CheckChild3Integer, 0, 
/*22405*/           OPC_Scope, 14, /*->22421*/ // 4 children in Scope
/*22407*/             OPC_CheckPatternPredicate, 23, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22409*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22412*/             OPC_EmitMergeInputChains1_0,
/*22413*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*22421*/           /*Scope*/ 22, /*->22444*/
/*22422*/             OPC_CheckPatternPredicate, 29, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22424*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22427*/             OPC_EmitMergeInputChains1_0,
/*22428*/             OPC_EmitInteger, MVT::i32, 14, 
/*22431*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22434*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*22444*/           /*Scope*/ 13, /*->22458*/
/*22445*/             OPC_CheckPatternPredicate, 23, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22447*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22450*/             OPC_EmitMergeInputChains1_0,
/*22451*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*22458*/           /*Scope*/ 44, /*->22503*/
/*22459*/             OPC_CheckPatternPredicate, 29, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22461*/             OPC_Scope, 19, /*->22482*/ // 2 children in Scope
/*22463*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22466*/               OPC_EmitMergeInputChains1_0,
/*22467*/               OPC_EmitInteger, MVT::i32, 14, 
/*22470*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22473*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*22482*/             /*Scope*/ 19, /*->22502*/
/*22483*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22486*/               OPC_EmitMergeInputChains1_0,
/*22487*/               OPC_EmitInteger, MVT::i32, 14, 
/*22490*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22493*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*22502*/             0, /*End of Scope*/
/*22503*/           0, /*End of Scope*/
/*22504*/         0, /*End of Scope*/
/*22505*/       /*Scope*/ 48|128,1/*176*/, /*->22683*/
/*22507*/         OPC_CheckChild2Integer, 0, 
/*22509*/         OPC_CheckChild2Type, MVT::i32,
/*22511*/         OPC_Scope, 101, /*->22614*/ // 2 children in Scope
/*22513*/           OPC_CheckChild3Integer, 1, 
/*22515*/           OPC_Scope, 14, /*->22531*/ // 4 children in Scope
/*22517*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22519*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22522*/             OPC_EmitMergeInputChains1_0,
/*22523*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*22531*/           /*Scope*/ 22, /*->22554*/
/*22532*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22534*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22537*/             OPC_EmitMergeInputChains1_0,
/*22538*/             OPC_EmitInteger, MVT::i32, 14, 
/*22541*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22544*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*22554*/           /*Scope*/ 13, /*->22568*/
/*22555*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22557*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22560*/             OPC_EmitMergeInputChains1_0,
/*22561*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*22568*/           /*Scope*/ 44, /*->22613*/
/*22569*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22571*/             OPC_Scope, 19, /*->22592*/ // 2 children in Scope
/*22573*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22576*/               OPC_EmitMergeInputChains1_0,
/*22577*/               OPC_EmitInteger, MVT::i32, 14, 
/*22580*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22583*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*22592*/             /*Scope*/ 19, /*->22612*/
/*22593*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22596*/               OPC_EmitMergeInputChains1_0,
/*22597*/               OPC_EmitInteger, MVT::i32, 14, 
/*22600*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22603*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*22612*/             0, /*End of Scope*/
/*22613*/           0, /*End of Scope*/
/*22614*/         /*Scope*/ 67, /*->22682*/
/*22615*/           OPC_CheckChild3Integer, 0, 
/*22617*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22619*/           OPC_Scope, 20, /*->22641*/ // 3 children in Scope
/*22621*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22624*/             OPC_EmitMergeInputChains1_0,
/*22625*/             OPC_EmitInteger, MVT::i32, 14, 
/*22628*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22631*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*22641*/           /*Scope*/ 19, /*->22661*/
/*22642*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22645*/             OPC_EmitMergeInputChains1_0,
/*22646*/             OPC_EmitInteger, MVT::i32, 14, 
/*22649*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22652*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*22661*/           /*Scope*/ 19, /*->22681*/
/*22662*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22665*/             OPC_EmitMergeInputChains1_0,
/*22666*/             OPC_EmitInteger, MVT::i32, 14, 
/*22669*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22672*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*22681*/           0, /*End of Scope*/
/*22682*/         0, /*End of Scope*/
/*22683*/       0, /*End of Scope*/
/*22684*/     /*Scope*/ 57, /*->22742*/
/*22685*/       OPC_MoveChild1,
/*22686*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*22689*/       OPC_RecordChild0, // #1 = $addr
/*22690*/       OPC_MoveChild0,
/*22691*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*22694*/       OPC_MoveParent,
/*22695*/       OPC_MoveParent,
/*22696*/       OPC_CheckChild2Integer, 0, 
/*22698*/       OPC_CheckChild2Type, MVT::i32,
/*22700*/       OPC_Scope, 19, /*->22721*/ // 2 children in Scope
/*22702*/         OPC_CheckChild3Integer, 0, 
/*22704*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22706*/         OPC_EmitMergeInputChains1_0,
/*22707*/         OPC_EmitInteger, MVT::i32, 14, 
/*22710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22713*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*22721*/       /*Scope*/ 19, /*->22741*/
/*22722*/         OPC_CheckChild3Integer, 1, 
/*22724*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22726*/         OPC_EmitMergeInputChains1_0,
/*22727*/         OPC_EmitInteger, MVT::i32, 14, 
/*22730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22733*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*22741*/       0, /*End of Scope*/
/*22742*/     0, /*End of Scope*/
/*22743*/   /*SwitchOpcode*/ 87|128,10/*1367*/, TARGET_VAL(ARMISD::CMPZ),// ->24114
/*22747*/     OPC_Scope, 123, /*->22872*/ // 12 children in Scope
/*22749*/       OPC_MoveChild0,
/*22750*/       OPC_SwitchOpcode /*2 cases */, 57, TARGET_VAL(ISD::AND),// ->22811
/*22754*/         OPC_RecordChild0, // #0 = $Rn
/*22755*/         OPC_RecordChild1, // #1 = $shift
/*22756*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*22758*/         OPC_CheckType, MVT::i32,
/*22760*/         OPC_MoveParent,
/*22761*/         OPC_CheckChild1Integer, 0, 
/*22763*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22765*/         OPC_Scope, 21, /*->22788*/ // 2 children in Scope
/*22767*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22770*/           OPC_EmitInteger, MVT::i32, 14, 
/*22773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22776*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22788*/         /*Scope*/ 21, /*->22810*/
/*22789*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22792*/           OPC_EmitInteger, MVT::i32, 14, 
/*22795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22798*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22810*/         0, /*End of Scope*/
/*22811*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::XOR),// ->22871
/*22814*/         OPC_RecordChild0, // #0 = $Rn
/*22815*/         OPC_RecordChild1, // #1 = $shift
/*22816*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*22818*/         OPC_CheckType, MVT::i32,
/*22820*/         OPC_MoveParent,
/*22821*/         OPC_CheckChild1Integer, 0, 
/*22823*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22825*/         OPC_Scope, 21, /*->22848*/ // 2 children in Scope
/*22827*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22830*/           OPC_EmitInteger, MVT::i32, 14, 
/*22833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22836*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22848*/         /*Scope*/ 21, /*->22870*/
/*22849*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22852*/           OPC_EmitInteger, MVT::i32, 14, 
/*22855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22858*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22870*/         0, /*End of Scope*/
/*22871*/       0, // EndSwitchOpcode
/*22872*/     /*Scope*/ 34, /*->22907*/
/*22873*/       OPC_RecordChild0, // #0 = $Rn
/*22874*/       OPC_CheckChild0Type, MVT::i32,
/*22876*/       OPC_MoveChild1,
/*22877*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*22880*/       OPC_CheckChild0Integer, 0, 
/*22882*/       OPC_RecordChild1, // #1 = $shift
/*22883*/       OPC_MoveParent,
/*22884*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22886*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22889*/       OPC_EmitInteger, MVT::i32, 14, 
/*22892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22895*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22907*/     /*Scope*/ 120|128,1/*248*/, /*->23157*/
/*22909*/       OPC_MoveChild0,
/*22910*/       OPC_SwitchOpcode /*3 cases */, 30, TARGET_VAL(ISD::SUB),// ->22944
/*22914*/         OPC_CheckChild0Integer, 0, 
/*22916*/         OPC_RecordChild1, // #0 = $shift
/*22917*/         OPC_CheckType, MVT::i32,
/*22919*/         OPC_MoveParent,
/*22920*/         OPC_RecordChild1, // #1 = $Rn
/*22921*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22923*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22926*/         OPC_EmitInteger, MVT::i32, 14, 
/*22929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22932*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22944*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::AND),// ->23050
/*22947*/         OPC_RecordChild0, // #0 = $Rn
/*22948*/         OPC_RecordChild1, // #1 = $shift
/*22949*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*22951*/         OPC_CheckType, MVT::i32,
/*22953*/         OPC_MoveParent,
/*22954*/         OPC_CheckChild1Integer, 0, 
/*22956*/         OPC_Scope, 22, /*->22980*/ // 4 children in Scope
/*22958*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22960*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*22963*/           OPC_EmitInteger, MVT::i32, 14, 
/*22966*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22969*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*22980*/         /*Scope*/ 22, /*->23003*/
/*22981*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22983*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*22986*/           OPC_EmitInteger, MVT::i32, 14, 
/*22989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22992*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23003*/         /*Scope*/ 22, /*->23026*/
/*23004*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23006*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23009*/           OPC_EmitInteger, MVT::i32, 14, 
/*23012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23015*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23026*/         /*Scope*/ 22, /*->23049*/
/*23027*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23029*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23032*/           OPC_EmitInteger, MVT::i32, 14, 
/*23035*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23038*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23049*/         0, /*End of Scope*/
/*23050*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::XOR),// ->23156
/*23053*/         OPC_RecordChild0, // #0 = $Rn
/*23054*/         OPC_RecordChild1, // #1 = $shift
/*23055*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23057*/         OPC_CheckType, MVT::i32,
/*23059*/         OPC_MoveParent,
/*23060*/         OPC_CheckChild1Integer, 0, 
/*23062*/         OPC_Scope, 22, /*->23086*/ // 4 children in Scope
/*23064*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23066*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23069*/           OPC_EmitInteger, MVT::i32, 14, 
/*23072*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23075*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23086*/         /*Scope*/ 22, /*->23109*/
/*23087*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23089*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23092*/           OPC_EmitInteger, MVT::i32, 14, 
/*23095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23098*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23109*/         /*Scope*/ 22, /*->23132*/
/*23110*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23112*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23115*/           OPC_EmitInteger, MVT::i32, 14, 
/*23118*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23121*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23132*/         /*Scope*/ 22, /*->23155*/
/*23133*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23135*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23138*/           OPC_EmitInteger, MVT::i32, 14, 
/*23141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23144*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23155*/         0, /*End of Scope*/
/*23156*/       0, // EndSwitchOpcode
/*23157*/     /*Scope*/ 59, /*->23217*/
/*23158*/       OPC_RecordChild0, // #0 = $Rn
/*23159*/       OPC_CheckChild0Type, MVT::i32,
/*23161*/       OPC_MoveChild1,
/*23162*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23165*/       OPC_CheckChild0Integer, 0, 
/*23167*/       OPC_RecordChild1, // #1 = $shift
/*23168*/       OPC_MoveParent,
/*23169*/       OPC_Scope, 22, /*->23193*/ // 2 children in Scope
/*23171*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23173*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23176*/         OPC_EmitInteger, MVT::i32, 14, 
/*23179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23182*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23193*/       /*Scope*/ 22, /*->23216*/
/*23194*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23196*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23199*/         OPC_EmitInteger, MVT::i32, 14, 
/*23202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23205*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23216*/       0, /*End of Scope*/
/*23217*/     /*Scope*/ 79|128,1/*207*/, /*->23426*/
/*23219*/       OPC_MoveChild0,
/*23220*/       OPC_SwitchOpcode /*3 cases */, 55, TARGET_VAL(ISD::SUB),// ->23279
/*23224*/         OPC_CheckChild0Integer, 0, 
/*23226*/         OPC_RecordChild1, // #0 = $shift
/*23227*/         OPC_CheckType, MVT::i32,
/*23229*/         OPC_MoveParent,
/*23230*/         OPC_RecordChild1, // #1 = $Rn
/*23231*/         OPC_Scope, 22, /*->23255*/ // 2 children in Scope
/*23233*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23235*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23238*/           OPC_EmitInteger, MVT::i32, 14, 
/*23241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23244*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23255*/         /*Scope*/ 22, /*->23278*/
/*23256*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23258*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23261*/           OPC_EmitInteger, MVT::i32, 14, 
/*23264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23267*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23278*/         0, /*End of Scope*/
/*23279*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::AND),// ->23352
/*23282*/         OPC_RecordChild0, // #0 = $Rn
/*23283*/         OPC_RecordChild1, // #1 = $imm
/*23284*/         OPC_MoveChild1,
/*23285*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23288*/         OPC_Scope, 30, /*->23320*/ // 2 children in Scope
/*23290*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*23292*/           OPC_MoveParent,
/*23293*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*23295*/           OPC_CheckType, MVT::i32,
/*23297*/           OPC_MoveParent,
/*23298*/           OPC_CheckChild1Integer, 0, 
/*23300*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23302*/           OPC_EmitConvertToTarget, 1,
/*23304*/           OPC_EmitInteger, MVT::i32, 14, 
/*23307*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23310*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23320*/         /*Scope*/ 30, /*->23351*/
/*23321*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*23323*/           OPC_MoveParent,
/*23324*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*23326*/           OPC_CheckType, MVT::i32,
/*23328*/           OPC_MoveParent,
/*23329*/           OPC_CheckChild1Integer, 0, 
/*23331*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23333*/           OPC_EmitConvertToTarget, 1,
/*23335*/           OPC_EmitInteger, MVT::i32, 14, 
/*23338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23341*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23351*/         0, /*End of Scope*/
/*23352*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::XOR),// ->23425
/*23355*/         OPC_RecordChild0, // #0 = $Rn
/*23356*/         OPC_RecordChild1, // #1 = $imm
/*23357*/         OPC_MoveChild1,
/*23358*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23361*/         OPC_Scope, 30, /*->23393*/ // 2 children in Scope
/*23363*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*23365*/           OPC_MoveParent,
/*23366*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*23368*/           OPC_CheckType, MVT::i32,
/*23370*/           OPC_MoveParent,
/*23371*/           OPC_CheckChild1Integer, 0, 
/*23373*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23375*/           OPC_EmitConvertToTarget, 1,
/*23377*/           OPC_EmitInteger, MVT::i32, 14, 
/*23380*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23383*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23393*/         /*Scope*/ 30, /*->23424*/
/*23394*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*23396*/           OPC_MoveParent,
/*23397*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*23399*/           OPC_CheckType, MVT::i32,
/*23401*/           OPC_MoveParent,
/*23402*/           OPC_CheckChild1Integer, 0, 
/*23404*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23406*/           OPC_EmitConvertToTarget, 1,
/*23408*/           OPC_EmitInteger, MVT::i32, 14, 
/*23411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23414*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23424*/         0, /*End of Scope*/
/*23425*/       0, // EndSwitchOpcode
/*23426*/     /*Scope*/ 73, /*->23500*/
/*23427*/       OPC_RecordChild0, // #0 = $src
/*23428*/       OPC_CheckChild0Type, MVT::i32,
/*23430*/       OPC_RecordChild1, // #1 = $rhs
/*23431*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23433*/       OPC_Scope, 21, /*->23456*/ // 3 children in Scope
/*23435*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23438*/         OPC_EmitInteger, MVT::i32, 14, 
/*23441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23444*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23456*/       /*Scope*/ 21, /*->23478*/
/*23457*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23460*/         OPC_EmitInteger, MVT::i32, 14, 
/*23463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23466*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23478*/       /*Scope*/ 20, /*->23499*/
/*23479*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*23482*/         OPC_EmitInteger, MVT::i32, 14, 
/*23485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23488*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*23499*/       0, /*End of Scope*/
/*23500*/     /*Scope*/ 85, /*->23586*/
/*23501*/       OPC_MoveChild0,
/*23502*/       OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::AND),// ->23555
/*23506*/         OPC_RecordChild0, // #0 = $Rn
/*23507*/         OPC_RecordChild1, // #1 = $Rm
/*23508*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23510*/         OPC_CheckType, MVT::i32,
/*23512*/         OPC_MoveParent,
/*23513*/         OPC_CheckChild1Integer, 0, 
/*23515*/         OPC_Scope, 18, /*->23535*/ // 2 children in Scope
/*23517*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23519*/           OPC_EmitInteger, MVT::i32, 14, 
/*23522*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23525*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23535*/         /*Scope*/ 18, /*->23554*/
/*23536*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23538*/           OPC_EmitInteger, MVT::i32, 14, 
/*23541*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23544*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*23554*/         0, /*End of Scope*/
/*23555*/       /*SwitchOpcode*/ 27, TARGET_VAL(ISD::XOR),// ->23585
/*23558*/         OPC_RecordChild0, // #0 = $Rn
/*23559*/         OPC_RecordChild1, // #1 = $Rm
/*23560*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23562*/         OPC_CheckType, MVT::i32,
/*23564*/         OPC_MoveParent,
/*23565*/         OPC_CheckChild1Integer, 0, 
/*23567*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23569*/         OPC_EmitInteger, MVT::i32, 14, 
/*23572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23575*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23585*/       0, // EndSwitchOpcode
/*23586*/     /*Scope*/ 26, /*->23613*/
/*23587*/       OPC_RecordChild0, // #0 = $lhs
/*23588*/       OPC_CheckChild0Type, MVT::i32,
/*23590*/       OPC_RecordChild1, // #1 = $rhs
/*23591*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23593*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$rhs #2 #3
/*23596*/       OPC_EmitInteger, MVT::i32, 14, 
/*23599*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23602*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*23613*/     /*Scope*/ 91, /*->23705*/
/*23614*/       OPC_MoveChild0,
/*23615*/       OPC_SwitchOpcode /*2 cases */, 41, TARGET_VAL(ISD::AND),// ->23660
/*23619*/         OPC_RecordChild0, // #0 = $Rn
/*23620*/         OPC_RecordChild1, // #1 = $Rm
/*23621*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23623*/         OPC_CheckType, MVT::i32,
/*23625*/         OPC_MoveParent,
/*23626*/         OPC_CheckChild1Integer, 0, 
/*23628*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23630*/         OPC_EmitInteger, MVT::i32, 14, 
/*23633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23636*/         OPC_Scope, 10, /*->23648*/ // 2 children in Scope
/*23638*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23648*/         /*Scope*/ 10, /*->23659*/
/*23649*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23659*/         0, /*End of Scope*/
/*23660*/       /*SwitchOpcode*/ 41, TARGET_VAL(ISD::XOR),// ->23704
/*23663*/         OPC_RecordChild0, // #0 = $Rn
/*23664*/         OPC_RecordChild1, // #1 = $Rm
/*23665*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23667*/         OPC_CheckType, MVT::i32,
/*23669*/         OPC_MoveParent,
/*23670*/         OPC_CheckChild1Integer, 0, 
/*23672*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23674*/         OPC_EmitInteger, MVT::i32, 14, 
/*23677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23680*/         OPC_Scope, 10, /*->23692*/ // 2 children in Scope
/*23682*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23692*/         /*Scope*/ 10, /*->23703*/
/*23693*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23703*/         0, /*End of Scope*/
/*23704*/       0, // EndSwitchOpcode
/*23705*/     /*Scope*/ 123, /*->23829*/
/*23706*/       OPC_RecordChild0, // #0 = $rhs
/*23707*/       OPC_CheckChild0Type, MVT::i32,
/*23709*/       OPC_Scope, 49, /*->23760*/ // 2 children in Scope
/*23711*/         OPC_RecordChild1, // #1 = $src
/*23712*/         OPC_Scope, 22, /*->23736*/ // 2 children in Scope
/*23714*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23716*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*23719*/           OPC_EmitInteger, MVT::i32, 14, 
/*23722*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23725*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*23736*/         /*Scope*/ 22, /*->23759*/
/*23737*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23739*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$rhs #2 #3
/*23742*/           OPC_EmitInteger, MVT::i32, 14, 
/*23745*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23748*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*23759*/         0, /*End of Scope*/
/*23760*/       /*Scope*/ 67, /*->23828*/
/*23761*/         OPC_MoveChild1,
/*23762*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23765*/         OPC_CheckChild0Integer, 0, 
/*23767*/         OPC_RecordChild1, // #1 = $Rm
/*23768*/         OPC_MoveParent,
/*23769*/         OPC_Scope, 18, /*->23789*/ // 3 children in Scope
/*23771*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23773*/           OPC_EmitInteger, MVT::i32, 14, 
/*23776*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23779*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23789*/         /*Scope*/ 18, /*->23808*/
/*23790*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23792*/           OPC_EmitInteger, MVT::i32, 14, 
/*23795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23798*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*23808*/         /*Scope*/ 18, /*->23827*/
/*23809*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23811*/           OPC_EmitInteger, MVT::i32, 14, 
/*23814*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23817*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23827*/         0, /*End of Scope*/
/*23828*/       0, /*End of Scope*/
/*23829*/     /*Scope*/ 70, /*->23900*/
/*23830*/       OPC_MoveChild0,
/*23831*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23834*/       OPC_CheckChild0Integer, 0, 
/*23836*/       OPC_RecordChild1, // #0 = $Rm
/*23837*/       OPC_CheckType, MVT::i32,
/*23839*/       OPC_MoveParent,
/*23840*/       OPC_RecordChild1, // #1 = $Rn
/*23841*/       OPC_Scope, 18, /*->23861*/ // 3 children in Scope
/*23843*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23845*/         OPC_EmitInteger, MVT::i32, 14, 
/*23848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23851*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23861*/       /*Scope*/ 18, /*->23880*/
/*23862*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23864*/         OPC_EmitInteger, MVT::i32, 14, 
/*23867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23870*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*23880*/       /*Scope*/ 18, /*->23899*/
/*23881*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23883*/         OPC_EmitInteger, MVT::i32, 14, 
/*23886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23889*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23899*/       0, /*End of Scope*/
/*23900*/     /*Scope*/ 83|128,1/*211*/, /*->24113*/
/*23902*/       OPC_RecordChild0, // #0 = $src
/*23903*/       OPC_CheckChild0Type, MVT::i32,
/*23905*/       OPC_RecordChild1, // #1 = $imm
/*23906*/       OPC_Scope, 4|128,1/*132*/, /*->24041*/ // 4 children in Scope
/*23909*/         OPC_MoveChild1,
/*23910*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23913*/         OPC_Scope, 23, /*->23938*/ // 5 children in Scope
/*23915*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*23917*/           OPC_MoveParent,
/*23918*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23920*/           OPC_EmitConvertToTarget, 1,
/*23922*/           OPC_EmitInteger, MVT::i32, 14, 
/*23925*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23928*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm)
/*23938*/         /*Scope*/ 26, /*->23965*/
/*23939*/           OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*23941*/           OPC_MoveParent,
/*23942*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23944*/           OPC_EmitConvertToTarget, 1,
/*23946*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*23949*/           OPC_EmitInteger, MVT::i32, 14, 
/*23952*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23955*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*23965*/         /*Scope*/ 23, /*->23989*/
/*23966*/           OPC_CheckPredicate, 49, // Predicate_imm0_255
/*23968*/           OPC_MoveParent,
/*23969*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23971*/           OPC_EmitConvertToTarget, 1,
/*23973*/           OPC_EmitInteger, MVT::i32, 14, 
/*23976*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23979*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*23989*/         /*Scope*/ 23, /*->24013*/
/*23990*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*23992*/           OPC_MoveParent,
/*23993*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23995*/           OPC_EmitConvertToTarget, 1,
/*23997*/           OPC_EmitInteger, MVT::i32, 14, 
/*24000*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24003*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*24013*/         /*Scope*/ 26, /*->24040*/
/*24014*/           OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*24016*/           OPC_MoveParent,
/*24017*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24019*/           OPC_EmitConvertToTarget, 1,
/*24021*/           OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*24024*/           OPC_EmitInteger, MVT::i32, 14, 
/*24027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24030*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*24040*/         0, /*End of Scope*/
/*24041*/       /*Scope*/ 18, /*->24060*/
/*24042*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24044*/         OPC_EmitInteger, MVT::i32, 14, 
/*24047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24050*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*24060*/       /*Scope*/ 18, /*->24079*/
/*24061*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24063*/         OPC_EmitInteger, MVT::i32, 14, 
/*24066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24069*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24079*/       /*Scope*/ 32, /*->24112*/
/*24080*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24082*/         OPC_EmitInteger, MVT::i32, 14, 
/*24085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24088*/         OPC_Scope, 10, /*->24100*/ // 2 children in Scope
/*24090*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24100*/         /*Scope*/ 10, /*->24111*/
/*24101*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24111*/         0, /*End of Scope*/
/*24112*/       0, /*End of Scope*/
/*24113*/     0, /*End of Scope*/
/*24114*/   /*SwitchOpcode*/ 105|128,4/*617*/, TARGET_VAL(ARMISD::CMOV),// ->24735
/*24118*/     OPC_CaptureGlueInput,
/*24119*/     OPC_RecordChild0, // #0 = $false
/*24120*/     OPC_Scope, 45, /*->24167*/ // 3 children in Scope
/*24122*/       OPC_RecordChild1, // #1 = $shift
/*24123*/       OPC_RecordChild2, // #2 = $p
/*24124*/       OPC_CheckType, MVT::i32,
/*24126*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24128*/       OPC_Scope, 18, /*->24148*/ // 2 children in Scope
/*24130*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*24133*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #6 #7
/*24136*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*24148*/       /*Scope*/ 17, /*->24166*/
/*24149*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*24152*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #5 #6
/*24155*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*24166*/       0, /*End of Scope*/
/*24167*/     /*Scope*/ 25|128,1/*153*/, /*->24322*/
/*24169*/       OPC_MoveChild1,
/*24170*/       OPC_SwitchOpcode /*4 cases */, 33, TARGET_VAL(ISD::SHL),// ->24207
/*24174*/         OPC_RecordChild0, // #1 = $Rm
/*24175*/         OPC_RecordChild1, // #2 = $imm
/*24176*/         OPC_MoveChild1,
/*24177*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24180*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*24182*/         OPC_CheckType, MVT::i32,
/*24184*/         OPC_MoveParent,
/*24185*/         OPC_MoveParent,
/*24186*/         OPC_RecordChild2, // #3 = $p
/*24187*/         OPC_CheckType, MVT::i32,
/*24189*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24191*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24194*/         OPC_EmitConvertToTarget, 2,
/*24196*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*24207*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->24246
/*24210*/         OPC_RecordChild0, // #1 = $Rm
/*24211*/         OPC_RecordChild1, // #2 = $imm
/*24212*/         OPC_MoveChild1,
/*24213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24216*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*24218*/         OPC_CheckType, MVT::i32,
/*24220*/         OPC_MoveParent,
/*24221*/         OPC_MoveParent,
/*24222*/         OPC_RecordChild2, // #3 = $p
/*24223*/         OPC_CheckType, MVT::i32,
/*24225*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24227*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24230*/         OPC_EmitConvertToTarget, 2,
/*24232*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*24235*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24246*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRA),// ->24285
/*24249*/         OPC_RecordChild0, // #1 = $Rm
/*24250*/         OPC_RecordChild1, // #2 = $imm
/*24251*/         OPC_MoveChild1,
/*24252*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24255*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*24257*/         OPC_CheckType, MVT::i32,
/*24259*/         OPC_MoveParent,
/*24260*/         OPC_MoveParent,
/*24261*/         OPC_RecordChild2, // #3 = $p
/*24262*/         OPC_CheckType, MVT::i32,
/*24264*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24266*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24269*/         OPC_EmitConvertToTarget, 2,
/*24271*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*24274*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24285*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::ROTR),// ->24321
/*24288*/         OPC_RecordChild0, // #1 = $Rm
/*24289*/         OPC_RecordChild1, // #2 = $imm
/*24290*/         OPC_MoveChild1,
/*24291*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24294*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*24296*/         OPC_CheckType, MVT::i32,
/*24298*/         OPC_MoveParent,
/*24299*/         OPC_MoveParent,
/*24300*/         OPC_RecordChild2, // #3 = $p
/*24301*/         OPC_CheckType, MVT::i32,
/*24303*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24305*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24308*/         OPC_EmitConvertToTarget, 2,
/*24310*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*24321*/       0, // EndSwitchOpcode
/*24322*/     /*Scope*/ 26|128,3/*410*/, /*->24734*/
/*24324*/       OPC_RecordChild1, // #1 = $imm
/*24325*/       OPC_Scope, 71|128,1/*199*/, /*->24527*/ // 7 children in Scope
/*24328*/         OPC_MoveChild1,
/*24329*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24332*/         OPC_Scope, 23, /*->24357*/ // 7 children in Scope
/*24334*/           OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*24336*/           OPC_MoveParent,
/*24337*/           OPC_RecordChild2, // #2 = $p
/*24338*/           OPC_CheckType, MVT::i32,
/*24340*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*24342*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24345*/           OPC_EmitConvertToTarget, 1,
/*24347*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24357*/         /*Scope*/ 23, /*->24381*/
/*24358*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*24360*/           OPC_MoveParent,
/*24361*/           OPC_RecordChild2, // #2 = $p
/*24362*/           OPC_CheckType, MVT::i32,
/*24364*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24366*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24369*/           OPC_EmitConvertToTarget, 1,
/*24371*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24381*/         /*Scope*/ 26, /*->24408*/
/*24382*/           OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*24384*/           OPC_MoveParent,
/*24385*/           OPC_RecordChild2, // #2 = $p
/*24386*/           OPC_CheckType, MVT::i32,
/*24388*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24390*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24393*/           OPC_EmitConvertToTarget, 1,
/*24395*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*24398*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24408*/         /*Scope*/ 23, /*->24432*/
/*24409*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*24411*/           OPC_MoveParent,
/*24412*/           OPC_RecordChild2, // #2 = $p
/*24413*/           OPC_CheckType, MVT::i32,
/*24415*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24417*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24420*/           OPC_EmitConvertToTarget, 1,
/*24422*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24432*/         /*Scope*/ 23, /*->24456*/
/*24433*/           OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*24435*/           OPC_MoveParent,
/*24436*/           OPC_RecordChild2, // #2 = $p
/*24437*/           OPC_CheckType, MVT::i32,
/*24439*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24441*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24444*/           OPC_EmitConvertToTarget, 1,
/*24446*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24456*/         /*Scope*/ 26, /*->24483*/
/*24457*/           OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*24459*/           OPC_MoveParent,
/*24460*/           OPC_RecordChild2, // #2 = $p
/*24461*/           OPC_CheckType, MVT::i32,
/*24463*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24465*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24468*/           OPC_EmitConvertToTarget, 1,
/*24470*/           OPC_EmitNodeXForm, 1, 5, // t2_so_imm_not_XFORM
/*24473*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24483*/         /*Scope*/ 42, /*->24526*/
/*24484*/           OPC_MoveParent,
/*24485*/           OPC_RecordChild2, // #2 = $p
/*24486*/           OPC_CheckType, MVT::i32,
/*24488*/           OPC_Scope, 17, /*->24507*/ // 2 children in Scope
/*24490*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*24492*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24495*/             OPC_EmitConvertToTarget, 1,
/*24497*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*24507*/           /*Scope*/ 17, /*->24525*/
/*24508*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24510*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24513*/             OPC_EmitConvertToTarget, 1,
/*24515*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*24525*/           0, /*End of Scope*/
/*24526*/         0, /*End of Scope*/
/*24527*/       /*Scope*/ 51, /*->24579*/
/*24528*/         OPC_RecordChild2, // #2 = $p
/*24529*/         OPC_CheckType, MVT::i32,
/*24531*/         OPC_Scope, 15, /*->24548*/ // 3 children in Scope
/*24533*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24535*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24538*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*24548*/         /*Scope*/ 15, /*->24564*/
/*24549*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24551*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24554*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*24564*/         /*Scope*/ 13, /*->24578*/
/*24565*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24568*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*24578*/         0, /*End of Scope*/
/*24579*/       /*Scope*/ 28, /*->24608*/
/*24580*/         OPC_CheckChild2Integer, 12, 
/*24582*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24595
/*24585*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*24587*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24595*/         /*SwitchType*/ 10, MVT::f64,// ->24607
/*24597*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24599*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24607*/         0, // EndSwitchType
/*24608*/       /*Scope*/ 28, /*->24637*/
/*24609*/         OPC_CheckChild2Integer, 10, 
/*24611*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24624
/*24614*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*24616*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24624*/         /*SwitchType*/ 10, MVT::f64,// ->24636
/*24626*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24628*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24636*/         0, // EndSwitchType
/*24637*/       /*Scope*/ 28, /*->24666*/
/*24638*/         OPC_CheckChild2Integer, 0, 
/*24640*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24653
/*24643*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*24645*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24653*/         /*SwitchType*/ 10, MVT::f64,// ->24665
/*24655*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24657*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24665*/         0, // EndSwitchType
/*24666*/       /*Scope*/ 28, /*->24695*/
/*24667*/         OPC_CheckChild2Integer, 6, 
/*24669*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24682
/*24672*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*24674*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24682*/         /*SwitchType*/ 10, MVT::f64,// ->24694
/*24684*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24686*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24694*/         0, // EndSwitchType
/*24695*/       /*Scope*/ 37, /*->24733*/
/*24696*/         OPC_RecordChild2, // #2 = $p
/*24697*/         OPC_SwitchType /*2 cases */, 15, MVT::f64,// ->24715
/*24700*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*24702*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24705*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*24715*/         /*SwitchType*/ 15, MVT::f32,// ->24732
/*24717*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*24719*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24722*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*24732*/         0, // EndSwitchType
/*24733*/       0, /*End of Scope*/
/*24734*/     0, /*End of Scope*/
/*24735*/   /*SwitchOpcode*/ 38|128,51/*6566*/, TARGET_VAL(ISD::LOAD),// ->31305
/*24739*/     OPC_RecordMemRef,
/*24740*/     OPC_RecordNode, // #0 = 'ld' chained node
/*24741*/     OPC_Scope, 67|128,1/*195*/, /*->24939*/ // 5 children in Scope
/*24744*/       OPC_RecordChild1, // #1 = $addr
/*24745*/       OPC_CheckChild1Type, MVT::i32,
/*24747*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*24749*/       OPC_CheckType, MVT::i32,
/*24751*/       OPC_Scope, 24, /*->24777*/ // 3 children in Scope
/*24753*/         OPC_CheckPredicate, 52, // Predicate_load
/*24755*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24757*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24760*/         OPC_EmitMergeInputChains1_0,
/*24761*/         OPC_EmitInteger, MVT::i32, 14, 
/*24764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24767*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*24777*/       /*Scope*/ 54, /*->24832*/
/*24778*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*24780*/         OPC_Scope, 24, /*->24806*/ // 2 children in Scope
/*24782*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*24784*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24786*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24789*/           OPC_EmitMergeInputChains1_0,
/*24790*/           OPC_EmitInteger, MVT::i32, 14, 
/*24793*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24796*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*24806*/         /*Scope*/ 24, /*->24831*/
/*24807*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*24809*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24811*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24814*/           OPC_EmitMergeInputChains1_0,
/*24815*/           OPC_EmitInteger, MVT::i32, 14, 
/*24818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24821*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*24831*/         0, /*End of Scope*/
/*24832*/       /*Scope*/ 105, /*->24938*/
/*24833*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*24835*/         OPC_Scope, 24, /*->24861*/ // 3 children in Scope
/*24837*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*24839*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24841*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24844*/           OPC_EmitMergeInputChains1_0,
/*24845*/           OPC_EmitInteger, MVT::i32, 14, 
/*24848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24851*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*24861*/         /*Scope*/ 50, /*->24912*/
/*24862*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*24864*/           OPC_Scope, 22, /*->24888*/ // 2 children in Scope
/*24866*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24868*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24871*/             OPC_EmitMergeInputChains1_0,
/*24872*/             OPC_EmitInteger, MVT::i32, 14, 
/*24875*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24878*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*24888*/           /*Scope*/ 22, /*->24911*/
/*24889*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24891*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*24894*/             OPC_EmitMergeInputChains1_0,
/*24895*/             OPC_EmitInteger, MVT::i32, 14, 
/*24898*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24901*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*24911*/           0, /*End of Scope*/
/*24912*/         /*Scope*/ 24, /*->24937*/
/*24913*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*24915*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24917*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*24920*/           OPC_EmitMergeInputChains1_0,
/*24921*/           OPC_EmitInteger, MVT::i32, 14, 
/*24924*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24927*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*24937*/         0, /*End of Scope*/
/*24938*/       0, /*End of Scope*/
/*24939*/     /*Scope*/ 100, /*->25040*/
/*24940*/       OPC_MoveChild1,
/*24941*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ARMISD::WrapperPIC),// ->25005
/*24945*/         OPC_RecordChild0, // #1 = $addr
/*24946*/         OPC_MoveChild0,
/*24947*/         OPC_SwitchOpcode /*2 cases */, 32, TARGET_VAL(ISD::TargetGlobalAddress),// ->24983
/*24951*/           OPC_MoveParent,
/*24952*/           OPC_MoveParent,
/*24953*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*24955*/           OPC_CheckPredicate, 52, // Predicate_load
/*24957*/           OPC_CheckType, MVT::i32,
/*24959*/           OPC_Scope, 10, /*->24971*/ // 2 children in Scope
/*24961*/             OPC_CheckPatternPredicate, 34, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*24963*/             OPC_EmitMergeInputChains1_0,
/*24964*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*24971*/           /*Scope*/ 10, /*->24982*/
/*24972*/             OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*24974*/             OPC_EmitMergeInputChains1_0,
/*24975*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*24982*/           0, /*End of Scope*/
/*24983*/         /*SwitchOpcode*/ 18, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->25004
/*24986*/           OPC_MoveParent,
/*24987*/           OPC_MoveParent,
/*24988*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*24990*/           OPC_CheckPredicate, 52, // Predicate_load
/*24992*/           OPC_CheckType, MVT::i32,
/*24994*/           OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*24996*/           OPC_EmitMergeInputChains1_0,
/*24997*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaltlsaddr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                    // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaltlsaddr:i32):$addr)
/*25004*/         0, // EndSwitchOpcode
/*25005*/       /*SwitchOpcode*/ 31, TARGET_VAL(ARMISD::Wrapper),// ->25039
/*25008*/         OPC_RecordChild0, // #1 = $addr
/*25009*/         OPC_MoveChild0,
/*25010*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*25013*/         OPC_MoveParent,
/*25014*/         OPC_MoveParent,
/*25015*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25017*/         OPC_CheckPredicate, 52, // Predicate_load
/*25019*/         OPC_CheckType, MVT::i32,
/*25021*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25023*/         OPC_EmitMergeInputChains1_0,
/*25024*/         OPC_EmitInteger, MVT::i32, 14, 
/*25027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25030*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*25039*/       0, // EndSwitchOpcode
/*25040*/     /*Scope*/ 29|128,16/*2077*/, /*->27119*/
/*25042*/       OPC_RecordChild1, // #1 = $shift
/*25043*/       OPC_CheckChild1Type, MVT::i32,
/*25045*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25047*/       OPC_CheckType, MVT::i32,
/*25049*/       OPC_Scope, 25, /*->25076*/ // 22 children in Scope
/*25051*/         OPC_CheckPredicate, 52, // Predicate_load
/*25053*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25055*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25058*/         OPC_EmitMergeInputChains1_0,
/*25059*/         OPC_EmitInteger, MVT::i32, 14, 
/*25062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25065*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*25076*/       /*Scope*/ 56, /*->25133*/
/*25077*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25079*/         OPC_Scope, 25, /*->25106*/ // 2 children in Scope
/*25081*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25083*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25085*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25088*/           OPC_EmitMergeInputChains1_0,
/*25089*/           OPC_EmitInteger, MVT::i32, 14, 
/*25092*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25095*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*25106*/         /*Scope*/ 25, /*->25132*/
/*25107*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25109*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25111*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25114*/           OPC_EmitMergeInputChains1_0,
/*25115*/           OPC_EmitInteger, MVT::i32, 14, 
/*25118*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25121*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*25132*/         0, /*End of Scope*/
/*25133*/       /*Scope*/ 56, /*->25190*/
/*25134*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25136*/         OPC_Scope, 25, /*->25163*/ // 2 children in Scope
/*25138*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25140*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25142*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25145*/           OPC_EmitMergeInputChains1_0,
/*25146*/           OPC_EmitInteger, MVT::i32, 14, 
/*25149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25152*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*25163*/         /*Scope*/ 25, /*->25189*/
/*25164*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25166*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25168*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25171*/           OPC_EmitMergeInputChains1_0,
/*25172*/           OPC_EmitInteger, MVT::i32, 14, 
/*25175*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25178*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*25189*/         0, /*End of Scope*/
/*25190*/       /*Scope*/ 27, /*->25218*/
/*25191*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25193*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25195*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25197*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25200*/         OPC_EmitMergeInputChains1_0,
/*25201*/         OPC_EmitInteger, MVT::i32, 14, 
/*25204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25207*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25218*/       /*Scope*/ 82, /*->25301*/
/*25219*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25221*/         OPC_Scope, 25, /*->25248*/ // 3 children in Scope
/*25223*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25225*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25227*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25230*/           OPC_EmitMergeInputChains1_0,
/*25231*/           OPC_EmitInteger, MVT::i32, 14, 
/*25234*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25237*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25248*/         /*Scope*/ 25, /*->25274*/
/*25249*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25251*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25253*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25256*/           OPC_EmitMergeInputChains1_0,
/*25257*/           OPC_EmitInteger, MVT::i32, 14, 
/*25260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25263*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25274*/         /*Scope*/ 25, /*->25300*/
/*25275*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25277*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25279*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25282*/           OPC_EmitMergeInputChains1_0,
/*25283*/           OPC_EmitInteger, MVT::i32, 14, 
/*25286*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25289*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*25300*/         0, /*End of Scope*/
/*25301*/       /*Scope*/ 25, /*->25327*/
/*25302*/         OPC_CheckPredicate, 52, // Predicate_load
/*25304*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25306*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25309*/         OPC_EmitMergeInputChains1_0,
/*25310*/         OPC_EmitInteger, MVT::i32, 14, 
/*25313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25316*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*25327*/       /*Scope*/ 56, /*->25384*/
/*25328*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25330*/         OPC_Scope, 25, /*->25357*/ // 2 children in Scope
/*25332*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25334*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25336*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25339*/           OPC_EmitMergeInputChains1_0,
/*25340*/           OPC_EmitInteger, MVT::i32, 14, 
/*25343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25346*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*25357*/         /*Scope*/ 25, /*->25383*/
/*25358*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25360*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25362*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25365*/           OPC_EmitMergeInputChains1_0,
/*25366*/           OPC_EmitInteger, MVT::i32, 14, 
/*25369*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25372*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25383*/         0, /*End of Scope*/
/*25384*/       /*Scope*/ 56, /*->25441*/
/*25385*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25387*/         OPC_Scope, 25, /*->25414*/ // 2 children in Scope
/*25389*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25391*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25393*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25396*/           OPC_EmitMergeInputChains1_0,
/*25397*/           OPC_EmitInteger, MVT::i32, 14, 
/*25400*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25403*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*25414*/         /*Scope*/ 25, /*->25440*/
/*25415*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25417*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25419*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25422*/           OPC_EmitMergeInputChains1_0,
/*25423*/           OPC_EmitInteger, MVT::i32, 14, 
/*25426*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25429*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*25440*/         0, /*End of Scope*/
/*25441*/       /*Scope*/ 27, /*->25469*/
/*25442*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25444*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25446*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25448*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25451*/         OPC_EmitMergeInputChains1_0,
/*25452*/         OPC_EmitInteger, MVT::i32, 14, 
/*25455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25458*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25469*/       /*Scope*/ 82, /*->25552*/
/*25470*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25472*/         OPC_Scope, 25, /*->25499*/ // 3 children in Scope
/*25474*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25476*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25478*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25481*/           OPC_EmitMergeInputChains1_0,
/*25482*/           OPC_EmitInteger, MVT::i32, 14, 
/*25485*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25488*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25499*/         /*Scope*/ 25, /*->25525*/
/*25500*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25502*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25504*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25507*/           OPC_EmitMergeInputChains1_0,
/*25508*/           OPC_EmitInteger, MVT::i32, 14, 
/*25511*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25514*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25525*/         /*Scope*/ 25, /*->25551*/
/*25526*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25528*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25530*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25533*/           OPC_EmitMergeInputChains1_0,
/*25534*/           OPC_EmitInteger, MVT::i32, 14, 
/*25537*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25540*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*25551*/         0, /*End of Scope*/
/*25552*/       /*Scope*/ 24, /*->25577*/
/*25553*/         OPC_CheckPredicate, 52, // Predicate_load
/*25555*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25557*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25560*/         OPC_EmitMergeInputChains1_0,
/*25561*/         OPC_EmitInteger, MVT::i32, 14, 
/*25564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25567*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*25577*/       /*Scope*/ 54, /*->25632*/
/*25578*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25580*/         OPC_Scope, 24, /*->25606*/ // 2 children in Scope
/*25582*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25584*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25586*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25589*/           OPC_EmitMergeInputChains1_0,
/*25590*/           OPC_EmitInteger, MVT::i32, 14, 
/*25593*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25596*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25606*/         /*Scope*/ 24, /*->25631*/
/*25607*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25609*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25611*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25614*/           OPC_EmitMergeInputChains1_0,
/*25615*/           OPC_EmitInteger, MVT::i32, 14, 
/*25618*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25621*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25631*/         0, /*End of Scope*/
/*25632*/       /*Scope*/ 103, /*->25736*/
/*25633*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25635*/         OPC_Scope, 24, /*->25661*/ // 3 children in Scope
/*25637*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25639*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25641*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25644*/           OPC_EmitMergeInputChains1_0,
/*25645*/           OPC_EmitInteger, MVT::i32, 14, 
/*25648*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25651*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25661*/         /*Scope*/ 48, /*->25710*/
/*25662*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25664*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25666*/           OPC_Scope, 20, /*->25688*/ // 2 children in Scope
/*25668*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25671*/             OPC_EmitMergeInputChains1_0,
/*25672*/             OPC_EmitInteger, MVT::i32, 14, 
/*25675*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25678*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25688*/           /*Scope*/ 20, /*->25709*/
/*25689*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25692*/             OPC_EmitMergeInputChains1_0,
/*25693*/             OPC_EmitInteger, MVT::i32, 14, 
/*25696*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25699*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*25709*/           0, /*End of Scope*/
/*25710*/         /*Scope*/ 24, /*->25735*/
/*25711*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25713*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25715*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25718*/           OPC_EmitMergeInputChains1_0,
/*25719*/           OPC_EmitInteger, MVT::i32, 14, 
/*25722*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25725*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*25735*/         0, /*End of Scope*/
/*25736*/       /*Scope*/ 69, /*->25806*/
/*25737*/         OPC_CheckPredicate, 52, // Predicate_load
/*25739*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25741*/         OPC_Scope, 20, /*->25763*/ // 3 children in Scope
/*25743*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*25746*/           OPC_EmitMergeInputChains1_0,
/*25747*/           OPC_EmitInteger, MVT::i32, 14, 
/*25750*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25753*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*25763*/         /*Scope*/ 20, /*->25784*/
/*25764*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*25767*/           OPC_EmitMergeInputChains1_0,
/*25768*/           OPC_EmitInteger, MVT::i32, 14, 
/*25771*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25774*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*25784*/         /*Scope*/ 20, /*->25805*/
/*25785*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25788*/           OPC_EmitMergeInputChains1_0,
/*25789*/           OPC_EmitInteger, MVT::i32, 14, 
/*25792*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25795*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rr:i32:$addr)
/*25805*/         0, /*End of Scope*/
/*25806*/       /*Scope*/ 23|128,1/*151*/, /*->25959*/
/*25808*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25810*/         OPC_Scope, 48, /*->25860*/ // 3 children in Scope
/*25812*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25814*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25816*/           OPC_Scope, 20, /*->25838*/ // 2 children in Scope
/*25818*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25821*/             OPC_EmitMergeInputChains1_0,
/*25822*/             OPC_EmitInteger, MVT::i32, 14, 
/*25825*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25828*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25838*/           /*Scope*/ 20, /*->25859*/
/*25839*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25842*/             OPC_EmitMergeInputChains1_0,
/*25843*/             OPC_EmitInteger, MVT::i32, 14, 
/*25846*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25849*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*25859*/           0, /*End of Scope*/
/*25860*/         /*Scope*/ 48, /*->25909*/
/*25861*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25863*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25865*/           OPC_Scope, 20, /*->25887*/ // 2 children in Scope
/*25867*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*25870*/             OPC_EmitMergeInputChains1_0,
/*25871*/             OPC_EmitInteger, MVT::i32, 14, 
/*25874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25877*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*25887*/           /*Scope*/ 20, /*->25908*/
/*25888*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25891*/             OPC_EmitMergeInputChains1_0,
/*25892*/             OPC_EmitInteger, MVT::i32, 14, 
/*25895*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25898*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*25908*/           0, /*End of Scope*/
/*25909*/         /*Scope*/ 48, /*->25958*/
/*25910*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25912*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25914*/           OPC_Scope, 20, /*->25936*/ // 2 children in Scope
/*25916*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25919*/             OPC_EmitMergeInputChains1_0,
/*25920*/             OPC_EmitInteger, MVT::i32, 14, 
/*25923*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25926*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25936*/           /*Scope*/ 20, /*->25957*/
/*25937*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25940*/             OPC_EmitMergeInputChains1_0,
/*25941*/             OPC_EmitInteger, MVT::i32, 14, 
/*25944*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25947*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*25957*/           0, /*End of Scope*/
/*25958*/         0, /*End of Scope*/
/*25959*/       /*Scope*/ 98|128,1/*226*/, /*->26187*/
/*25961*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25963*/         OPC_Scope, 24, /*->25989*/ // 6 children in Scope
/*25965*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25967*/           OPC_CheckPatternPredicate, 36, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25969*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*25972*/           OPC_EmitMergeInputChains1_0,
/*25973*/           OPC_EmitInteger, MVT::i32, 14, 
/*25976*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25979*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*25989*/         /*Scope*/ 24, /*->26014*/
/*25990*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25992*/           OPC_CheckPatternPredicate, 36, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25994*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*25997*/           OPC_EmitMergeInputChains1_0,
/*25998*/           OPC_EmitInteger, MVT::i32, 14, 
/*26001*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26004*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26014*/         /*Scope*/ 24, /*->26039*/
/*26015*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26017*/           OPC_CheckPatternPredicate, 36, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26019*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26022*/           OPC_EmitMergeInputChains1_0,
/*26023*/           OPC_EmitInteger, MVT::i32, 14, 
/*26026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26029*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26039*/         /*Scope*/ 48, /*->26088*/
/*26040*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26042*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26044*/           OPC_Scope, 20, /*->26066*/ // 2 children in Scope
/*26046*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26049*/             OPC_EmitMergeInputChains1_0,
/*26050*/             OPC_EmitInteger, MVT::i32, 14, 
/*26053*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26056*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26066*/           /*Scope*/ 20, /*->26087*/
/*26067*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26070*/             OPC_EmitMergeInputChains1_0,
/*26071*/             OPC_EmitInteger, MVT::i32, 14, 
/*26074*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26077*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26087*/           0, /*End of Scope*/
/*26088*/         /*Scope*/ 48, /*->26137*/
/*26089*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26091*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26093*/           OPC_Scope, 20, /*->26115*/ // 2 children in Scope
/*26095*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26098*/             OPC_EmitMergeInputChains1_0,
/*26099*/             OPC_EmitInteger, MVT::i32, 14, 
/*26102*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26105*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26115*/           /*Scope*/ 20, /*->26136*/
/*26116*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26119*/             OPC_EmitMergeInputChains1_0,
/*26120*/             OPC_EmitInteger, MVT::i32, 14, 
/*26123*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26126*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26136*/           0, /*End of Scope*/
/*26137*/         /*Scope*/ 48, /*->26186*/
/*26138*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26140*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26142*/           OPC_Scope, 20, /*->26164*/ // 2 children in Scope
/*26144*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26147*/             OPC_EmitMergeInputChains1_0,
/*26148*/             OPC_EmitInteger, MVT::i32, 14, 
/*26151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26154*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*26164*/           /*Scope*/ 20, /*->26185*/
/*26165*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26168*/             OPC_EmitMergeInputChains1_0,
/*26169*/             OPC_EmitInteger, MVT::i32, 14, 
/*26172*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26175*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*26185*/           0, /*End of Scope*/
/*26186*/         0, /*End of Scope*/
/*26187*/       /*Scope*/ 48, /*->26236*/
/*26188*/         OPC_CheckPredicate, 52, // Predicate_load
/*26190*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26192*/         OPC_Scope, 20, /*->26214*/ // 2 children in Scope
/*26194*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26197*/           OPC_EmitMergeInputChains1_0,
/*26198*/           OPC_EmitInteger, MVT::i32, 14, 
/*26201*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26204*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*26214*/         /*Scope*/ 20, /*->26235*/
/*26215*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26218*/           OPC_EmitMergeInputChains1_0,
/*26219*/           OPC_EmitInteger, MVT::i32, 14, 
/*26222*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26225*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*26235*/         0, /*End of Scope*/
/*26236*/       /*Scope*/ 102, /*->26339*/
/*26237*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26239*/         OPC_Scope, 48, /*->26289*/ // 2 children in Scope
/*26241*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26243*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26245*/           OPC_Scope, 20, /*->26267*/ // 2 children in Scope
/*26247*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26250*/             OPC_EmitMergeInputChains1_0,
/*26251*/             OPC_EmitInteger, MVT::i32, 14, 
/*26254*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26257*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*26267*/           /*Scope*/ 20, /*->26288*/
/*26268*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26271*/             OPC_EmitMergeInputChains1_0,
/*26272*/             OPC_EmitInteger, MVT::i32, 14, 
/*26275*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26278*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26288*/           0, /*End of Scope*/
/*26289*/         /*Scope*/ 48, /*->26338*/
/*26290*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26292*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26294*/           OPC_Scope, 20, /*->26316*/ // 2 children in Scope
/*26296*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26299*/             OPC_EmitMergeInputChains1_0,
/*26300*/             OPC_EmitInteger, MVT::i32, 14, 
/*26303*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26306*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26316*/           /*Scope*/ 20, /*->26337*/
/*26317*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26320*/             OPC_EmitMergeInputChains1_0,
/*26321*/             OPC_EmitInteger, MVT::i32, 14, 
/*26324*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26327*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26337*/           0, /*End of Scope*/
/*26338*/         0, /*End of Scope*/
/*26339*/       /*Scope*/ 102, /*->26442*/
/*26340*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26342*/         OPC_Scope, 48, /*->26392*/ // 2 children in Scope
/*26344*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26346*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26348*/           OPC_Scope, 20, /*->26370*/ // 2 children in Scope
/*26350*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26353*/             OPC_EmitMergeInputChains1_0,
/*26354*/             OPC_EmitInteger, MVT::i32, 14, 
/*26357*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26360*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*26370*/           /*Scope*/ 20, /*->26391*/
/*26371*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26374*/             OPC_EmitMergeInputChains1_0,
/*26375*/             OPC_EmitInteger, MVT::i32, 14, 
/*26378*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26381*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26391*/           0, /*End of Scope*/
/*26392*/         /*Scope*/ 48, /*->26441*/
/*26393*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26395*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26397*/           OPC_Scope, 20, /*->26419*/ // 2 children in Scope
/*26399*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26402*/             OPC_EmitMergeInputChains1_0,
/*26403*/             OPC_EmitInteger, MVT::i32, 14, 
/*26406*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26409*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*26419*/           /*Scope*/ 20, /*->26440*/
/*26420*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26423*/             OPC_EmitMergeInputChains1_0,
/*26424*/             OPC_EmitInteger, MVT::i32, 14, 
/*26427*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26430*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26440*/           0, /*End of Scope*/
/*26441*/         0, /*End of Scope*/
/*26442*/       /*Scope*/ 50, /*->26493*/
/*26443*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26445*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26447*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26449*/         OPC_Scope, 20, /*->26471*/ // 2 children in Scope
/*26451*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26454*/           OPC_EmitMergeInputChains1_0,
/*26455*/           OPC_EmitInteger, MVT::i32, 14, 
/*26458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26461*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26471*/         /*Scope*/ 20, /*->26492*/
/*26472*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26475*/           OPC_EmitMergeInputChains1_0,
/*26476*/           OPC_EmitInteger, MVT::i32, 14, 
/*26479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26482*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26492*/         0, /*End of Scope*/
/*26493*/       /*Scope*/ 23|128,1/*151*/, /*->26646*/
/*26495*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26497*/         OPC_Scope, 48, /*->26547*/ // 3 children in Scope
/*26499*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26501*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26503*/           OPC_Scope, 20, /*->26525*/ // 2 children in Scope
/*26505*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26508*/             OPC_EmitMergeInputChains1_0,
/*26509*/             OPC_EmitInteger, MVT::i32, 14, 
/*26512*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26515*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26525*/           /*Scope*/ 20, /*->26546*/
/*26526*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26529*/             OPC_EmitMergeInputChains1_0,
/*26530*/             OPC_EmitInteger, MVT::i32, 14, 
/*26533*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26536*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26546*/           0, /*End of Scope*/
/*26547*/         /*Scope*/ 48, /*->26596*/
/*26548*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26550*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26552*/           OPC_Scope, 20, /*->26574*/ // 2 children in Scope
/*26554*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26557*/             OPC_EmitMergeInputChains1_0,
/*26558*/             OPC_EmitInteger, MVT::i32, 14, 
/*26561*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26564*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26574*/           /*Scope*/ 20, /*->26595*/
/*26575*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26578*/             OPC_EmitMergeInputChains1_0,
/*26579*/             OPC_EmitInteger, MVT::i32, 14, 
/*26582*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26585*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26595*/           0, /*End of Scope*/
/*26596*/         /*Scope*/ 48, /*->26645*/
/*26597*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26599*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26601*/           OPC_Scope, 20, /*->26623*/ // 2 children in Scope
/*26603*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26606*/             OPC_EmitMergeInputChains1_0,
/*26607*/             OPC_EmitInteger, MVT::i32, 14, 
/*26610*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26613*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*26623*/           /*Scope*/ 20, /*->26644*/
/*26624*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26627*/             OPC_EmitMergeInputChains1_0,
/*26628*/             OPC_EmitInteger, MVT::i32, 14, 
/*26631*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26634*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26644*/           0, /*End of Scope*/
/*26645*/         0, /*End of Scope*/
/*26646*/       /*Scope*/ 86|128,3/*470*/, /*->27118*/
/*26648*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26650*/         OPC_Scope, 84, /*->26736*/ // 4 children in Scope
/*26652*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26654*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26656*/           OPC_Scope, 38, /*->26696*/ // 2 children in Scope
/*26658*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26661*/             OPC_EmitMergeInputChains1_0,
/*26662*/             OPC_EmitInteger, MVT::i32, 14, 
/*26665*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26668*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26678*/             OPC_EmitInteger, MVT::i32, 14, 
/*26681*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26684*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*26693*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*26696*/           /*Scope*/ 38, /*->26735*/
/*26697*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26700*/             OPC_EmitMergeInputChains1_0,
/*26701*/             OPC_EmitInteger, MVT::i32, 14, 
/*26704*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26707*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26717*/             OPC_EmitInteger, MVT::i32, 14, 
/*26720*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26723*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*26732*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr))
/*26735*/           0, /*End of Scope*/
/*26736*/         /*Scope*/ 84, /*->26821*/
/*26737*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26739*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26741*/           OPC_Scope, 38, /*->26781*/ // 2 children in Scope
/*26743*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26746*/             OPC_EmitMergeInputChains1_0,
/*26747*/             OPC_EmitInteger, MVT::i32, 14, 
/*26750*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26753*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26763*/             OPC_EmitInteger, MVT::i32, 14, 
/*26766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26769*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*26778*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*26781*/           /*Scope*/ 38, /*->26820*/
/*26782*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26785*/             OPC_EmitMergeInputChains1_0,
/*26786*/             OPC_EmitInteger, MVT::i32, 14, 
/*26789*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26792*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26802*/             OPC_EmitInteger, MVT::i32, 14, 
/*26805*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26808*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*26817*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*26820*/           0, /*End of Scope*/
/*26821*/         /*Scope*/ 18|128,1/*146*/, /*->26969*/
/*26823*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26825*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26827*/           OPC_Scope, 69, /*->26898*/ // 2 children in Scope
/*26829*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26832*/             OPC_EmitMergeInputChains1_0,
/*26833*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26836*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26839*/             OPC_EmitInteger, MVT::i32, 14, 
/*26842*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26845*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*26855*/             OPC_EmitInteger, MVT::i32, 24, 
/*26858*/             OPC_EmitInteger, MVT::i32, 14, 
/*26861*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26864*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*26875*/             OPC_EmitInteger, MVT::i32, 24, 
/*26878*/             OPC_EmitInteger, MVT::i32, 14, 
/*26881*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26884*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*26895*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*26898*/           /*Scope*/ 69, /*->26968*/
/*26899*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26902*/             OPC_EmitMergeInputChains1_0,
/*26903*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26906*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26909*/             OPC_EmitInteger, MVT::i32, 14, 
/*26912*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26915*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*26925*/             OPC_EmitInteger, MVT::i32, 24, 
/*26928*/             OPC_EmitInteger, MVT::i32, 14, 
/*26931*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26934*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*26945*/             OPC_EmitInteger, MVT::i32, 24, 
/*26948*/             OPC_EmitInteger, MVT::i32, 14, 
/*26951*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26954*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*26965*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr), 24:i32), 24:i32)
/*26968*/           0, /*End of Scope*/
/*26969*/         /*Scope*/ 18|128,1/*146*/, /*->27117*/
/*26971*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26973*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26975*/           OPC_Scope, 69, /*->27046*/ // 2 children in Scope
/*26977*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26980*/             OPC_EmitMergeInputChains1_0,
/*26981*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26984*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26987*/             OPC_EmitInteger, MVT::i32, 14, 
/*26990*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26993*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27003*/             OPC_EmitInteger, MVT::i32, 16, 
/*27006*/             OPC_EmitInteger, MVT::i32, 14, 
/*27009*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27012*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27023*/             OPC_EmitInteger, MVT::i32, 16, 
/*27026*/             OPC_EmitInteger, MVT::i32, 14, 
/*27029*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27032*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27043*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*27046*/           /*Scope*/ 69, /*->27116*/
/*27047*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27050*/             OPC_EmitMergeInputChains1_0,
/*27051*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27054*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27057*/             OPC_EmitInteger, MVT::i32, 14, 
/*27060*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27063*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27073*/             OPC_EmitInteger, MVT::i32, 16, 
/*27076*/             OPC_EmitInteger, MVT::i32, 14, 
/*27079*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27082*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27093*/             OPC_EmitInteger, MVT::i32, 16, 
/*27096*/             OPC_EmitInteger, MVT::i32, 14, 
/*27099*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27102*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27113*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr), 16:i32), 16:i32)
/*27116*/           0, /*End of Scope*/
/*27117*/         0, /*End of Scope*/
/*27118*/       0, /*End of Scope*/
/*27119*/     /*Scope*/ 95|128,1/*223*/, /*->27344*/
/*27121*/       OPC_MoveChild1,
/*27122*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*27125*/       OPC_RecordChild0, // #1 = $addr
/*27126*/       OPC_MoveChild0,
/*27127*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*27130*/       OPC_MoveParent,
/*27131*/       OPC_MoveParent,
/*27132*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27134*/       OPC_CheckType, MVT::i32,
/*27136*/       OPC_Scope, 20, /*->27158*/ // 5 children in Scope
/*27138*/         OPC_CheckPredicate, 52, // Predicate_load
/*27140*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27142*/         OPC_EmitMergeInputChains1_0,
/*27143*/         OPC_EmitInteger, MVT::i32, 14, 
/*27146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27149*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*27158*/       /*Scope*/ 46, /*->27205*/
/*27159*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27161*/         OPC_Scope, 20, /*->27183*/ // 2 children in Scope
/*27163*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*27165*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27167*/           OPC_EmitMergeInputChains1_0,
/*27168*/           OPC_EmitInteger, MVT::i32, 14, 
/*27171*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27174*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*27183*/         /*Scope*/ 20, /*->27204*/
/*27184*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27186*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27188*/           OPC_EmitMergeInputChains1_0,
/*27189*/           OPC_EmitInteger, MVT::i32, 14, 
/*27192*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27195*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27204*/         0, /*End of Scope*/
/*27205*/       /*Scope*/ 46, /*->27252*/
/*27206*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27208*/         OPC_Scope, 20, /*->27230*/ // 2 children in Scope
/*27210*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27212*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27214*/           OPC_EmitMergeInputChains1_0,
/*27215*/           OPC_EmitInteger, MVT::i32, 14, 
/*27218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27221*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                    // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*27230*/         /*Scope*/ 20, /*->27251*/
/*27231*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27233*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27235*/           OPC_EmitMergeInputChains1_0,
/*27236*/           OPC_EmitInteger, MVT::i32, 14, 
/*27239*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27242*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                    // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*27251*/         0, /*End of Scope*/
/*27252*/       /*Scope*/ 22, /*->27275*/
/*27253*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27255*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*27257*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27259*/         OPC_EmitMergeInputChains1_0,
/*27260*/         OPC_EmitInteger, MVT::i32, 14, 
/*27263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27266*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27275*/       /*Scope*/ 67, /*->27343*/
/*27276*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27278*/         OPC_Scope, 20, /*->27300*/ // 3 children in Scope
/*27280*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27282*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27284*/           OPC_EmitMergeInputChains1_0,
/*27285*/           OPC_EmitInteger, MVT::i32, 14, 
/*27288*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27291*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27300*/         /*Scope*/ 20, /*->27321*/
/*27301*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27303*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27305*/           OPC_EmitMergeInputChains1_0,
/*27306*/           OPC_EmitInteger, MVT::i32, 14, 
/*27309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27312*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27321*/         /*Scope*/ 20, /*->27342*/
/*27322*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27324*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27326*/           OPC_EmitMergeInputChains1_0,
/*27327*/           OPC_EmitInteger, MVT::i32, 14, 
/*27330*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27333*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*27342*/         0, /*End of Scope*/
/*27343*/       0, /*End of Scope*/
/*27344*/     /*Scope*/ 118|128,30/*3958*/, /*->31304*/
/*27346*/       OPC_RecordChild1, // #1 = $addr
/*27347*/       OPC_CheckChild1Type, MVT::i32,
/*27349*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27351*/       OPC_Scope, 10|128,1/*138*/, /*->27492*/ // 47 children in Scope
/*27354*/         OPC_CheckPredicate, 52, // Predicate_load
/*27356*/         OPC_Scope, 52, /*->27410*/ // 4 children in Scope
/*27358*/           OPC_CheckPredicate, 57, // Predicate_alignedload32
/*27360*/           OPC_SwitchType /*2 cases */, 22, MVT::f64,// ->27385
/*27363*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*27365*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27368*/             OPC_EmitMergeInputChains1_0,
/*27369*/             OPC_EmitInteger, MVT::i32, 14, 
/*27372*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27375*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*27385*/           /*SwitchType*/ 22, MVT::f32,// ->27409
/*27387*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*27389*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27392*/             OPC_EmitMergeInputChains1_0,
/*27393*/             OPC_EmitInteger, MVT::i32, 14, 
/*27396*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27399*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*27409*/           0, // EndSwitchType
/*27410*/         /*Scope*/ 26, /*->27437*/
/*27411*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*27413*/           OPC_CheckType, MVT::f64,
/*27415*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*27417*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27420*/           OPC_EmitMergeInputChains1_0,
/*27421*/           OPC_EmitInteger, MVT::i32, 14, 
/*27424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27427*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*27437*/         /*Scope*/ 26, /*->27464*/
/*27438*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*27440*/           OPC_CheckType, MVT::f64,
/*27442*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*27444*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27447*/           OPC_EmitMergeInputChains1_0,
/*27448*/           OPC_EmitInteger, MVT::i32, 14, 
/*27451*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27454*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*27464*/         /*Scope*/ 26, /*->27491*/
/*27465*/           OPC_CheckPredicate, 60, // Predicate_non_word_alignedload
/*27467*/           OPC_CheckType, MVT::f64,
/*27469*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*27471*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27474*/           OPC_EmitMergeInputChains1_0,
/*27475*/           OPC_EmitInteger, MVT::i32, 14, 
/*27478*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27481*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*27491*/         0, /*End of Scope*/
/*27492*/       /*Scope*/ 44, /*->27537*/
/*27493*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27495*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*27497*/         OPC_CheckType, MVT::v8i16,
/*27499*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27502*/         OPC_EmitMergeInputChains1_0,
/*27503*/         OPC_EmitInteger, MVT::i32, 14, 
/*27506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27509*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27519*/         OPC_EmitInteger, MVT::i32, 14, 
/*27522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27525*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27534*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*27537*/       /*Scope*/ 44, /*->27582*/
/*27538*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27540*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*27542*/         OPC_CheckType, MVT::v8i16,
/*27544*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27547*/         OPC_EmitMergeInputChains1_0,
/*27548*/         OPC_EmitInteger, MVT::i32, 14, 
/*27551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27554*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27564*/         OPC_EmitInteger, MVT::i32, 14, 
/*27567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27570*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27579*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*27582*/       /*Scope*/ 44, /*->27627*/
/*27583*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27585*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*27587*/         OPC_CheckType, MVT::v8i16,
/*27589*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27592*/         OPC_EmitMergeInputChains1_0,
/*27593*/         OPC_EmitInteger, MVT::i32, 14, 
/*27596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27599*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27609*/         OPC_EmitInteger, MVT::i32, 14, 
/*27612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27615*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27624*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*27627*/       /*Scope*/ 44, /*->27672*/
/*27628*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27630*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*27632*/         OPC_CheckType, MVT::v4i32,
/*27634*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27637*/         OPC_EmitMergeInputChains1_0,
/*27638*/         OPC_EmitInteger, MVT::i32, 14, 
/*27641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27644*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27654*/         OPC_EmitInteger, MVT::i32, 14, 
/*27657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27660*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27669*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*27672*/       /*Scope*/ 44, /*->27717*/
/*27673*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27675*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*27677*/         OPC_CheckType, MVT::v4i32,
/*27679*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27682*/         OPC_EmitMergeInputChains1_0,
/*27683*/         OPC_EmitInteger, MVT::i32, 14, 
/*27686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27689*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27699*/         OPC_EmitInteger, MVT::i32, 14, 
/*27702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27705*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27714*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*27717*/       /*Scope*/ 44, /*->27762*/
/*27718*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27720*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*27722*/         OPC_CheckType, MVT::v4i32,
/*27724*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27727*/         OPC_EmitMergeInputChains1_0,
/*27728*/         OPC_EmitInteger, MVT::i32, 14, 
/*27731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27734*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27744*/         OPC_EmitInteger, MVT::i32, 14, 
/*27747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27750*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27759*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*27762*/       /*Scope*/ 44, /*->27807*/
/*27763*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27765*/         OPC_CheckPredicate, 63, // Predicate_extloadvi32
/*27767*/         OPC_CheckType, MVT::v2i64,
/*27769*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27772*/         OPC_EmitMergeInputChains1_0,
/*27773*/         OPC_EmitInteger, MVT::i32, 14, 
/*27776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27779*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27789*/         OPC_EmitInteger, MVT::i32, 14, 
/*27792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27795*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27804*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*27807*/       /*Scope*/ 44, /*->27852*/
/*27808*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27810*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi32
/*27812*/         OPC_CheckType, MVT::v2i64,
/*27814*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27817*/         OPC_EmitMergeInputChains1_0,
/*27818*/         OPC_EmitInteger, MVT::i32, 14, 
/*27821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27824*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27834*/         OPC_EmitInteger, MVT::i32, 14, 
/*27837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27840*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27849*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*27852*/       /*Scope*/ 44, /*->27897*/
/*27853*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27855*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi32
/*27857*/         OPC_CheckType, MVT::v2i64,
/*27859*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27862*/         OPC_EmitMergeInputChains1_0,
/*27863*/         OPC_EmitInteger, MVT::i32, 14, 
/*27866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27869*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27879*/         OPC_EmitInteger, MVT::i32, 14, 
/*27882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27885*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27894*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*27897*/       /*Scope*/ 65, /*->27963*/
/*27898*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27900*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*27902*/         OPC_CheckType, MVT::v4i16,
/*27904*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*27906*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27909*/         OPC_EmitMergeInputChains1_0,
/*27910*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*27916*/         OPC_EmitInteger, MVT::i32, 0, 
/*27919*/         OPC_EmitInteger, MVT::i32, 14, 
/*27922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27925*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*27937*/         OPC_EmitInteger, MVT::i32, 14, 
/*27940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27943*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*27952*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*27955*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*27963*/       /*Scope*/ 65, /*->28029*/
/*27964*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27966*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*27968*/         OPC_CheckType, MVT::v4i16,
/*27970*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*27972*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27975*/         OPC_EmitMergeInputChains1_0,
/*27976*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*27982*/         OPC_EmitInteger, MVT::i32, 0, 
/*27985*/         OPC_EmitInteger, MVT::i32, 14, 
/*27988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27991*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28003*/         OPC_EmitInteger, MVT::i32, 14, 
/*28006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28009*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28018*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28021*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28029*/       /*Scope*/ 65, /*->28095*/
/*28030*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28032*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28034*/         OPC_CheckType, MVT::v4i16,
/*28036*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28038*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28041*/         OPC_EmitMergeInputChains1_0,
/*28042*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28048*/         OPC_EmitInteger, MVT::i32, 0, 
/*28051*/         OPC_EmitInteger, MVT::i32, 14, 
/*28054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28057*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28069*/         OPC_EmitInteger, MVT::i32, 14, 
/*28072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28075*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28084*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28087*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28095*/       /*Scope*/ 65, /*->28161*/
/*28096*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28098*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*28100*/         OPC_CheckType, MVT::v2i32,
/*28102*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28104*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28107*/         OPC_EmitMergeInputChains1_0,
/*28108*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28114*/         OPC_EmitInteger, MVT::i32, 0, 
/*28117*/         OPC_EmitInteger, MVT::i32, 14, 
/*28120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28123*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28135*/         OPC_EmitInteger, MVT::i32, 14, 
/*28138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28141*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28150*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28153*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28161*/       /*Scope*/ 65, /*->28227*/
/*28162*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28164*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*28166*/         OPC_CheckType, MVT::v2i32,
/*28168*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28170*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28173*/         OPC_EmitMergeInputChains1_0,
/*28174*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28180*/         OPC_EmitInteger, MVT::i32, 0, 
/*28183*/         OPC_EmitInteger, MVT::i32, 14, 
/*28186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28189*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28201*/         OPC_EmitInteger, MVT::i32, 14, 
/*28204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28207*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28216*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28219*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28227*/       /*Scope*/ 65, /*->28293*/
/*28228*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28230*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*28232*/         OPC_CheckType, MVT::v2i32,
/*28234*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28236*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28239*/         OPC_EmitMergeInputChains1_0,
/*28240*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28246*/         OPC_EmitInteger, MVT::i32, 0, 
/*28249*/         OPC_EmitInteger, MVT::i32, 14, 
/*28252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28255*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28267*/         OPC_EmitInteger, MVT::i32, 14, 
/*28270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28273*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28282*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28285*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28293*/       /*Scope*/ 83, /*->28377*/
/*28294*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28296*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28298*/         OPC_CheckType, MVT::v4i32,
/*28300*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28302*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28305*/         OPC_EmitMergeInputChains1_0,
/*28306*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28312*/         OPC_EmitInteger, MVT::i32, 0, 
/*28315*/         OPC_EmitInteger, MVT::i32, 14, 
/*28318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28321*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28333*/         OPC_EmitInteger, MVT::i32, 14, 
/*28336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28339*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28348*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28351*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28359*/         OPC_EmitInteger, MVT::i32, 14, 
/*28362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28365*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28374*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28377*/       /*Scope*/ 83, /*->28461*/
/*28378*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28380*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28382*/         OPC_CheckType, MVT::v4i32,
/*28384*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28386*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28389*/         OPC_EmitMergeInputChains1_0,
/*28390*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28396*/         OPC_EmitInteger, MVT::i32, 0, 
/*28399*/         OPC_EmitInteger, MVT::i32, 14, 
/*28402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28405*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28417*/         OPC_EmitInteger, MVT::i32, 14, 
/*28420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28423*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28432*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28435*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28443*/         OPC_EmitInteger, MVT::i32, 14, 
/*28446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28449*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28458*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28461*/       /*Scope*/ 83, /*->28545*/
/*28462*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28464*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28466*/         OPC_CheckType, MVT::v4i32,
/*28468*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28470*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28473*/         OPC_EmitMergeInputChains1_0,
/*28474*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28480*/         OPC_EmitInteger, MVT::i32, 0, 
/*28483*/         OPC_EmitInteger, MVT::i32, 14, 
/*28486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28489*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28501*/         OPC_EmitInteger, MVT::i32, 14, 
/*28504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28507*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28516*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28519*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28527*/         OPC_EmitInteger, MVT::i32, 14, 
/*28530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28533*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28542*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28545*/       /*Scope*/ 83, /*->28629*/
/*28546*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28548*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*28550*/         OPC_CheckType, MVT::v2i64,
/*28552*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28554*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28557*/         OPC_EmitMergeInputChains1_0,
/*28558*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28564*/         OPC_EmitInteger, MVT::i32, 0, 
/*28567*/         OPC_EmitInteger, MVT::i32, 14, 
/*28570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28573*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28585*/         OPC_EmitInteger, MVT::i32, 14, 
/*28588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28591*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28600*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28603*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28611*/         OPC_EmitInteger, MVT::i32, 14, 
/*28614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28617*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28626*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28629*/       /*Scope*/ 83, /*->28713*/
/*28630*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28632*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*28634*/         OPC_CheckType, MVT::v2i64,
/*28636*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28638*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28641*/         OPC_EmitMergeInputChains1_0,
/*28642*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28648*/         OPC_EmitInteger, MVT::i32, 0, 
/*28651*/         OPC_EmitInteger, MVT::i32, 14, 
/*28654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28657*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28669*/         OPC_EmitInteger, MVT::i32, 14, 
/*28672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28675*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28684*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28687*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28695*/         OPC_EmitInteger, MVT::i32, 14, 
/*28698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28701*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28710*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28713*/       /*Scope*/ 83, /*->28797*/
/*28714*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28716*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*28718*/         OPC_CheckType, MVT::v2i64,
/*28720*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28722*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28725*/         OPC_EmitMergeInputChains1_0,
/*28726*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28732*/         OPC_EmitInteger, MVT::i32, 0, 
/*28735*/         OPC_EmitInteger, MVT::i32, 14, 
/*28738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28741*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28753*/         OPC_EmitInteger, MVT::i32, 14, 
/*28756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28759*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28768*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28771*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28779*/         OPC_EmitInteger, MVT::i32, 14, 
/*28782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28785*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28794*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28797*/       /*Scope*/ 80, /*->28878*/
/*28798*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28800*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28802*/         OPC_CheckType, MVT::v4i16,
/*28804*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*28806*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28809*/         OPC_EmitMergeInputChains1_0,
/*28810*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28816*/         OPC_EmitInteger, MVT::i32, 0, 
/*28819*/         OPC_EmitInteger, MVT::i32, 14, 
/*28822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28825*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28837*/         OPC_EmitInteger, MVT::i32, 14, 
/*28840*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28843*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28852*/         OPC_EmitInteger, MVT::i32, 14, 
/*28855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28858*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*28867*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28870*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*28878*/       /*Scope*/ 80, /*->28959*/
/*28879*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28881*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28883*/         OPC_CheckType, MVT::v4i16,
/*28885*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*28887*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28890*/         OPC_EmitMergeInputChains1_0,
/*28891*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28897*/         OPC_EmitInteger, MVT::i32, 0, 
/*28900*/         OPC_EmitInteger, MVT::i32, 14, 
/*28903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28906*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28918*/         OPC_EmitInteger, MVT::i32, 14, 
/*28921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28924*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28933*/         OPC_EmitInteger, MVT::i32, 14, 
/*28936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28939*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*28948*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28951*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*28959*/       /*Scope*/ 80, /*->29040*/
/*28960*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28962*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28964*/         OPC_CheckType, MVT::v4i16,
/*28966*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*28968*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28971*/         OPC_EmitMergeInputChains1_0,
/*28972*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28978*/         OPC_EmitInteger, MVT::i32, 0, 
/*28981*/         OPC_EmitInteger, MVT::i32, 14, 
/*28984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28987*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28999*/         OPC_EmitInteger, MVT::i32, 14, 
/*29002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29005*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29014*/         OPC_EmitInteger, MVT::i32, 14, 
/*29017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29020*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29029*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29032*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29040*/       /*Scope*/ 80, /*->29121*/
/*29041*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29043*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29045*/         OPC_CheckType, MVT::v2i32,
/*29047*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29049*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29052*/         OPC_EmitMergeInputChains1_0,
/*29053*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29059*/         OPC_EmitInteger, MVT::i32, 0, 
/*29062*/         OPC_EmitInteger, MVT::i32, 14, 
/*29065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29068*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29080*/         OPC_EmitInteger, MVT::i32, 14, 
/*29083*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29086*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29095*/         OPC_EmitInteger, MVT::i32, 14, 
/*29098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29101*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29110*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29113*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29121*/       /*Scope*/ 80, /*->29202*/
/*29122*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29124*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*29126*/         OPC_CheckType, MVT::v2i32,
/*29128*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29130*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29133*/         OPC_EmitMergeInputChains1_0,
/*29134*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29140*/         OPC_EmitInteger, MVT::i32, 0, 
/*29143*/         OPC_EmitInteger, MVT::i32, 14, 
/*29146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29149*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29161*/         OPC_EmitInteger, MVT::i32, 14, 
/*29164*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29167*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29176*/         OPC_EmitInteger, MVT::i32, 14, 
/*29179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29182*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29191*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29194*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29202*/       /*Scope*/ 80, /*->29283*/
/*29203*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29205*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*29207*/         OPC_CheckType, MVT::v2i32,
/*29209*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29211*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29214*/         OPC_EmitMergeInputChains1_0,
/*29215*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29221*/         OPC_EmitInteger, MVT::i32, 0, 
/*29224*/         OPC_EmitInteger, MVT::i32, 14, 
/*29227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29230*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29242*/         OPC_EmitInteger, MVT::i32, 14, 
/*29245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29248*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29257*/         OPC_EmitInteger, MVT::i32, 14, 
/*29260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29263*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29272*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29275*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29283*/       /*Scope*/ 91, /*->29375*/
/*29284*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29286*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29288*/         OPC_CheckType, MVT::v2i32,
/*29290*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*29292*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29295*/         OPC_EmitMergeInputChains1_0,
/*29296*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29302*/         OPC_EmitInteger, MVT::i32, 0, 
/*29305*/         OPC_EmitInteger, MVT::i32, 14, 
/*29308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29311*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29323*/         OPC_EmitInteger, MVT::i32, 14, 
/*29326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29329*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29338*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29341*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29349*/         OPC_EmitInteger, MVT::i32, 14, 
/*29352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29355*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29364*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29367*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*29375*/       /*Scope*/ 91, /*->29467*/
/*29376*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29378*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29380*/         OPC_CheckType, MVT::v2i32,
/*29382*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*29384*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29387*/         OPC_EmitMergeInputChains1_0,
/*29388*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29394*/         OPC_EmitInteger, MVT::i32, 0, 
/*29397*/         OPC_EmitInteger, MVT::i32, 14, 
/*29400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29403*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29415*/         OPC_EmitInteger, MVT::i32, 14, 
/*29418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29421*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29430*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29433*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29441*/         OPC_EmitInteger, MVT::i32, 14, 
/*29444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29447*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29456*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29459*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*29467*/       /*Scope*/ 91, /*->29559*/
/*29468*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29470*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29472*/         OPC_CheckType, MVT::v2i32,
/*29474*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*29476*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29479*/         OPC_EmitMergeInputChains1_0,
/*29480*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29486*/         OPC_EmitInteger, MVT::i32, 0, 
/*29489*/         OPC_EmitInteger, MVT::i32, 14, 
/*29492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29495*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29507*/         OPC_EmitInteger, MVT::i32, 14, 
/*29510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29513*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29522*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29525*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29533*/         OPC_EmitInteger, MVT::i32, 14, 
/*29536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29539*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29548*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29551*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*29559*/       /*Scope*/ 98, /*->29658*/
/*29560*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29562*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29564*/         OPC_CheckType, MVT::v4i32,
/*29566*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29568*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29571*/         OPC_EmitMergeInputChains1_0,
/*29572*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29578*/         OPC_EmitInteger, MVT::i32, 0, 
/*29581*/         OPC_EmitInteger, MVT::i32, 14, 
/*29584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29587*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29599*/         OPC_EmitInteger, MVT::i32, 14, 
/*29602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29605*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29614*/         OPC_EmitInteger, MVT::i32, 14, 
/*29617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29620*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29629*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29632*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*29640*/         OPC_EmitInteger, MVT::i32, 14, 
/*29643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29646*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*29655*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*29658*/       /*Scope*/ 98, /*->29757*/
/*29659*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29661*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29663*/         OPC_CheckType, MVT::v4i32,
/*29665*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29667*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29670*/         OPC_EmitMergeInputChains1_0,
/*29671*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29677*/         OPC_EmitInteger, MVT::i32, 0, 
/*29680*/         OPC_EmitInteger, MVT::i32, 14, 
/*29683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29686*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29698*/         OPC_EmitInteger, MVT::i32, 14, 
/*29701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29704*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29713*/         OPC_EmitInteger, MVT::i32, 14, 
/*29716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29719*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29728*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29731*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*29739*/         OPC_EmitInteger, MVT::i32, 14, 
/*29742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29745*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*29754*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*29757*/       /*Scope*/ 98, /*->29856*/
/*29758*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29760*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29762*/         OPC_CheckType, MVT::v4i32,
/*29764*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29766*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29769*/         OPC_EmitMergeInputChains1_0,
/*29770*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29776*/         OPC_EmitInteger, MVT::i32, 0, 
/*29779*/         OPC_EmitInteger, MVT::i32, 14, 
/*29782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29785*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29797*/         OPC_EmitInteger, MVT::i32, 14, 
/*29800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29803*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29812*/         OPC_EmitInteger, MVT::i32, 14, 
/*29815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29818*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29827*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29830*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*29838*/         OPC_EmitInteger, MVT::i32, 14, 
/*29841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29844*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*29853*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*29856*/       /*Scope*/ 98, /*->29955*/
/*29857*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29859*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29861*/         OPC_CheckType, MVT::v2i64,
/*29863*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29865*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29868*/         OPC_EmitMergeInputChains1_0,
/*29869*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29875*/         OPC_EmitInteger, MVT::i32, 0, 
/*29878*/         OPC_EmitInteger, MVT::i32, 14, 
/*29881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29884*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29896*/         OPC_EmitInteger, MVT::i32, 14, 
/*29899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29902*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29911*/         OPC_EmitInteger, MVT::i32, 14, 
/*29914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29917*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29926*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29929*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*29937*/         OPC_EmitInteger, MVT::i32, 14, 
/*29940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29943*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*29952*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*29955*/       /*Scope*/ 98, /*->30054*/
/*29956*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29958*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*29960*/         OPC_CheckType, MVT::v2i64,
/*29962*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29964*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29967*/         OPC_EmitMergeInputChains1_0,
/*29968*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29974*/         OPC_EmitInteger, MVT::i32, 0, 
/*29977*/         OPC_EmitInteger, MVT::i32, 14, 
/*29980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29983*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29995*/         OPC_EmitInteger, MVT::i32, 14, 
/*29998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30001*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30010*/         OPC_EmitInteger, MVT::i32, 14, 
/*30013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30016*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30025*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30028*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30036*/         OPC_EmitInteger, MVT::i32, 14, 
/*30039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30042*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30051*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30054*/       /*Scope*/ 98, /*->30153*/
/*30055*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30057*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*30059*/         OPC_CheckType, MVT::v2i64,
/*30061*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30063*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30066*/         OPC_EmitMergeInputChains1_0,
/*30067*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30073*/         OPC_EmitInteger, MVT::i32, 0, 
/*30076*/         OPC_EmitInteger, MVT::i32, 14, 
/*30079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30082*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30094*/         OPC_EmitInteger, MVT::i32, 14, 
/*30097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30100*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30109*/         OPC_EmitInteger, MVT::i32, 14, 
/*30112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30115*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30124*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30127*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30135*/         OPC_EmitInteger, MVT::i32, 14, 
/*30138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30141*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30150*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30153*/       /*Scope*/ 106, /*->30260*/
/*30154*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30156*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30158*/         OPC_CheckType, MVT::v2i32,
/*30160*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30162*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30165*/         OPC_EmitMergeInputChains1_0,
/*30166*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30172*/         OPC_EmitInteger, MVT::i32, 0, 
/*30175*/         OPC_EmitInteger, MVT::i32, 14, 
/*30178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30181*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30193*/         OPC_EmitInteger, MVT::i32, 14, 
/*30196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30199*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30208*/         OPC_EmitInteger, MVT::i32, 14, 
/*30211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30214*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30223*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30226*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30234*/         OPC_EmitInteger, MVT::i32, 14, 
/*30237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30240*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30249*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30252*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30260*/       /*Scope*/ 106, /*->30367*/
/*30261*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30263*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30265*/         OPC_CheckType, MVT::v2i32,
/*30267*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30269*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30272*/         OPC_EmitMergeInputChains1_0,
/*30273*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30279*/         OPC_EmitInteger, MVT::i32, 0, 
/*30282*/         OPC_EmitInteger, MVT::i32, 14, 
/*30285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30288*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30300*/         OPC_EmitInteger, MVT::i32, 14, 
/*30303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30306*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30315*/         OPC_EmitInteger, MVT::i32, 14, 
/*30318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30321*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30330*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30333*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30341*/         OPC_EmitInteger, MVT::i32, 14, 
/*30344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30347*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30356*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30359*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30367*/       /*Scope*/ 106, /*->30474*/
/*30368*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30370*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30372*/         OPC_CheckType, MVT::v2i32,
/*30374*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30376*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30379*/         OPC_EmitMergeInputChains1_0,
/*30380*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30386*/         OPC_EmitInteger, MVT::i32, 0, 
/*30389*/         OPC_EmitInteger, MVT::i32, 14, 
/*30392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30395*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30407*/         OPC_EmitInteger, MVT::i32, 14, 
/*30410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30413*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30422*/         OPC_EmitInteger, MVT::i32, 14, 
/*30425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30428*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30437*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30440*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30448*/         OPC_EmitInteger, MVT::i32, 14, 
/*30451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30454*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30463*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30466*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30474*/       /*Scope*/ 109, /*->30584*/
/*30475*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30477*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30479*/         OPC_CheckType, MVT::v2i64,
/*30481*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*30483*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30486*/         OPC_EmitMergeInputChains1_0,
/*30487*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30493*/         OPC_EmitInteger, MVT::i32, 0, 
/*30496*/         OPC_EmitInteger, MVT::i32, 14, 
/*30499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30502*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30514*/         OPC_EmitInteger, MVT::i32, 14, 
/*30517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30520*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30529*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30532*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30540*/         OPC_EmitInteger, MVT::i32, 14, 
/*30543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30546*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30555*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30558*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30566*/         OPC_EmitInteger, MVT::i32, 14, 
/*30569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30572*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30581*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30584*/       /*Scope*/ 109, /*->30694*/
/*30585*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30587*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30589*/         OPC_CheckType, MVT::v2i64,
/*30591*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*30593*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30596*/         OPC_EmitMergeInputChains1_0,
/*30597*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30603*/         OPC_EmitInteger, MVT::i32, 0, 
/*30606*/         OPC_EmitInteger, MVT::i32, 14, 
/*30609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30612*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30624*/         OPC_EmitInteger, MVT::i32, 14, 
/*30627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30630*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30639*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30642*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30650*/         OPC_EmitInteger, MVT::i32, 14, 
/*30653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30656*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30665*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30668*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30676*/         OPC_EmitInteger, MVT::i32, 14, 
/*30679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30682*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30691*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30694*/       /*Scope*/ 109, /*->30804*/
/*30695*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30697*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30699*/         OPC_CheckType, MVT::v2i64,
/*30701*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*30703*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30706*/         OPC_EmitMergeInputChains1_0,
/*30707*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30713*/         OPC_EmitInteger, MVT::i32, 0, 
/*30716*/         OPC_EmitInteger, MVT::i32, 14, 
/*30719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30722*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30734*/         OPC_EmitInteger, MVT::i32, 14, 
/*30737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30740*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30749*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30752*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30760*/         OPC_EmitInteger, MVT::i32, 14, 
/*30763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30766*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30775*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30778*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30786*/         OPC_EmitInteger, MVT::i32, 14, 
/*30789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30792*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30801*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30804*/       /*Scope*/ 124, /*->30929*/
/*30805*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30807*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30809*/         OPC_CheckType, MVT::v2i64,
/*30811*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30813*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30816*/         OPC_EmitMergeInputChains1_0,
/*30817*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30823*/         OPC_EmitInteger, MVT::i32, 0, 
/*30826*/         OPC_EmitInteger, MVT::i32, 14, 
/*30829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30832*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30844*/         OPC_EmitInteger, MVT::i32, 14, 
/*30847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30850*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30859*/         OPC_EmitInteger, MVT::i32, 14, 
/*30862*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30865*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30874*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30877*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30885*/         OPC_EmitInteger, MVT::i32, 14, 
/*30888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30891*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30900*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30903*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*30911*/         OPC_EmitInteger, MVT::i32, 14, 
/*30914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30917*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*30926*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*30929*/       /*Scope*/ 124, /*->31054*/
/*30930*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30932*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30934*/         OPC_CheckType, MVT::v2i64,
/*30936*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30938*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30941*/         OPC_EmitMergeInputChains1_0,
/*30942*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30948*/         OPC_EmitInteger, MVT::i32, 0, 
/*30951*/         OPC_EmitInteger, MVT::i32, 14, 
/*30954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30957*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30969*/         OPC_EmitInteger, MVT::i32, 14, 
/*30972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30975*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30984*/         OPC_EmitInteger, MVT::i32, 14, 
/*30987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30990*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30999*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31002*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31010*/         OPC_EmitInteger, MVT::i32, 14, 
/*31013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31016*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31025*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31028*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31036*/         OPC_EmitInteger, MVT::i32, 14, 
/*31039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31042*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31051*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31054*/       /*Scope*/ 124, /*->31179*/
/*31055*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31057*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*31059*/         OPC_CheckType, MVT::v2i64,
/*31061*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31063*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31066*/         OPC_EmitMergeInputChains1_0,
/*31067*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31073*/         OPC_EmitInteger, MVT::i32, 0, 
/*31076*/         OPC_EmitInteger, MVT::i32, 14, 
/*31079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31082*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31094*/         OPC_EmitInteger, MVT::i32, 14, 
/*31097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31100*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31109*/         OPC_EmitInteger, MVT::i32, 14, 
/*31112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31115*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31124*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31127*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31135*/         OPC_EmitInteger, MVT::i32, 14, 
/*31138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31141*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31150*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31153*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31161*/         OPC_EmitInteger, MVT::i32, 14, 
/*31164*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31167*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31176*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31179*/       /*Scope*/ 123, /*->31303*/
/*31180*/         OPC_CheckPredicate, 52, // Predicate_load
/*31182*/         OPC_CheckType, MVT::v2f64,
/*31184*/         OPC_Scope, 22, /*->31208*/ // 5 children in Scope
/*31186*/           OPC_CheckPredicate, 64, // Predicate_dword_alignedload
/*31188*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31191*/           OPC_EmitMergeInputChains1_0,
/*31192*/           OPC_EmitInteger, MVT::i32, 14, 
/*31195*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31198*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*31208*/         /*Scope*/ 24, /*->31233*/
/*31209*/           OPC_CheckPredicate, 65, // Predicate_word_alignedload
/*31211*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*31213*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31216*/           OPC_EmitMergeInputChains1_0,
/*31217*/           OPC_EmitInteger, MVT::i32, 14, 
/*31220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31223*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*31233*/         /*Scope*/ 24, /*->31258*/
/*31234*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*31236*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*31238*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31241*/           OPC_EmitMergeInputChains1_0,
/*31242*/           OPC_EmitInteger, MVT::i32, 14, 
/*31245*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31248*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*31258*/         /*Scope*/ 24, /*->31283*/
/*31259*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*31261*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*31263*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31266*/           OPC_EmitMergeInputChains1_0,
/*31267*/           OPC_EmitInteger, MVT::i32, 14, 
/*31270*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31273*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*31283*/         /*Scope*/ 18, /*->31302*/
/*31284*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*31286*/           OPC_EmitMergeInputChains1_0,
/*31287*/           OPC_EmitInteger, MVT::i32, 14, 
/*31290*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31293*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*31302*/         0, /*End of Scope*/
/*31303*/       0, /*End of Scope*/
/*31304*/     0, /*End of Scope*/
/*31305*/   /*SwitchOpcode*/ 115|128,8/*1139*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->32448
/*31309*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*31310*/     OPC_Scope, 47|128,2/*303*/, /*->31616*/ // 7 children in Scope
/*31313*/       OPC_CheckChild1Integer, 23|128,5/*663*/, 
/*31316*/       OPC_Scope, 9|128,1/*137*/, /*->31456*/ // 2 children in Scope
/*31319*/         OPC_MoveChild2,
/*31320*/         OPC_Scope, 32, /*->31354*/ // 4 children in Scope
/*31322*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31325*/           OPC_RecordChild0, // #1 = $Rt
/*31326*/           OPC_MoveParent,
/*31327*/           OPC_RecordChild3, // #2 = $addr
/*31328*/           OPC_CheckChild3Type, MVT::i32,
/*31330*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31332*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31334*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31337*/           OPC_EmitMergeInputChains1_0,
/*31338*/           OPC_EmitInteger, MVT::i32, 14, 
/*31341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31344*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 663:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31354*/         /*Scope*/ 33, /*->31388*/
/*31355*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31359*/           OPC_RecordChild0, // #1 = $Rt
/*31360*/           OPC_MoveParent,
/*31361*/           OPC_RecordChild3, // #2 = $addr
/*31362*/           OPC_CheckChild3Type, MVT::i32,
/*31364*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31366*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31368*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31371*/           OPC_EmitMergeInputChains1_0,
/*31372*/           OPC_EmitInteger, MVT::i32, 14, 
/*31375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31378*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 663:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31388*/         /*Scope*/ 32, /*->31421*/
/*31389*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31392*/           OPC_RecordChild0, // #1 = $Rt
/*31393*/           OPC_MoveParent,
/*31394*/           OPC_RecordChild3, // #2 = $addr
/*31395*/           OPC_CheckChild3Type, MVT::i32,
/*31397*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31399*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31401*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31404*/           OPC_EmitMergeInputChains1_0,
/*31405*/           OPC_EmitInteger, MVT::i32, 14, 
/*31408*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31411*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 663:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31421*/         /*Scope*/ 33, /*->31455*/
/*31422*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31426*/           OPC_RecordChild0, // #1 = $Rt
/*31427*/           OPC_MoveParent,
/*31428*/           OPC_RecordChild3, // #2 = $addr
/*31429*/           OPC_CheckChild3Type, MVT::i32,
/*31431*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31433*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31435*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31438*/           OPC_EmitMergeInputChains1_0,
/*31439*/           OPC_EmitInteger, MVT::i32, 14, 
/*31442*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31445*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 663:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31455*/         0, /*End of Scope*/
/*31456*/       /*Scope*/ 29|128,1/*157*/, /*->31615*/
/*31458*/         OPC_RecordChild2, // #1 = $Rt
/*31459*/         OPC_RecordChild3, // #2 = $addr
/*31460*/         OPC_CheckChild3Type, MVT::i32,
/*31462*/         OPC_Scope, 25, /*->31489*/ // 6 children in Scope
/*31464*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*31466*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31468*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*31471*/           OPC_EmitMergeInputChains1_0,
/*31472*/           OPC_EmitInteger, MVT::i32, 14, 
/*31475*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31478*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 663:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*31489*/         /*Scope*/ 24, /*->31514*/
/*31490*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31492*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31494*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31497*/           OPC_EmitMergeInputChains1_0,
/*31498*/           OPC_EmitInteger, MVT::i32, 14, 
/*31501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31504*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 663:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31514*/         /*Scope*/ 24, /*->31539*/
/*31515*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31517*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31519*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31522*/           OPC_EmitMergeInputChains1_0,
/*31523*/           OPC_EmitInteger, MVT::i32, 14, 
/*31526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31529*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 663:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31539*/         /*Scope*/ 24, /*->31564*/
/*31540*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*31542*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31544*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31547*/           OPC_EmitMergeInputChains1_0,
/*31548*/           OPC_EmitInteger, MVT::i32, 14, 
/*31551*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31554*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 663:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31564*/         /*Scope*/ 24, /*->31589*/
/*31565*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31567*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31569*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31572*/           OPC_EmitMergeInputChains1_0,
/*31573*/           OPC_EmitInteger, MVT::i32, 14, 
/*31576*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31579*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 663:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31589*/         /*Scope*/ 24, /*->31614*/
/*31590*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31592*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31594*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31597*/           OPC_EmitMergeInputChains1_0,
/*31598*/           OPC_EmitInteger, MVT::i32, 14, 
/*31601*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31604*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 663:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31614*/         0, /*End of Scope*/
/*31615*/       0, /*End of Scope*/
/*31616*/     /*Scope*/ 46|128,2/*302*/, /*->31920*/
/*31618*/       OPC_CheckChild1Integer, 21|128,5/*661*/, 
/*31621*/       OPC_Scope, 9|128,1/*137*/, /*->31761*/ // 2 children in Scope
/*31624*/         OPC_MoveChild2,
/*31625*/         OPC_Scope, 32, /*->31659*/ // 4 children in Scope
/*31627*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31630*/           OPC_RecordChild0, // #1 = $Rt
/*31631*/           OPC_MoveParent,
/*31632*/           OPC_RecordChild3, // #2 = $addr
/*31633*/           OPC_CheckChild3Type, MVT::i32,
/*31635*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*31637*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31639*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31642*/           OPC_EmitMergeInputChains1_0,
/*31643*/           OPC_EmitInteger, MVT::i32, 14, 
/*31646*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31649*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 661:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31659*/         /*Scope*/ 33, /*->31693*/
/*31660*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31664*/           OPC_RecordChild0, // #1 = $Rt
/*31665*/           OPC_MoveParent,
/*31666*/           OPC_RecordChild3, // #2 = $addr
/*31667*/           OPC_CheckChild3Type, MVT::i32,
/*31669*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*31671*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31673*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31676*/           OPC_EmitMergeInputChains1_0,
/*31677*/           OPC_EmitInteger, MVT::i32, 14, 
/*31680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31683*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 661:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31693*/         /*Scope*/ 32, /*->31726*/
/*31694*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31697*/           OPC_RecordChild0, // #1 = $Rt
/*31698*/           OPC_MoveParent,
/*31699*/           OPC_RecordChild3, // #2 = $addr
/*31700*/           OPC_CheckChild3Type, MVT::i32,
/*31702*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*31704*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*31706*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31709*/           OPC_EmitMergeInputChains1_0,
/*31710*/           OPC_EmitInteger, MVT::i32, 14, 
/*31713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31716*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 661:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31726*/         /*Scope*/ 33, /*->31760*/
/*31727*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31731*/           OPC_RecordChild0, // #1 = $Rt
/*31732*/           OPC_MoveParent,
/*31733*/           OPC_RecordChild3, // #2 = $addr
/*31734*/           OPC_CheckChild3Type, MVT::i32,
/*31736*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*31738*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*31740*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31743*/           OPC_EmitMergeInputChains1_0,
/*31744*/           OPC_EmitInteger, MVT::i32, 14, 
/*31747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31750*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 661:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31760*/         0, /*End of Scope*/
/*31761*/       /*Scope*/ 28|128,1/*156*/, /*->31919*/
/*31763*/         OPC_RecordChild2, // #1 = $Rt
/*31764*/         OPC_RecordChild3, // #2 = $addr
/*31765*/         OPC_CheckChild3Type, MVT::i32,
/*31767*/         OPC_Scope, 24, /*->31793*/ // 6 children in Scope
/*31769*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*31771*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*31773*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31776*/           OPC_EmitMergeInputChains1_0,
/*31777*/           OPC_EmitInteger, MVT::i32, 14, 
/*31780*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31783*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 661:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31793*/         /*Scope*/ 24, /*->31818*/
/*31794*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*31796*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*31798*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31801*/           OPC_EmitMergeInputChains1_0,
/*31802*/           OPC_EmitInteger, MVT::i32, 14, 
/*31805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31808*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 661:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31818*/         /*Scope*/ 24, /*->31843*/
/*31819*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*31821*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*31823*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31826*/           OPC_EmitMergeInputChains1_0,
/*31827*/           OPC_EmitInteger, MVT::i32, 14, 
/*31830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31833*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 661:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31843*/         /*Scope*/ 24, /*->31868*/
/*31844*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*31846*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*31848*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31851*/           OPC_EmitMergeInputChains1_0,
/*31852*/           OPC_EmitInteger, MVT::i32, 14, 
/*31855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31858*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 661:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31868*/         /*Scope*/ 24, /*->31893*/
/*31869*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*31871*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*31873*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31876*/           OPC_EmitMergeInputChains1_0,
/*31877*/           OPC_EmitInteger, MVT::i32, 14, 
/*31880*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31883*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 661:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31893*/         /*Scope*/ 24, /*->31918*/
/*31894*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*31896*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*31898*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31901*/           OPC_EmitMergeInputChains1_0,
/*31902*/           OPC_EmitInteger, MVT::i32, 14, 
/*31905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31908*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 661:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31918*/         0, /*End of Scope*/
/*31919*/       0, /*End of Scope*/
/*31920*/     /*Scope*/ 101, /*->32022*/
/*31921*/       OPC_CheckChild1Integer, 12|128,4/*524*/, 
/*31924*/       OPC_RecordChild2, // #1 = $cop
/*31925*/       OPC_MoveChild2,
/*31926*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31929*/       OPC_MoveParent,
/*31930*/       OPC_RecordChild3, // #2 = $opc1
/*31931*/       OPC_MoveChild3,
/*31932*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31935*/       OPC_MoveParent,
/*31936*/       OPC_RecordChild4, // #3 = $CRn
/*31937*/       OPC_MoveChild4,
/*31938*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31941*/       OPC_MoveParent,
/*31942*/       OPC_RecordChild5, // #4 = $CRm
/*31943*/       OPC_MoveChild5,
/*31944*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31947*/       OPC_MoveParent,
/*31948*/       OPC_RecordChild6, // #5 = $opc2
/*31949*/       OPC_MoveChild6,
/*31950*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31953*/       OPC_MoveParent,
/*31954*/       OPC_Scope, 32, /*->31988*/ // 2 children in Scope
/*31956*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31958*/         OPC_EmitMergeInputChains1_0,
/*31959*/         OPC_EmitConvertToTarget, 1,
/*31961*/         OPC_EmitConvertToTarget, 2,
/*31963*/         OPC_EmitConvertToTarget, 3,
/*31965*/         OPC_EmitConvertToTarget, 4,
/*31967*/         OPC_EmitConvertToTarget, 5,
/*31969*/         OPC_EmitInteger, MVT::i32, 14, 
/*31972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31975*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 524:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31988*/       /*Scope*/ 32, /*->32021*/
/*31989*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*31991*/         OPC_EmitMergeInputChains1_0,
/*31992*/         OPC_EmitConvertToTarget, 1,
/*31994*/         OPC_EmitConvertToTarget, 2,
/*31996*/         OPC_EmitConvertToTarget, 3,
/*31998*/         OPC_EmitConvertToTarget, 4,
/*32000*/         OPC_EmitConvertToTarget, 5,
/*32002*/         OPC_EmitInteger, MVT::i32, 14, 
/*32005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32008*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 524:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32021*/       0, /*End of Scope*/
/*32022*/     /*Scope*/ 93, /*->32116*/
/*32023*/       OPC_CheckChild1Integer, 13|128,4/*525*/, 
/*32026*/       OPC_RecordChild2, // #1 = $cop
/*32027*/       OPC_MoveChild2,
/*32028*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32031*/       OPC_MoveParent,
/*32032*/       OPC_RecordChild3, // #2 = $opc1
/*32033*/       OPC_MoveChild3,
/*32034*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32037*/       OPC_MoveParent,
/*32038*/       OPC_RecordChild4, // #3 = $CRn
/*32039*/       OPC_MoveChild4,
/*32040*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32043*/       OPC_MoveParent,
/*32044*/       OPC_RecordChild5, // #4 = $CRm
/*32045*/       OPC_MoveChild5,
/*32046*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32049*/       OPC_MoveParent,
/*32050*/       OPC_RecordChild6, // #5 = $opc2
/*32051*/       OPC_MoveChild6,
/*32052*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32055*/       OPC_MoveParent,
/*32056*/       OPC_Scope, 24, /*->32082*/ // 2 children in Scope
/*32058*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*32060*/         OPC_EmitMergeInputChains1_0,
/*32061*/         OPC_EmitConvertToTarget, 1,
/*32063*/         OPC_EmitConvertToTarget, 2,
/*32065*/         OPC_EmitConvertToTarget, 3,
/*32067*/         OPC_EmitConvertToTarget, 4,
/*32069*/         OPC_EmitConvertToTarget, 5,
/*32071*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 525:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32082*/       /*Scope*/ 32, /*->32115*/
/*32083*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*32085*/         OPC_EmitMergeInputChains1_0,
/*32086*/         OPC_EmitConvertToTarget, 1,
/*32088*/         OPC_EmitConvertToTarget, 2,
/*32090*/         OPC_EmitConvertToTarget, 3,
/*32092*/         OPC_EmitConvertToTarget, 4,
/*32094*/         OPC_EmitConvertToTarget, 5,
/*32096*/         OPC_EmitInteger, MVT::i32, 14, 
/*32099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32102*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 525:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32115*/       0, /*End of Scope*/
/*32116*/     /*Scope*/ 25|128,1/*153*/, /*->32271*/
/*32118*/       OPC_CheckChild1Integer, 6|128,4/*518*/, 
/*32121*/       OPC_RecordChild2, // #1 = $addr
/*32122*/       OPC_CheckChild2Type, MVT::i32,
/*32124*/       OPC_Scope, 24, /*->32150*/ // 6 children in Scope
/*32126*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*32128*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32130*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*32133*/         OPC_EmitMergeInputChains1_0,
/*32134*/         OPC_EmitInteger, MVT::i32, 14, 
/*32137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32140*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 518:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*32150*/       /*Scope*/ 23, /*->32174*/
/*32151*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*32153*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32155*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32158*/         OPC_EmitMergeInputChains1_0,
/*32159*/         OPC_EmitInteger, MVT::i32, 14, 
/*32162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32165*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 518:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*32174*/       /*Scope*/ 23, /*->32198*/
/*32175*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*32177*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32179*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32182*/         OPC_EmitMergeInputChains1_0,
/*32183*/         OPC_EmitInteger, MVT::i32, 14, 
/*32186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32189*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 518:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*32198*/       /*Scope*/ 23, /*->32222*/
/*32199*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*32201*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32203*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32206*/         OPC_EmitMergeInputChains1_0,
/*32207*/         OPC_EmitInteger, MVT::i32, 14, 
/*32210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32213*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 518:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*32222*/       /*Scope*/ 23, /*->32246*/
/*32223*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*32225*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32227*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32230*/         OPC_EmitMergeInputChains1_0,
/*32231*/         OPC_EmitInteger, MVT::i32, 14, 
/*32234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32237*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 518:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*32246*/       /*Scope*/ 23, /*->32270*/
/*32247*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*32249*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32251*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32254*/         OPC_EmitMergeInputChains1_0,
/*32255*/         OPC_EmitInteger, MVT::i32, 14, 
/*32258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32261*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 518:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*32270*/       0, /*End of Scope*/
/*32271*/     /*Scope*/ 24|128,1/*152*/, /*->32425*/
/*32273*/       OPC_CheckChild1Integer, 0|128,4/*512*/, 
/*32276*/       OPC_RecordChild2, // #1 = $addr
/*32277*/       OPC_CheckChild2Type, MVT::i32,
/*32279*/       OPC_Scope, 23, /*->32304*/ // 6 children in Scope
/*32281*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*32283*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32285*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32288*/         OPC_EmitMergeInputChains1_0,
/*32289*/         OPC_EmitInteger, MVT::i32, 14, 
/*32292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32295*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 512:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*32304*/       /*Scope*/ 23, /*->32328*/
/*32305*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*32307*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32309*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32312*/         OPC_EmitMergeInputChains1_0,
/*32313*/         OPC_EmitInteger, MVT::i32, 14, 
/*32316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32319*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 512:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*32328*/       /*Scope*/ 23, /*->32352*/
/*32329*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*32331*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32333*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32336*/         OPC_EmitMergeInputChains1_0,
/*32337*/         OPC_EmitInteger, MVT::i32, 14, 
/*32340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32343*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 512:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*32352*/       /*Scope*/ 23, /*->32376*/
/*32353*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*32355*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32357*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32360*/         OPC_EmitMergeInputChains1_0,
/*32361*/         OPC_EmitInteger, MVT::i32, 14, 
/*32364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32367*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 512:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*32376*/       /*Scope*/ 23, /*->32400*/
/*32377*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*32379*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32381*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32384*/         OPC_EmitMergeInputChains1_0,
/*32385*/         OPC_EmitInteger, MVT::i32, 14, 
/*32388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32391*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 512:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*32400*/       /*Scope*/ 23, /*->32424*/
/*32401*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*32403*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32405*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32408*/         OPC_EmitMergeInputChains1_0,
/*32409*/         OPC_EmitInteger, MVT::i32, 14, 
/*32412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32415*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 512:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*32424*/       0, /*End of Scope*/
/*32425*/     /*Scope*/ 21, /*->32447*/
/*32426*/       OPC_CheckChild1Integer, 15|128,5/*655*/, 
/*32429*/       OPC_RecordChild2, // #1 = $size
/*32430*/       OPC_MoveChild2,
/*32431*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32434*/       OPC_MoveParent,
/*32435*/       OPC_RecordChild3, // #2 = $Rn
/*32436*/       OPC_EmitMergeInputChains1_0,
/*32437*/       OPC_EmitConvertToTarget, 1,
/*32439*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SPACE), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_w_chain:i32 655:iPTR, (imm:i32):$size, GPR:i32:$Rn) - Complexity = 11
                // Dst: (SPACE:i32 (imm:i32):$size, GPR:i32:$Rn)
/*32447*/     0, /*End of Scope*/
/*32448*/   /*SwitchOpcode*/ 106, TARGET_VAL(ARMISD::BR_JT),// ->32557
/*32451*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*32452*/     OPC_Scope, 68, /*->32522*/ // 2 children in Scope
/*32454*/       OPC_MoveChild1,
/*32455*/       OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::LOAD),// ->32496
/*32459*/         OPC_RecordMemRef,
/*32460*/         OPC_RecordNode, // #1 = 'ld' chained node
/*32461*/         OPC_CheckFoldableChainNode,
/*32462*/         OPC_RecordChild1, // #2 = $target
/*32463*/         OPC_CheckChild1Type, MVT::i32,
/*32465*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*32467*/         OPC_CheckPredicate, 52, // Predicate_load
/*32469*/         OPC_CheckType, MVT::i32,
/*32471*/         OPC_MoveParent,
/*32472*/         OPC_RecordChild2, // #3 = $jt
/*32473*/         OPC_MoveChild2,
/*32474*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*32477*/         OPC_MoveParent,
/*32478*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32480*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #4 #5 #6
/*32483*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*32487*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      4/*#Ops*/, 4, 5, 6, 3, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt) - Complexity = 22
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt)
/*32496*/       /*SwitchOpcode*/ 22, TARGET_VAL(ISD::ADD),// ->32521
/*32499*/         OPC_RecordChild0, // #1 = $target
/*32500*/         OPC_RecordChild1, // #2 = $idx
/*32501*/         OPC_CheckType, MVT::i32,
/*32503*/         OPC_MoveParent,
/*32504*/         OPC_RecordChild2, // #3 = $jt
/*32505*/         OPC_MoveChild2,
/*32506*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*32509*/         OPC_MoveParent,
/*32510*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32512*/         OPC_EmitMergeInputChains1_0,
/*32513*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt) - Complexity = 9
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt)
/*32521*/       0, // EndSwitchOpcode
/*32522*/     /*Scope*/ 33, /*->32556*/
/*32523*/       OPC_RecordChild1, // #1 = $target
/*32524*/       OPC_CheckChild1Type, MVT::i32,
/*32526*/       OPC_RecordChild2, // #2 = $jt
/*32527*/       OPC_MoveChild2,
/*32528*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*32531*/       OPC_MoveParent,
/*32532*/       OPC_Scope, 10, /*->32544*/ // 2 children in Scope
/*32534*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32536*/         OPC_EmitMergeInputChains1_0,
/*32537*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt)
/*32544*/       /*Scope*/ 10, /*->32555*/
/*32545*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32547*/         OPC_EmitMergeInputChains1_0,
/*32548*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt)
/*32555*/       0, /*End of Scope*/
/*32556*/     0, /*End of Scope*/
/*32557*/   /*SwitchOpcode*/ 8|128,23/*2952*/, TARGET_VAL(ISD::XOR),// ->35513
/*32561*/     OPC_Scope, 74|128,1/*202*/, /*->32766*/ // 7 children in Scope
/*32564*/       OPC_RecordChild0, // #0 = $shift
/*32565*/       OPC_Scope, 94, /*->32661*/ // 3 children in Scope
/*32567*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32578*/         OPC_CheckType, MVT::i32,
/*32580*/         OPC_Scope, 26, /*->32608*/ // 3 children in Scope
/*32582*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32584*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*32587*/           OPC_EmitInteger, MVT::i32, 14, 
/*32590*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32593*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32596*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsr), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*32608*/         /*Scope*/ 25, /*->32634*/
/*32609*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*32611*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #1 #2
/*32614*/           OPC_EmitInteger, MVT::i32, 14, 
/*32617*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32620*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32623*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNs), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*32634*/         /*Scope*/ 25, /*->32660*/
/*32635*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32637*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*32640*/           OPC_EmitInteger, MVT::i32, 14, 
/*32643*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32646*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32649*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsi), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*32660*/         0, /*End of Scope*/
/*32661*/       /*Scope*/ 59, /*->32721*/
/*32662*/         OPC_RecordChild1, // #1 = $shift
/*32663*/         OPC_CheckType, MVT::i32,
/*32665*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32667*/         OPC_Scope, 25, /*->32694*/ // 2 children in Scope
/*32669*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*32672*/           OPC_EmitInteger, MVT::i32, 14, 
/*32675*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32678*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32681*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32694*/         /*Scope*/ 25, /*->32720*/
/*32695*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*32698*/           OPC_EmitInteger, MVT::i32, 14, 
/*32701*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32704*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32707*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32720*/         0, /*End of Scope*/
/*32721*/       /*Scope*/ 43, /*->32765*/
/*32722*/         OPC_MoveChild0,
/*32723*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32726*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*32728*/         OPC_MoveParent,
/*32729*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32740*/         OPC_CheckType, MVT::i32,
/*32742*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*32744*/         OPC_EmitConvertToTarget, 0,
/*32746*/         OPC_EmitInteger, MVT::i32, 14, 
/*32749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32755*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*32765*/       0, /*End of Scope*/
/*32766*/     /*Scope*/ 44, /*->32811*/
/*32767*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32778*/       OPC_RecordChild1, // #0 = $imm
/*32779*/       OPC_MoveChild1,
/*32780*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32783*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*32785*/       OPC_MoveParent,
/*32786*/       OPC_CheckType, MVT::i32,
/*32788*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*32790*/       OPC_EmitConvertToTarget, 0,
/*32792*/       OPC_EmitInteger, MVT::i32, 14, 
/*32795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32801*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*32811*/     /*Scope*/ 89|128,2/*345*/, /*->33158*/
/*32813*/       OPC_RecordChild0, // #0 = $Rn
/*32814*/       OPC_Scope, 113, /*->32929*/ // 3 children in Scope
/*32816*/         OPC_RecordChild1, // #1 = $shift
/*32817*/         OPC_CheckType, MVT::i32,
/*32819*/         OPC_Scope, 26, /*->32847*/ // 4 children in Scope
/*32821*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32823*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*32826*/           OPC_EmitInteger, MVT::i32, 14, 
/*32829*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32832*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32835*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32847*/         /*Scope*/ 26, /*->32874*/
/*32848*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*32850*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*32853*/           OPC_EmitInteger, MVT::i32, 14, 
/*32856*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32859*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32862*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32874*/         /*Scope*/ 26, /*->32901*/
/*32875*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32877*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*32880*/           OPC_EmitInteger, MVT::i32, 14, 
/*32883*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32889*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32901*/         /*Scope*/ 26, /*->32928*/
/*32902*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*32904*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*32907*/           OPC_EmitInteger, MVT::i32, 14, 
/*32910*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32916*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32928*/         0, /*End of Scope*/
/*32929*/       /*Scope*/ 81, /*->33011*/
/*32930*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32941*/         OPC_CheckType, MVT::i32,
/*32943*/         OPC_Scope, 21, /*->32966*/ // 3 children in Scope
/*32945*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*32947*/           OPC_EmitInteger, MVT::i32, 14, 
/*32950*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32953*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32956*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*32966*/         /*Scope*/ 21, /*->32988*/
/*32967*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32969*/           OPC_EmitInteger, MVT::i32, 14, 
/*32972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32978*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*32988*/         /*Scope*/ 21, /*->33010*/
/*32989*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32991*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32994*/           OPC_EmitInteger, MVT::i32, 14, 
/*32997*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33000*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*33010*/         0, /*End of Scope*/
/*33011*/       /*Scope*/ 16|128,1/*144*/, /*->33157*/
/*33013*/         OPC_RecordChild1, // #1 = $imm
/*33014*/         OPC_Scope, 66, /*->33082*/ // 2 children in Scope
/*33016*/           OPC_MoveChild1,
/*33017*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33020*/           OPC_Scope, 29, /*->33051*/ // 2 children in Scope
/*33022*/             OPC_CheckPredicate, 7, // Predicate_mod_imm
/*33024*/             OPC_MoveParent,
/*33025*/             OPC_CheckType, MVT::i32,
/*33027*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33029*/             OPC_EmitConvertToTarget, 1,
/*33031*/             OPC_EmitInteger, MVT::i32, 14, 
/*33034*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33037*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33040*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*33051*/           /*Scope*/ 29, /*->33081*/
/*33052*/             OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*33054*/             OPC_MoveParent,
/*33055*/             OPC_CheckType, MVT::i32,
/*33057*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33059*/             OPC_EmitConvertToTarget, 1,
/*33061*/             OPC_EmitInteger, MVT::i32, 14, 
/*33064*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33067*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33070*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*33081*/           0, /*End of Scope*/
/*33082*/         /*Scope*/ 73, /*->33156*/
/*33083*/           OPC_CheckType, MVT::i32,
/*33085*/           OPC_Scope, 22, /*->33109*/ // 3 children in Scope
/*33087*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33089*/             OPC_EmitInteger, MVT::i32, 14, 
/*33092*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33095*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33098*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*33109*/           /*Scope*/ 22, /*->33132*/
/*33110*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33112*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33115*/             OPC_EmitInteger, MVT::i32, 14, 
/*33118*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33121*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tEOR), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*33132*/           /*Scope*/ 22, /*->33155*/
/*33133*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33135*/             OPC_EmitInteger, MVT::i32, 14, 
/*33138*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33141*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33144*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*33155*/           0, /*End of Scope*/
/*33156*/         0, /*End of Scope*/
/*33157*/       0, /*End of Scope*/
/*33158*/     /*Scope*/ 52|128,16/*2100*/, /*->35260*/
/*33160*/       OPC_MoveChild0,
/*33161*/       OPC_SwitchOpcode /*3 cases */, 66|128,11/*1474*/, TARGET_VAL(ISD::BITCAST),// ->34640
/*33166*/         OPC_MoveChild0,
/*33167*/         OPC_SwitchOpcode /*2 cases */, 38|128,5/*678*/, TARGET_VAL(ARMISD::VSHRs),// ->33850
/*33172*/           OPC_Scope, 81|128,2/*337*/, /*->33512*/ // 2 children in Scope
/*33175*/             OPC_MoveChild0,
/*33176*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33179*/             OPC_MoveChild0,
/*33180*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33183*/             OPC_RecordChild0, // #0 = $opA
/*33184*/             OPC_Scope, 33|128,1/*161*/, /*->33348*/ // 2 children in Scope
/*33187*/               OPC_CheckChild0Type, MVT::v8i8,
/*33189*/               OPC_MoveParent,
/*33190*/               OPC_MoveChild1,
/*33191*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33194*/               OPC_RecordChild0, // #1 = $opB
/*33195*/               OPC_CheckChild0Type, MVT::v8i8,
/*33197*/               OPC_MoveParent,
/*33198*/               OPC_MoveParent,
/*33199*/               OPC_CheckChild1Integer, 15, 
/*33201*/               OPC_CheckType, MVT::v8i16,
/*33203*/               OPC_MoveParent,
/*33204*/               OPC_MoveParent,
/*33205*/               OPC_MoveChild1,
/*33206*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33209*/               OPC_MoveChild0,
/*33210*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33213*/               OPC_MoveChild0,
/*33214*/               OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->33281
/*33218*/                 OPC_MoveChild0,
/*33219*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33222*/                 OPC_CheckChild0Same, 0,
/*33224*/                 OPC_MoveParent,
/*33225*/                 OPC_MoveChild1,
/*33226*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33229*/                 OPC_CheckChild0Same, 1,
/*33231*/                 OPC_MoveParent,
/*33232*/                 OPC_MoveParent,
/*33233*/                 OPC_MoveChild1,
/*33234*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33237*/                 OPC_MoveChild0,
/*33238*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33241*/                 OPC_MoveChild0,
/*33242*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33245*/                 OPC_CheckChild0Same, 0,
/*33247*/                 OPC_MoveParent,
/*33248*/                 OPC_MoveChild1,
/*33249*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33252*/                 OPC_CheckChild0Same, 1,
/*33254*/                 OPC_MoveParent,
/*33255*/                 OPC_MoveParent,
/*33256*/                 OPC_CheckChild1Integer, 15, 
/*33258*/                 OPC_MoveParent,
/*33259*/                 OPC_CheckType, MVT::v8i16,
/*33261*/                 OPC_MoveParent,
/*33262*/                 OPC_MoveParent,
/*33263*/                 OPC_CheckType, MVT::v4i32,
/*33265*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33268*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33271*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*33281*/               /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->33347
/*33284*/                 OPC_MoveChild0,
/*33285*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33288*/                 OPC_MoveChild0,
/*33289*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33292*/                 OPC_CheckChild0Same, 0,
/*33294*/                 OPC_MoveParent,
/*33295*/                 OPC_MoveChild1,
/*33296*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33299*/                 OPC_CheckChild0Same, 1,
/*33301*/                 OPC_MoveParent,
/*33302*/                 OPC_MoveParent,
/*33303*/                 OPC_CheckChild1Integer, 15, 
/*33305*/                 OPC_MoveParent,
/*33306*/                 OPC_MoveChild1,
/*33307*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33310*/                 OPC_MoveChild0,
/*33311*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33314*/                 OPC_CheckChild0Same, 0,
/*33316*/                 OPC_MoveParent,
/*33317*/                 OPC_MoveChild1,
/*33318*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33321*/                 OPC_CheckChild0Same, 1,
/*33323*/                 OPC_MoveParent,
/*33324*/                 OPC_MoveParent,
/*33325*/                 OPC_CheckType, MVT::v8i16,
/*33327*/                 OPC_MoveParent,
/*33328*/                 OPC_MoveParent,
/*33329*/                 OPC_CheckType, MVT::v4i32,
/*33331*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33334*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33337*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*33347*/               0, // EndSwitchOpcode
/*33348*/             /*Scope*/ 33|128,1/*161*/, /*->33511*/
/*33350*/               OPC_CheckChild0Type, MVT::v2i32,
/*33352*/               OPC_MoveParent,
/*33353*/               OPC_MoveChild1,
/*33354*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33357*/               OPC_RecordChild0, // #1 = $opB
/*33358*/               OPC_CheckChild0Type, MVT::v2i32,
/*33360*/               OPC_MoveParent,
/*33361*/               OPC_MoveParent,
/*33362*/               OPC_CheckChild1Integer, 63, 
/*33364*/               OPC_CheckType, MVT::v2i64,
/*33366*/               OPC_MoveParent,
/*33367*/               OPC_MoveParent,
/*33368*/               OPC_MoveChild1,
/*33369*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33372*/               OPC_MoveChild0,
/*33373*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33376*/               OPC_MoveChild0,
/*33377*/               OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->33444
/*33381*/                 OPC_MoveChild0,
/*33382*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33385*/                 OPC_CheckChild0Same, 0,
/*33387*/                 OPC_MoveParent,
/*33388*/                 OPC_MoveChild1,
/*33389*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33392*/                 OPC_CheckChild0Same, 1,
/*33394*/                 OPC_MoveParent,
/*33395*/                 OPC_MoveParent,
/*33396*/                 OPC_MoveChild1,
/*33397*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33400*/                 OPC_MoveChild0,
/*33401*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33404*/                 OPC_MoveChild0,
/*33405*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33408*/                 OPC_CheckChild0Same, 0,
/*33410*/                 OPC_MoveParent,
/*33411*/                 OPC_MoveChild1,
/*33412*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33415*/                 OPC_CheckChild0Same, 1,
/*33417*/                 OPC_MoveParent,
/*33418*/                 OPC_MoveParent,
/*33419*/                 OPC_CheckChild1Integer, 63, 
/*33421*/                 OPC_MoveParent,
/*33422*/                 OPC_CheckType, MVT::v2i64,
/*33424*/                 OPC_MoveParent,
/*33425*/                 OPC_MoveParent,
/*33426*/                 OPC_CheckType, MVT::v4i32,
/*33428*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33431*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33434*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*33444*/               /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->33510
/*33447*/                 OPC_MoveChild0,
/*33448*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33451*/                 OPC_MoveChild0,
/*33452*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33455*/                 OPC_CheckChild0Same, 0,
/*33457*/                 OPC_MoveParent,
/*33458*/                 OPC_MoveChild1,
/*33459*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33462*/                 OPC_CheckChild0Same, 1,
/*33464*/                 OPC_MoveParent,
/*33465*/                 OPC_MoveParent,
/*33466*/                 OPC_CheckChild1Integer, 63, 
/*33468*/                 OPC_MoveParent,
/*33469*/                 OPC_MoveChild1,
/*33470*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33473*/                 OPC_MoveChild0,
/*33474*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33477*/                 OPC_CheckChild0Same, 0,
/*33479*/                 OPC_MoveParent,
/*33480*/                 OPC_MoveChild1,
/*33481*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33484*/                 OPC_CheckChild0Same, 1,
/*33486*/                 OPC_MoveParent,
/*33487*/                 OPC_MoveParent,
/*33488*/                 OPC_CheckType, MVT::v2i64,
/*33490*/                 OPC_MoveParent,
/*33491*/                 OPC_MoveParent,
/*33492*/                 OPC_CheckType, MVT::v4i32,
/*33494*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33497*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33500*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*33510*/               0, // EndSwitchOpcode
/*33511*/             0, /*End of Scope*/
/*33512*/           /*Scope*/ 79|128,2/*335*/, /*->33849*/
/*33514*/             OPC_RecordChild0, // #0 = $src
/*33515*/             OPC_Scope, 36|128,1/*164*/, /*->33682*/ // 2 children in Scope
/*33518*/               OPC_CheckChild1Integer, 7, 
/*33520*/               OPC_SwitchType /*2 cases */, 78, MVT::v8i8,// ->33601
/*33523*/                 OPC_MoveParent,
/*33524*/                 OPC_MoveParent,
/*33525*/                 OPC_MoveChild1,
/*33526*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33529*/                 OPC_MoveChild0,
/*33530*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33533*/                 OPC_Scope, 32, /*->33567*/ // 2 children in Scope
/*33535*/                   OPC_CheckChild0Same, 0,
/*33537*/                   OPC_MoveChild1,
/*33538*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33541*/                   OPC_CheckChild0Same, 0,
/*33543*/                   OPC_CheckChild1Integer, 7, 
/*33545*/                   OPC_MoveParent,
/*33546*/                   OPC_CheckType, MVT::v8i8,
/*33548*/                   OPC_MoveParent,
/*33549*/                   OPC_MoveParent,
/*33550*/                   OPC_CheckType, MVT::v2i32,
/*33552*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33555*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33558*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33567*/                 /*Scope*/ 32, /*->33600*/
/*33568*/                   OPC_MoveChild0,
/*33569*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33572*/                   OPC_CheckChild0Same, 0,
/*33574*/                   OPC_CheckChild1Integer, 7, 
/*33576*/                   OPC_MoveParent,
/*33577*/                   OPC_CheckChild1Same, 0,
/*33579*/                   OPC_CheckType, MVT::v8i8,
/*33581*/                   OPC_MoveParent,
/*33582*/                   OPC_MoveParent,
/*33583*/                   OPC_CheckType, MVT::v2i32,
/*33585*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33588*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33591*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33600*/                 0, /*End of Scope*/
/*33601*/               /*SwitchType*/ 78, MVT::v16i8,// ->33681
/*33603*/                 OPC_MoveParent,
/*33604*/                 OPC_MoveParent,
/*33605*/                 OPC_MoveChild1,
/*33606*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33609*/                 OPC_MoveChild0,
/*33610*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33613*/                 OPC_Scope, 32, /*->33647*/ // 2 children in Scope
/*33615*/                   OPC_CheckChild0Same, 0,
/*33617*/                   OPC_MoveChild1,
/*33618*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33621*/                   OPC_CheckChild0Same, 0,
/*33623*/                   OPC_CheckChild1Integer, 7, 
/*33625*/                   OPC_MoveParent,
/*33626*/                   OPC_CheckType, MVT::v16i8,
/*33628*/                   OPC_MoveParent,
/*33629*/                   OPC_MoveParent,
/*33630*/                   OPC_CheckType, MVT::v4i32,
/*33632*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33635*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33638*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33647*/                 /*Scope*/ 32, /*->33680*/
/*33648*/                   OPC_MoveChild0,
/*33649*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33652*/                   OPC_CheckChild0Same, 0,
/*33654*/                   OPC_CheckChild1Integer, 7, 
/*33656*/                   OPC_MoveParent,
/*33657*/                   OPC_CheckChild1Same, 0,
/*33659*/                   OPC_CheckType, MVT::v16i8,
/*33661*/                   OPC_MoveParent,
/*33662*/                   OPC_MoveParent,
/*33663*/                   OPC_CheckType, MVT::v4i32,
/*33665*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33668*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33671*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33680*/                 0, /*End of Scope*/
/*33681*/               0, // EndSwitchType
/*33682*/             /*Scope*/ 36|128,1/*164*/, /*->33848*/
/*33684*/               OPC_CheckChild1Integer, 15, 
/*33686*/               OPC_SwitchType /*2 cases */, 78, MVT::v4i16,// ->33767
/*33689*/                 OPC_MoveParent,
/*33690*/                 OPC_MoveParent,
/*33691*/                 OPC_MoveChild1,
/*33692*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33695*/                 OPC_MoveChild0,
/*33696*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33699*/                 OPC_Scope, 32, /*->33733*/ // 2 children in Scope
/*33701*/                   OPC_CheckChild0Same, 0,
/*33703*/                   OPC_MoveChild1,
/*33704*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33707*/                   OPC_CheckChild0Same, 0,
/*33709*/                   OPC_CheckChild1Integer, 15, 
/*33711*/                   OPC_MoveParent,
/*33712*/                   OPC_CheckType, MVT::v4i16,
/*33714*/                   OPC_MoveParent,
/*33715*/                   OPC_MoveParent,
/*33716*/                   OPC_CheckType, MVT::v2i32,
/*33718*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33721*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33724*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33733*/                 /*Scope*/ 32, /*->33766*/
/*33734*/                   OPC_MoveChild0,
/*33735*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33738*/                   OPC_CheckChild0Same, 0,
/*33740*/                   OPC_CheckChild1Integer, 15, 
/*33742*/                   OPC_MoveParent,
/*33743*/                   OPC_CheckChild1Same, 0,
/*33745*/                   OPC_CheckType, MVT::v4i16,
/*33747*/                   OPC_MoveParent,
/*33748*/                   OPC_MoveParent,
/*33749*/                   OPC_CheckType, MVT::v2i32,
/*33751*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33754*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33757*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33766*/                 0, /*End of Scope*/
/*33767*/               /*SwitchType*/ 78, MVT::v8i16,// ->33847
/*33769*/                 OPC_MoveParent,
/*33770*/                 OPC_MoveParent,
/*33771*/                 OPC_MoveChild1,
/*33772*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33775*/                 OPC_MoveChild0,
/*33776*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33779*/                 OPC_Scope, 32, /*->33813*/ // 2 children in Scope
/*33781*/                   OPC_CheckChild0Same, 0,
/*33783*/                   OPC_MoveChild1,
/*33784*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33787*/                   OPC_CheckChild0Same, 0,
/*33789*/                   OPC_CheckChild1Integer, 15, 
/*33791*/                   OPC_MoveParent,
/*33792*/                   OPC_CheckType, MVT::v8i16,
/*33794*/                   OPC_MoveParent,
/*33795*/                   OPC_MoveParent,
/*33796*/                   OPC_CheckType, MVT::v4i32,
/*33798*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33801*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33804*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*33813*/                 /*Scope*/ 32, /*->33846*/
/*33814*/                   OPC_MoveChild0,
/*33815*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33818*/                   OPC_CheckChild0Same, 0,
/*33820*/                   OPC_CheckChild1Integer, 15, 
/*33822*/                   OPC_MoveParent,
/*33823*/                   OPC_CheckChild1Same, 0,
/*33825*/                   OPC_CheckType, MVT::v8i16,
/*33827*/                   OPC_MoveParent,
/*33828*/                   OPC_MoveParent,
/*33829*/                   OPC_CheckType, MVT::v4i32,
/*33831*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33834*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33837*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*33846*/                 0, /*End of Scope*/
/*33847*/               0, // EndSwitchType
/*33848*/             0, /*End of Scope*/
/*33849*/           0, /*End of Scope*/
/*33850*/         /*SwitchOpcode*/ 17|128,6/*785*/, TARGET_VAL(ISD::ADD),// ->34639
/*33854*/           OPC_Scope, 13|128,3/*397*/, /*->34254*/ // 9 children in Scope
/*33857*/             OPC_MoveChild0,
/*33858*/             OPC_SwitchOpcode /*2 cases */, 67|128,1/*195*/, TARGET_VAL(ISD::SUB),// ->34058
/*33863*/               OPC_MoveChild0,
/*33864*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33867*/               OPC_RecordChild0, // #0 = $opA
/*33868*/               OPC_Scope, 93, /*->33963*/ // 2 children in Scope
/*33870*/                 OPC_CheckChild0Type, MVT::v8i8,
/*33872*/                 OPC_MoveParent,
/*33873*/                 OPC_MoveChild1,
/*33874*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33877*/                 OPC_RecordChild0, // #1 = $opB
/*33878*/                 OPC_CheckChild0Type, MVT::v8i8,
/*33880*/                 OPC_MoveParent,
/*33881*/                 OPC_MoveParent,
/*33882*/                 OPC_MoveChild1,
/*33883*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33886*/                 OPC_MoveChild0,
/*33887*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33890*/                 OPC_MoveChild0,
/*33891*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33894*/                 OPC_CheckChild0Same, 0,
/*33896*/                 OPC_MoveParent,
/*33897*/                 OPC_MoveChild1,
/*33898*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33901*/                 OPC_CheckChild0Same, 1,
/*33903*/                 OPC_MoveParent,
/*33904*/                 OPC_MoveParent,
/*33905*/                 OPC_CheckChild1Integer, 15, 
/*33907*/                 OPC_MoveParent,
/*33908*/                 OPC_CheckType, MVT::v8i16,
/*33910*/                 OPC_MoveParent,
/*33911*/                 OPC_MoveParent,
/*33912*/                 OPC_MoveChild1,
/*33913*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33916*/                 OPC_MoveChild0,
/*33917*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33920*/                 OPC_MoveChild0,
/*33921*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33924*/                 OPC_MoveChild0,
/*33925*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33928*/                 OPC_CheckChild0Same, 0,
/*33930*/                 OPC_MoveParent,
/*33931*/                 OPC_MoveChild1,
/*33932*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33935*/                 OPC_CheckChild0Same, 1,
/*33937*/                 OPC_MoveParent,
/*33938*/                 OPC_MoveParent,
/*33939*/                 OPC_CheckChild1Integer, 15, 
/*33941*/                 OPC_CheckType, MVT::v8i16,
/*33943*/                 OPC_MoveParent,
/*33944*/                 OPC_MoveParent,
/*33945*/                 OPC_CheckType, MVT::v4i32,
/*33947*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33950*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33953*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*33963*/               /*Scope*/ 93, /*->34057*/
/*33964*/                 OPC_CheckChild0Type, MVT::v2i32,
/*33966*/                 OPC_MoveParent,
/*33967*/                 OPC_MoveChild1,
/*33968*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33971*/                 OPC_RecordChild0, // #1 = $opB
/*33972*/                 OPC_CheckChild0Type, MVT::v2i32,
/*33974*/                 OPC_MoveParent,
/*33975*/                 OPC_MoveParent,
/*33976*/                 OPC_MoveChild1,
/*33977*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33980*/                 OPC_MoveChild0,
/*33981*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33984*/                 OPC_MoveChild0,
/*33985*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33988*/                 OPC_CheckChild0Same, 0,
/*33990*/                 OPC_MoveParent,
/*33991*/                 OPC_MoveChild1,
/*33992*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33995*/                 OPC_CheckChild0Same, 1,
/*33997*/                 OPC_MoveParent,
/*33998*/                 OPC_MoveParent,
/*33999*/                 OPC_CheckChild1Integer, 63, 
/*34001*/                 OPC_MoveParent,
/*34002*/                 OPC_CheckType, MVT::v2i64,
/*34004*/                 OPC_MoveParent,
/*34005*/                 OPC_MoveParent,
/*34006*/                 OPC_MoveChild1,
/*34007*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34010*/                 OPC_MoveChild0,
/*34011*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34014*/                 OPC_MoveChild0,
/*34015*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34018*/                 OPC_MoveChild0,
/*34019*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34022*/                 OPC_CheckChild0Same, 0,
/*34024*/                 OPC_MoveParent,
/*34025*/                 OPC_MoveChild1,
/*34026*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34029*/                 OPC_CheckChild0Same, 1,
/*34031*/                 OPC_MoveParent,
/*34032*/                 OPC_MoveParent,
/*34033*/                 OPC_CheckChild1Integer, 63, 
/*34035*/                 OPC_CheckType, MVT::v2i64,
/*34037*/                 OPC_MoveParent,
/*34038*/                 OPC_MoveParent,
/*34039*/                 OPC_CheckType, MVT::v4i32,
/*34041*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34044*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34047*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34057*/               0, /*End of Scope*/
/*34058*/             /*SwitchOpcode*/ 63|128,1/*191*/, TARGET_VAL(ARMISD::VSHRs),// ->34253
/*34062*/               OPC_MoveChild0,
/*34063*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34066*/               OPC_MoveChild0,
/*34067*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34070*/               OPC_RecordChild0, // #0 = $opA
/*34071*/               OPC_Scope, 89, /*->34162*/ // 2 children in Scope
/*34073*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34075*/                 OPC_MoveParent,
/*34076*/                 OPC_MoveChild1,
/*34077*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34080*/                 OPC_RecordChild0, // #1 = $opB
/*34081*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34083*/                 OPC_MoveParent,
/*34084*/                 OPC_MoveParent,
/*34085*/                 OPC_CheckChild1Integer, 15, 
/*34087*/                 OPC_MoveParent,
/*34088*/                 OPC_MoveChild1,
/*34089*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34092*/                 OPC_MoveChild0,
/*34093*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34096*/                 OPC_CheckChild0Same, 0,
/*34098*/                 OPC_MoveParent,
/*34099*/                 OPC_MoveChild1,
/*34100*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34103*/                 OPC_CheckChild0Same, 1,
/*34105*/                 OPC_MoveParent,
/*34106*/                 OPC_MoveParent,
/*34107*/                 OPC_CheckType, MVT::v8i16,
/*34109*/                 OPC_MoveParent,
/*34110*/                 OPC_MoveParent,
/*34111*/                 OPC_MoveChild1,
/*34112*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34115*/                 OPC_MoveChild0,
/*34116*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34119*/                 OPC_MoveChild0,
/*34120*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34123*/                 OPC_MoveChild0,
/*34124*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34127*/                 OPC_CheckChild0Same, 0,
/*34129*/                 OPC_MoveParent,
/*34130*/                 OPC_MoveChild1,
/*34131*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34134*/                 OPC_CheckChild0Same, 1,
/*34136*/                 OPC_MoveParent,
/*34137*/                 OPC_MoveParent,
/*34138*/                 OPC_CheckChild1Integer, 15, 
/*34140*/                 OPC_CheckType, MVT::v8i16,
/*34142*/                 OPC_MoveParent,
/*34143*/                 OPC_MoveParent,
/*34144*/                 OPC_CheckType, MVT::v4i32,
/*34146*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34149*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34152*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*34162*/               /*Scope*/ 89, /*->34252*/
/*34163*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34165*/                 OPC_MoveParent,
/*34166*/                 OPC_MoveChild1,
/*34167*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34170*/                 OPC_RecordChild0, // #1 = $opB
/*34171*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34173*/                 OPC_MoveParent,
/*34174*/                 OPC_MoveParent,
/*34175*/                 OPC_CheckChild1Integer, 63, 
/*34177*/                 OPC_MoveParent,
/*34178*/                 OPC_MoveChild1,
/*34179*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34182*/                 OPC_MoveChild0,
/*34183*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34186*/                 OPC_CheckChild0Same, 0,
/*34188*/                 OPC_MoveParent,
/*34189*/                 OPC_MoveChild1,
/*34190*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34193*/                 OPC_CheckChild0Same, 1,
/*34195*/                 OPC_MoveParent,
/*34196*/                 OPC_MoveParent,
/*34197*/                 OPC_CheckType, MVT::v2i64,
/*34199*/                 OPC_MoveParent,
/*34200*/                 OPC_MoveParent,
/*34201*/                 OPC_MoveChild1,
/*34202*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34205*/                 OPC_MoveChild0,
/*34206*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34209*/                 OPC_MoveChild0,
/*34210*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34213*/                 OPC_MoveChild0,
/*34214*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34217*/                 OPC_CheckChild0Same, 0,
/*34219*/                 OPC_MoveParent,
/*34220*/                 OPC_MoveChild1,
/*34221*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34224*/                 OPC_CheckChild0Same, 1,
/*34226*/                 OPC_MoveParent,
/*34227*/                 OPC_MoveParent,
/*34228*/                 OPC_CheckChild1Integer, 63, 
/*34230*/                 OPC_CheckType, MVT::v2i64,
/*34232*/                 OPC_MoveParent,
/*34233*/                 OPC_MoveParent,
/*34234*/                 OPC_CheckType, MVT::v4i32,
/*34236*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34239*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34242*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34252*/               0, /*End of Scope*/
/*34253*/             0, // EndSwitchOpcode
/*34254*/           /*Scope*/ 47, /*->34302*/
/*34255*/             OPC_RecordChild0, // #0 = $src
/*34256*/             OPC_MoveChild1,
/*34257*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34260*/             OPC_CheckChild0Same, 0,
/*34262*/             OPC_CheckChild1Integer, 7, 
/*34264*/             OPC_MoveParent,
/*34265*/             OPC_CheckType, MVT::v8i8,
/*34267*/             OPC_MoveParent,
/*34268*/             OPC_MoveParent,
/*34269*/             OPC_MoveChild1,
/*34270*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34273*/             OPC_MoveChild0,
/*34274*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34277*/             OPC_CheckChild0Same, 0,
/*34279*/             OPC_CheckChild1Integer, 7, 
/*34281*/             OPC_CheckType, MVT::v8i8,
/*34283*/             OPC_MoveParent,
/*34284*/             OPC_MoveParent,
/*34285*/             OPC_CheckType, MVT::v2i32,
/*34287*/             OPC_EmitInteger, MVT::i32, 14, 
/*34290*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34293*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34302*/           /*Scope*/ 47, /*->34350*/
/*34303*/             OPC_MoveChild0,
/*34304*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34307*/             OPC_RecordChild0, // #0 = $src
/*34308*/             OPC_CheckChild1Integer, 7, 
/*34310*/             OPC_MoveParent,
/*34311*/             OPC_CheckChild1Same, 0,
/*34313*/             OPC_CheckType, MVT::v8i8,
/*34315*/             OPC_MoveParent,
/*34316*/             OPC_MoveParent,
/*34317*/             OPC_MoveChild1,
/*34318*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34321*/             OPC_MoveChild0,
/*34322*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34325*/             OPC_CheckChild0Same, 0,
/*34327*/             OPC_CheckChild1Integer, 7, 
/*34329*/             OPC_CheckType, MVT::v8i8,
/*34331*/             OPC_MoveParent,
/*34332*/             OPC_MoveParent,
/*34333*/             OPC_CheckType, MVT::v2i32,
/*34335*/             OPC_EmitInteger, MVT::i32, 14, 
/*34338*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34341*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34350*/           /*Scope*/ 47, /*->34398*/
/*34351*/             OPC_RecordChild0, // #0 = $src
/*34352*/             OPC_MoveChild1,
/*34353*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34356*/             OPC_CheckChild0Same, 0,
/*34358*/             OPC_CheckChild1Integer, 15, 
/*34360*/             OPC_MoveParent,
/*34361*/             OPC_CheckType, MVT::v4i16,
/*34363*/             OPC_MoveParent,
/*34364*/             OPC_MoveParent,
/*34365*/             OPC_MoveChild1,
/*34366*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34369*/             OPC_MoveChild0,
/*34370*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34373*/             OPC_CheckChild0Same, 0,
/*34375*/             OPC_CheckChild1Integer, 15, 
/*34377*/             OPC_CheckType, MVT::v4i16,
/*34379*/             OPC_MoveParent,
/*34380*/             OPC_MoveParent,
/*34381*/             OPC_CheckType, MVT::v2i32,
/*34383*/             OPC_EmitInteger, MVT::i32, 14, 
/*34386*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34389*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34398*/           /*Scope*/ 47, /*->34446*/
/*34399*/             OPC_MoveChild0,
/*34400*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34403*/             OPC_RecordChild0, // #0 = $src
/*34404*/             OPC_CheckChild1Integer, 15, 
/*34406*/             OPC_MoveParent,
/*34407*/             OPC_CheckChild1Same, 0,
/*34409*/             OPC_CheckType, MVT::v4i16,
/*34411*/             OPC_MoveParent,
/*34412*/             OPC_MoveParent,
/*34413*/             OPC_MoveChild1,
/*34414*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34417*/             OPC_MoveChild0,
/*34418*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34421*/             OPC_CheckChild0Same, 0,
/*34423*/             OPC_CheckChild1Integer, 15, 
/*34425*/             OPC_CheckType, MVT::v4i16,
/*34427*/             OPC_MoveParent,
/*34428*/             OPC_MoveParent,
/*34429*/             OPC_CheckType, MVT::v2i32,
/*34431*/             OPC_EmitInteger, MVT::i32, 14, 
/*34434*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34437*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34446*/           /*Scope*/ 47, /*->34494*/
/*34447*/             OPC_RecordChild0, // #0 = $src
/*34448*/             OPC_MoveChild1,
/*34449*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34452*/             OPC_CheckChild0Same, 0,
/*34454*/             OPC_CheckChild1Integer, 7, 
/*34456*/             OPC_MoveParent,
/*34457*/             OPC_CheckType, MVT::v16i8,
/*34459*/             OPC_MoveParent,
/*34460*/             OPC_MoveParent,
/*34461*/             OPC_MoveChild1,
/*34462*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34465*/             OPC_MoveChild0,
/*34466*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34469*/             OPC_CheckChild0Same, 0,
/*34471*/             OPC_CheckChild1Integer, 7, 
/*34473*/             OPC_CheckType, MVT::v16i8,
/*34475*/             OPC_MoveParent,
/*34476*/             OPC_MoveParent,
/*34477*/             OPC_CheckType, MVT::v4i32,
/*34479*/             OPC_EmitInteger, MVT::i32, 14, 
/*34482*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34485*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34494*/           /*Scope*/ 47, /*->34542*/
/*34495*/             OPC_MoveChild0,
/*34496*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34499*/             OPC_RecordChild0, // #0 = $src
/*34500*/             OPC_CheckChild1Integer, 7, 
/*34502*/             OPC_MoveParent,
/*34503*/             OPC_CheckChild1Same, 0,
/*34505*/             OPC_CheckType, MVT::v16i8,
/*34507*/             OPC_MoveParent,
/*34508*/             OPC_MoveParent,
/*34509*/             OPC_MoveChild1,
/*34510*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34513*/             OPC_MoveChild0,
/*34514*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34517*/             OPC_CheckChild0Same, 0,
/*34519*/             OPC_CheckChild1Integer, 7, 
/*34521*/             OPC_CheckType, MVT::v16i8,
/*34523*/             OPC_MoveParent,
/*34524*/             OPC_MoveParent,
/*34525*/             OPC_CheckType, MVT::v4i32,
/*34527*/             OPC_EmitInteger, MVT::i32, 14, 
/*34530*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34533*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34542*/           /*Scope*/ 47, /*->34590*/
/*34543*/             OPC_RecordChild0, // #0 = $src
/*34544*/             OPC_MoveChild1,
/*34545*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34548*/             OPC_CheckChild0Same, 0,
/*34550*/             OPC_CheckChild1Integer, 15, 
/*34552*/             OPC_MoveParent,
/*34553*/             OPC_CheckType, MVT::v8i16,
/*34555*/             OPC_MoveParent,
/*34556*/             OPC_MoveParent,
/*34557*/             OPC_MoveChild1,
/*34558*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34561*/             OPC_MoveChild0,
/*34562*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34565*/             OPC_CheckChild0Same, 0,
/*34567*/             OPC_CheckChild1Integer, 15, 
/*34569*/             OPC_CheckType, MVT::v8i16,
/*34571*/             OPC_MoveParent,
/*34572*/             OPC_MoveParent,
/*34573*/             OPC_CheckType, MVT::v4i32,
/*34575*/             OPC_EmitInteger, MVT::i32, 14, 
/*34578*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34581*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34590*/           /*Scope*/ 47, /*->34638*/
/*34591*/             OPC_MoveChild0,
/*34592*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34595*/             OPC_RecordChild0, // #0 = $src
/*34596*/             OPC_CheckChild1Integer, 15, 
/*34598*/             OPC_MoveParent,
/*34599*/             OPC_CheckChild1Same, 0,
/*34601*/             OPC_CheckType, MVT::v8i16,
/*34603*/             OPC_MoveParent,
/*34604*/             OPC_MoveParent,
/*34605*/             OPC_MoveChild1,
/*34606*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34609*/             OPC_MoveChild0,
/*34610*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34613*/             OPC_CheckChild0Same, 0,
/*34615*/             OPC_CheckChild1Integer, 15, 
/*34617*/             OPC_CheckType, MVT::v8i16,
/*34619*/             OPC_MoveParent,
/*34620*/             OPC_MoveParent,
/*34621*/             OPC_CheckType, MVT::v4i32,
/*34623*/             OPC_EmitInteger, MVT::i32, 14, 
/*34626*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34629*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34638*/           0, /*End of Scope*/
/*34639*/         0, // EndSwitchOpcode
/*34640*/       /*SwitchOpcode*/ 14|128,2/*270*/, TARGET_VAL(ARMISD::VSHRs),// ->34914
/*34644*/         OPC_Scope, 29|128,1/*157*/, /*->34804*/ // 2 children in Scope
/*34647*/           OPC_MoveChild0,
/*34648*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34651*/           OPC_MoveChild0,
/*34652*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34655*/           OPC_RecordChild0, // #0 = $opA
/*34656*/           OPC_CheckChild0Type, MVT::v4i16,
/*34658*/           OPC_MoveParent,
/*34659*/           OPC_MoveChild1,
/*34660*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34663*/           OPC_RecordChild0, // #1 = $opB
/*34664*/           OPC_CheckChild0Type, MVT::v4i16,
/*34666*/           OPC_MoveParent,
/*34667*/           OPC_MoveParent,
/*34668*/           OPC_CheckChild1Integer, 31, 
/*34670*/           OPC_MoveParent,
/*34671*/           OPC_MoveChild1,
/*34672*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34675*/           OPC_MoveChild0,
/*34676*/           OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SUB),// ->34740
/*34680*/             OPC_MoveChild0,
/*34681*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34684*/             OPC_CheckChild0Same, 0,
/*34686*/             OPC_MoveParent,
/*34687*/             OPC_MoveChild1,
/*34688*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34691*/             OPC_CheckChild0Same, 1,
/*34693*/             OPC_MoveParent,
/*34694*/             OPC_MoveParent,
/*34695*/             OPC_MoveChild1,
/*34696*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34699*/             OPC_MoveChild0,
/*34700*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34703*/             OPC_MoveChild0,
/*34704*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34707*/             OPC_CheckChild0Same, 0,
/*34709*/             OPC_MoveParent,
/*34710*/             OPC_MoveChild1,
/*34711*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34714*/             OPC_CheckChild0Same, 1,
/*34716*/             OPC_MoveParent,
/*34717*/             OPC_MoveParent,
/*34718*/             OPC_CheckChild1Integer, 31, 
/*34720*/             OPC_MoveParent,
/*34721*/             OPC_MoveParent,
/*34722*/             OPC_CheckType, MVT::v4i32,
/*34724*/             OPC_EmitInteger, MVT::i32, 14, 
/*34727*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34730*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*34740*/           /*SwitchOpcode*/ 60, TARGET_VAL(ARMISD::VSHRs),// ->34803
/*34743*/             OPC_MoveChild0,
/*34744*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34747*/             OPC_MoveChild0,
/*34748*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34751*/             OPC_CheckChild0Same, 0,
/*34753*/             OPC_MoveParent,
/*34754*/             OPC_MoveChild1,
/*34755*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34758*/             OPC_CheckChild0Same, 1,
/*34760*/             OPC_MoveParent,
/*34761*/             OPC_MoveParent,
/*34762*/             OPC_CheckChild1Integer, 31, 
/*34764*/             OPC_MoveParent,
/*34765*/             OPC_MoveChild1,
/*34766*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34769*/             OPC_MoveChild0,
/*34770*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34773*/             OPC_CheckChild0Same, 0,
/*34775*/             OPC_MoveParent,
/*34776*/             OPC_MoveChild1,
/*34777*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34780*/             OPC_CheckChild0Same, 1,
/*34782*/             OPC_MoveParent,
/*34783*/             OPC_MoveParent,
/*34784*/             OPC_MoveParent,
/*34785*/             OPC_CheckType, MVT::v4i32,
/*34787*/             OPC_EmitInteger, MVT::i32, 14, 
/*34790*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34793*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*34803*/           0, // EndSwitchOpcode
/*34804*/         /*Scope*/ 108, /*->34913*/
/*34805*/           OPC_RecordChild0, // #0 = $src
/*34806*/           OPC_CheckChild1Integer, 31, 
/*34808*/           OPC_MoveParent,
/*34809*/           OPC_MoveChild1,
/*34810*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34813*/           OPC_Scope, 48, /*->34863*/ // 2 children in Scope
/*34815*/             OPC_CheckChild0Same, 0,
/*34817*/             OPC_MoveChild1,
/*34818*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34821*/             OPC_CheckChild0Same, 0,
/*34823*/             OPC_CheckChild1Integer, 31, 
/*34825*/             OPC_MoveParent,
/*34826*/             OPC_MoveParent,
/*34827*/             OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->34845
/*34830*/               OPC_EmitInteger, MVT::i32, 14, 
/*34833*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34836*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                            MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*34845*/             /*SwitchType*/ 15, MVT::v4i32,// ->34862
/*34847*/               OPC_EmitInteger, MVT::i32, 14, 
/*34850*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34853*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                            MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*34862*/             0, // EndSwitchType
/*34863*/           /*Scope*/ 48, /*->34912*/
/*34864*/             OPC_MoveChild0,
/*34865*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34868*/             OPC_CheckChild0Same, 0,
/*34870*/             OPC_CheckChild1Integer, 31, 
/*34872*/             OPC_MoveParent,
/*34873*/             OPC_CheckChild1Same, 0,
/*34875*/             OPC_MoveParent,
/*34876*/             OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->34894
/*34879*/               OPC_EmitInteger, MVT::i32, 14, 
/*34882*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34885*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                            MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*34894*/             /*SwitchType*/ 15, MVT::v4i32,// ->34911
/*34896*/               OPC_EmitInteger, MVT::i32, 14, 
/*34899*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34902*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                            MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*34911*/             0, // EndSwitchType
/*34912*/           0, /*End of Scope*/
/*34913*/         0, /*End of Scope*/
/*34914*/       /*SwitchOpcode*/ 85|128,2/*341*/, TARGET_VAL(ISD::ADD),// ->35259
/*34918*/         OPC_Scope, 57|128,1/*185*/, /*->35106*/ // 5 children in Scope
/*34921*/           OPC_MoveChild0,
/*34922*/           OPC_SwitchOpcode /*2 cases */, 88, TARGET_VAL(ISD::SUB),// ->35014
/*34926*/             OPC_MoveChild0,
/*34927*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34930*/             OPC_RecordChild0, // #0 = $opA
/*34931*/             OPC_CheckChild0Type, MVT::v4i16,
/*34933*/             OPC_MoveParent,
/*34934*/             OPC_MoveChild1,
/*34935*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34938*/             OPC_RecordChild0, // #1 = $opB
/*34939*/             OPC_CheckChild0Type, MVT::v4i16,
/*34941*/             OPC_MoveParent,
/*34942*/             OPC_MoveParent,
/*34943*/             OPC_MoveChild1,
/*34944*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34947*/             OPC_MoveChild0,
/*34948*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34951*/             OPC_MoveChild0,
/*34952*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34955*/             OPC_CheckChild0Same, 0,
/*34957*/             OPC_MoveParent,
/*34958*/             OPC_MoveChild1,
/*34959*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34962*/             OPC_CheckChild0Same, 1,
/*34964*/             OPC_MoveParent,
/*34965*/             OPC_MoveParent,
/*34966*/             OPC_CheckChild1Integer, 31, 
/*34968*/             OPC_MoveParent,
/*34969*/             OPC_MoveParent,
/*34970*/             OPC_MoveChild1,
/*34971*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34974*/             OPC_MoveChild0,
/*34975*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34978*/             OPC_MoveChild0,
/*34979*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34982*/             OPC_CheckChild0Same, 0,
/*34984*/             OPC_MoveParent,
/*34985*/             OPC_MoveChild1,
/*34986*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34989*/             OPC_CheckChild0Same, 1,
/*34991*/             OPC_MoveParent,
/*34992*/             OPC_MoveParent,
/*34993*/             OPC_CheckChild1Integer, 31, 
/*34995*/             OPC_MoveParent,
/*34996*/             OPC_CheckType, MVT::v4i32,
/*34998*/             OPC_EmitInteger, MVT::i32, 14, 
/*35001*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35004*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35014*/           /*SwitchOpcode*/ 88, TARGET_VAL(ARMISD::VSHRs),// ->35105
/*35017*/             OPC_MoveChild0,
/*35018*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35021*/             OPC_MoveChild0,
/*35022*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35025*/             OPC_RecordChild0, // #0 = $opA
/*35026*/             OPC_CheckChild0Type, MVT::v4i16,
/*35028*/             OPC_MoveParent,
/*35029*/             OPC_MoveChild1,
/*35030*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35033*/             OPC_RecordChild0, // #1 = $opB
/*35034*/             OPC_CheckChild0Type, MVT::v4i16,
/*35036*/             OPC_MoveParent,
/*35037*/             OPC_MoveParent,
/*35038*/             OPC_CheckChild1Integer, 31, 
/*35040*/             OPC_MoveParent,
/*35041*/             OPC_MoveChild1,
/*35042*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35045*/             OPC_MoveChild0,
/*35046*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35049*/             OPC_CheckChild0Same, 0,
/*35051*/             OPC_MoveParent,
/*35052*/             OPC_MoveChild1,
/*35053*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35056*/             OPC_CheckChild0Same, 1,
/*35058*/             OPC_MoveParent,
/*35059*/             OPC_MoveParent,
/*35060*/             OPC_MoveParent,
/*35061*/             OPC_MoveChild1,
/*35062*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35065*/             OPC_MoveChild0,
/*35066*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35069*/             OPC_MoveChild0,
/*35070*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35073*/             OPC_CheckChild0Same, 0,
/*35075*/             OPC_MoveParent,
/*35076*/             OPC_MoveChild1,
/*35077*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35080*/             OPC_CheckChild0Same, 1,
/*35082*/             OPC_MoveParent,
/*35083*/             OPC_MoveParent,
/*35084*/             OPC_CheckChild1Integer, 31, 
/*35086*/             OPC_MoveParent,
/*35087*/             OPC_CheckType, MVT::v4i32,
/*35089*/             OPC_EmitInteger, MVT::i32, 14, 
/*35092*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35095*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB))), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35105*/           0, // EndSwitchOpcode
/*35106*/         /*Scope*/ 37, /*->35144*/
/*35107*/           OPC_RecordChild0, // #0 = $src
/*35108*/           OPC_MoveChild1,
/*35109*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35112*/           OPC_CheckChild0Same, 0,
/*35114*/           OPC_CheckChild1Integer, 31, 
/*35116*/           OPC_MoveParent,
/*35117*/           OPC_MoveParent,
/*35118*/           OPC_MoveChild1,
/*35119*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35122*/           OPC_CheckChild0Same, 0,
/*35124*/           OPC_CheckChild1Integer, 31, 
/*35126*/           OPC_MoveParent,
/*35127*/           OPC_CheckType, MVT::v2i32,
/*35129*/           OPC_EmitInteger, MVT::i32, 14, 
/*35132*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35135*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35144*/         /*Scope*/ 37, /*->35182*/
/*35145*/           OPC_MoveChild0,
/*35146*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35149*/           OPC_RecordChild0, // #0 = $src
/*35150*/           OPC_CheckChild1Integer, 31, 
/*35152*/           OPC_MoveParent,
/*35153*/           OPC_CheckChild1Same, 0,
/*35155*/           OPC_MoveParent,
/*35156*/           OPC_MoveChild1,
/*35157*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35160*/           OPC_CheckChild0Same, 0,
/*35162*/           OPC_CheckChild1Integer, 31, 
/*35164*/           OPC_MoveParent,
/*35165*/           OPC_CheckType, MVT::v2i32,
/*35167*/           OPC_EmitInteger, MVT::i32, 14, 
/*35170*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35173*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35182*/         /*Scope*/ 37, /*->35220*/
/*35183*/           OPC_RecordChild0, // #0 = $src
/*35184*/           OPC_MoveChild1,
/*35185*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35188*/           OPC_CheckChild0Same, 0,
/*35190*/           OPC_CheckChild1Integer, 31, 
/*35192*/           OPC_MoveParent,
/*35193*/           OPC_MoveParent,
/*35194*/           OPC_MoveChild1,
/*35195*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35198*/           OPC_CheckChild0Same, 0,
/*35200*/           OPC_CheckChild1Integer, 31, 
/*35202*/           OPC_MoveParent,
/*35203*/           OPC_CheckType, MVT::v4i32,
/*35205*/           OPC_EmitInteger, MVT::i32, 14, 
/*35208*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35211*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35220*/         /*Scope*/ 37, /*->35258*/
/*35221*/           OPC_MoveChild0,
/*35222*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35225*/           OPC_RecordChild0, // #0 = $src
/*35226*/           OPC_CheckChild1Integer, 31, 
/*35228*/           OPC_MoveParent,
/*35229*/           OPC_CheckChild1Same, 0,
/*35231*/           OPC_MoveParent,
/*35232*/           OPC_MoveChild1,
/*35233*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35236*/           OPC_CheckChild0Same, 0,
/*35238*/           OPC_CheckChild1Integer, 31, 
/*35240*/           OPC_MoveParent,
/*35241*/           OPC_CheckType, MVT::v4i32,
/*35243*/           OPC_EmitInteger, MVT::i32, 14, 
/*35246*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35249*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35258*/         0, /*End of Scope*/
/*35259*/       0, // EndSwitchOpcode
/*35260*/     /*Scope*/ 102, /*->35363*/
/*35261*/       OPC_RecordChild0, // #0 = $Vm
/*35262*/       OPC_MoveChild1,
/*35263*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35266*/       OPC_MoveChild0,
/*35267*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35270*/       OPC_MoveChild0,
/*35271*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35274*/       OPC_MoveParent,
/*35275*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*35277*/       OPC_SwitchType /*2 cases */, 40, MVT::v8i8,// ->35320
/*35280*/         OPC_MoveParent,
/*35281*/         OPC_MoveParent,
/*35282*/         OPC_CheckType, MVT::v2i32,
/*35284*/         OPC_Scope, 17, /*->35303*/ // 2 children in Scope
/*35286*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35288*/           OPC_EmitInteger, MVT::i32, 14, 
/*35291*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35294*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35303*/         /*Scope*/ 15, /*->35319*/
/*35304*/           OPC_EmitInteger, MVT::i32, 14, 
/*35307*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35310*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35319*/         0, /*End of Scope*/
/*35320*/       /*SwitchType*/ 40, MVT::v16i8,// ->35362
/*35322*/         OPC_MoveParent,
/*35323*/         OPC_MoveParent,
/*35324*/         OPC_CheckType, MVT::v4i32,
/*35326*/         OPC_Scope, 17, /*->35345*/ // 2 children in Scope
/*35328*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35330*/           OPC_EmitInteger, MVT::i32, 14, 
/*35333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35336*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35345*/         /*Scope*/ 15, /*->35361*/
/*35346*/           OPC_EmitInteger, MVT::i32, 14, 
/*35349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35352*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35361*/         0, /*End of Scope*/
/*35362*/       0, // EndSwitchType
/*35363*/     /*Scope*/ 103, /*->35467*/
/*35364*/       OPC_MoveChild0,
/*35365*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35368*/       OPC_MoveChild0,
/*35369*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35372*/       OPC_MoveChild0,
/*35373*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35376*/       OPC_MoveParent,
/*35377*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*35379*/       OPC_SwitchType /*2 cases */, 41, MVT::v8i8,// ->35423
/*35382*/         OPC_MoveParent,
/*35383*/         OPC_MoveParent,
/*35384*/         OPC_RecordChild1, // #0 = $Vm
/*35385*/         OPC_CheckType, MVT::v2i32,
/*35387*/         OPC_Scope, 17, /*->35406*/ // 2 children in Scope
/*35389*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35391*/           OPC_EmitInteger, MVT::i32, 14, 
/*35394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35397*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35406*/         /*Scope*/ 15, /*->35422*/
/*35407*/           OPC_EmitInteger, MVT::i32, 14, 
/*35410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35413*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35422*/         0, /*End of Scope*/
/*35423*/       /*SwitchType*/ 41, MVT::v16i8,// ->35466
/*35425*/         OPC_MoveParent,
/*35426*/         OPC_MoveParent,
/*35427*/         OPC_RecordChild1, // #0 = $Vm
/*35428*/         OPC_CheckType, MVT::v4i32,
/*35430*/         OPC_Scope, 17, /*->35449*/ // 2 children in Scope
/*35432*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35434*/           OPC_EmitInteger, MVT::i32, 14, 
/*35437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35440*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35449*/         /*Scope*/ 15, /*->35465*/
/*35450*/           OPC_EmitInteger, MVT::i32, 14, 
/*35453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35456*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35465*/         0, /*End of Scope*/
/*35466*/       0, // EndSwitchType
/*35467*/     /*Scope*/ 44, /*->35512*/
/*35468*/       OPC_RecordChild0, // #0 = $Vn
/*35469*/       OPC_RecordChild1, // #1 = $Vm
/*35470*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->35491
/*35473*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35475*/         OPC_EmitInteger, MVT::i32, 14, 
/*35478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35481*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35491*/       /*SwitchType*/ 18, MVT::v4i32,// ->35511
/*35493*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35495*/         OPC_EmitInteger, MVT::i32, 14, 
/*35498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35501*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*35511*/       0, // EndSwitchType
/*35512*/     0, /*End of Scope*/
/*35513*/   /*SwitchOpcode*/ 92|128,8/*1116*/, TARGET_VAL(ISD::MUL),// ->36633
/*35517*/     OPC_Scope, 46|128,1/*174*/, /*->35694*/ // 10 children in Scope
/*35520*/       OPC_MoveChild0,
/*35521*/       OPC_SwitchOpcode /*2 cases */, 109, TARGET_VAL(ISD::SRA),// ->35634
/*35525*/         OPC_RecordChild0, // #0 = $Rn
/*35526*/         OPC_CheckChild1Integer, 16, 
/*35528*/         OPC_CheckChild1Type, MVT::i32,
/*35530*/         OPC_MoveParent,
/*35531*/         OPC_MoveChild1,
/*35532*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->35584
/*35536*/           OPC_RecordChild0, // #1 = $Rm
/*35537*/           OPC_CheckChild1Integer, 16, 
/*35539*/           OPC_CheckChild1Type, MVT::i32,
/*35541*/           OPC_MoveParent,
/*35542*/           OPC_CheckType, MVT::i32,
/*35544*/           OPC_Scope, 18, /*->35564*/ // 2 children in Scope
/*35546*/             OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35548*/             OPC_EmitInteger, MVT::i32, 14, 
/*35551*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35554*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTT), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35564*/           /*Scope*/ 18, /*->35583*/
/*35565*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35567*/             OPC_EmitInteger, MVT::i32, 14, 
/*35570*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35573*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTT), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35583*/           0, /*End of Scope*/
/*35584*/         /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->35633
/*35587*/           OPC_RecordChild0, // #1 = $Rm
/*35588*/           OPC_MoveChild1,
/*35589*/           OPC_CheckValueType, MVT::i16,
/*35591*/           OPC_MoveParent,
/*35592*/           OPC_MoveParent,
/*35593*/           OPC_Scope, 18, /*->35613*/ // 2 children in Scope
/*35595*/             OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35597*/             OPC_EmitInteger, MVT::i32, 14, 
/*35600*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35603*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35613*/           /*Scope*/ 18, /*->35632*/
/*35614*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35616*/             OPC_EmitInteger, MVT::i32, 14, 
/*35619*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35622*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTB), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35632*/           0, /*End of Scope*/
/*35633*/         0, // EndSwitchOpcode
/*35634*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->35693
/*35637*/         OPC_RecordChild0, // #0 = $Rn
/*35638*/         OPC_MoveChild1,
/*35639*/         OPC_CheckValueType, MVT::i16,
/*35641*/         OPC_MoveParent,
/*35642*/         OPC_MoveParent,
/*35643*/         OPC_MoveChild1,
/*35644*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35647*/         OPC_RecordChild0, // #1 = $Rm
/*35648*/         OPC_CheckChild1Integer, 16, 
/*35650*/         OPC_CheckChild1Type, MVT::i32,
/*35652*/         OPC_MoveParent,
/*35653*/         OPC_Scope, 18, /*->35673*/ // 2 children in Scope
/*35655*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35657*/           OPC_EmitInteger, MVT::i32, 14, 
/*35660*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35663*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35673*/         /*Scope*/ 18, /*->35692*/
/*35674*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35676*/           OPC_EmitInteger, MVT::i32, 14, 
/*35679*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35682*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35692*/         0, /*End of Scope*/
/*35693*/       0, // EndSwitchOpcode
/*35694*/     /*Scope*/ 35, /*->35730*/
/*35695*/       OPC_RecordChild0, // #0 = $a
/*35696*/       OPC_MoveChild0,
/*35697*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*35699*/       OPC_MoveParent,
/*35700*/       OPC_MoveChild1,
/*35701*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35704*/       OPC_RecordChild0, // #1 = $b
/*35705*/       OPC_CheckChild1Integer, 16, 
/*35707*/       OPC_CheckChild1Type, MVT::i32,
/*35709*/       OPC_MoveParent,
/*35710*/       OPC_CheckType, MVT::i32,
/*35712*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35714*/       OPC_EmitInteger, MVT::i32, 14, 
/*35717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35720*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*35730*/     /*Scope*/ 35, /*->35766*/
/*35731*/       OPC_MoveChild0,
/*35732*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35735*/       OPC_RecordChild0, // #0 = $a
/*35736*/       OPC_CheckChild1Integer, 16, 
/*35738*/       OPC_CheckChild1Type, MVT::i32,
/*35740*/       OPC_MoveParent,
/*35741*/       OPC_RecordChild1, // #1 = $b
/*35742*/       OPC_MoveChild1,
/*35743*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*35745*/       OPC_MoveParent,
/*35746*/       OPC_CheckType, MVT::i32,
/*35748*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35750*/       OPC_EmitInteger, MVT::i32, 14, 
/*35753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35756*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*35766*/     /*Scope*/ 35, /*->35802*/
/*35767*/       OPC_RecordChild0, // #0 = $Rn
/*35768*/       OPC_MoveChild0,
/*35769*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*35771*/       OPC_MoveParent,
/*35772*/       OPC_MoveChild1,
/*35773*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35776*/       OPC_RecordChild0, // #1 = $Rm
/*35777*/       OPC_CheckChild1Integer, 16, 
/*35779*/       OPC_CheckChild1Type, MVT::i32,
/*35781*/       OPC_MoveParent,
/*35782*/       OPC_CheckType, MVT::i32,
/*35784*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35786*/       OPC_EmitInteger, MVT::i32, 14, 
/*35789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35792*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 12
                // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35802*/     /*Scope*/ 96, /*->35899*/
/*35803*/       OPC_MoveChild0,
/*35804*/       OPC_SwitchOpcode /*2 cases */, 31, TARGET_VAL(ISD::SRA),// ->35839
/*35808*/         OPC_RecordChild0, // #0 = $Rn
/*35809*/         OPC_CheckChild1Integer, 16, 
/*35811*/         OPC_CheckChild1Type, MVT::i32,
/*35813*/         OPC_MoveParent,
/*35814*/         OPC_RecordChild1, // #1 = $Rm
/*35815*/         OPC_MoveChild1,
/*35816*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*35818*/         OPC_MoveParent,
/*35819*/         OPC_CheckType, MVT::i32,
/*35821*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35823*/         OPC_EmitInteger, MVT::i32, 14, 
/*35826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35829*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rm) - Complexity = 12
                  // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35839*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->35898
/*35842*/         OPC_RecordChild0, // #0 = $Rn
/*35843*/         OPC_MoveChild1,
/*35844*/         OPC_CheckValueType, MVT::i16,
/*35846*/         OPC_MoveParent,
/*35847*/         OPC_MoveParent,
/*35848*/         OPC_MoveChild1,
/*35849*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*35852*/         OPC_RecordChild0, // #1 = $Rm
/*35853*/         OPC_MoveChild1,
/*35854*/         OPC_CheckValueType, MVT::i16,
/*35856*/         OPC_MoveParent,
/*35857*/         OPC_MoveParent,
/*35858*/         OPC_Scope, 18, /*->35878*/ // 2 children in Scope
/*35860*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35862*/           OPC_EmitInteger, MVT::i32, 14, 
/*35865*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35868*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35878*/         /*Scope*/ 18, /*->35897*/
/*35879*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35881*/           OPC_EmitInteger, MVT::i32, 14, 
/*35884*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35887*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35897*/         0, /*End of Scope*/
/*35898*/       0, // EndSwitchOpcode
/*35899*/     /*Scope*/ 17|128,2/*273*/, /*->36174*/
/*35901*/       OPC_RecordChild0, // #0 = $a
/*35902*/       OPC_Scope, 51, /*->35955*/ // 3 children in Scope
/*35904*/         OPC_MoveChild0,
/*35905*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*35907*/         OPC_MoveParent,
/*35908*/         OPC_RecordChild1, // #1 = $b
/*35909*/         OPC_MoveChild1,
/*35910*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*35912*/         OPC_MoveParent,
/*35913*/         OPC_CheckType, MVT::i32,
/*35915*/         OPC_Scope, 18, /*->35935*/ // 2 children in Scope
/*35917*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35919*/           OPC_EmitInteger, MVT::i32, 14, 
/*35922*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35925*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*35935*/         /*Scope*/ 18, /*->35954*/
/*35936*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35938*/           OPC_EmitInteger, MVT::i32, 14, 
/*35941*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35944*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rm, GPR:i32<<P:Predicate_sext_16_node>>:$Rn) - Complexity = 5
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*35954*/         0, /*End of Scope*/
/*35955*/       /*Scope*/ 93, /*->36049*/
/*35956*/         OPC_RecordChild1, // #1 = $Rm
/*35957*/         OPC_CheckType, MVT::i32,
/*35959*/         OPC_Scope, 22, /*->35983*/ // 4 children in Scope
/*35961*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*35963*/           OPC_EmitInteger, MVT::i32, 14, 
/*35966*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35969*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35972*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MUL), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*35983*/         /*Scope*/ 22, /*->36006*/
/*35984*/           OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*35986*/           OPC_EmitInteger, MVT::i32, 14, 
/*35989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35995*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MULv5), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*36006*/         /*Scope*/ 22, /*->36029*/
/*36007*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36009*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36012*/           OPC_EmitInteger, MVT::i32, 14, 
/*36015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36018*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMUL), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36029*/         /*Scope*/ 18, /*->36048*/
/*36030*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36032*/           OPC_EmitInteger, MVT::i32, 14, 
/*36035*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36038*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MUL), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36048*/         0, /*End of Scope*/
/*36049*/       /*Scope*/ 123, /*->36173*/
/*36050*/         OPC_MoveChild1,
/*36051*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36054*/         OPC_RecordChild0, // #1 = $Vm
/*36055*/         OPC_Scope, 57, /*->36114*/ // 2 children in Scope
/*36057*/           OPC_CheckChild0Type, MVT::v4i16,
/*36059*/           OPC_RecordChild1, // #2 = $lane
/*36060*/           OPC_MoveChild1,
/*36061*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36064*/           OPC_MoveParent,
/*36065*/           OPC_MoveParent,
/*36066*/           OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->36090
/*36069*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36071*/             OPC_EmitConvertToTarget, 2,
/*36073*/             OPC_EmitInteger, MVT::i32, 14, 
/*36076*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36079*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36090*/           /*SwitchType*/ 21, MVT::v8i16,// ->36113
/*36092*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36094*/             OPC_EmitConvertToTarget, 2,
/*36096*/             OPC_EmitInteger, MVT::i32, 14, 
/*36099*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36102*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36113*/           0, // EndSwitchType
/*36114*/         /*Scope*/ 57, /*->36172*/
/*36115*/           OPC_CheckChild0Type, MVT::v2i32,
/*36117*/           OPC_RecordChild1, // #2 = $lane
/*36118*/           OPC_MoveChild1,
/*36119*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36122*/           OPC_MoveParent,
/*36123*/           OPC_MoveParent,
/*36124*/           OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->36148
/*36127*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36129*/             OPC_EmitConvertToTarget, 2,
/*36131*/             OPC_EmitInteger, MVT::i32, 14, 
/*36134*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36137*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36148*/           /*SwitchType*/ 21, MVT::v4i32,// ->36171
/*36150*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36152*/             OPC_EmitConvertToTarget, 2,
/*36154*/             OPC_EmitInteger, MVT::i32, 14, 
/*36157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36160*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36171*/           0, // EndSwitchType
/*36172*/         0, /*End of Scope*/
/*36173*/       0, /*End of Scope*/
/*36174*/     /*Scope*/ 125, /*->36300*/
/*36175*/       OPC_MoveChild0,
/*36176*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36179*/       OPC_RecordChild0, // #0 = $Vm
/*36180*/       OPC_Scope, 58, /*->36240*/ // 2 children in Scope
/*36182*/         OPC_CheckChild0Type, MVT::v4i16,
/*36184*/         OPC_RecordChild1, // #1 = $lane
/*36185*/         OPC_MoveChild1,
/*36186*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36189*/         OPC_MoveParent,
/*36190*/         OPC_MoveParent,
/*36191*/         OPC_RecordChild1, // #2 = $Vn
/*36192*/         OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->36216
/*36195*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36197*/           OPC_EmitConvertToTarget, 1,
/*36199*/           OPC_EmitInteger, MVT::i32, 14, 
/*36202*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36205*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36216*/         /*SwitchType*/ 21, MVT::v8i16,// ->36239
/*36218*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36220*/           OPC_EmitConvertToTarget, 1,
/*36222*/           OPC_EmitInteger, MVT::i32, 14, 
/*36225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36228*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36239*/         0, // EndSwitchType
/*36240*/       /*Scope*/ 58, /*->36299*/
/*36241*/         OPC_CheckChild0Type, MVT::v2i32,
/*36243*/         OPC_RecordChild1, // #1 = $lane
/*36244*/         OPC_MoveChild1,
/*36245*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36248*/         OPC_MoveParent,
/*36249*/         OPC_MoveParent,
/*36250*/         OPC_RecordChild1, // #2 = $Vn
/*36251*/         OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->36275
/*36254*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36256*/           OPC_EmitConvertToTarget, 1,
/*36258*/           OPC_EmitInteger, MVT::i32, 14, 
/*36261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36264*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36275*/         /*SwitchType*/ 21, MVT::v4i32,// ->36298
/*36277*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36279*/           OPC_EmitConvertToTarget, 1,
/*36281*/           OPC_EmitInteger, MVT::i32, 14, 
/*36284*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36287*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36298*/         0, // EndSwitchType
/*36299*/       0, /*End of Scope*/
/*36300*/     /*Scope*/ 102, /*->36403*/
/*36301*/       OPC_RecordChild0, // #0 = $src1
/*36302*/       OPC_MoveChild1,
/*36303*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36306*/       OPC_RecordChild0, // #1 = $src2
/*36307*/       OPC_Scope, 46, /*->36355*/ // 2 children in Scope
/*36309*/         OPC_CheckChild0Type, MVT::v8i16,
/*36311*/         OPC_RecordChild1, // #2 = $lane
/*36312*/         OPC_MoveChild1,
/*36313*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36316*/         OPC_MoveParent,
/*36317*/         OPC_MoveParent,
/*36318*/         OPC_CheckType, MVT::v8i16,
/*36320*/         OPC_EmitConvertToTarget, 2,
/*36322*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*36325*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*36333*/         OPC_EmitConvertToTarget, 2,
/*36335*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*36338*/         OPC_EmitInteger, MVT::i32, 14, 
/*36341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36344*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36355*/       /*Scope*/ 46, /*->36402*/
/*36356*/         OPC_CheckChild0Type, MVT::v4i32,
/*36358*/         OPC_RecordChild1, // #2 = $lane
/*36359*/         OPC_MoveChild1,
/*36360*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36363*/         OPC_MoveParent,
/*36364*/         OPC_MoveParent,
/*36365*/         OPC_CheckType, MVT::v4i32,
/*36367*/         OPC_EmitConvertToTarget, 2,
/*36369*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*36372*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*36380*/         OPC_EmitConvertToTarget, 2,
/*36382*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*36385*/         OPC_EmitInteger, MVT::i32, 14, 
/*36388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36391*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36402*/       0, /*End of Scope*/
/*36403*/     /*Scope*/ 103, /*->36507*/
/*36404*/       OPC_MoveChild0,
/*36405*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36408*/       OPC_RecordChild0, // #0 = $src2
/*36409*/       OPC_Scope, 47, /*->36458*/ // 2 children in Scope
/*36411*/         OPC_CheckChild0Type, MVT::v8i16,
/*36413*/         OPC_RecordChild1, // #1 = $lane
/*36414*/         OPC_MoveChild1,
/*36415*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36418*/         OPC_MoveParent,
/*36419*/         OPC_MoveParent,
/*36420*/         OPC_RecordChild1, // #2 = $src1
/*36421*/         OPC_CheckType, MVT::v8i16,
/*36423*/         OPC_EmitConvertToTarget, 1,
/*36425*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*36428*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*36436*/         OPC_EmitConvertToTarget, 1,
/*36438*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*36441*/         OPC_EmitInteger, MVT::i32, 14, 
/*36444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36447*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36458*/       /*Scope*/ 47, /*->36506*/
/*36459*/         OPC_CheckChild0Type, MVT::v4i32,
/*36461*/         OPC_RecordChild1, // #1 = $lane
/*36462*/         OPC_MoveChild1,
/*36463*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36466*/         OPC_MoveParent,
/*36467*/         OPC_MoveParent,
/*36468*/         OPC_RecordChild1, // #2 = $src1
/*36469*/         OPC_CheckType, MVT::v4i32,
/*36471*/         OPC_EmitConvertToTarget, 1,
/*36473*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*36476*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*36484*/         OPC_EmitConvertToTarget, 1,
/*36486*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*36489*/         OPC_EmitInteger, MVT::i32, 14, 
/*36492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36495*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36506*/       0, /*End of Scope*/
/*36507*/     /*Scope*/ 124, /*->36632*/
/*36508*/       OPC_RecordChild0, // #0 = $Vn
/*36509*/       OPC_RecordChild1, // #1 = $Vm
/*36510*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->36531
/*36513*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36515*/         OPC_EmitInteger, MVT::i32, 14, 
/*36518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36521*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*36531*/       /*SwitchType*/ 18, MVT::v4i16,// ->36551
/*36533*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36535*/         OPC_EmitInteger, MVT::i32, 14, 
/*36538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36541*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*36551*/       /*SwitchType*/ 18, MVT::v2i32,// ->36571
/*36553*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36555*/         OPC_EmitInteger, MVT::i32, 14, 
/*36558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36561*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36571*/       /*SwitchType*/ 18, MVT::v16i8,// ->36591
/*36573*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36575*/         OPC_EmitInteger, MVT::i32, 14, 
/*36578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36581*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*36591*/       /*SwitchType*/ 18, MVT::v8i16,// ->36611
/*36593*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36595*/         OPC_EmitInteger, MVT::i32, 14, 
/*36598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36601*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*36611*/       /*SwitchType*/ 18, MVT::v4i32,// ->36631
/*36613*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36615*/         OPC_EmitInteger, MVT::i32, 14, 
/*36618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36621*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*36631*/       0, // EndSwitchType
/*36632*/     0, /*End of Scope*/
/*36633*/   /*SwitchOpcode*/ 25|128,5/*665*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->37302
/*36637*/     OPC_RecordMemRef,
/*36638*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*36639*/     OPC_RecordChild1, // #1 = $addr
/*36640*/     OPC_CheckChild1Type, MVT::i32,
/*36642*/     OPC_CheckType, MVT::i32,
/*36644*/     OPC_Scope, 25, /*->36671*/ // 20 children in Scope
/*36646*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36648*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*36650*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36652*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36655*/       OPC_EmitMergeInputChains1_0,
/*36656*/       OPC_EmitInteger, MVT::i32, 14, 
/*36659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36662*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*36671*/     /*Scope*/ 25, /*->36697*/
/*36672*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36674*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*36676*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36678*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36681*/       OPC_EmitMergeInputChains1_0,
/*36682*/       OPC_EmitInteger, MVT::i32, 14, 
/*36685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36688*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*36697*/     /*Scope*/ 25, /*->36723*/
/*36698*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36700*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*36702*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36704*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36707*/       OPC_EmitMergeInputChains1_0,
/*36708*/       OPC_EmitInteger, MVT::i32, 14, 
/*36711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36714*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*36723*/     /*Scope*/ 25, /*->36749*/
/*36724*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36726*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*36728*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36730*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36733*/       OPC_EmitMergeInputChains1_0,
/*36734*/       OPC_EmitInteger, MVT::i32, 14, 
/*36737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36740*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*36749*/     /*Scope*/ 25, /*->36775*/
/*36750*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36752*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*36754*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36756*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36759*/       OPC_EmitMergeInputChains1_0,
/*36760*/       OPC_EmitInteger, MVT::i32, 14, 
/*36763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36766*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*36775*/     /*Scope*/ 25, /*->36801*/
/*36776*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36778*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*36780*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36782*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36785*/       OPC_EmitMergeInputChains1_0,
/*36786*/       OPC_EmitInteger, MVT::i32, 14, 
/*36789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36792*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*36801*/     /*Scope*/ 25, /*->36827*/
/*36802*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36804*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36806*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36809*/       OPC_EmitMergeInputChains1_0,
/*36810*/       OPC_EmitInteger, MVT::i32, 14, 
/*36813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36816*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*36827*/     /*Scope*/ 25, /*->36853*/
/*36828*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36830*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36832*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*36835*/       OPC_EmitMergeInputChains1_0,
/*36836*/       OPC_EmitInteger, MVT::i32, 14, 
/*36839*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36842*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*36853*/     /*Scope*/ 25, /*->36879*/
/*36854*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36856*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36858*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36861*/       OPC_EmitMergeInputChains1_0,
/*36862*/       OPC_EmitInteger, MVT::i32, 14, 
/*36865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36868*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*36879*/     /*Scope*/ 25, /*->36905*/
/*36880*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36882*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36884*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36887*/       OPC_EmitMergeInputChains1_0,
/*36888*/       OPC_EmitInteger, MVT::i32, 14, 
/*36891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36894*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*36905*/     /*Scope*/ 25, /*->36931*/
/*36906*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36908*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36910*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36913*/       OPC_EmitMergeInputChains1_0,
/*36914*/       OPC_EmitInteger, MVT::i32, 14, 
/*36917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36920*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*36931*/     /*Scope*/ 25, /*->36957*/
/*36932*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36934*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36936*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36939*/       OPC_EmitMergeInputChains1_0,
/*36940*/       OPC_EmitInteger, MVT::i32, 14, 
/*36943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36946*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*36957*/     /*Scope*/ 24, /*->36982*/
/*36958*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36960*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36962*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36965*/       OPC_EmitMergeInputChains1_0,
/*36966*/       OPC_EmitInteger, MVT::i32, 14, 
/*36969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36972*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*36982*/     /*Scope*/ 24, /*->37007*/
/*36983*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36985*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36987*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36990*/       OPC_EmitMergeInputChains1_0,
/*36991*/       OPC_EmitInteger, MVT::i32, 14, 
/*36994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36997*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*37007*/     /*Scope*/ 48, /*->37056*/
/*37008*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37010*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37012*/       OPC_Scope, 20, /*->37034*/ // 2 children in Scope
/*37014*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*37017*/         OPC_EmitMergeInputChains1_0,
/*37018*/         OPC_EmitInteger, MVT::i32, 14, 
/*37021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37024*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*37034*/       /*Scope*/ 20, /*->37055*/
/*37035*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37038*/         OPC_EmitMergeInputChains1_0,
/*37039*/         OPC_EmitInteger, MVT::i32, 14, 
/*37042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37045*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$src)
/*37055*/       0, /*End of Scope*/
/*37056*/     /*Scope*/ 48, /*->37105*/
/*37057*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37059*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37061*/       OPC_Scope, 20, /*->37083*/ // 2 children in Scope
/*37063*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*37066*/         OPC_EmitMergeInputChains1_0,
/*37067*/         OPC_EmitInteger, MVT::i32, 14, 
/*37070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37073*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*37083*/       /*Scope*/ 20, /*->37104*/
/*37084*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37087*/         OPC_EmitMergeInputChains1_0,
/*37088*/         OPC_EmitInteger, MVT::i32, 14, 
/*37091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37094*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$src)
/*37104*/       0, /*End of Scope*/
/*37105*/     /*Scope*/ 48, /*->37154*/
/*37106*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37108*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37110*/       OPC_Scope, 20, /*->37132*/ // 2 children in Scope
/*37112*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*37115*/         OPC_EmitMergeInputChains1_0,
/*37116*/         OPC_EmitInteger, MVT::i32, 14, 
/*37119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37122*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*37132*/       /*Scope*/ 20, /*->37153*/
/*37133*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37136*/         OPC_EmitMergeInputChains1_0,
/*37137*/         OPC_EmitInteger, MVT::i32, 14, 
/*37140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37143*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rr:i32:$src)
/*37153*/       0, /*End of Scope*/
/*37154*/     /*Scope*/ 48, /*->37203*/
/*37155*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37157*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37159*/       OPC_Scope, 20, /*->37181*/ // 2 children in Scope
/*37161*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37164*/         OPC_EmitMergeInputChains1_0,
/*37165*/         OPC_EmitInteger, MVT::i32, 14, 
/*37168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37171*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*37181*/       /*Scope*/ 20, /*->37202*/
/*37182*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37185*/         OPC_EmitMergeInputChains1_0,
/*37186*/         OPC_EmitInteger, MVT::i32, 14, 
/*37189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37192*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*37202*/       0, /*End of Scope*/
/*37203*/     /*Scope*/ 48, /*->37252*/
/*37204*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37206*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37208*/       OPC_Scope, 20, /*->37230*/ // 2 children in Scope
/*37210*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37213*/         OPC_EmitMergeInputChains1_0,
/*37214*/         OPC_EmitInteger, MVT::i32, 14, 
/*37217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37220*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*37230*/       /*Scope*/ 20, /*->37251*/
/*37231*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37234*/         OPC_EmitMergeInputChains1_0,
/*37235*/         OPC_EmitInteger, MVT::i32, 14, 
/*37238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37241*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*37251*/       0, /*End of Scope*/
/*37252*/     /*Scope*/ 48, /*->37301*/
/*37253*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37255*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37257*/       OPC_Scope, 20, /*->37279*/ // 2 children in Scope
/*37259*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37262*/         OPC_EmitMergeInputChains1_0,
/*37263*/         OPC_EmitInteger, MVT::i32, 14, 
/*37266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37269*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*37279*/       /*Scope*/ 20, /*->37300*/
/*37280*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37283*/         OPC_EmitMergeInputChains1_0,
/*37284*/         OPC_EmitInteger, MVT::i32, 14, 
/*37287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37290*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*37300*/       0, /*End of Scope*/
/*37301*/     0, /*End of Scope*/
/*37302*/   /*SwitchOpcode*/ 26|128,5/*666*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->37972
/*37306*/     OPC_RecordMemRef,
/*37307*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*37308*/     OPC_RecordChild1, // #1 = $addr
/*37309*/     OPC_CheckChild1Type, MVT::i32,
/*37311*/     OPC_RecordChild2, // #2 = $val
/*37312*/     OPC_CheckChild2Type, MVT::i32,
/*37314*/     OPC_Scope, 25, /*->37341*/ // 20 children in Scope
/*37316*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37318*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*37320*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37322*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37325*/       OPC_EmitMergeInputChains1_0,
/*37326*/       OPC_EmitInteger, MVT::i32, 14, 
/*37329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37332*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*37341*/     /*Scope*/ 25, /*->37367*/
/*37342*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37344*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*37346*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37348*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37351*/       OPC_EmitMergeInputChains1_0,
/*37352*/       OPC_EmitInteger, MVT::i32, 14, 
/*37355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37358*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*37367*/     /*Scope*/ 25, /*->37393*/
/*37368*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37370*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*37372*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37374*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37377*/       OPC_EmitMergeInputChains1_0,
/*37378*/       OPC_EmitInteger, MVT::i32, 14, 
/*37381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37384*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*37393*/     /*Scope*/ 25, /*->37419*/
/*37394*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37396*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*37398*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37400*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37403*/       OPC_EmitMergeInputChains1_0,
/*37404*/       OPC_EmitInteger, MVT::i32, 14, 
/*37407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37410*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*37419*/     /*Scope*/ 25, /*->37445*/
/*37420*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37422*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*37424*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37426*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37429*/       OPC_EmitMergeInputChains1_0,
/*37430*/       OPC_EmitInteger, MVT::i32, 14, 
/*37433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37436*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*37445*/     /*Scope*/ 25, /*->37471*/
/*37446*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37448*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*37450*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37452*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37455*/       OPC_EmitMergeInputChains1_0,
/*37456*/       OPC_EmitInteger, MVT::i32, 14, 
/*37459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37462*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*37471*/     /*Scope*/ 25, /*->37497*/
/*37472*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37474*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37476*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37479*/       OPC_EmitMergeInputChains1_0,
/*37480*/       OPC_EmitInteger, MVT::i32, 14, 
/*37483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37486*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37497*/     /*Scope*/ 25, /*->37523*/
/*37498*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37500*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37502*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*37505*/       OPC_EmitMergeInputChains1_0,
/*37506*/       OPC_EmitInteger, MVT::i32, 14, 
/*37509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37512*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*37523*/     /*Scope*/ 25, /*->37549*/
/*37524*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37526*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37528*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37531*/       OPC_EmitMergeInputChains1_0,
/*37532*/       OPC_EmitInteger, MVT::i32, 14, 
/*37535*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37538*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37549*/     /*Scope*/ 25, /*->37575*/
/*37550*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37552*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37554*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37557*/       OPC_EmitMergeInputChains1_0,
/*37558*/       OPC_EmitInteger, MVT::i32, 14, 
/*37561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37564*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37575*/     /*Scope*/ 25, /*->37601*/
/*37576*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37578*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37580*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37583*/       OPC_EmitMergeInputChains1_0,
/*37584*/       OPC_EmitInteger, MVT::i32, 14, 
/*37587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37590*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37601*/     /*Scope*/ 25, /*->37627*/
/*37602*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37604*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37606*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37609*/       OPC_EmitMergeInputChains1_0,
/*37610*/       OPC_EmitInteger, MVT::i32, 14, 
/*37613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37616*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37627*/     /*Scope*/ 24, /*->37652*/
/*37628*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37630*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37632*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37635*/       OPC_EmitMergeInputChains1_0,
/*37636*/       OPC_EmitInteger, MVT::i32, 14, 
/*37639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37642*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37652*/     /*Scope*/ 24, /*->37677*/
/*37653*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37655*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37657*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37660*/       OPC_EmitMergeInputChains1_0,
/*37661*/       OPC_EmitInteger, MVT::i32, 14, 
/*37664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37667*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37677*/     /*Scope*/ 48, /*->37726*/
/*37678*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37680*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37682*/       OPC_Scope, 20, /*->37704*/ // 2 children in Scope
/*37684*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*37687*/         OPC_EmitMergeInputChains1_0,
/*37688*/         OPC_EmitInteger, MVT::i32, 14, 
/*37691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37694*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*37704*/       /*Scope*/ 20, /*->37725*/
/*37705*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37708*/         OPC_EmitMergeInputChains1_0,
/*37709*/         OPC_EmitInteger, MVT::i32, 14, 
/*37712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37715*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37725*/       0, /*End of Scope*/
/*37726*/     /*Scope*/ 48, /*->37775*/
/*37727*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37729*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37731*/       OPC_Scope, 20, /*->37753*/ // 2 children in Scope
/*37733*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*37736*/         OPC_EmitMergeInputChains1_0,
/*37737*/         OPC_EmitInteger, MVT::i32, 14, 
/*37740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37743*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*37753*/       /*Scope*/ 20, /*->37774*/
/*37754*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37757*/         OPC_EmitMergeInputChains1_0,
/*37758*/         OPC_EmitInteger, MVT::i32, 14, 
/*37761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37764*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37774*/       0, /*End of Scope*/
/*37775*/     /*Scope*/ 48, /*->37824*/
/*37776*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37778*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37780*/       OPC_Scope, 20, /*->37802*/ // 2 children in Scope
/*37782*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*37785*/         OPC_EmitMergeInputChains1_0,
/*37786*/         OPC_EmitInteger, MVT::i32, 14, 
/*37789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37792*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*37802*/       /*Scope*/ 20, /*->37823*/
/*37803*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37806*/         OPC_EmitMergeInputChains1_0,
/*37807*/         OPC_EmitInteger, MVT::i32, 14, 
/*37810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37813*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37823*/       0, /*End of Scope*/
/*37824*/     /*Scope*/ 48, /*->37873*/
/*37825*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37827*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37829*/       OPC_Scope, 20, /*->37851*/ // 2 children in Scope
/*37831*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37834*/         OPC_EmitMergeInputChains1_0,
/*37835*/         OPC_EmitInteger, MVT::i32, 14, 
/*37838*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37841*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37851*/       /*Scope*/ 20, /*->37872*/
/*37852*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37855*/         OPC_EmitMergeInputChains1_0,
/*37856*/         OPC_EmitInteger, MVT::i32, 14, 
/*37859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37862*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37872*/       0, /*End of Scope*/
/*37873*/     /*Scope*/ 48, /*->37922*/
/*37874*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37876*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37878*/       OPC_Scope, 20, /*->37900*/ // 2 children in Scope
/*37880*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37883*/         OPC_EmitMergeInputChains1_0,
/*37884*/         OPC_EmitInteger, MVT::i32, 14, 
/*37887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37890*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37900*/       /*Scope*/ 20, /*->37921*/
/*37901*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37904*/         OPC_EmitMergeInputChains1_0,
/*37905*/         OPC_EmitInteger, MVT::i32, 14, 
/*37908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37911*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37921*/       0, /*End of Scope*/
/*37922*/     /*Scope*/ 48, /*->37971*/
/*37923*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37925*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37927*/       OPC_Scope, 20, /*->37949*/ // 2 children in Scope
/*37929*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37932*/         OPC_EmitMergeInputChains1_0,
/*37933*/         OPC_EmitInteger, MVT::i32, 14, 
/*37936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37939*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37949*/       /*Scope*/ 20, /*->37970*/
/*37950*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37953*/         OPC_EmitMergeInputChains1_0,
/*37954*/         OPC_EmitInteger, MVT::i32, 14, 
/*37957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37960*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37970*/       0, /*End of Scope*/
/*37971*/     0, /*End of Scope*/
/*37972*/   /*SwitchOpcode*/ 21|128,2/*277*/, TARGET_VAL(ISD::ROTR),// ->38253
/*37976*/     OPC_Scope, 29, /*->38007*/ // 6 children in Scope
/*37978*/       OPC_MoveChild0,
/*37979*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37982*/       OPC_RecordChild0, // #0 = $Rm
/*37983*/       OPC_MoveParent,
/*37984*/       OPC_CheckChild1Integer, 16, 
/*37986*/       OPC_CheckChild1Type, MVT::i32,
/*37988*/       OPC_CheckType, MVT::i32,
/*37990*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*37992*/       OPC_EmitInteger, MVT::i32, 14, 
/*37995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37998*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*38007*/     /*Scope*/ 29, /*->38037*/
/*38008*/       OPC_RecordNode, // #0 = $src
/*38009*/       OPC_CheckType, MVT::i32,
/*38011*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38013*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38016*/       OPC_EmitInteger, MVT::i32, 14, 
/*38019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38025*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38037*/     /*Scope*/ 50, /*->38088*/
/*38038*/       OPC_MoveChild0,
/*38039*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38042*/       OPC_RecordChild0, // #0 = $Rm
/*38043*/       OPC_MoveParent,
/*38044*/       OPC_CheckChild1Integer, 16, 
/*38046*/       OPC_CheckChild1Type, MVT::i32,
/*38048*/       OPC_CheckType, MVT::i32,
/*38050*/       OPC_Scope, 17, /*->38069*/ // 2 children in Scope
/*38052*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38054*/         OPC_EmitInteger, MVT::i32, 14, 
/*38057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38060*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*38069*/       /*Scope*/ 17, /*->38087*/
/*38070*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38072*/         OPC_EmitInteger, MVT::i32, 14, 
/*38075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38078*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*38087*/       0, /*End of Scope*/
/*38088*/     /*Scope*/ 40, /*->38129*/
/*38089*/       OPC_RecordChild0, // #0 = $lhs
/*38090*/       OPC_MoveChild1,
/*38091*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*38094*/       OPC_RecordChild0, // #1 = $rhs
/*38095*/       OPC_MoveChild1,
/*38096*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38099*/       OPC_CheckPredicate, 75, // Predicate_lo5AllOne
/*38101*/       OPC_MoveParent,
/*38102*/       OPC_CheckType, MVT::i32,
/*38104*/       OPC_MoveParent,
/*38105*/       OPC_CheckType, MVT::i32,
/*38107*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38109*/       OPC_EmitInteger, MVT::i32, 14, 
/*38112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38118*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*38129*/     /*Scope*/ 28, /*->38158*/
/*38130*/       OPC_RecordNode, // #0 = $src
/*38131*/       OPC_CheckType, MVT::i32,
/*38133*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38135*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38138*/       OPC_EmitInteger, MVT::i32, 14, 
/*38141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38147*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38158*/     /*Scope*/ 93, /*->38252*/
/*38159*/       OPC_RecordChild0, // #0 = $Rm
/*38160*/       OPC_RecordChild1, // #1 = $imm
/*38161*/       OPC_Scope, 35, /*->38198*/ // 2 children in Scope
/*38163*/         OPC_MoveChild1,
/*38164*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38167*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*38169*/         OPC_CheckType, MVT::i32,
/*38171*/         OPC_MoveParent,
/*38172*/         OPC_CheckType, MVT::i32,
/*38174*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38176*/         OPC_EmitConvertToTarget, 1,
/*38178*/         OPC_EmitInteger, MVT::i32, 14, 
/*38181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38187*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*38198*/       /*Scope*/ 52, /*->38251*/
/*38199*/         OPC_CheckChild1Type, MVT::i32,
/*38201*/         OPC_CheckType, MVT::i32,
/*38203*/         OPC_Scope, 22, /*->38227*/ // 2 children in Scope
/*38205*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38207*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38210*/           OPC_EmitInteger, MVT::i32, 14, 
/*38213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38216*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tROR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38227*/         /*Scope*/ 22, /*->38250*/
/*38228*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38230*/           OPC_EmitInteger, MVT::i32, 14, 
/*38233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38236*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38239*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38250*/         0, /*End of Scope*/
/*38251*/       0, /*End of Scope*/
/*38252*/     0, /*End of Scope*/
/*38253*/   /*SwitchOpcode*/ 14|128,2/*270*/, TARGET_VAL(ISD::SRA),// ->38527
/*38257*/     OPC_Scope, 29, /*->38288*/ // 5 children in Scope
/*38259*/       OPC_MoveChild0,
/*38260*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38263*/       OPC_RecordChild0, // #0 = $Rm
/*38264*/       OPC_MoveParent,
/*38265*/       OPC_CheckChild1Integer, 16, 
/*38267*/       OPC_CheckChild1Type, MVT::i32,
/*38269*/       OPC_CheckType, MVT::i32,
/*38271*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*38273*/       OPC_EmitInteger, MVT::i32, 14, 
/*38276*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38279*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*38288*/     /*Scope*/ 29, /*->38318*/
/*38289*/       OPC_RecordNode, // #0 = $src
/*38290*/       OPC_CheckType, MVT::i32,
/*38292*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38294*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38297*/       OPC_EmitInteger, MVT::i32, 14, 
/*38300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38306*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38318*/     /*Scope*/ 50, /*->38369*/
/*38319*/       OPC_MoveChild0,
/*38320*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38323*/       OPC_RecordChild0, // #0 = $Rm
/*38324*/       OPC_MoveParent,
/*38325*/       OPC_CheckChild1Integer, 16, 
/*38327*/       OPC_CheckChild1Type, MVT::i32,
/*38329*/       OPC_CheckType, MVT::i32,
/*38331*/       OPC_Scope, 17, /*->38350*/ // 2 children in Scope
/*38333*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38335*/         OPC_EmitInteger, MVT::i32, 14, 
/*38338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38341*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*38350*/       /*Scope*/ 17, /*->38368*/
/*38351*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38353*/         OPC_EmitInteger, MVT::i32, 14, 
/*38356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38359*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*38368*/       0, /*End of Scope*/
/*38369*/     /*Scope*/ 28, /*->38398*/
/*38370*/       OPC_RecordNode, // #0 = $src
/*38371*/       OPC_CheckType, MVT::i32,
/*38373*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38375*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38378*/       OPC_EmitInteger, MVT::i32, 14, 
/*38381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38387*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38398*/     /*Scope*/ 127, /*->38526*/
/*38399*/       OPC_RecordChild0, // #0 = $Rm
/*38400*/       OPC_RecordChild1, // #1 = $imm5
/*38401*/       OPC_Scope, 69, /*->38472*/ // 2 children in Scope
/*38403*/         OPC_MoveChild1,
/*38404*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38407*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*38409*/         OPC_CheckType, MVT::i32,
/*38411*/         OPC_MoveParent,
/*38412*/         OPC_CheckType, MVT::i32,
/*38414*/         OPC_Scope, 27, /*->38443*/ // 2 children in Scope
/*38416*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38418*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38421*/           OPC_EmitConvertToTarget, 1,
/*38423*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*38426*/           OPC_EmitInteger, MVT::i32, 14, 
/*38429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38432*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*38443*/         /*Scope*/ 27, /*->38471*/
/*38444*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38446*/           OPC_EmitConvertToTarget, 1,
/*38448*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*38451*/           OPC_EmitInteger, MVT::i32, 14, 
/*38454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38460*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*38471*/         0, /*End of Scope*/
/*38472*/       /*Scope*/ 52, /*->38525*/
/*38473*/         OPC_CheckChild1Type, MVT::i32,
/*38475*/         OPC_CheckType, MVT::i32,
/*38477*/         OPC_Scope, 22, /*->38501*/ // 2 children in Scope
/*38479*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38481*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38484*/           OPC_EmitInteger, MVT::i32, 14, 
/*38487*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38490*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38501*/         /*Scope*/ 22, /*->38524*/
/*38502*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38504*/           OPC_EmitInteger, MVT::i32, 14, 
/*38507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38510*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38513*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38524*/         0, /*End of Scope*/
/*38525*/       0, /*End of Scope*/
/*38526*/     0, /*End of Scope*/
/*38527*/   /*SwitchOpcode*/ 110, TARGET_VAL(ARMISD::PIC_ADD),// ->38640
/*38530*/     OPC_Scope, 61, /*->38593*/ // 2 children in Scope
/*38532*/       OPC_MoveChild0,
/*38533*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*38536*/       OPC_RecordMemRef,
/*38537*/       OPC_RecordNode, // #0 = 'ld' chained node
/*38538*/       OPC_CheckFoldableChainNode,
/*38539*/       OPC_MoveChild1,
/*38540*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*38543*/       OPC_RecordChild0, // #1 = $addr
/*38544*/       OPC_MoveChild0,
/*38545*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*38548*/       OPC_MoveParent,
/*38549*/       OPC_MoveParent,
/*38550*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*38552*/       OPC_CheckPredicate, 52, // Predicate_load
/*38554*/       OPC_MoveParent,
/*38555*/       OPC_RecordChild1, // #2 = $cp
/*38556*/       OPC_MoveChild1,
/*38557*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38560*/       OPC_MoveParent,
/*38561*/       OPC_CheckType, MVT::i32,
/*38563*/       OPC_Scope, 13, /*->38578*/ // 2 children in Scope
/*38565*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38567*/         OPC_EmitMergeInputChains1_0,
/*38568*/         OPC_EmitConvertToTarget, 2,
/*38570*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38578*/       /*Scope*/ 13, /*->38592*/
/*38579*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38581*/         OPC_EmitMergeInputChains1_0,
/*38582*/         OPC_EmitConvertToTarget, 2,
/*38584*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38592*/       0, /*End of Scope*/
/*38593*/     /*Scope*/ 45, /*->38639*/
/*38594*/       OPC_RecordChild0, // #0 = $a
/*38595*/       OPC_RecordChild1, // #1 = $cp
/*38596*/       OPC_MoveChild1,
/*38597*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38600*/       OPC_MoveParent,
/*38601*/       OPC_CheckType, MVT::i32,
/*38603*/       OPC_Scope, 20, /*->38625*/ // 2 children in Scope
/*38605*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38607*/         OPC_EmitConvertToTarget, 1,
/*38609*/         OPC_EmitInteger, MVT::i32, 14, 
/*38612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38615*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICADD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*38625*/       /*Scope*/ 12, /*->38638*/
/*38626*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb())
/*38628*/         OPC_EmitConvertToTarget, 1,
/*38630*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tPICADD), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*38638*/       0, /*End of Scope*/
/*38639*/     0, /*End of Scope*/
/*38640*/   /*SwitchOpcode*/ 61, TARGET_VAL(ARMISD::BCC_i64),// ->38704
/*38643*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*38644*/     OPC_RecordChild1, // #1 = $cc
/*38645*/     OPC_MoveChild1,
/*38646*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38649*/     OPC_MoveParent,
/*38650*/     OPC_RecordChild2, // #2 = $lhs1
/*38651*/     OPC_RecordChild3, // #3 = $lhs2
/*38652*/     OPC_Scope, 25, /*->38679*/ // 2 children in Scope
/*38654*/       OPC_CheckChild4Integer, 0, 
/*38656*/       OPC_MoveChild5,
/*38657*/       OPC_CheckInteger, 0, 
/*38659*/       OPC_MoveParent,
/*38660*/       OPC_RecordChild6, // #4 = $dst
/*38661*/       OPC_MoveChild6,
/*38662*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38665*/       OPC_MoveParent,
/*38666*/       OPC_EmitMergeInputChains1_0,
/*38667*/       OPC_EmitConvertToTarget, 1,
/*38669*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*38679*/     /*Scope*/ 23, /*->38703*/
/*38680*/       OPC_RecordChild4, // #4 = $rhs1
/*38681*/       OPC_RecordChild5, // #5 = $rhs2
/*38682*/       OPC_RecordChild6, // #6 = $dst
/*38683*/       OPC_MoveChild6,
/*38684*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38687*/       OPC_MoveParent,
/*38688*/       OPC_EmitMergeInputChains1_0,
/*38689*/       OPC_EmitConvertToTarget, 1,
/*38691*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*38703*/     0, /*End of Scope*/
/*38704*/   /*SwitchOpcode*/ 114|128,17/*2290*/, TARGET_VAL(ISD::SUB),// ->40998
/*38708*/     OPC_Scope, 40|128,1/*168*/, /*->38879*/ // 7 children in Scope
/*38711*/       OPC_RecordChild0, // #0 = $Rn
/*38712*/       OPC_RecordChild1, // #1 = $shift
/*38713*/       OPC_CheckType, MVT::i32,
/*38715*/       OPC_Scope, 106, /*->38823*/ // 2 children in Scope
/*38717*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38719*/         OPC_Scope, 25, /*->38746*/ // 4 children in Scope
/*38721*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38724*/           OPC_EmitInteger, MVT::i32, 14, 
/*38727*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38733*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38746*/         /*Scope*/ 25, /*->38772*/
/*38747*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*38750*/           OPC_EmitInteger, MVT::i32, 14, 
/*38753*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38756*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38759*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38772*/         /*Scope*/ 24, /*->38797*/
/*38773*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38776*/           OPC_EmitInteger, MVT::i32, 14, 
/*38779*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38782*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38785*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38797*/         /*Scope*/ 24, /*->38822*/
/*38798*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*38801*/           OPC_EmitInteger, MVT::i32, 14, 
/*38804*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38807*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38810*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38822*/         0, /*End of Scope*/
/*38823*/       /*Scope*/ 54, /*->38878*/
/*38824*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38826*/         OPC_Scope, 24, /*->38852*/ // 2 children in Scope
/*38828*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*38831*/           OPC_EmitInteger, MVT::i32, 14, 
/*38834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38837*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38840*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38852*/         /*Scope*/ 24, /*->38877*/
/*38853*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*38856*/           OPC_EmitInteger, MVT::i32, 14, 
/*38859*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38862*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38865*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38877*/         0, /*End of Scope*/
/*38878*/       0, /*End of Scope*/
/*38879*/     /*Scope*/ 26, /*->38906*/
/*38880*/       OPC_CheckChild0Integer, 0, 
/*38882*/       OPC_RecordChild1, // #0 = $Rn
/*38883*/       OPC_CheckType, MVT::i32,
/*38885*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38887*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38890*/       OPC_EmitInteger, MVT::i32, 14, 
/*38893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38896*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tRSB), 0,
                    MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*38906*/     /*Scope*/ 43|128,2/*299*/, /*->39207*/
/*38908*/       OPC_RecordChild0, // #0 = $Rn
/*38909*/       OPC_Scope, 34, /*->38945*/ // 6 children in Scope
/*38911*/         OPC_RecordChild1, // #1 = $imm
/*38912*/         OPC_MoveChild1,
/*38913*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38916*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*38918*/         OPC_MoveParent,
/*38919*/         OPC_CheckType, MVT::i32,
/*38921*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38923*/         OPC_EmitConvertToTarget, 1,
/*38925*/         OPC_EmitInteger, MVT::i32, 14, 
/*38928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38934*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38945*/       /*Scope*/ 34, /*->38980*/
/*38946*/         OPC_MoveChild0,
/*38947*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38950*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*38952*/         OPC_MoveParent,
/*38953*/         OPC_RecordChild1, // #1 = $Rn
/*38954*/         OPC_CheckType, MVT::i32,
/*38956*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38958*/         OPC_EmitConvertToTarget, 0,
/*38960*/         OPC_EmitInteger, MVT::i32, 14, 
/*38963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38969*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38980*/       /*Scope*/ 63, /*->39044*/
/*38981*/         OPC_RecordChild1, // #1 = $imm
/*38982*/         OPC_MoveChild1,
/*38983*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38986*/         OPC_Scope, 29, /*->39017*/ // 2 children in Scope
/*38988*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*38990*/           OPC_MoveParent,
/*38991*/           OPC_CheckType, MVT::i32,
/*38993*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38995*/           OPC_EmitConvertToTarget, 1,
/*38997*/           OPC_EmitInteger, MVT::i32, 14, 
/*39000*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39006*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*39017*/         /*Scope*/ 25, /*->39043*/
/*39018*/           OPC_CheckPredicate, 19, // Predicate_imm0_4095
/*39020*/           OPC_MoveParent,
/*39021*/           OPC_CheckType, MVT::i32,
/*39023*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39025*/           OPC_EmitConvertToTarget, 1,
/*39027*/           OPC_EmitInteger, MVT::i32, 14, 
/*39030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39033*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39043*/         0, /*End of Scope*/
/*39044*/       /*Scope*/ 34, /*->39079*/
/*39045*/         OPC_MoveChild0,
/*39046*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39049*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*39051*/         OPC_MoveParent,
/*39052*/         OPC_RecordChild1, // #1 = $Rn
/*39053*/         OPC_CheckType, MVT::i32,
/*39055*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39057*/         OPC_EmitConvertToTarget, 0,
/*39059*/         OPC_EmitInteger, MVT::i32, 14, 
/*39062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39068*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39079*/       /*Scope*/ 51, /*->39131*/
/*39080*/         OPC_MoveChild1,
/*39081*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*39084*/         OPC_RecordChild0, // #1 = $Rn
/*39085*/         OPC_RecordChild1, // #2 = $Rm
/*39086*/         OPC_MoveParent,
/*39087*/         OPC_CheckType, MVT::i32,
/*39089*/         OPC_Scope, 19, /*->39110*/ // 2 children in Scope
/*39091*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*39093*/           OPC_EmitInteger, MVT::i32, 14, 
/*39096*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39099*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MLS), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*39110*/         /*Scope*/ 19, /*->39130*/
/*39111*/           OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*39113*/           OPC_EmitInteger, MVT::i32, 14, 
/*39116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39119*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLS), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*39130*/         0, /*End of Scope*/
/*39131*/       /*Scope*/ 74, /*->39206*/
/*39132*/         OPC_RecordChild1, // #1 = $Rm
/*39133*/         OPC_CheckType, MVT::i32,
/*39135*/         OPC_Scope, 22, /*->39159*/ // 3 children in Scope
/*39137*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39139*/           OPC_EmitInteger, MVT::i32, 14, 
/*39142*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39148*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39159*/         /*Scope*/ 22, /*->39182*/
/*39160*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39162*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39165*/           OPC_EmitInteger, MVT::i32, 14, 
/*39168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39171*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39182*/         /*Scope*/ 22, /*->39205*/
/*39183*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39185*/           OPC_EmitInteger, MVT::i32, 14, 
/*39188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39194*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*39205*/         0, /*End of Scope*/
/*39206*/       0, /*End of Scope*/
/*39207*/     /*Scope*/ 55|128,1/*183*/, /*->39392*/
/*39209*/       OPC_MoveChild0,
/*39210*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*39213*/       OPC_MoveChild0,
/*39214*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*39217*/       OPC_MoveChild0,
/*39218*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*39221*/       OPC_MoveParent,
/*39222*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*39224*/       OPC_SwitchType /*2 cases */, 81, MVT::v2i32,// ->39308
/*39227*/         OPC_MoveParent,
/*39228*/         OPC_MoveParent,
/*39229*/         OPC_RecordChild1, // #0 = $Vm
/*39230*/         OPC_SwitchType /*2 cases */, 36, MVT::v8i8,// ->39269
/*39233*/           OPC_Scope, 17, /*->39252*/ // 2 children in Scope
/*39235*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39237*/             OPC_EmitInteger, MVT::i32, 14, 
/*39240*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39243*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*39252*/           /*Scope*/ 15, /*->39268*/
/*39253*/             OPC_EmitInteger, MVT::i32, 14, 
/*39256*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39259*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*39268*/           0, /*End of Scope*/
/*39269*/         /*SwitchType*/ 36, MVT::v4i16,// ->39307
/*39271*/           OPC_Scope, 17, /*->39290*/ // 2 children in Scope
/*39273*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39275*/             OPC_EmitInteger, MVT::i32, 14, 
/*39278*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39281*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*39290*/           /*Scope*/ 15, /*->39306*/
/*39291*/             OPC_EmitInteger, MVT::i32, 14, 
/*39294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39297*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*39306*/           0, /*End of Scope*/
/*39307*/         0, // EndSwitchType
/*39308*/       /*SwitchType*/ 81, MVT::v4i32,// ->39391
/*39310*/         OPC_MoveParent,
/*39311*/         OPC_MoveParent,
/*39312*/         OPC_RecordChild1, // #0 = $Vm
/*39313*/         OPC_SwitchType /*2 cases */, 36, MVT::v16i8,// ->39352
/*39316*/           OPC_Scope, 17, /*->39335*/ // 2 children in Scope
/*39318*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39320*/             OPC_EmitInteger, MVT::i32, 14, 
/*39323*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39326*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*39335*/           /*Scope*/ 15, /*->39351*/
/*39336*/             OPC_EmitInteger, MVT::i32, 14, 
/*39339*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39342*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*39351*/           0, /*End of Scope*/
/*39352*/         /*SwitchType*/ 36, MVT::v8i16,// ->39390
/*39354*/           OPC_Scope, 17, /*->39373*/ // 2 children in Scope
/*39356*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39358*/             OPC_EmitInteger, MVT::i32, 14, 
/*39361*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39364*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*39373*/           /*Scope*/ 15, /*->39389*/
/*39374*/             OPC_EmitInteger, MVT::i32, 14, 
/*39377*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39380*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*39389*/           0, /*End of Scope*/
/*39390*/         0, // EndSwitchType
/*39391*/       0, // EndSwitchType
/*39392*/     /*Scope*/ 30|128,5/*670*/, /*->40064*/
/*39394*/       OPC_RecordChild0, // #0 = $src1
/*39395*/       OPC_MoveChild1,
/*39396*/       OPC_SwitchOpcode /*3 cases */, 98|128,3/*482*/, TARGET_VAL(ISD::MUL),// ->39883
/*39401*/         OPC_Scope, 2|128,1/*130*/, /*->39534*/ // 4 children in Scope
/*39404*/           OPC_RecordChild0, // #1 = $Vn
/*39405*/           OPC_MoveChild1,
/*39406*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39409*/           OPC_RecordChild0, // #2 = $Vm
/*39410*/           OPC_Scope, 60, /*->39472*/ // 2 children in Scope
/*39412*/             OPC_CheckChild0Type, MVT::v4i16,
/*39414*/             OPC_RecordChild1, // #3 = $lane
/*39415*/             OPC_MoveChild1,
/*39416*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39419*/             OPC_MoveParent,
/*39420*/             OPC_MoveParent,
/*39421*/             OPC_MoveParent,
/*39422*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->39447
/*39425*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39427*/               OPC_EmitConvertToTarget, 3,
/*39429*/               OPC_EmitInteger, MVT::i32, 14, 
/*39432*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39435*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39447*/             /*SwitchType*/ 22, MVT::v8i16,// ->39471
/*39449*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39451*/               OPC_EmitConvertToTarget, 3,
/*39453*/               OPC_EmitInteger, MVT::i32, 14, 
/*39456*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39459*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39471*/             0, // EndSwitchType
/*39472*/           /*Scope*/ 60, /*->39533*/
/*39473*/             OPC_CheckChild0Type, MVT::v2i32,
/*39475*/             OPC_RecordChild1, // #3 = $lane
/*39476*/             OPC_MoveChild1,
/*39477*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39480*/             OPC_MoveParent,
/*39481*/             OPC_MoveParent,
/*39482*/             OPC_MoveParent,
/*39483*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->39508
/*39486*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39488*/               OPC_EmitConvertToTarget, 3,
/*39490*/               OPC_EmitInteger, MVT::i32, 14, 
/*39493*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39496*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39508*/             /*SwitchType*/ 22, MVT::v4i32,// ->39532
/*39510*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39512*/               OPC_EmitConvertToTarget, 3,
/*39514*/               OPC_EmitInteger, MVT::i32, 14, 
/*39517*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39520*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39532*/             0, // EndSwitchType
/*39533*/           0, /*End of Scope*/
/*39534*/         /*Scope*/ 3|128,1/*131*/, /*->39667*/
/*39536*/           OPC_MoveChild0,
/*39537*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39540*/           OPC_RecordChild0, // #1 = $Vm
/*39541*/           OPC_Scope, 61, /*->39604*/ // 2 children in Scope
/*39543*/             OPC_CheckChild0Type, MVT::v4i16,
/*39545*/             OPC_RecordChild1, // #2 = $lane
/*39546*/             OPC_MoveChild1,
/*39547*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39550*/             OPC_MoveParent,
/*39551*/             OPC_MoveParent,
/*39552*/             OPC_RecordChild1, // #3 = $Vn
/*39553*/             OPC_MoveParent,
/*39554*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->39579
/*39557*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39559*/               OPC_EmitConvertToTarget, 2,
/*39561*/               OPC_EmitInteger, MVT::i32, 14, 
/*39564*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39567*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39579*/             /*SwitchType*/ 22, MVT::v8i16,// ->39603
/*39581*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39583*/               OPC_EmitConvertToTarget, 2,
/*39585*/               OPC_EmitInteger, MVT::i32, 14, 
/*39588*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39591*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39603*/             0, // EndSwitchType
/*39604*/           /*Scope*/ 61, /*->39666*/
/*39605*/             OPC_CheckChild0Type, MVT::v2i32,
/*39607*/             OPC_RecordChild1, // #2 = $lane
/*39608*/             OPC_MoveChild1,
/*39609*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39612*/             OPC_MoveParent,
/*39613*/             OPC_MoveParent,
/*39614*/             OPC_RecordChild1, // #3 = $Vn
/*39615*/             OPC_MoveParent,
/*39616*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->39641
/*39619*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39621*/               OPC_EmitConvertToTarget, 2,
/*39623*/               OPC_EmitInteger, MVT::i32, 14, 
/*39626*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39629*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39641*/             /*SwitchType*/ 22, MVT::v4i32,// ->39665
/*39643*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39645*/               OPC_EmitConvertToTarget, 2,
/*39647*/               OPC_EmitInteger, MVT::i32, 14, 
/*39650*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39653*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39665*/             0, // EndSwitchType
/*39666*/           0, /*End of Scope*/
/*39667*/         /*Scope*/ 106, /*->39774*/
/*39668*/           OPC_RecordChild0, // #1 = $src2
/*39669*/           OPC_MoveChild1,
/*39670*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39673*/           OPC_RecordChild0, // #2 = $src3
/*39674*/           OPC_Scope, 48, /*->39724*/ // 2 children in Scope
/*39676*/             OPC_CheckChild0Type, MVT::v8i16,
/*39678*/             OPC_RecordChild1, // #3 = $lane
/*39679*/             OPC_MoveChild1,
/*39680*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39683*/             OPC_MoveParent,
/*39684*/             OPC_MoveParent,
/*39685*/             OPC_MoveParent,
/*39686*/             OPC_CheckType, MVT::v8i16,
/*39688*/             OPC_EmitConvertToTarget, 3,
/*39690*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*39693*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*39701*/             OPC_EmitConvertToTarget, 3,
/*39703*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*39706*/             OPC_EmitInteger, MVT::i32, 14, 
/*39709*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39712*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39724*/           /*Scope*/ 48, /*->39773*/
/*39725*/             OPC_CheckChild0Type, MVT::v4i32,
/*39727*/             OPC_RecordChild1, // #3 = $lane
/*39728*/             OPC_MoveChild1,
/*39729*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39732*/             OPC_MoveParent,
/*39733*/             OPC_MoveParent,
/*39734*/             OPC_MoveParent,
/*39735*/             OPC_CheckType, MVT::v4i32,
/*39737*/             OPC_EmitConvertToTarget, 3,
/*39739*/             OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*39742*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*39750*/             OPC_EmitConvertToTarget, 3,
/*39752*/             OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*39755*/             OPC_EmitInteger, MVT::i32, 14, 
/*39758*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39761*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39773*/           0, /*End of Scope*/
/*39774*/         /*Scope*/ 107, /*->39882*/
/*39775*/           OPC_MoveChild0,
/*39776*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39779*/           OPC_RecordChild0, // #1 = $src3
/*39780*/           OPC_Scope, 49, /*->39831*/ // 2 children in Scope
/*39782*/             OPC_CheckChild0Type, MVT::v8i16,
/*39784*/             OPC_RecordChild1, // #2 = $lane
/*39785*/             OPC_MoveChild1,
/*39786*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39789*/             OPC_MoveParent,
/*39790*/             OPC_MoveParent,
/*39791*/             OPC_RecordChild1, // #3 = $src2
/*39792*/             OPC_MoveParent,
/*39793*/             OPC_CheckType, MVT::v8i16,
/*39795*/             OPC_EmitConvertToTarget, 2,
/*39797*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*39800*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*39808*/             OPC_EmitConvertToTarget, 2,
/*39810*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*39813*/             OPC_EmitInteger, MVT::i32, 14, 
/*39816*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39819*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39831*/           /*Scope*/ 49, /*->39881*/
/*39832*/             OPC_CheckChild0Type, MVT::v4i32,
/*39834*/             OPC_RecordChild1, // #2 = $lane
/*39835*/             OPC_MoveChild1,
/*39836*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39839*/             OPC_MoveParent,
/*39840*/             OPC_MoveParent,
/*39841*/             OPC_RecordChild1, // #3 = $src2
/*39842*/             OPC_MoveParent,
/*39843*/             OPC_CheckType, MVT::v4i32,
/*39845*/             OPC_EmitConvertToTarget, 2,
/*39847*/             OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*39850*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*39858*/             OPC_EmitConvertToTarget, 2,
/*39860*/             OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*39863*/             OPC_EmitInteger, MVT::i32, 14, 
/*39866*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39869*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39881*/           0, /*End of Scope*/
/*39882*/         0, /*End of Scope*/
/*39883*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->39973
/*39886*/         OPC_RecordChild0, // #1 = $Vn
/*39887*/         OPC_Scope, 41, /*->39930*/ // 2 children in Scope
/*39889*/           OPC_CheckChild0Type, MVT::v4i16,
/*39891*/           OPC_MoveChild1,
/*39892*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39895*/           OPC_RecordChild0, // #2 = $Vm
/*39896*/           OPC_CheckChild0Type, MVT::v4i16,
/*39898*/           OPC_RecordChild1, // #3 = $lane
/*39899*/           OPC_MoveChild1,
/*39900*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39903*/           OPC_MoveParent,
/*39904*/           OPC_MoveParent,
/*39905*/           OPC_MoveParent,
/*39906*/           OPC_CheckType, MVT::v4i32,
/*39908*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39910*/           OPC_EmitConvertToTarget, 3,
/*39912*/           OPC_EmitInteger, MVT::i32, 14, 
/*39915*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39918*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39930*/         /*Scope*/ 41, /*->39972*/
/*39931*/           OPC_CheckChild0Type, MVT::v2i32,
/*39933*/           OPC_MoveChild1,
/*39934*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39937*/           OPC_RecordChild0, // #2 = $Vm
/*39938*/           OPC_CheckChild0Type, MVT::v2i32,
/*39940*/           OPC_RecordChild1, // #3 = $lane
/*39941*/           OPC_MoveChild1,
/*39942*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39945*/           OPC_MoveParent,
/*39946*/           OPC_MoveParent,
/*39947*/           OPC_MoveParent,
/*39948*/           OPC_CheckType, MVT::v2i64,
/*39950*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39952*/           OPC_EmitConvertToTarget, 3,
/*39954*/           OPC_EmitInteger, MVT::i32, 14, 
/*39957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39960*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39972*/         0, /*End of Scope*/
/*39973*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->40063
/*39976*/         OPC_RecordChild0, // #1 = $Vn
/*39977*/         OPC_Scope, 41, /*->40020*/ // 2 children in Scope
/*39979*/           OPC_CheckChild0Type, MVT::v4i16,
/*39981*/           OPC_MoveChild1,
/*39982*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39985*/           OPC_RecordChild0, // #2 = $Vm
/*39986*/           OPC_CheckChild0Type, MVT::v4i16,
/*39988*/           OPC_RecordChild1, // #3 = $lane
/*39989*/           OPC_MoveChild1,
/*39990*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39993*/           OPC_MoveParent,
/*39994*/           OPC_MoveParent,
/*39995*/           OPC_MoveParent,
/*39996*/           OPC_CheckType, MVT::v4i32,
/*39998*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40000*/           OPC_EmitConvertToTarget, 3,
/*40002*/           OPC_EmitInteger, MVT::i32, 14, 
/*40005*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40008*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40020*/         /*Scope*/ 41, /*->40062*/
/*40021*/           OPC_CheckChild0Type, MVT::v2i32,
/*40023*/           OPC_MoveChild1,
/*40024*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40027*/           OPC_RecordChild0, // #2 = $Vm
/*40028*/           OPC_CheckChild0Type, MVT::v2i32,
/*40030*/           OPC_RecordChild1, // #3 = $lane
/*40031*/           OPC_MoveChild1,
/*40032*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40035*/           OPC_MoveParent,
/*40036*/           OPC_MoveParent,
/*40037*/           OPC_MoveParent,
/*40038*/           OPC_CheckType, MVT::v2i64,
/*40040*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40042*/           OPC_EmitConvertToTarget, 3,
/*40044*/           OPC_EmitInteger, MVT::i32, 14, 
/*40047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40050*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40062*/         0, /*End of Scope*/
/*40063*/       0, // EndSwitchOpcode
/*40064*/     /*Scope*/ 41|128,2/*297*/, /*->40363*/
/*40066*/       OPC_MoveChild0,
/*40067*/       OPC_SwitchOpcode /*3 cases */, 87, TARGET_VAL(ARMISD::VMOVIMM),// ->40158
/*40071*/         OPC_MoveChild0,
/*40072*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*40075*/         OPC_MoveParent,
/*40076*/         OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*40078*/         OPC_MoveParent,
/*40079*/         OPC_RecordChild1, // #0 = $Vm
/*40080*/         OPC_SwitchType /*2 cases */, 36, MVT::v2i32,// ->40119
/*40083*/           OPC_Scope, 17, /*->40102*/ // 2 children in Scope
/*40085*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40087*/             OPC_EmitInteger, MVT::i32, 14, 
/*40090*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40093*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*40102*/           /*Scope*/ 15, /*->40118*/
/*40103*/             OPC_EmitInteger, MVT::i32, 14, 
/*40106*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40109*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*40118*/           0, /*End of Scope*/
/*40119*/         /*SwitchType*/ 36, MVT::v4i32,// ->40157
/*40121*/           OPC_Scope, 17, /*->40140*/ // 2 children in Scope
/*40123*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40125*/             OPC_EmitInteger, MVT::i32, 14, 
/*40128*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40131*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*40140*/           /*Scope*/ 15, /*->40156*/
/*40141*/             OPC_EmitInteger, MVT::i32, 14, 
/*40144*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40147*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*40156*/           0, /*End of Scope*/
/*40157*/         0, // EndSwitchType
/*40158*/       /*SwitchOpcode*/ 99, TARGET_VAL(ISD::SIGN_EXTEND),// ->40260
/*40161*/         OPC_RecordChild0, // #0 = $Vn
/*40162*/         OPC_Scope, 31, /*->40195*/ // 3 children in Scope
/*40164*/           OPC_CheckChild0Type, MVT::v8i8,
/*40166*/           OPC_MoveParent,
/*40167*/           OPC_MoveChild1,
/*40168*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40171*/           OPC_RecordChild0, // #1 = $Vm
/*40172*/           OPC_CheckChild0Type, MVT::v8i8,
/*40174*/           OPC_MoveParent,
/*40175*/           OPC_CheckType, MVT::v8i16,
/*40177*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40179*/           OPC_EmitInteger, MVT::i32, 14, 
/*40182*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40185*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40195*/         /*Scope*/ 31, /*->40227*/
/*40196*/           OPC_CheckChild0Type, MVT::v4i16,
/*40198*/           OPC_MoveParent,
/*40199*/           OPC_MoveChild1,
/*40200*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40203*/           OPC_RecordChild0, // #1 = $Vm
/*40204*/           OPC_CheckChild0Type, MVT::v4i16,
/*40206*/           OPC_MoveParent,
/*40207*/           OPC_CheckType, MVT::v4i32,
/*40209*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40211*/           OPC_EmitInteger, MVT::i32, 14, 
/*40214*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40217*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40227*/         /*Scope*/ 31, /*->40259*/
/*40228*/           OPC_CheckChild0Type, MVT::v2i32,
/*40230*/           OPC_MoveParent,
/*40231*/           OPC_MoveChild1,
/*40232*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40235*/           OPC_RecordChild0, // #1 = $Vm
/*40236*/           OPC_CheckChild0Type, MVT::v2i32,
/*40238*/           OPC_MoveParent,
/*40239*/           OPC_CheckType, MVT::v2i64,
/*40241*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40243*/           OPC_EmitInteger, MVT::i32, 14, 
/*40246*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40249*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40259*/         0, /*End of Scope*/
/*40260*/       /*SwitchOpcode*/ 99, TARGET_VAL(ISD::ZERO_EXTEND),// ->40362
/*40263*/         OPC_RecordChild0, // #0 = $Vn
/*40264*/         OPC_Scope, 31, /*->40297*/ // 3 children in Scope
/*40266*/           OPC_CheckChild0Type, MVT::v8i8,
/*40268*/           OPC_MoveParent,
/*40269*/           OPC_MoveChild1,
/*40270*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40273*/           OPC_RecordChild0, // #1 = $Vm
/*40274*/           OPC_CheckChild0Type, MVT::v8i8,
/*40276*/           OPC_MoveParent,
/*40277*/           OPC_CheckType, MVT::v8i16,
/*40279*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40281*/           OPC_EmitInteger, MVT::i32, 14, 
/*40284*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40287*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40297*/         /*Scope*/ 31, /*->40329*/
/*40298*/           OPC_CheckChild0Type, MVT::v4i16,
/*40300*/           OPC_MoveParent,
/*40301*/           OPC_MoveChild1,
/*40302*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40305*/           OPC_RecordChild0, // #1 = $Vm
/*40306*/           OPC_CheckChild0Type, MVT::v4i16,
/*40308*/           OPC_MoveParent,
/*40309*/           OPC_CheckType, MVT::v4i32,
/*40311*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40313*/           OPC_EmitInteger, MVT::i32, 14, 
/*40316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40319*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40329*/         /*Scope*/ 31, /*->40361*/
/*40330*/           OPC_CheckChild0Type, MVT::v2i32,
/*40332*/           OPC_MoveParent,
/*40333*/           OPC_MoveChild1,
/*40334*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40337*/           OPC_RecordChild0, // #1 = $Vm
/*40338*/           OPC_CheckChild0Type, MVT::v2i32,
/*40340*/           OPC_MoveParent,
/*40341*/           OPC_CheckType, MVT::v2i64,
/*40343*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40345*/           OPC_EmitInteger, MVT::i32, 14, 
/*40348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40351*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40361*/         0, /*End of Scope*/
/*40362*/       0, // EndSwitchOpcode
/*40363*/     /*Scope*/ 120|128,4/*632*/, /*->40997*/
/*40365*/       OPC_RecordChild0, // #0 = $src1
/*40366*/       OPC_Scope, 78|128,3/*462*/, /*->40831*/ // 2 children in Scope
/*40369*/         OPC_MoveChild1,
/*40370*/         OPC_SwitchOpcode /*5 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->40506
/*40375*/           OPC_RecordChild0, // #1 = $Vn
/*40376*/           OPC_RecordChild1, // #2 = $Vm
/*40377*/           OPC_MoveParent,
/*40378*/           OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->40400
/*40381*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40383*/             OPC_EmitInteger, MVT::i32, 14, 
/*40386*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40389*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40400*/           /*SwitchType*/ 19, MVT::v4i16,// ->40421
/*40402*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40404*/             OPC_EmitInteger, MVT::i32, 14, 
/*40407*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40410*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40421*/           /*SwitchType*/ 19, MVT::v2i32,// ->40442
/*40423*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40425*/             OPC_EmitInteger, MVT::i32, 14, 
/*40428*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40431*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40442*/           /*SwitchType*/ 19, MVT::v16i8,// ->40463
/*40444*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40446*/             OPC_EmitInteger, MVT::i32, 14, 
/*40449*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40452*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40463*/           /*SwitchType*/ 19, MVT::v8i16,// ->40484
/*40465*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40467*/             OPC_EmitInteger, MVT::i32, 14, 
/*40470*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40473*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40484*/           /*SwitchType*/ 19, MVT::v4i32,// ->40505
/*40486*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40488*/             OPC_EmitInteger, MVT::i32, 14, 
/*40491*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40494*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40505*/           0, // EndSwitchType
/*40506*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->40590
/*40509*/           OPC_RecordChild0, // #1 = $Vn
/*40510*/           OPC_Scope, 25, /*->40537*/ // 3 children in Scope
/*40512*/             OPC_CheckChild0Type, MVT::v8i8,
/*40514*/             OPC_RecordChild1, // #2 = $Vm
/*40515*/             OPC_MoveParent,
/*40516*/             OPC_CheckType, MVT::v8i16,
/*40518*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40520*/             OPC_EmitInteger, MVT::i32, 14, 
/*40523*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40526*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40537*/           /*Scope*/ 25, /*->40563*/
/*40538*/             OPC_CheckChild0Type, MVT::v4i16,
/*40540*/             OPC_RecordChild1, // #2 = $Vm
/*40541*/             OPC_MoveParent,
/*40542*/             OPC_CheckType, MVT::v4i32,
/*40544*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40546*/             OPC_EmitInteger, MVT::i32, 14, 
/*40549*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40552*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40563*/           /*Scope*/ 25, /*->40589*/
/*40564*/             OPC_CheckChild0Type, MVT::v2i32,
/*40566*/             OPC_RecordChild1, // #2 = $Vm
/*40567*/             OPC_MoveParent,
/*40568*/             OPC_CheckType, MVT::v2i64,
/*40570*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40572*/             OPC_EmitInteger, MVT::i32, 14, 
/*40575*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40578*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40589*/           0, /*End of Scope*/
/*40590*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->40674
/*40593*/           OPC_RecordChild0, // #1 = $Vn
/*40594*/           OPC_Scope, 25, /*->40621*/ // 3 children in Scope
/*40596*/             OPC_CheckChild0Type, MVT::v8i8,
/*40598*/             OPC_RecordChild1, // #2 = $Vm
/*40599*/             OPC_MoveParent,
/*40600*/             OPC_CheckType, MVT::v8i16,
/*40602*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40604*/             OPC_EmitInteger, MVT::i32, 14, 
/*40607*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40610*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40621*/           /*Scope*/ 25, /*->40647*/
/*40622*/             OPC_CheckChild0Type, MVT::v4i16,
/*40624*/             OPC_RecordChild1, // #2 = $Vm
/*40625*/             OPC_MoveParent,
/*40626*/             OPC_CheckType, MVT::v4i32,
/*40628*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40630*/             OPC_EmitInteger, MVT::i32, 14, 
/*40633*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40636*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40647*/           /*Scope*/ 25, /*->40673*/
/*40648*/             OPC_CheckChild0Type, MVT::v2i32,
/*40650*/             OPC_RecordChild1, // #2 = $Vm
/*40651*/             OPC_MoveParent,
/*40652*/             OPC_CheckType, MVT::v2i64,
/*40654*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40656*/             OPC_EmitInteger, MVT::i32, 14, 
/*40659*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40662*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40673*/           0, /*End of Scope*/
/*40674*/         /*SwitchOpcode*/ 75, TARGET_VAL(ISD::SIGN_EXTEND),// ->40752
/*40677*/           OPC_RecordChild0, // #1 = $Vm
/*40678*/           OPC_Scope, 23, /*->40703*/ // 3 children in Scope
/*40680*/             OPC_CheckChild0Type, MVT::v8i8,
/*40682*/             OPC_MoveParent,
/*40683*/             OPC_CheckType, MVT::v8i16,
/*40685*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40687*/             OPC_EmitInteger, MVT::i32, 14, 
/*40690*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40693*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40703*/           /*Scope*/ 23, /*->40727*/
/*40704*/             OPC_CheckChild0Type, MVT::v4i16,
/*40706*/             OPC_MoveParent,
/*40707*/             OPC_CheckType, MVT::v4i32,
/*40709*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40711*/             OPC_EmitInteger, MVT::i32, 14, 
/*40714*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40717*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40727*/           /*Scope*/ 23, /*->40751*/
/*40728*/             OPC_CheckChild0Type, MVT::v2i32,
/*40730*/             OPC_MoveParent,
/*40731*/             OPC_CheckType, MVT::v2i64,
/*40733*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40735*/             OPC_EmitInteger, MVT::i32, 14, 
/*40738*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40741*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40751*/           0, /*End of Scope*/
/*40752*/         /*SwitchOpcode*/ 75, TARGET_VAL(ISD::ZERO_EXTEND),// ->40830
/*40755*/           OPC_RecordChild0, // #1 = $Vm
/*40756*/           OPC_Scope, 23, /*->40781*/ // 3 children in Scope
/*40758*/             OPC_CheckChild0Type, MVT::v8i8,
/*40760*/             OPC_MoveParent,
/*40761*/             OPC_CheckType, MVT::v8i16,
/*40763*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40765*/             OPC_EmitInteger, MVT::i32, 14, 
/*40768*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40771*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40781*/           /*Scope*/ 23, /*->40805*/
/*40782*/             OPC_CheckChild0Type, MVT::v4i16,
/*40784*/             OPC_MoveParent,
/*40785*/             OPC_CheckType, MVT::v4i32,
/*40787*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40789*/             OPC_EmitInteger, MVT::i32, 14, 
/*40792*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40795*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40805*/           /*Scope*/ 23, /*->40829*/
/*40806*/             OPC_CheckChild0Type, MVT::v2i32,
/*40808*/             OPC_MoveParent,
/*40809*/             OPC_CheckType, MVT::v2i64,
/*40811*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40813*/             OPC_EmitInteger, MVT::i32, 14, 
/*40816*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40819*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40829*/           0, /*End of Scope*/
/*40830*/         0, // EndSwitchOpcode
/*40831*/       /*Scope*/ 35|128,1/*163*/, /*->40996*/
/*40833*/         OPC_RecordChild1, // #1 = $Vm
/*40834*/         OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->40855
/*40837*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40839*/           OPC_EmitInteger, MVT::i32, 14, 
/*40842*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40845*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40855*/         /*SwitchType*/ 18, MVT::v4i16,// ->40875
/*40857*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40859*/           OPC_EmitInteger, MVT::i32, 14, 
/*40862*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40865*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40875*/         /*SwitchType*/ 18, MVT::v2i32,// ->40895
/*40877*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40879*/           OPC_EmitInteger, MVT::i32, 14, 
/*40882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40885*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40895*/         /*SwitchType*/ 18, MVT::v16i8,// ->40915
/*40897*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40899*/           OPC_EmitInteger, MVT::i32, 14, 
/*40902*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40905*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40915*/         /*SwitchType*/ 18, MVT::v8i16,// ->40935
/*40917*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40919*/           OPC_EmitInteger, MVT::i32, 14, 
/*40922*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40925*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40935*/         /*SwitchType*/ 18, MVT::v4i32,// ->40955
/*40937*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40939*/           OPC_EmitInteger, MVT::i32, 14, 
/*40942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40945*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40955*/         /*SwitchType*/ 18, MVT::v1i64,// ->40975
/*40957*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40959*/           OPC_EmitInteger, MVT::i32, 14, 
/*40962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40965*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*40975*/         /*SwitchType*/ 18, MVT::v2i64,// ->40995
/*40977*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40979*/           OPC_EmitInteger, MVT::i32, 14, 
/*40982*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40985*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*40995*/         0, // EndSwitchType
/*40996*/       0, /*End of Scope*/
/*40997*/     0, /*End of Scope*/
/*40998*/   /*SwitchOpcode*/ 71|128,3/*455*/, TARGET_VAL(ARMISD::ADDC),// ->41457
/*41002*/     OPC_RecordChild0, // #0 = $Rn
/*41003*/     OPC_RecordChild1, // #1 = $shift
/*41004*/     OPC_Scope, 21|128,1/*149*/, /*->41156*/ // 3 children in Scope
/*41007*/       OPC_CheckType, MVT::i32,
/*41009*/       OPC_Scope, 72, /*->41083*/ // 4 children in Scope
/*41011*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41013*/         OPC_Scope, 22, /*->41037*/ // 3 children in Scope
/*41015*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41018*/           OPC_EmitInteger, MVT::i32, 14, 
/*41021*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41024*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41037*/         /*Scope*/ 22, /*->41060*/
/*41038*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41041*/           OPC_EmitInteger, MVT::i32, 14, 
/*41044*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41047*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41060*/         /*Scope*/ 21, /*->41082*/
/*41061*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41064*/           OPC_EmitInteger, MVT::i32, 14, 
/*41067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41070*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41082*/         0, /*End of Scope*/
/*41083*/       /*Scope*/ 23, /*->41107*/
/*41084*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41086*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41089*/         OPC_EmitInteger, MVT::i32, 14, 
/*41092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41095*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41107*/       /*Scope*/ 23, /*->41131*/
/*41108*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41110*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41113*/         OPC_EmitInteger, MVT::i32, 14, 
/*41116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41119*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41131*/       /*Scope*/ 23, /*->41155*/
/*41132*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41134*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41137*/         OPC_EmitInteger, MVT::i32, 14, 
/*41140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41143*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41155*/       0, /*End of Scope*/
/*41156*/     /*Scope*/ 110|128,1/*238*/, /*->41396*/
/*41158*/       OPC_MoveChild1,
/*41159*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41162*/       OPC_Scope, 29, /*->41193*/ // 6 children in Scope
/*41164*/         OPC_CheckPredicate, 13, // Predicate_imm1_255_neg
/*41166*/         OPC_MoveParent,
/*41167*/         OPC_CheckType, MVT::i32,
/*41169*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41171*/         OPC_EmitConvertToTarget, 1,
/*41173*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41176*/         OPC_EmitInteger, MVT::i32, 14, 
/*41179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41182*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*41193*/       /*Scope*/ 26, /*->41220*/
/*41194*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41196*/         OPC_MoveParent,
/*41197*/         OPC_CheckType, MVT::i32,
/*41199*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41201*/         OPC_EmitConvertToTarget, 1,
/*41203*/         OPC_EmitInteger, MVT::i32, 14, 
/*41206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41209*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41220*/       /*Scope*/ 29, /*->41250*/
/*41221*/         OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*41223*/         OPC_MoveParent,
/*41224*/         OPC_CheckType, MVT::i32,
/*41226*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41228*/         OPC_EmitConvertToTarget, 1,
/*41230*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41233*/         OPC_EmitInteger, MVT::i32, 14, 
/*41236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41239*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*41250*/       /*Scope*/ 26, /*->41277*/
/*41251*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*41253*/         OPC_MoveParent,
/*41254*/         OPC_CheckType, MVT::i32,
/*41256*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41258*/         OPC_EmitConvertToTarget, 1,
/*41260*/         OPC_EmitInteger, MVT::i32, 14, 
/*41263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41266*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41277*/       /*Scope*/ 29, /*->41307*/
/*41278*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*41280*/         OPC_MoveParent,
/*41281*/         OPC_CheckType, MVT::i32,
/*41283*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41285*/         OPC_EmitConvertToTarget, 1,
/*41287*/         OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*41290*/         OPC_EmitInteger, MVT::i32, 14, 
/*41293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41296*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*41307*/       /*Scope*/ 87, /*->41395*/
/*41308*/         OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*41310*/         OPC_MoveParent,
/*41311*/         OPC_CheckType, MVT::i32,
/*41313*/         OPC_Scope, 39, /*->41354*/ // 2 children in Scope
/*41315*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*41317*/           OPC_EmitConvertToTarget, 1,
/*41319*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41322*/           OPC_EmitInteger, MVT::i32, 14, 
/*41325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41328*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41337*/           OPC_EmitInteger, MVT::i32, 14, 
/*41340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41343*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41354*/         /*Scope*/ 39, /*->41394*/
/*41355*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41357*/           OPC_EmitConvertToTarget, 1,
/*41359*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41362*/           OPC_EmitInteger, MVT::i32, 14, 
/*41365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41368*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41377*/           OPC_EmitInteger, MVT::i32, 14, 
/*41380*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41383*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41394*/         0, /*End of Scope*/
/*41395*/       0, /*End of Scope*/
/*41396*/     /*Scope*/ 59, /*->41456*/
/*41397*/       OPC_CheckType, MVT::i32,
/*41399*/       OPC_Scope, 19, /*->41420*/ // 2 children in Scope
/*41401*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41403*/         OPC_EmitInteger, MVT::i32, 14, 
/*41406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41409*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41420*/       /*Scope*/ 34, /*->41455*/
/*41421*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41423*/         OPC_EmitInteger, MVT::i32, 14, 
/*41426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41429*/         OPC_Scope, 11, /*->41442*/ // 2 children in Scope
/*41431*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41442*/         /*Scope*/ 11, /*->41454*/
/*41443*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41454*/         0, /*End of Scope*/
/*41455*/       0, /*End of Scope*/
/*41456*/     0, /*End of Scope*/
/*41457*/   /*SwitchOpcode*/ 75|128,2/*331*/, TARGET_VAL(ARMISD::SUBC),// ->41792
/*41461*/     OPC_RecordChild0, // #0 = $Rn
/*41462*/     OPC_Scope, 56|128,1/*184*/, /*->41649*/ // 5 children in Scope
/*41465*/       OPC_RecordChild1, // #1 = $shift
/*41466*/       OPC_Scope, 20|128,1/*148*/, /*->41617*/ // 2 children in Scope
/*41469*/         OPC_CheckType, MVT::i32,
/*41471*/         OPC_Scope, 94, /*->41567*/ // 2 children in Scope
/*41473*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41475*/           OPC_Scope, 22, /*->41499*/ // 4 children in Scope
/*41477*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41480*/             OPC_EmitInteger, MVT::i32, 14, 
/*41483*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41486*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41499*/           /*Scope*/ 22, /*->41522*/
/*41500*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41503*/             OPC_EmitInteger, MVT::i32, 14, 
/*41506*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41509*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41522*/           /*Scope*/ 21, /*->41544*/
/*41523*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41526*/             OPC_EmitInteger, MVT::i32, 14, 
/*41529*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41532*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41544*/           /*Scope*/ 21, /*->41566*/
/*41545*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41548*/             OPC_EmitInteger, MVT::i32, 14, 
/*41551*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41554*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41566*/           0, /*End of Scope*/
/*41567*/         /*Scope*/ 48, /*->41616*/
/*41568*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41570*/           OPC_Scope, 21, /*->41593*/ // 2 children in Scope
/*41572*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41575*/             OPC_EmitInteger, MVT::i32, 14, 
/*41578*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41581*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41593*/           /*Scope*/ 21, /*->41615*/
/*41594*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41597*/             OPC_EmitInteger, MVT::i32, 14, 
/*41600*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41603*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41615*/           0, /*End of Scope*/
/*41616*/         0, /*End of Scope*/
/*41617*/       /*Scope*/ 30, /*->41648*/
/*41618*/         OPC_MoveChild1,
/*41619*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41622*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41624*/         OPC_MoveParent,
/*41625*/         OPC_CheckType, MVT::i32,
/*41627*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41629*/         OPC_EmitConvertToTarget, 1,
/*41631*/         OPC_EmitInteger, MVT::i32, 14, 
/*41634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41637*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41648*/       0, /*End of Scope*/
/*41649*/     /*Scope*/ 31, /*->41681*/
/*41650*/       OPC_MoveChild0,
/*41651*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41654*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41656*/       OPC_MoveParent,
/*41657*/       OPC_RecordChild1, // #1 = $Rn
/*41658*/       OPC_CheckType, MVT::i32,
/*41660*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41662*/       OPC_EmitConvertToTarget, 0,
/*41664*/       OPC_EmitInteger, MVT::i32, 14, 
/*41667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41670*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41681*/     /*Scope*/ 31, /*->41713*/
/*41682*/       OPC_RecordChild1, // #1 = $imm
/*41683*/       OPC_MoveChild1,
/*41684*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41687*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*41689*/       OPC_MoveParent,
/*41690*/       OPC_CheckType, MVT::i32,
/*41692*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41694*/       OPC_EmitConvertToTarget, 1,
/*41696*/       OPC_EmitInteger, MVT::i32, 14, 
/*41699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41702*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41713*/     /*Scope*/ 31, /*->41745*/
/*41714*/       OPC_MoveChild0,
/*41715*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41718*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*41720*/       OPC_MoveParent,
/*41721*/       OPC_RecordChild1, // #1 = $Rn
/*41722*/       OPC_CheckType, MVT::i32,
/*41724*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41726*/       OPC_EmitConvertToTarget, 0,
/*41728*/       OPC_EmitInteger, MVT::i32, 14, 
/*41731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41734*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41745*/     /*Scope*/ 45, /*->41791*/
/*41746*/       OPC_RecordChild1, // #1 = $Rm
/*41747*/       OPC_CheckType, MVT::i32,
/*41749*/       OPC_Scope, 19, /*->41770*/ // 2 children in Scope
/*41751*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41753*/         OPC_EmitInteger, MVT::i32, 14, 
/*41756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41759*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41770*/       /*Scope*/ 19, /*->41790*/
/*41771*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41773*/         OPC_EmitInteger, MVT::i32, 14, 
/*41776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41779*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41790*/       0, /*End of Scope*/
/*41791*/     0, /*End of Scope*/
/*41792*/   /*SwitchOpcode*/ 76|128,3/*460*/, TARGET_VAL(ARMISD::ADDE),// ->42256
/*41796*/     OPC_RecordChild0, // #0 = $Rn
/*41797*/     OPC_RecordChild1, // #1 = $shift
/*41798*/     OPC_Scope, 100, /*->41900*/ // 3 children in Scope
/*41800*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41801*/       OPC_CheckType, MVT::i32,
/*41803*/       OPC_Scope, 63, /*->41868*/ // 2 children in Scope
/*41805*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41807*/         OPC_Scope, 29, /*->41838*/ // 2 children in Scope
/*41809*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*41812*/           OPC_EmitInteger, MVT::i32, 14, 
/*41815*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41821*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41824*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*41838*/         /*Scope*/ 28, /*->41867*/
/*41839*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*41842*/           OPC_EmitInteger, MVT::i32, 14, 
/*41845*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41851*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41854*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41867*/         0, /*End of Scope*/
/*41868*/       /*Scope*/ 30, /*->41899*/
/*41869*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41871*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*41874*/         OPC_EmitInteger, MVT::i32, 14, 
/*41877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41883*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41886*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41899*/       0, /*End of Scope*/
/*41900*/     /*Scope*/ 37|128,2/*293*/, /*->42195*/
/*41902*/       OPC_MoveChild1,
/*41903*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41906*/       OPC_Scope, 37, /*->41945*/ // 6 children in Scope
/*41908*/         OPC_CheckPredicate, 77, // Predicate_imm0_255_not
/*41910*/         OPC_MoveParent,
/*41911*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41912*/         OPC_CheckType, MVT::i32,
/*41914*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41916*/         OPC_EmitConvertToTarget, 1,
/*41918*/         OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*41921*/         OPC_EmitInteger, MVT::i32, 14, 
/*41924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41930*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41933*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*41945*/       /*Scope*/ 34, /*->41980*/
/*41946*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41948*/         OPC_MoveParent,
/*41949*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41950*/         OPC_CheckType, MVT::i32,
/*41952*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41954*/         OPC_EmitConvertToTarget, 1,
/*41956*/         OPC_EmitInteger, MVT::i32, 14, 
/*41959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41965*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41968*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41980*/       /*Scope*/ 37, /*->42018*/
/*41981*/         OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*41983*/         OPC_MoveParent,
/*41984*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41985*/         OPC_CheckType, MVT::i32,
/*41987*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41989*/         OPC_EmitConvertToTarget, 1,
/*41991*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41994*/         OPC_EmitInteger, MVT::i32, 14, 
/*41997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42003*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42006*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*42018*/       /*Scope*/ 34, /*->42053*/
/*42019*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*42021*/         OPC_MoveParent,
/*42022*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42023*/         OPC_CheckType, MVT::i32,
/*42025*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42027*/         OPC_EmitConvertToTarget, 1,
/*42029*/         OPC_EmitInteger, MVT::i32, 14, 
/*42032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42038*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42041*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42053*/       /*Scope*/ 37, /*->42091*/
/*42054*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*42056*/         OPC_MoveParent,
/*42057*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42058*/         OPC_CheckType, MVT::i32,
/*42060*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42062*/         OPC_EmitConvertToTarget, 1,
/*42064*/         OPC_EmitNodeXForm, 1, 3, // t2_so_imm_not_XFORM
/*42067*/         OPC_EmitInteger, MVT::i32, 14, 
/*42070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42076*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42079*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*42091*/       /*Scope*/ 102, /*->42194*/
/*42092*/         OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*42094*/         OPC_MoveParent,
/*42095*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42096*/         OPC_CheckType, MVT::i32,
/*42098*/         OPC_Scope, 46, /*->42146*/ // 2 children in Scope
/*42100*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*42102*/           OPC_EmitConvertToTarget, 1,
/*42104*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42107*/           OPC_EmitInteger, MVT::i32, 14, 
/*42110*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42113*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*42122*/           OPC_EmitInteger, MVT::i32, 14, 
/*42125*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42128*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42131*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42134*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*42146*/         /*Scope*/ 46, /*->42193*/
/*42147*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42149*/           OPC_EmitConvertToTarget, 1,
/*42151*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42154*/           OPC_EmitInteger, MVT::i32, 14, 
/*42157*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42160*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*42169*/           OPC_EmitInteger, MVT::i32, 14, 
/*42172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42175*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42178*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42181*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*42193*/         0, /*End of Scope*/
/*42194*/       0, /*End of Scope*/
/*42195*/     /*Scope*/ 59, /*->42255*/
/*42196*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42197*/       OPC_CheckType, MVT::i32,
/*42199*/       OPC_Scope, 26, /*->42227*/ // 2 children in Scope
/*42201*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42203*/         OPC_EmitInteger, MVT::i32, 14, 
/*42206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42212*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42215*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42227*/       /*Scope*/ 26, /*->42254*/
/*42228*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42230*/         OPC_EmitInteger, MVT::i32, 14, 
/*42233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42239*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42242*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42254*/       0, /*End of Scope*/
/*42255*/     0, /*End of Scope*/
/*42256*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ARMISD::SUBE),// ->42611
/*42260*/     OPC_RecordChild0, // #0 = $Rn
/*42261*/     OPC_Scope, 75|128,1/*203*/, /*->42467*/ // 3 children in Scope
/*42264*/       OPC_RecordChild1, // #1 = $shift
/*42265*/       OPC_Scope, 31|128,1/*159*/, /*->42427*/ // 2 children in Scope
/*42268*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42269*/         OPC_CheckType, MVT::i32,
/*42271*/         OPC_Scope, 122, /*->42395*/ // 2 children in Scope
/*42273*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42275*/           OPC_Scope, 29, /*->42306*/ // 4 children in Scope
/*42277*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42280*/             OPC_EmitInteger, MVT::i32, 14, 
/*42283*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42286*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42289*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42292*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42306*/           /*Scope*/ 29, /*->42336*/
/*42307*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*42310*/             OPC_EmitInteger, MVT::i32, 14, 
/*42313*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42316*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42319*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42322*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42336*/           /*Scope*/ 28, /*->42365*/
/*42337*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42340*/             OPC_EmitInteger, MVT::i32, 14, 
/*42343*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42346*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42349*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42352*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42365*/           /*Scope*/ 28, /*->42394*/
/*42366*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*42369*/             OPC_EmitInteger, MVT::i32, 14, 
/*42372*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42375*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42378*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42381*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42394*/           0, /*End of Scope*/
/*42395*/         /*Scope*/ 30, /*->42426*/
/*42396*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42398*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*42401*/           OPC_EmitInteger, MVT::i32, 14, 
/*42404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42407*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42410*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42413*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42426*/         0, /*End of Scope*/
/*42427*/       /*Scope*/ 38, /*->42466*/
/*42428*/         OPC_MoveChild1,
/*42429*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42432*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42434*/         OPC_MoveParent,
/*42435*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42436*/         OPC_CheckType, MVT::i32,
/*42438*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42440*/         OPC_EmitConvertToTarget, 1,
/*42442*/         OPC_EmitInteger, MVT::i32, 14, 
/*42445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42451*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42454*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42466*/       0, /*End of Scope*/
/*42467*/     /*Scope*/ 39, /*->42507*/
/*42468*/       OPC_MoveChild0,
/*42469*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42472*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42474*/       OPC_MoveParent,
/*42475*/       OPC_RecordChild1, // #1 = $Rn
/*42476*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42477*/       OPC_CheckType, MVT::i32,
/*42479*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42481*/       OPC_EmitConvertToTarget, 0,
/*42483*/       OPC_EmitInteger, MVT::i32, 14, 
/*42486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42492*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42495*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42507*/     /*Scope*/ 102, /*->42610*/
/*42508*/       OPC_RecordChild1, // #1 = $imm
/*42509*/       OPC_Scope, 38, /*->42549*/ // 2 children in Scope
/*42511*/         OPC_MoveChild1,
/*42512*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42515*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*42517*/         OPC_MoveParent,
/*42518*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42519*/         OPC_CheckType, MVT::i32,
/*42521*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42523*/         OPC_EmitConvertToTarget, 1,
/*42525*/         OPC_EmitInteger, MVT::i32, 14, 
/*42528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42534*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42537*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42549*/       /*Scope*/ 59, /*->42609*/
/*42550*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42551*/         OPC_CheckType, MVT::i32,
/*42553*/         OPC_Scope, 26, /*->42581*/ // 2 children in Scope
/*42555*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42557*/           OPC_EmitInteger, MVT::i32, 14, 
/*42560*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42563*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42566*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42569*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42581*/         /*Scope*/ 26, /*->42608*/
/*42582*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42584*/           OPC_EmitInteger, MVT::i32, 14, 
/*42587*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42590*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42593*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42596*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42608*/         0, /*End of Scope*/
/*42609*/       0, /*End of Scope*/
/*42610*/     0, /*End of Scope*/
/*42611*/   /*SwitchOpcode*/ 12|128,2/*268*/, TARGET_VAL(ARMISD::CMP),// ->42883
/*42615*/     OPC_RecordChild0, // #0 = $Rn
/*42616*/     OPC_CheckChild0Type, MVT::i32,
/*42618*/     OPC_RecordChild1, // #1 = $shift
/*42619*/     OPC_Scope, 47, /*->42668*/ // 6 children in Scope
/*42621*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42623*/       OPC_Scope, 21, /*->42646*/ // 2 children in Scope
/*42625*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42628*/         OPC_EmitInteger, MVT::i32, 14, 
/*42631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42634*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42646*/       /*Scope*/ 20, /*->42667*/
/*42647*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42650*/         OPC_EmitInteger, MVT::i32, 14, 
/*42653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42656*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42667*/       0, /*End of Scope*/
/*42668*/     /*Scope*/ 22, /*->42691*/
/*42669*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42671*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42674*/       OPC_EmitInteger, MVT::i32, 14, 
/*42677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42680*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42691*/     /*Scope*/ 4|128,1/*132*/, /*->42825*/
/*42693*/       OPC_MoveChild1,
/*42694*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42697*/       OPC_Scope, 23, /*->42722*/ // 5 children in Scope
/*42699*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42701*/         OPC_MoveParent,
/*42702*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42704*/         OPC_EmitConvertToTarget, 1,
/*42706*/         OPC_EmitInteger, MVT::i32, 14, 
/*42709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42712*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42722*/       /*Scope*/ 26, /*->42749*/
/*42723*/         OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*42725*/         OPC_MoveParent,
/*42726*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42728*/         OPC_EmitConvertToTarget, 1,
/*42730*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*42733*/         OPC_EmitInteger, MVT::i32, 14, 
/*42736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42739*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*42749*/       /*Scope*/ 23, /*->42773*/
/*42750*/         OPC_CheckPredicate, 49, // Predicate_imm0_255
/*42752*/         OPC_MoveParent,
/*42753*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42755*/         OPC_EmitConvertToTarget, 1,
/*42757*/         OPC_EmitInteger, MVT::i32, 14, 
/*42760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42763*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*42773*/       /*Scope*/ 23, /*->42797*/
/*42774*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*42776*/         OPC_MoveParent,
/*42777*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42779*/         OPC_EmitConvertToTarget, 1,
/*42781*/         OPC_EmitInteger, MVT::i32, 14, 
/*42784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42787*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42797*/       /*Scope*/ 26, /*->42824*/
/*42798*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*42800*/         OPC_MoveParent,
/*42801*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42803*/         OPC_EmitConvertToTarget, 1,
/*42805*/         OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*42808*/         OPC_EmitInteger, MVT::i32, 14, 
/*42811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42814*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*42824*/       0, /*End of Scope*/
/*42825*/     /*Scope*/ 18, /*->42844*/
/*42826*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42828*/       OPC_EmitInteger, MVT::i32, 14, 
/*42831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42834*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42844*/     /*Scope*/ 18, /*->42863*/
/*42845*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42847*/       OPC_EmitInteger, MVT::i32, 14, 
/*42850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42853*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42863*/     /*Scope*/ 18, /*->42882*/
/*42864*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42866*/       OPC_EmitInteger, MVT::i32, 14, 
/*42869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42872*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42882*/     0, /*End of Scope*/
/*42883*/   /*SwitchOpcode*/ 70, TARGET_VAL(ARMISD::CMN),// ->42956
/*42886*/     OPC_RecordChild0, // #0 = $Rn
/*42887*/     OPC_CheckChild0Type, MVT::i32,
/*42889*/     OPC_Scope, 35, /*->42926*/ // 2 children in Scope
/*42891*/       OPC_MoveChild1,
/*42892*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*42895*/       OPC_CheckChild0Integer, 0, 
/*42897*/       OPC_RecordChild1, // #1 = $imm
/*42898*/       OPC_MoveChild1,
/*42899*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42902*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*42904*/       OPC_MoveParent,
/*42905*/       OPC_MoveParent,
/*42906*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42908*/       OPC_EmitConvertToTarget, 1,
/*42910*/       OPC_EmitInteger, MVT::i32, 14, 
/*42913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42916*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42926*/     /*Scope*/ 28, /*->42955*/
/*42927*/       OPC_RecordChild1, // #1 = $imm
/*42928*/       OPC_MoveChild1,
/*42929*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42932*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42934*/       OPC_MoveParent,
/*42935*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42937*/       OPC_EmitConvertToTarget, 1,
/*42939*/       OPC_EmitInteger, MVT::i32, 14, 
/*42942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42945*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42955*/     0, /*End of Scope*/
/*42956*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::SHL),// ->43144
/*42960*/     OPC_Scope, 56, /*->43018*/ // 2 children in Scope
/*42962*/       OPC_RecordNode, // #0 = $src
/*42963*/       OPC_CheckType, MVT::i32,
/*42965*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42967*/       OPC_Scope, 24, /*->42993*/ // 2 children in Scope
/*42969*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*42972*/         OPC_EmitInteger, MVT::i32, 14, 
/*42975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42981*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*42993*/       /*Scope*/ 23, /*->43017*/
/*42994*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*42997*/         OPC_EmitInteger, MVT::i32, 14, 
/*43000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43006*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*43017*/       0, /*End of Scope*/
/*43018*/     /*Scope*/ 124, /*->43143*/
/*43019*/       OPC_RecordChild0, // #0 = $Rm
/*43020*/       OPC_RecordChild1, // #1 = $imm
/*43021*/       OPC_Scope, 66, /*->43089*/ // 2 children in Scope
/*43023*/         OPC_MoveChild1,
/*43024*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43027*/         OPC_CheckType, MVT::i32,
/*43029*/         OPC_Scope, 29, /*->43060*/ // 2 children in Scope
/*43031*/           OPC_CheckPredicate, 51, // Predicate_imm0_31
/*43033*/           OPC_MoveParent,
/*43034*/           OPC_CheckType, MVT::i32,
/*43036*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43038*/           OPC_EmitConvertToTarget, 1,
/*43040*/           OPC_EmitInteger, MVT::i32, 14, 
/*43043*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43046*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43049*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*43060*/         /*Scope*/ 27, /*->43088*/
/*43061*/           OPC_MoveParent,
/*43062*/           OPC_CheckType, MVT::i32,
/*43064*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43066*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43069*/           OPC_EmitConvertToTarget, 1,
/*43071*/           OPC_EmitInteger, MVT::i32, 14, 
/*43074*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43077*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*43088*/         0, /*End of Scope*/
/*43089*/       /*Scope*/ 52, /*->43142*/
/*43090*/         OPC_CheckChild1Type, MVT::i32,
/*43092*/         OPC_CheckType, MVT::i32,
/*43094*/         OPC_Scope, 22, /*->43118*/ // 2 children in Scope
/*43096*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43098*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43101*/           OPC_EmitInteger, MVT::i32, 14, 
/*43104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43107*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*43118*/         /*Scope*/ 22, /*->43141*/
/*43119*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43121*/           OPC_EmitInteger, MVT::i32, 14, 
/*43124*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43130*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43141*/         0, /*End of Scope*/
/*43142*/       0, /*End of Scope*/
/*43143*/     0, /*End of Scope*/
/*43144*/   /*SwitchOpcode*/ 117|128,106/*13685*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->56833
/*43148*/     OPC_Scope, 70, /*->43220*/ // 99 children in Scope
/*43150*/       OPC_CheckChild0Integer, 16|128,5/*656*/, 
/*43153*/       OPC_RecordChild1, // #0 = $a
/*43154*/       OPC_RecordChild2, // #1 = $pos
/*43155*/       OPC_MoveChild2,
/*43156*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43159*/       OPC_CheckPredicate, 78, // Predicate_imm1_32
/*43161*/       OPC_MoveParent,
/*43162*/       OPC_Scope, 27, /*->43191*/ // 2 children in Scope
/*43164*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*43166*/         OPC_EmitConvertToTarget, 1,
/*43168*/         OPC_EmitNodeXForm, 13, 2, // imm1_32_XFORM
/*43171*/         OPC_EmitInteger, MVT::i32, 0, 
/*43174*/         OPC_EmitInteger, MVT::i32, 14, 
/*43177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43180*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 656:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPRnopc:i32:$a, 0:i32)
/*43191*/       /*Scope*/ 27, /*->43219*/
/*43192*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43194*/         OPC_EmitConvertToTarget, 1,
/*43196*/         OPC_EmitNodeXForm, 13, 2, // imm1_32_XFORM
/*43199*/         OPC_EmitInteger, MVT::i32, 0, 
/*43202*/         OPC_EmitInteger, MVT::i32, 14, 
/*43205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43208*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 656:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (t2SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPR:i32:$a, 0:i32)
/*43219*/       0, /*End of Scope*/
/*43220*/     /*Scope*/ 64, /*->43285*/
/*43221*/       OPC_CheckChild0Integer, 26|128,5/*666*/, 
/*43224*/       OPC_RecordChild1, // #0 = $a
/*43225*/       OPC_RecordChild2, // #1 = $pos
/*43226*/       OPC_MoveChild2,
/*43227*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43230*/       OPC_CheckPredicate, 51, // Predicate_imm0_31
/*43232*/       OPC_MoveParent,
/*43233*/       OPC_Scope, 24, /*->43259*/ // 2 children in Scope
/*43235*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*43237*/         OPC_EmitConvertToTarget, 1,
/*43239*/         OPC_EmitInteger, MVT::i32, 0, 
/*43242*/         OPC_EmitInteger, MVT::i32, 14, 
/*43245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 666:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPRnopc:i32:$a, 0:i32)
/*43259*/       /*Scope*/ 24, /*->43284*/
/*43260*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43262*/         OPC_EmitConvertToTarget, 1,
/*43264*/         OPC_EmitInteger, MVT::i32, 0, 
/*43267*/         OPC_EmitInteger, MVT::i32, 14, 
/*43270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43273*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 666:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (t2USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPR:i32:$a, 0:i32)
/*43284*/       0, /*End of Scope*/
/*43285*/     /*Scope*/ 45, /*->43331*/
/*43286*/       OPC_CheckChild0Integer, 11|128,5/*651*/, 
/*43289*/       OPC_RecordChild1, // #0 = $Rm
/*43290*/       OPC_RecordChild2, // #1 = $Rn
/*43291*/       OPC_Scope, 18, /*->43311*/ // 2 children in Scope
/*43293*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43295*/         OPC_EmitInteger, MVT::i32, 14, 
/*43298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43301*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QADD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 651:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43311*/       /*Scope*/ 18, /*->43330*/
/*43312*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*43314*/         OPC_EmitInteger, MVT::i32, 14, 
/*43317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43320*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QADD), 0,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 651:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43330*/       0, /*End of Scope*/
/*43331*/     /*Scope*/ 45, /*->43377*/
/*43332*/       OPC_CheckChild0Integer, 12|128,5/*652*/, 
/*43335*/       OPC_RecordChild1, // #0 = $Rm
/*43336*/       OPC_RecordChild2, // #1 = $Rn
/*43337*/       OPC_Scope, 18, /*->43357*/ // 2 children in Scope
/*43339*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43341*/         OPC_EmitInteger, MVT::i32, 14, 
/*43344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43347*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QSUB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 652:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43357*/       /*Scope*/ 18, /*->43376*/
/*43358*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*43360*/         OPC_EmitInteger, MVT::i32, 14, 
/*43363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43366*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QSUB), 0,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 652:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43376*/       0, /*End of Scope*/
/*43377*/     /*Scope*/ 29, /*->43407*/
/*43378*/       OPC_CheckChild0Integer, 116|128,3/*500*/, 
/*43381*/       OPC_RecordChild1, // #0 = $Rn
/*43382*/       OPC_RecordChild2, // #1 = $Rm
/*43383*/       OPC_Scope, 10, /*->43395*/ // 2 children in Scope
/*43385*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43387*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 500:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43395*/       /*Scope*/ 10, /*->43406*/
/*43396*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43398*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 500:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43406*/       0, /*End of Scope*/
/*43407*/     /*Scope*/ 29, /*->43437*/
/*43408*/       OPC_CheckChild0Integer, 117|128,3/*501*/, 
/*43411*/       OPC_RecordChild1, // #0 = $Rn
/*43412*/       OPC_RecordChild2, // #1 = $Rm
/*43413*/       OPC_Scope, 10, /*->43425*/ // 2 children in Scope
/*43415*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43417*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 501:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43425*/       /*Scope*/ 10, /*->43436*/
/*43426*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43428*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 501:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43436*/       0, /*End of Scope*/
/*43437*/     /*Scope*/ 29, /*->43467*/
/*43438*/       OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*43441*/       OPC_RecordChild1, // #0 = $Rn
/*43442*/       OPC_RecordChild2, // #1 = $Rm
/*43443*/       OPC_Scope, 10, /*->43455*/ // 2 children in Scope
/*43445*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43447*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 504:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43455*/       /*Scope*/ 10, /*->43466*/
/*43456*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43458*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 504:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43466*/       0, /*End of Scope*/
/*43467*/     /*Scope*/ 29, /*->43497*/
/*43468*/       OPC_CheckChild0Integer, 118|128,3/*502*/, 
/*43471*/       OPC_RecordChild1, // #0 = $Rn
/*43472*/       OPC_RecordChild2, // #1 = $Rm
/*43473*/       OPC_Scope, 10, /*->43485*/ // 2 children in Scope
/*43475*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43477*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 502:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43485*/       /*Scope*/ 10, /*->43496*/
/*43486*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43488*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 502:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43496*/       0, /*End of Scope*/
/*43497*/     /*Scope*/ 29, /*->43527*/
/*43498*/       OPC_CheckChild0Integer, 121|128,3/*505*/, 
/*43501*/       OPC_RecordChild1, // #0 = $Rn
/*43502*/       OPC_RecordChild2, // #1 = $Rm
/*43503*/       OPC_Scope, 10, /*->43515*/ // 2 children in Scope
/*43505*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43507*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 505:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43515*/       /*Scope*/ 10, /*->43526*/
/*43516*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43518*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 505:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43526*/       0, /*End of Scope*/
/*43527*/     /*Scope*/ 29, /*->43557*/
/*43528*/       OPC_CheckChild0Integer, 119|128,3/*503*/, 
/*43531*/       OPC_RecordChild1, // #0 = $Rn
/*43532*/       OPC_RecordChild2, // #1 = $Rm
/*43533*/       OPC_Scope, 10, /*->43545*/ // 2 children in Scope
/*43535*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43537*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 503:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43545*/       /*Scope*/ 10, /*->43556*/
/*43546*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43548*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 503:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43556*/       0, /*End of Scope*/
/*43557*/     /*Scope*/ 19, /*->43577*/
/*43558*/       OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*43561*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*43563*/       OPC_EmitInteger, MVT::i32, 14, 
/*43566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43569*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMRS), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 509:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*43577*/     /*Scope*/ 59, /*->43637*/
/*43578*/       OPC_CheckChild0Integer, 21|128,4/*533*/, 
/*43581*/       OPC_RecordChild1, // #0 = $Rn
/*43582*/       OPC_EmitInteger, MVT::i64, 0, 
/*43585*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*43588*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*43596*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43599*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*43608*/       OPC_EmitNode1, TARGET_VAL(ARM::SHA1H), 0,
                    MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*43615*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43618*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*43626*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*43629*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 533:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*43637*/     /*Scope*/ 46, /*->43684*/
/*43638*/       OPC_CheckChild0Integer, 27|128,5/*667*/, 
/*43641*/       OPC_RecordChild1, // #0 = $Dm
/*43642*/       OPC_Scope, 19, /*->43663*/ // 2 children in Scope
/*43644*/         OPC_CheckChild1Type, MVT::f64,
/*43646*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*43648*/         OPC_EmitInteger, MVT::i32, 14, 
/*43651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43654*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 667:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43663*/       /*Scope*/ 19, /*->43683*/
/*43664*/         OPC_CheckChild1Type, MVT::f32,
/*43666*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*43668*/         OPC_EmitInteger, MVT::i32, 14, 
/*43671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43674*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 667:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43683*/       0, /*End of Scope*/
/*43684*/     /*Scope*/ 46, /*->43731*/
/*43685*/       OPC_CheckChild0Integer, 28|128,5/*668*/, 
/*43688*/       OPC_RecordChild1, // #0 = $Dm
/*43689*/       OPC_Scope, 19, /*->43710*/ // 2 children in Scope
/*43691*/         OPC_CheckChild1Type, MVT::f64,
/*43693*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*43695*/         OPC_EmitInteger, MVT::i32, 14, 
/*43698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43701*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 668:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43710*/       /*Scope*/ 19, /*->43730*/
/*43711*/         OPC_CheckChild1Type, MVT::f32,
/*43713*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*43715*/         OPC_EmitInteger, MVT::i32, 14, 
/*43718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43721*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 668:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*43730*/       0, /*End of Scope*/
/*43731*/     /*Scope*/ 58|128,16/*2106*/, /*->45839*/
/*43733*/       OPC_CheckChild0Integer, 82|128,4/*594*/, 
/*43736*/       OPC_Scope, 17|128,2/*273*/, /*->44012*/ // 15 children in Scope
/*43739*/         OPC_RecordChild1, // #0 = $src1
/*43740*/         OPC_Scope, 105, /*->43847*/ // 4 children in Scope
/*43742*/           OPC_CheckChild1Type, MVT::v4i16,
/*43744*/           OPC_MoveChild2,
/*43745*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43748*/           OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*43751*/           OPC_Scope, 46, /*->43799*/ // 2 children in Scope
/*43753*/             OPC_RecordChild1, // #1 = $Vn
/*43754*/             OPC_CheckChild1Type, MVT::v4i16,
/*43756*/             OPC_MoveChild2,
/*43757*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43760*/             OPC_RecordChild0, // #2 = $Vm
/*43761*/             OPC_CheckChild0Type, MVT::v4i16,
/*43763*/             OPC_RecordChild1, // #3 = $lane
/*43764*/             OPC_MoveChild1,
/*43765*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43768*/             OPC_MoveParent,
/*43769*/             OPC_CheckType, MVT::v4i16,
/*43771*/             OPC_MoveParent,
/*43772*/             OPC_CheckType, MVT::v4i16,
/*43774*/             OPC_MoveParent,
/*43775*/             OPC_CheckType, MVT::v4i16,
/*43777*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43779*/             OPC_EmitConvertToTarget, 3,
/*43781*/             OPC_EmitInteger, MVT::i32, 14, 
/*43784*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43787*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 594:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 602:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43799*/           /*Scope*/ 46, /*->43846*/
/*43800*/             OPC_MoveChild1,
/*43801*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43804*/             OPC_RecordChild0, // #1 = $Vm
/*43805*/             OPC_CheckChild0Type, MVT::v4i16,
/*43807*/             OPC_RecordChild1, // #2 = $lane
/*43808*/             OPC_MoveChild1,
/*43809*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43812*/             OPC_MoveParent,
/*43813*/             OPC_CheckType, MVT::v4i16,
/*43815*/             OPC_MoveParent,
/*43816*/             OPC_RecordChild2, // #3 = $Vn
/*43817*/             OPC_CheckChild2Type, MVT::v4i16,
/*43819*/             OPC_CheckType, MVT::v4i16,
/*43821*/             OPC_MoveParent,
/*43822*/             OPC_CheckType, MVT::v4i16,
/*43824*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43826*/             OPC_EmitConvertToTarget, 2,
/*43828*/             OPC_EmitInteger, MVT::i32, 14, 
/*43831*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43834*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 594:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 602:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43846*/           0, /*End of Scope*/
/*43847*/         /*Scope*/ 55, /*->43903*/
/*43848*/           OPC_CheckChild1Type, MVT::v2i32,
/*43850*/           OPC_MoveChild2,
/*43851*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43854*/           OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*43857*/           OPC_RecordChild1, // #1 = $Vn
/*43858*/           OPC_CheckChild1Type, MVT::v2i32,
/*43860*/           OPC_MoveChild2,
/*43861*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43864*/           OPC_RecordChild0, // #2 = $Vm
/*43865*/           OPC_CheckChild0Type, MVT::v2i32,
/*43867*/           OPC_RecordChild1, // #3 = $lane
/*43868*/           OPC_MoveChild1,
/*43869*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43872*/           OPC_MoveParent,
/*43873*/           OPC_CheckType, MVT::v2i32,
/*43875*/           OPC_MoveParent,
/*43876*/           OPC_CheckType, MVT::v2i32,
/*43878*/           OPC_MoveParent,
/*43879*/           OPC_CheckType, MVT::v2i32,
/*43881*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43883*/           OPC_EmitConvertToTarget, 3,
/*43885*/           OPC_EmitInteger, MVT::i32, 14, 
/*43888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43891*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 594:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 602:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43903*/         /*Scope*/ 53, /*->43957*/
/*43904*/           OPC_CheckChild1Type, MVT::v4i32,
/*43906*/           OPC_MoveChild2,
/*43907*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43910*/           OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*43913*/           OPC_RecordChild1, // #1 = $Vn
/*43914*/           OPC_CheckChild1Type, MVT::v4i16,
/*43916*/           OPC_MoveChild2,
/*43917*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43920*/           OPC_RecordChild0, // #2 = $Vm
/*43921*/           OPC_CheckChild0Type, MVT::v4i16,
/*43923*/           OPC_RecordChild1, // #3 = $lane
/*43924*/           OPC_MoveChild1,
/*43925*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43928*/           OPC_MoveParent,
/*43929*/           OPC_CheckType, MVT::v4i16,
/*43931*/           OPC_MoveParent,
/*43932*/           OPC_CheckType, MVT::v4i32,
/*43934*/           OPC_MoveParent,
/*43935*/           OPC_CheckType, MVT::v4i32,
/*43937*/           OPC_EmitConvertToTarget, 3,
/*43939*/           OPC_EmitInteger, MVT::i32, 14, 
/*43942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43945*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 594:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 597:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43957*/         /*Scope*/ 53, /*->44011*/
/*43958*/           OPC_CheckChild1Type, MVT::v2i64,
/*43960*/           OPC_MoveChild2,
/*43961*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43964*/           OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*43967*/           OPC_RecordChild1, // #1 = $Vn
/*43968*/           OPC_CheckChild1Type, MVT::v2i32,
/*43970*/           OPC_MoveChild2,
/*43971*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43974*/           OPC_RecordChild0, // #2 = $Vm
/*43975*/           OPC_CheckChild0Type, MVT::v2i32,
/*43977*/           OPC_RecordChild1, // #3 = $lane
/*43978*/           OPC_MoveChild1,
/*43979*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43982*/           OPC_MoveParent,
/*43983*/           OPC_CheckType, MVT::v2i32,
/*43985*/           OPC_MoveParent,
/*43986*/           OPC_CheckType, MVT::v2i64,
/*43988*/           OPC_MoveParent,
/*43989*/           OPC_CheckType, MVT::v2i64,
/*43991*/           OPC_EmitConvertToTarget, 3,
/*43993*/           OPC_EmitInteger, MVT::i32, 14, 
/*43996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43999*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 594:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 597:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44011*/         0, /*End of Scope*/
/*44012*/       /*Scope*/ 109, /*->44122*/
/*44013*/         OPC_MoveChild1,
/*44014*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44017*/         OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*44020*/         OPC_Scope, 49, /*->44071*/ // 2 children in Scope
/*44022*/           OPC_RecordChild1, // #0 = $Vn
/*44023*/           OPC_CheckChild1Type, MVT::v4i16,
/*44025*/           OPC_MoveChild2,
/*44026*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44029*/           OPC_RecordChild0, // #1 = $Vm
/*44030*/           OPC_CheckChild0Type, MVT::v4i16,
/*44032*/           OPC_RecordChild1, // #2 = $lane
/*44033*/           OPC_MoveChild1,
/*44034*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44037*/           OPC_MoveParent,
/*44038*/           OPC_CheckType, MVT::v4i16,
/*44040*/           OPC_MoveParent,
/*44041*/           OPC_CheckType, MVT::v4i16,
/*44043*/           OPC_MoveParent,
/*44044*/           OPC_RecordChild2, // #3 = $src1
/*44045*/           OPC_CheckChild2Type, MVT::v4i16,
/*44047*/           OPC_CheckType, MVT::v4i16,
/*44049*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44051*/           OPC_EmitConvertToTarget, 2,
/*44053*/           OPC_EmitInteger, MVT::i32, 14, 
/*44056*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44059*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 594:iPTR, (intrinsic_wo_chain:v4i16 602:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44071*/         /*Scope*/ 49, /*->44121*/
/*44072*/           OPC_MoveChild1,
/*44073*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44076*/           OPC_RecordChild0, // #0 = $Vm
/*44077*/           OPC_CheckChild0Type, MVT::v4i16,
/*44079*/           OPC_RecordChild1, // #1 = $lane
/*44080*/           OPC_MoveChild1,
/*44081*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44084*/           OPC_MoveParent,
/*44085*/           OPC_CheckType, MVT::v4i16,
/*44087*/           OPC_MoveParent,
/*44088*/           OPC_RecordChild2, // #2 = $Vn
/*44089*/           OPC_CheckChild2Type, MVT::v4i16,
/*44091*/           OPC_CheckType, MVT::v4i16,
/*44093*/           OPC_MoveParent,
/*44094*/           OPC_RecordChild2, // #3 = $src1
/*44095*/           OPC_CheckChild2Type, MVT::v4i16,
/*44097*/           OPC_CheckType, MVT::v4i16,
/*44099*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44101*/           OPC_EmitConvertToTarget, 1,
/*44103*/           OPC_EmitInteger, MVT::i32, 14, 
/*44106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44109*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 594:iPTR, (intrinsic_wo_chain:v4i16 602:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44121*/         0, /*End of Scope*/
/*44122*/       /*Scope*/ 56, /*->44179*/
/*44123*/         OPC_RecordChild1, // #0 = $src1
/*44124*/         OPC_CheckChild1Type, MVT::v2i32,
/*44126*/         OPC_MoveChild2,
/*44127*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44130*/         OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*44133*/         OPC_MoveChild1,
/*44134*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44137*/         OPC_RecordChild0, // #1 = $Vm
/*44138*/         OPC_CheckChild0Type, MVT::v2i32,
/*44140*/         OPC_RecordChild1, // #2 = $lane
/*44141*/         OPC_MoveChild1,
/*44142*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44145*/         OPC_MoveParent,
/*44146*/         OPC_CheckType, MVT::v2i32,
/*44148*/         OPC_MoveParent,
/*44149*/         OPC_RecordChild2, // #3 = $Vn
/*44150*/         OPC_CheckChild2Type, MVT::v2i32,
/*44152*/         OPC_CheckType, MVT::v2i32,
/*44154*/         OPC_MoveParent,
/*44155*/         OPC_CheckType, MVT::v2i32,
/*44157*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44159*/         OPC_EmitConvertToTarget, 2,
/*44161*/         OPC_EmitInteger, MVT::i32, 14, 
/*44164*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44167*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i32 594:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 602:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44179*/       /*Scope*/ 109, /*->44289*/
/*44180*/         OPC_MoveChild1,
/*44181*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44184*/         OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*44187*/         OPC_Scope, 49, /*->44238*/ // 2 children in Scope
/*44189*/           OPC_RecordChild1, // #0 = $Vn
/*44190*/           OPC_CheckChild1Type, MVT::v2i32,
/*44192*/           OPC_MoveChild2,
/*44193*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44196*/           OPC_RecordChild0, // #1 = $Vm
/*44197*/           OPC_CheckChild0Type, MVT::v2i32,
/*44199*/           OPC_RecordChild1, // #2 = $lane
/*44200*/           OPC_MoveChild1,
/*44201*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44204*/           OPC_MoveParent,
/*44205*/           OPC_CheckType, MVT::v2i32,
/*44207*/           OPC_MoveParent,
/*44208*/           OPC_CheckType, MVT::v2i32,
/*44210*/           OPC_MoveParent,
/*44211*/           OPC_RecordChild2, // #3 = $src1
/*44212*/           OPC_CheckChild2Type, MVT::v2i32,
/*44214*/           OPC_CheckType, MVT::v2i32,
/*44216*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44218*/           OPC_EmitConvertToTarget, 2,
/*44220*/           OPC_EmitInteger, MVT::i32, 14, 
/*44223*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44226*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 594:iPTR, (intrinsic_wo_chain:v2i32 602:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44238*/         /*Scope*/ 49, /*->44288*/
/*44239*/           OPC_MoveChild1,
/*44240*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44243*/           OPC_RecordChild0, // #0 = $Vm
/*44244*/           OPC_CheckChild0Type, MVT::v2i32,
/*44246*/           OPC_RecordChild1, // #1 = $lane
/*44247*/           OPC_MoveChild1,
/*44248*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44251*/           OPC_MoveParent,
/*44252*/           OPC_CheckType, MVT::v2i32,
/*44254*/           OPC_MoveParent,
/*44255*/           OPC_RecordChild2, // #2 = $Vn
/*44256*/           OPC_CheckChild2Type, MVT::v2i32,
/*44258*/           OPC_CheckType, MVT::v2i32,
/*44260*/           OPC_MoveParent,
/*44261*/           OPC_RecordChild2, // #3 = $src1
/*44262*/           OPC_CheckChild2Type, MVT::v2i32,
/*44264*/           OPC_CheckType, MVT::v2i32,
/*44266*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44268*/           OPC_EmitConvertToTarget, 1,
/*44270*/           OPC_EmitInteger, MVT::i32, 14, 
/*44273*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44276*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 594:iPTR, (intrinsic_wo_chain:v2i32 602:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44288*/         0, /*End of Scope*/
/*44289*/       /*Scope*/ 54, /*->44344*/
/*44290*/         OPC_RecordChild1, // #0 = $src1
/*44291*/         OPC_CheckChild1Type, MVT::v4i32,
/*44293*/         OPC_MoveChild2,
/*44294*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44297*/         OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*44300*/         OPC_MoveChild1,
/*44301*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44304*/         OPC_RecordChild0, // #1 = $Vm
/*44305*/         OPC_CheckChild0Type, MVT::v4i16,
/*44307*/         OPC_RecordChild1, // #2 = $lane
/*44308*/         OPC_MoveChild1,
/*44309*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44312*/         OPC_MoveParent,
/*44313*/         OPC_CheckType, MVT::v4i16,
/*44315*/         OPC_MoveParent,
/*44316*/         OPC_RecordChild2, // #3 = $Vn
/*44317*/         OPC_CheckChild2Type, MVT::v4i16,
/*44319*/         OPC_CheckType, MVT::v4i32,
/*44321*/         OPC_MoveParent,
/*44322*/         OPC_CheckType, MVT::v4i32,
/*44324*/         OPC_EmitConvertToTarget, 2,
/*44326*/         OPC_EmitInteger, MVT::i32, 14, 
/*44329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44332*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 594:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 597:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44344*/       /*Scope*/ 105, /*->44450*/
/*44345*/         OPC_MoveChild1,
/*44346*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44349*/         OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*44352*/         OPC_Scope, 47, /*->44401*/ // 2 children in Scope
/*44354*/           OPC_RecordChild1, // #0 = $Vn
/*44355*/           OPC_CheckChild1Type, MVT::v4i16,
/*44357*/           OPC_MoveChild2,
/*44358*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44361*/           OPC_RecordChild0, // #1 = $Vm
/*44362*/           OPC_CheckChild0Type, MVT::v4i16,
/*44364*/           OPC_RecordChild1, // #2 = $lane
/*44365*/           OPC_MoveChild1,
/*44366*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44369*/           OPC_MoveParent,
/*44370*/           OPC_CheckType, MVT::v4i16,
/*44372*/           OPC_MoveParent,
/*44373*/           OPC_CheckType, MVT::v4i32,
/*44375*/           OPC_MoveParent,
/*44376*/           OPC_RecordChild2, // #3 = $src1
/*44377*/           OPC_CheckChild2Type, MVT::v4i32,
/*44379*/           OPC_CheckType, MVT::v4i32,
/*44381*/           OPC_EmitConvertToTarget, 2,
/*44383*/           OPC_EmitInteger, MVT::i32, 14, 
/*44386*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44389*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 594:iPTR, (intrinsic_wo_chain:v4i32 597:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44401*/         /*Scope*/ 47, /*->44449*/
/*44402*/           OPC_MoveChild1,
/*44403*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44406*/           OPC_RecordChild0, // #0 = $Vm
/*44407*/           OPC_CheckChild0Type, MVT::v4i16,
/*44409*/           OPC_RecordChild1, // #1 = $lane
/*44410*/           OPC_MoveChild1,
/*44411*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44414*/           OPC_MoveParent,
/*44415*/           OPC_CheckType, MVT::v4i16,
/*44417*/           OPC_MoveParent,
/*44418*/           OPC_RecordChild2, // #2 = $Vn
/*44419*/           OPC_CheckChild2Type, MVT::v4i16,
/*44421*/           OPC_CheckType, MVT::v4i32,
/*44423*/           OPC_MoveParent,
/*44424*/           OPC_RecordChild2, // #3 = $src1
/*44425*/           OPC_CheckChild2Type, MVT::v4i32,
/*44427*/           OPC_CheckType, MVT::v4i32,
/*44429*/           OPC_EmitConvertToTarget, 1,
/*44431*/           OPC_EmitInteger, MVT::i32, 14, 
/*44434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44437*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 594:iPTR, (intrinsic_wo_chain:v4i32 597:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44449*/         0, /*End of Scope*/
/*44450*/       /*Scope*/ 54, /*->44505*/
/*44451*/         OPC_RecordChild1, // #0 = $src1
/*44452*/         OPC_CheckChild1Type, MVT::v2i64,
/*44454*/         OPC_MoveChild2,
/*44455*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44458*/         OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*44461*/         OPC_MoveChild1,
/*44462*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44465*/         OPC_RecordChild0, // #1 = $Vm
/*44466*/         OPC_CheckChild0Type, MVT::v2i32,
/*44468*/         OPC_RecordChild1, // #2 = $lane
/*44469*/         OPC_MoveChild1,
/*44470*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44473*/         OPC_MoveParent,
/*44474*/         OPC_CheckType, MVT::v2i32,
/*44476*/         OPC_MoveParent,
/*44477*/         OPC_RecordChild2, // #3 = $Vn
/*44478*/         OPC_CheckChild2Type, MVT::v2i32,
/*44480*/         OPC_CheckType, MVT::v2i64,
/*44482*/         OPC_MoveParent,
/*44483*/         OPC_CheckType, MVT::v2i64,
/*44485*/         OPC_EmitConvertToTarget, 2,
/*44487*/         OPC_EmitInteger, MVT::i32, 14, 
/*44490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44493*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 594:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 597:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44505*/       /*Scope*/ 105, /*->44611*/
/*44506*/         OPC_MoveChild1,
/*44507*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44510*/         OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*44513*/         OPC_Scope, 47, /*->44562*/ // 2 children in Scope
/*44515*/           OPC_RecordChild1, // #0 = $Vn
/*44516*/           OPC_CheckChild1Type, MVT::v2i32,
/*44518*/           OPC_MoveChild2,
/*44519*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44522*/           OPC_RecordChild0, // #1 = $Vm
/*44523*/           OPC_CheckChild0Type, MVT::v2i32,
/*44525*/           OPC_RecordChild1, // #2 = $lane
/*44526*/           OPC_MoveChild1,
/*44527*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44530*/           OPC_MoveParent,
/*44531*/           OPC_CheckType, MVT::v2i32,
/*44533*/           OPC_MoveParent,
/*44534*/           OPC_CheckType, MVT::v2i64,
/*44536*/           OPC_MoveParent,
/*44537*/           OPC_RecordChild2, // #3 = $src1
/*44538*/           OPC_CheckChild2Type, MVT::v2i64,
/*44540*/           OPC_CheckType, MVT::v2i64,
/*44542*/           OPC_EmitConvertToTarget, 2,
/*44544*/           OPC_EmitInteger, MVT::i32, 14, 
/*44547*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44550*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 594:iPTR, (intrinsic_wo_chain:v2i64 597:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44562*/         /*Scope*/ 47, /*->44610*/
/*44563*/           OPC_MoveChild1,
/*44564*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44567*/           OPC_RecordChild0, // #0 = $Vm
/*44568*/           OPC_CheckChild0Type, MVT::v2i32,
/*44570*/           OPC_RecordChild1, // #1 = $lane
/*44571*/           OPC_MoveChild1,
/*44572*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44575*/           OPC_MoveParent,
/*44576*/           OPC_CheckType, MVT::v2i32,
/*44578*/           OPC_MoveParent,
/*44579*/           OPC_RecordChild2, // #2 = $Vn
/*44580*/           OPC_CheckChild2Type, MVT::v2i32,
/*44582*/           OPC_CheckType, MVT::v2i64,
/*44584*/           OPC_MoveParent,
/*44585*/           OPC_RecordChild2, // #3 = $src1
/*44586*/           OPC_CheckChild2Type, MVT::v2i64,
/*44588*/           OPC_CheckType, MVT::v2i64,
/*44590*/           OPC_EmitConvertToTarget, 1,
/*44592*/           OPC_EmitInteger, MVT::i32, 14, 
/*44595*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44598*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 594:iPTR, (intrinsic_wo_chain:v2i64 597:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44610*/         0, /*End of Scope*/
/*44611*/       /*Scope*/ 86|128,1/*214*/, /*->44827*/
/*44613*/         OPC_RecordChild1, // #0 = $src1
/*44614*/         OPC_Scope, 9|128,1/*137*/, /*->44754*/ // 2 children in Scope
/*44617*/           OPC_CheckChild1Type, MVT::v8i16,
/*44619*/           OPC_MoveChild2,
/*44620*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44623*/           OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*44626*/           OPC_Scope, 62, /*->44690*/ // 2 children in Scope
/*44628*/             OPC_RecordChild1, // #1 = $src2
/*44629*/             OPC_CheckChild1Type, MVT::v8i16,
/*44631*/             OPC_MoveChild2,
/*44632*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44635*/             OPC_RecordChild0, // #2 = $src3
/*44636*/             OPC_CheckChild0Type, MVT::v8i16,
/*44638*/             OPC_RecordChild1, // #3 = $lane
/*44639*/             OPC_MoveChild1,
/*44640*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44643*/             OPC_MoveParent,
/*44644*/             OPC_CheckType, MVT::v8i16,
/*44646*/             OPC_MoveParent,
/*44647*/             OPC_CheckType, MVT::v8i16,
/*44649*/             OPC_MoveParent,
/*44650*/             OPC_CheckType, MVT::v8i16,
/*44652*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44654*/             OPC_EmitConvertToTarget, 3,
/*44656*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*44659*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*44667*/             OPC_EmitConvertToTarget, 3,
/*44669*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*44672*/             OPC_EmitInteger, MVT::i32, 14, 
/*44675*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44678*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 594:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 602:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44690*/           /*Scope*/ 62, /*->44753*/
/*44691*/             OPC_MoveChild1,
/*44692*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44695*/             OPC_RecordChild0, // #1 = $src3
/*44696*/             OPC_CheckChild0Type, MVT::v8i16,
/*44698*/             OPC_RecordChild1, // #2 = $lane
/*44699*/             OPC_MoveChild1,
/*44700*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44703*/             OPC_MoveParent,
/*44704*/             OPC_CheckType, MVT::v8i16,
/*44706*/             OPC_MoveParent,
/*44707*/             OPC_RecordChild2, // #3 = $src2
/*44708*/             OPC_CheckChild2Type, MVT::v8i16,
/*44710*/             OPC_CheckType, MVT::v8i16,
/*44712*/             OPC_MoveParent,
/*44713*/             OPC_CheckType, MVT::v8i16,
/*44715*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44717*/             OPC_EmitConvertToTarget, 2,
/*44719*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*44722*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*44730*/             OPC_EmitConvertToTarget, 2,
/*44732*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*44735*/             OPC_EmitInteger, MVT::i32, 14, 
/*44738*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44741*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 594:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 602:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44753*/           0, /*End of Scope*/
/*44754*/         /*Scope*/ 71, /*->44826*/
/*44755*/           OPC_CheckChild1Type, MVT::v4i32,
/*44757*/           OPC_MoveChild2,
/*44758*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44761*/           OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*44764*/           OPC_RecordChild1, // #1 = $src2
/*44765*/           OPC_CheckChild1Type, MVT::v4i32,
/*44767*/           OPC_MoveChild2,
/*44768*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44771*/           OPC_RecordChild0, // #2 = $src3
/*44772*/           OPC_CheckChild0Type, MVT::v4i32,
/*44774*/           OPC_RecordChild1, // #3 = $lane
/*44775*/           OPC_MoveChild1,
/*44776*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44779*/           OPC_MoveParent,
/*44780*/           OPC_CheckType, MVT::v4i32,
/*44782*/           OPC_MoveParent,
/*44783*/           OPC_CheckType, MVT::v4i32,
/*44785*/           OPC_MoveParent,
/*44786*/           OPC_CheckType, MVT::v4i32,
/*44788*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44790*/           OPC_EmitConvertToTarget, 3,
/*44792*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*44795*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*44803*/           OPC_EmitConvertToTarget, 3,
/*44805*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*44808*/           OPC_EmitInteger, MVT::i32, 14, 
/*44811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44814*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 594:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 602:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44826*/         0, /*End of Scope*/
/*44827*/       /*Scope*/ 13|128,1/*141*/, /*->44970*/
/*44829*/         OPC_MoveChild1,
/*44830*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44833*/         OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*44836*/         OPC_Scope, 65, /*->44903*/ // 2 children in Scope
/*44838*/           OPC_RecordChild1, // #0 = $src2
/*44839*/           OPC_CheckChild1Type, MVT::v8i16,
/*44841*/           OPC_MoveChild2,
/*44842*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44845*/           OPC_RecordChild0, // #1 = $src3
/*44846*/           OPC_CheckChild0Type, MVT::v8i16,
/*44848*/           OPC_RecordChild1, // #2 = $lane
/*44849*/           OPC_MoveChild1,
/*44850*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44853*/           OPC_MoveParent,
/*44854*/           OPC_CheckType, MVT::v8i16,
/*44856*/           OPC_MoveParent,
/*44857*/           OPC_CheckType, MVT::v8i16,
/*44859*/           OPC_MoveParent,
/*44860*/           OPC_RecordChild2, // #3 = $src1
/*44861*/           OPC_CheckChild2Type, MVT::v8i16,
/*44863*/           OPC_CheckType, MVT::v8i16,
/*44865*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44867*/           OPC_EmitConvertToTarget, 2,
/*44869*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*44872*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*44880*/           OPC_EmitConvertToTarget, 2,
/*44882*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*44885*/           OPC_EmitInteger, MVT::i32, 14, 
/*44888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44891*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 594:iPTR, (intrinsic_wo_chain:v8i16 602:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44903*/         /*Scope*/ 65, /*->44969*/
/*44904*/           OPC_MoveChild1,
/*44905*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44908*/           OPC_RecordChild0, // #0 = $src3
/*44909*/           OPC_CheckChild0Type, MVT::v8i16,
/*44911*/           OPC_RecordChild1, // #1 = $lane
/*44912*/           OPC_MoveChild1,
/*44913*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44916*/           OPC_MoveParent,
/*44917*/           OPC_CheckType, MVT::v8i16,
/*44919*/           OPC_MoveParent,
/*44920*/           OPC_RecordChild2, // #2 = $src2
/*44921*/           OPC_CheckChild2Type, MVT::v8i16,
/*44923*/           OPC_CheckType, MVT::v8i16,
/*44925*/           OPC_MoveParent,
/*44926*/           OPC_RecordChild2, // #3 = $src1
/*44927*/           OPC_CheckChild2Type, MVT::v8i16,
/*44929*/           OPC_CheckType, MVT::v8i16,
/*44931*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44933*/           OPC_EmitConvertToTarget, 1,
/*44935*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*44938*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*44946*/           OPC_EmitConvertToTarget, 1,
/*44948*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*44951*/           OPC_EmitInteger, MVT::i32, 14, 
/*44954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44957*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 594:iPTR, (intrinsic_wo_chain:v8i16 602:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44969*/         0, /*End of Scope*/
/*44970*/       /*Scope*/ 72, /*->45043*/
/*44971*/         OPC_RecordChild1, // #0 = $src1
/*44972*/         OPC_CheckChild1Type, MVT::v4i32,
/*44974*/         OPC_MoveChild2,
/*44975*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44978*/         OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*44981*/         OPC_MoveChild1,
/*44982*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44985*/         OPC_RecordChild0, // #1 = $src3
/*44986*/         OPC_CheckChild0Type, MVT::v4i32,
/*44988*/         OPC_RecordChild1, // #2 = $lane
/*44989*/         OPC_MoveChild1,
/*44990*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44993*/         OPC_MoveParent,
/*44994*/         OPC_CheckType, MVT::v4i32,
/*44996*/         OPC_MoveParent,
/*44997*/         OPC_RecordChild2, // #3 = $src2
/*44998*/         OPC_CheckChild2Type, MVT::v4i32,
/*45000*/         OPC_CheckType, MVT::v4i32,
/*45002*/         OPC_MoveParent,
/*45003*/         OPC_CheckType, MVT::v4i32,
/*45005*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45007*/         OPC_EmitConvertToTarget, 2,
/*45009*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45012*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45020*/         OPC_EmitConvertToTarget, 2,
/*45022*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45025*/         OPC_EmitInteger, MVT::i32, 14, 
/*45028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45031*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (intrinsic_wo_chain:v4i32 594:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 602:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                  // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45043*/       /*Scope*/ 13|128,1/*141*/, /*->45186*/
/*45045*/         OPC_MoveChild1,
/*45046*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45049*/         OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*45052*/         OPC_Scope, 65, /*->45119*/ // 2 children in Scope
/*45054*/           OPC_RecordChild1, // #0 = $src2
/*45055*/           OPC_CheckChild1Type, MVT::v4i32,
/*45057*/           OPC_MoveChild2,
/*45058*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45061*/           OPC_RecordChild0, // #1 = $src3
/*45062*/           OPC_CheckChild0Type, MVT::v4i32,
/*45064*/           OPC_RecordChild1, // #2 = $lane
/*45065*/           OPC_MoveChild1,
/*45066*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45069*/           OPC_MoveParent,
/*45070*/           OPC_CheckType, MVT::v4i32,
/*45072*/           OPC_MoveParent,
/*45073*/           OPC_CheckType, MVT::v4i32,
/*45075*/           OPC_MoveParent,
/*45076*/           OPC_RecordChild2, // #3 = $src1
/*45077*/           OPC_CheckChild2Type, MVT::v4i32,
/*45079*/           OPC_CheckType, MVT::v4i32,
/*45081*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45083*/           OPC_EmitConvertToTarget, 2,
/*45085*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45088*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45096*/           OPC_EmitConvertToTarget, 2,
/*45098*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45101*/           OPC_EmitInteger, MVT::i32, 14, 
/*45104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45107*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 594:iPTR, (intrinsic_wo_chain:v4i32 602:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45119*/         /*Scope*/ 65, /*->45185*/
/*45120*/           OPC_MoveChild1,
/*45121*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45124*/           OPC_RecordChild0, // #0 = $src3
/*45125*/           OPC_CheckChild0Type, MVT::v4i32,
/*45127*/           OPC_RecordChild1, // #1 = $lane
/*45128*/           OPC_MoveChild1,
/*45129*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45132*/           OPC_MoveParent,
/*45133*/           OPC_CheckType, MVT::v4i32,
/*45135*/           OPC_MoveParent,
/*45136*/           OPC_RecordChild2, // #2 = $src2
/*45137*/           OPC_CheckChild2Type, MVT::v4i32,
/*45139*/           OPC_CheckType, MVT::v4i32,
/*45141*/           OPC_MoveParent,
/*45142*/           OPC_RecordChild2, // #3 = $src1
/*45143*/           OPC_CheckChild2Type, MVT::v4i32,
/*45145*/           OPC_CheckType, MVT::v4i32,
/*45147*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45149*/           OPC_EmitConvertToTarget, 1,
/*45151*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45154*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*45162*/           OPC_EmitConvertToTarget, 1,
/*45164*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45167*/           OPC_EmitInteger, MVT::i32, 14, 
/*45170*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45173*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 594:iPTR, (intrinsic_wo_chain:v4i32 602:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45185*/         0, /*End of Scope*/
/*45186*/       /*Scope*/ 106|128,1/*234*/, /*->45422*/
/*45188*/         OPC_RecordChild1, // #0 = $src1
/*45189*/         OPC_Scope, 39, /*->45230*/ // 5 children in Scope
/*45191*/           OPC_CheckChild1Type, MVT::v4i16,
/*45193*/           OPC_MoveChild2,
/*45194*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45197*/           OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*45200*/           OPC_RecordChild1, // #1 = $Vn
/*45201*/           OPC_CheckChild1Type, MVT::v4i16,
/*45203*/           OPC_RecordChild2, // #2 = $Vm
/*45204*/           OPC_CheckChild2Type, MVT::v4i16,
/*45206*/           OPC_CheckType, MVT::v4i16,
/*45208*/           OPC_MoveParent,
/*45209*/           OPC_CheckType, MVT::v4i16,
/*45211*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45213*/           OPC_EmitInteger, MVT::i32, 14, 
/*45216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45219*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i16 594:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 602:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45230*/         /*Scope*/ 39, /*->45270*/
/*45231*/           OPC_CheckChild1Type, MVT::v2i32,
/*45233*/           OPC_MoveChild2,
/*45234*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45237*/           OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*45240*/           OPC_RecordChild1, // #1 = $Vn
/*45241*/           OPC_CheckChild1Type, MVT::v2i32,
/*45243*/           OPC_RecordChild2, // #2 = $Vm
/*45244*/           OPC_CheckChild2Type, MVT::v2i32,
/*45246*/           OPC_CheckType, MVT::v2i32,
/*45248*/           OPC_MoveParent,
/*45249*/           OPC_CheckType, MVT::v2i32,
/*45251*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45253*/           OPC_EmitInteger, MVT::i32, 14, 
/*45256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45259*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i32 594:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 602:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45270*/         /*Scope*/ 39, /*->45310*/
/*45271*/           OPC_CheckChild1Type, MVT::v8i16,
/*45273*/           OPC_MoveChild2,
/*45274*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45277*/           OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*45280*/           OPC_RecordChild1, // #1 = $Vn
/*45281*/           OPC_CheckChild1Type, MVT::v8i16,
/*45283*/           OPC_RecordChild2, // #2 = $Vm
/*45284*/           OPC_CheckChild2Type, MVT::v8i16,
/*45286*/           OPC_CheckType, MVT::v8i16,
/*45288*/           OPC_MoveParent,
/*45289*/           OPC_CheckType, MVT::v8i16,
/*45291*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45293*/           OPC_EmitInteger, MVT::i32, 14, 
/*45296*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45299*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v8i16 594:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 602:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45310*/         /*Scope*/ 72, /*->45383*/
/*45311*/           OPC_CheckChild1Type, MVT::v4i32,
/*45313*/           OPC_MoveChild2,
/*45314*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45317*/           OPC_CheckType, MVT::v4i32,
/*45319*/           OPC_Scope, 31, /*->45352*/ // 2 children in Scope
/*45321*/             OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*45324*/             OPC_RecordChild1, // #1 = $Vn
/*45325*/             OPC_CheckChild1Type, MVT::v4i32,
/*45327*/             OPC_RecordChild2, // #2 = $Vm
/*45328*/             OPC_CheckChild2Type, MVT::v4i32,
/*45330*/             OPC_MoveParent,
/*45331*/             OPC_CheckType, MVT::v4i32,
/*45333*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45335*/             OPC_EmitInteger, MVT::i32, 14, 
/*45338*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45341*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 594:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 602:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45352*/           /*Scope*/ 29, /*->45382*/
/*45353*/             OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*45356*/             OPC_RecordChild1, // #1 = $Vn
/*45357*/             OPC_CheckChild1Type, MVT::v4i16,
/*45359*/             OPC_RecordChild2, // #2 = $Vm
/*45360*/             OPC_CheckChild2Type, MVT::v4i16,
/*45362*/             OPC_MoveParent,
/*45363*/             OPC_CheckType, MVT::v4i32,
/*45365*/             OPC_EmitInteger, MVT::i32, 14, 
/*45368*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45371*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 594:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 597:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45382*/           0, /*End of Scope*/
/*45383*/         /*Scope*/ 37, /*->45421*/
/*45384*/           OPC_CheckChild1Type, MVT::v2i64,
/*45386*/           OPC_MoveChild2,
/*45387*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45390*/           OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*45393*/           OPC_RecordChild1, // #1 = $Vn
/*45394*/           OPC_CheckChild1Type, MVT::v2i32,
/*45396*/           OPC_RecordChild2, // #2 = $Vm
/*45397*/           OPC_CheckChild2Type, MVT::v2i32,
/*45399*/           OPC_CheckType, MVT::v2i64,
/*45401*/           OPC_MoveParent,
/*45402*/           OPC_CheckType, MVT::v2i64,
/*45404*/           OPC_EmitInteger, MVT::i32, 14, 
/*45407*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45410*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 594:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 597:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45421*/         0, /*End of Scope*/
/*45422*/       /*Scope*/ 81|128,1/*209*/, /*->45633*/
/*45424*/         OPC_MoveChild1,
/*45425*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45428*/         OPC_Scope, 6|128,1/*134*/, /*->45565*/ // 2 children in Scope
/*45431*/           OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*45434*/           OPC_RecordChild1, // #0 = $Vn
/*45435*/           OPC_SwitchType /*4 cases */, 30, MVT::v4i16,// ->45468
/*45438*/             OPC_CheckChild1Type, MVT::v4i16,
/*45440*/             OPC_RecordChild2, // #1 = $Vm
/*45441*/             OPC_CheckChild2Type, MVT::v4i16,
/*45443*/             OPC_MoveParent,
/*45444*/             OPC_RecordChild2, // #2 = $src1
/*45445*/             OPC_CheckChild2Type, MVT::v4i16,
/*45447*/             OPC_CheckType, MVT::v4i16,
/*45449*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45451*/             OPC_EmitInteger, MVT::i32, 14, 
/*45454*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45457*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 594:iPTR, (intrinsic_wo_chain:v4i16 602:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45468*/           /*SwitchType*/ 30, MVT::v2i32,// ->45500
/*45470*/             OPC_CheckChild1Type, MVT::v2i32,
/*45472*/             OPC_RecordChild2, // #1 = $Vm
/*45473*/             OPC_CheckChild2Type, MVT::v2i32,
/*45475*/             OPC_MoveParent,
/*45476*/             OPC_RecordChild2, // #2 = $src1
/*45477*/             OPC_CheckChild2Type, MVT::v2i32,
/*45479*/             OPC_CheckType, MVT::v2i32,
/*45481*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45483*/             OPC_EmitInteger, MVT::i32, 14, 
/*45486*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45489*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 594:iPTR, (intrinsic_wo_chain:v2i32 602:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45500*/           /*SwitchType*/ 30, MVT::v8i16,// ->45532
/*45502*/             OPC_CheckChild1Type, MVT::v8i16,
/*45504*/             OPC_RecordChild2, // #1 = $Vm
/*45505*/             OPC_CheckChild2Type, MVT::v8i16,
/*45507*/             OPC_MoveParent,
/*45508*/             OPC_RecordChild2, // #2 = $src1
/*45509*/             OPC_CheckChild2Type, MVT::v8i16,
/*45511*/             OPC_CheckType, MVT::v8i16,
/*45513*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45515*/             OPC_EmitInteger, MVT::i32, 14, 
/*45518*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45521*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 594:iPTR, (intrinsic_wo_chain:v8i16 602:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45532*/           /*SwitchType*/ 30, MVT::v4i32,// ->45564
/*45534*/             OPC_CheckChild1Type, MVT::v4i32,
/*45536*/             OPC_RecordChild2, // #1 = $Vm
/*45537*/             OPC_CheckChild2Type, MVT::v4i32,
/*45539*/             OPC_MoveParent,
/*45540*/             OPC_RecordChild2, // #2 = $src1
/*45541*/             OPC_CheckChild2Type, MVT::v4i32,
/*45543*/             OPC_CheckType, MVT::v4i32,
/*45545*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45547*/             OPC_EmitInteger, MVT::i32, 14, 
/*45550*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45553*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 594:iPTR, (intrinsic_wo_chain:v4i32 602:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45564*/           0, // EndSwitchType
/*45565*/         /*Scope*/ 66, /*->45632*/
/*45566*/           OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*45569*/           OPC_RecordChild1, // #0 = $Vn
/*45570*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i32,// ->45601
/*45573*/             OPC_CheckChild1Type, MVT::v4i16,
/*45575*/             OPC_RecordChild2, // #1 = $Vm
/*45576*/             OPC_CheckChild2Type, MVT::v4i16,
/*45578*/             OPC_MoveParent,
/*45579*/             OPC_RecordChild2, // #2 = $src1
/*45580*/             OPC_CheckChild2Type, MVT::v4i32,
/*45582*/             OPC_CheckType, MVT::v4i32,
/*45584*/             OPC_EmitInteger, MVT::i32, 14, 
/*45587*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45590*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 594:iPTR, (intrinsic_wo_chain:v4i32 597:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45601*/           /*SwitchType*/ 28, MVT::v2i64,// ->45631
/*45603*/             OPC_CheckChild1Type, MVT::v2i32,
/*45605*/             OPC_RecordChild2, // #1 = $Vm
/*45606*/             OPC_CheckChild2Type, MVT::v2i32,
/*45608*/             OPC_MoveParent,
/*45609*/             OPC_RecordChild2, // #2 = $src1
/*45610*/             OPC_CheckChild2Type, MVT::v2i64,
/*45612*/             OPC_CheckType, MVT::v2i64,
/*45614*/             OPC_EmitInteger, MVT::i32, 14, 
/*45617*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45620*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 594:iPTR, (intrinsic_wo_chain:v2i64 597:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                      // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45631*/           0, // EndSwitchType
/*45632*/         0, /*End of Scope*/
/*45633*/       /*Scope*/ 75|128,1/*203*/, /*->45838*/
/*45635*/         OPC_RecordChild1, // #0 = $Vn
/*45636*/         OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->45662
/*45639*/           OPC_CheckChild1Type, MVT::v4i16,
/*45641*/           OPC_RecordChild2, // #1 = $Vm
/*45642*/           OPC_CheckChild2Type, MVT::v4i16,
/*45644*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45646*/           OPC_EmitInteger, MVT::i32, 14, 
/*45649*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45652*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 594:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45662*/         /*SwitchType*/ 23, MVT::v2i32,// ->45687
/*45664*/           OPC_CheckChild1Type, MVT::v2i32,
/*45666*/           OPC_RecordChild2, // #1 = $Vm
/*45667*/           OPC_CheckChild2Type, MVT::v2i32,
/*45669*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45671*/           OPC_EmitInteger, MVT::i32, 14, 
/*45674*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45677*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 594:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45687*/         /*SwitchType*/ 23, MVT::v8i16,// ->45712
/*45689*/           OPC_CheckChild1Type, MVT::v8i16,
/*45691*/           OPC_RecordChild2, // #1 = $Vm
/*45692*/           OPC_CheckChild2Type, MVT::v8i16,
/*45694*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45696*/           OPC_EmitInteger, MVT::i32, 14, 
/*45699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45702*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 594:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45712*/         /*SwitchType*/ 23, MVT::v4i32,// ->45737
/*45714*/           OPC_CheckChild1Type, MVT::v4i32,
/*45716*/           OPC_RecordChild2, // #1 = $Vm
/*45717*/           OPC_CheckChild2Type, MVT::v4i32,
/*45719*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45721*/           OPC_EmitInteger, MVT::i32, 14, 
/*45724*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45727*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 594:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45737*/         /*SwitchType*/ 23, MVT::v8i8,// ->45762
/*45739*/           OPC_CheckChild1Type, MVT::v8i8,
/*45741*/           OPC_RecordChild2, // #1 = $Vm
/*45742*/           OPC_CheckChild2Type, MVT::v8i8,
/*45744*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45746*/           OPC_EmitInteger, MVT::i32, 14, 
/*45749*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45752*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 594:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*45762*/         /*SwitchType*/ 23, MVT::v16i8,// ->45787
/*45764*/           OPC_CheckChild1Type, MVT::v16i8,
/*45766*/           OPC_RecordChild2, // #1 = $Vm
/*45767*/           OPC_CheckChild2Type, MVT::v16i8,
/*45769*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45771*/           OPC_EmitInteger, MVT::i32, 14, 
/*45774*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45777*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 594:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*45787*/         /*SwitchType*/ 23, MVT::v1i64,// ->45812
/*45789*/           OPC_CheckChild1Type, MVT::v1i64,
/*45791*/           OPC_RecordChild2, // #1 = $Vm
/*45792*/           OPC_CheckChild2Type, MVT::v1i64,
/*45794*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45796*/           OPC_EmitInteger, MVT::i32, 14, 
/*45799*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45802*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 594:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*45812*/         /*SwitchType*/ 23, MVT::v2i64,// ->45837
/*45814*/           OPC_CheckChild1Type, MVT::v2i64,
/*45816*/           OPC_RecordChild2, // #1 = $Vm
/*45817*/           OPC_CheckChild2Type, MVT::v2i64,
/*45819*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45821*/           OPC_EmitInteger, MVT::i32, 14, 
/*45824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45827*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 594:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*45837*/         0, // EndSwitchType
/*45838*/       0, /*End of Scope*/
/*45839*/     /*Scope*/ 77|128,8/*1101*/, /*->46942*/
/*45841*/       OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*45844*/       OPC_RecordChild1, // #0 = $src1
/*45845*/       OPC_Scope, 36|128,1/*164*/, /*->46012*/ // 8 children in Scope
/*45848*/         OPC_CheckChild1Type, MVT::v4i16,
/*45850*/         OPC_Scope, 6|128,1/*134*/, /*->45987*/ // 2 children in Scope
/*45853*/           OPC_MoveChild2,
/*45854*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45857*/           OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*45860*/           OPC_Scope, 46, /*->45908*/ // 3 children in Scope
/*45862*/             OPC_RecordChild1, // #1 = $Vn
/*45863*/             OPC_CheckChild1Type, MVT::v4i16,
/*45865*/             OPC_MoveChild2,
/*45866*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45869*/             OPC_RecordChild0, // #2 = $Vm
/*45870*/             OPC_CheckChild0Type, MVT::v4i16,
/*45872*/             OPC_RecordChild1, // #3 = $lane
/*45873*/             OPC_MoveChild1,
/*45874*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45877*/             OPC_MoveParent,
/*45878*/             OPC_CheckType, MVT::v4i16,
/*45880*/             OPC_MoveParent,
/*45881*/             OPC_CheckType, MVT::v4i16,
/*45883*/             OPC_MoveParent,
/*45884*/             OPC_CheckType, MVT::v4i16,
/*45886*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45888*/             OPC_EmitConvertToTarget, 3,
/*45890*/             OPC_EmitInteger, MVT::i32, 14, 
/*45893*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45896*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 614:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 602:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45908*/           /*Scope*/ 46, /*->45955*/
/*45909*/             OPC_MoveChild1,
/*45910*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45913*/             OPC_RecordChild0, // #1 = $Vm
/*45914*/             OPC_CheckChild0Type, MVT::v4i16,
/*45916*/             OPC_RecordChild1, // #2 = $lane
/*45917*/             OPC_MoveChild1,
/*45918*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45921*/             OPC_MoveParent,
/*45922*/             OPC_CheckType, MVT::v4i16,
/*45924*/             OPC_MoveParent,
/*45925*/             OPC_RecordChild2, // #3 = $Vn
/*45926*/             OPC_CheckChild2Type, MVT::v4i16,
/*45928*/             OPC_CheckType, MVT::v4i16,
/*45930*/             OPC_MoveParent,
/*45931*/             OPC_CheckType, MVT::v4i16,
/*45933*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45935*/             OPC_EmitConvertToTarget, 2,
/*45937*/             OPC_EmitInteger, MVT::i32, 14, 
/*45940*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45943*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 614:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 602:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45955*/           /*Scope*/ 30, /*->45986*/
/*45956*/             OPC_RecordChild1, // #1 = $Vn
/*45957*/             OPC_CheckChild1Type, MVT::v4i16,
/*45959*/             OPC_RecordChild2, // #2 = $Vm
/*45960*/             OPC_CheckChild2Type, MVT::v4i16,
/*45962*/             OPC_CheckType, MVT::v4i16,
/*45964*/             OPC_MoveParent,
/*45965*/             OPC_CheckType, MVT::v4i16,
/*45967*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45969*/             OPC_EmitInteger, MVT::i32, 14, 
/*45972*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45975*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 614:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 602:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45986*/           0, /*End of Scope*/
/*45987*/         /*Scope*/ 23, /*->46011*/
/*45988*/           OPC_RecordChild2, // #1 = $Vm
/*45989*/           OPC_CheckChild2Type, MVT::v4i16,
/*45991*/           OPC_CheckType, MVT::v4i16,
/*45993*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45995*/           OPC_EmitInteger, MVT::i32, 14, 
/*45998*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46001*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 614:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46011*/         0, /*End of Scope*/
/*46012*/       /*Scope*/ 36|128,1/*164*/, /*->46178*/
/*46014*/         OPC_CheckChild1Type, MVT::v2i32,
/*46016*/         OPC_Scope, 6|128,1/*134*/, /*->46153*/ // 2 children in Scope
/*46019*/           OPC_MoveChild2,
/*46020*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46023*/           OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*46026*/           OPC_Scope, 46, /*->46074*/ // 3 children in Scope
/*46028*/             OPC_RecordChild1, // #1 = $Vn
/*46029*/             OPC_CheckChild1Type, MVT::v2i32,
/*46031*/             OPC_MoveChild2,
/*46032*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46035*/             OPC_RecordChild0, // #2 = $Vm
/*46036*/             OPC_CheckChild0Type, MVT::v2i32,
/*46038*/             OPC_RecordChild1, // #3 = $lane
/*46039*/             OPC_MoveChild1,
/*46040*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46043*/             OPC_MoveParent,
/*46044*/             OPC_CheckType, MVT::v2i32,
/*46046*/             OPC_MoveParent,
/*46047*/             OPC_CheckType, MVT::v2i32,
/*46049*/             OPC_MoveParent,
/*46050*/             OPC_CheckType, MVT::v2i32,
/*46052*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46054*/             OPC_EmitConvertToTarget, 3,
/*46056*/             OPC_EmitInteger, MVT::i32, 14, 
/*46059*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46062*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 614:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 602:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46074*/           /*Scope*/ 46, /*->46121*/
/*46075*/             OPC_MoveChild1,
/*46076*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46079*/             OPC_RecordChild0, // #1 = $Vm
/*46080*/             OPC_CheckChild0Type, MVT::v2i32,
/*46082*/             OPC_RecordChild1, // #2 = $lane
/*46083*/             OPC_MoveChild1,
/*46084*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46087*/             OPC_MoveParent,
/*46088*/             OPC_CheckType, MVT::v2i32,
/*46090*/             OPC_MoveParent,
/*46091*/             OPC_RecordChild2, // #3 = $Vn
/*46092*/             OPC_CheckChild2Type, MVT::v2i32,
/*46094*/             OPC_CheckType, MVT::v2i32,
/*46096*/             OPC_MoveParent,
/*46097*/             OPC_CheckType, MVT::v2i32,
/*46099*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46101*/             OPC_EmitConvertToTarget, 2,
/*46103*/             OPC_EmitInteger, MVT::i32, 14, 
/*46106*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46109*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 614:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 602:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46121*/           /*Scope*/ 30, /*->46152*/
/*46122*/             OPC_RecordChild1, // #1 = $Vn
/*46123*/             OPC_CheckChild1Type, MVT::v2i32,
/*46125*/             OPC_RecordChild2, // #2 = $Vm
/*46126*/             OPC_CheckChild2Type, MVT::v2i32,
/*46128*/             OPC_CheckType, MVT::v2i32,
/*46130*/             OPC_MoveParent,
/*46131*/             OPC_CheckType, MVT::v2i32,
/*46133*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46135*/             OPC_EmitInteger, MVT::i32, 14, 
/*46138*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46141*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 614:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 602:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46152*/           0, /*End of Scope*/
/*46153*/         /*Scope*/ 23, /*->46177*/
/*46154*/           OPC_RecordChild2, // #1 = $Vm
/*46155*/           OPC_CheckChild2Type, MVT::v2i32,
/*46157*/           OPC_CheckType, MVT::v2i32,
/*46159*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46161*/           OPC_EmitInteger, MVT::i32, 14, 
/*46164*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46167*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 614:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46177*/         0, /*End of Scope*/
/*46178*/       /*Scope*/ 69|128,2/*325*/, /*->46505*/
/*46180*/         OPC_CheckChild1Type, MVT::v4i32,
/*46182*/         OPC_Scope, 39|128,2/*295*/, /*->46480*/ // 2 children in Scope
/*46185*/           OPC_MoveChild2,
/*46186*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46189*/           OPC_Scope, 124, /*->46315*/ // 2 children in Scope
/*46191*/             OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*46194*/             OPC_Scope, 44, /*->46240*/ // 3 children in Scope
/*46196*/               OPC_RecordChild1, // #1 = $Vn
/*46197*/               OPC_CheckChild1Type, MVT::v4i16,
/*46199*/               OPC_MoveChild2,
/*46200*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46203*/               OPC_RecordChild0, // #2 = $Vm
/*46204*/               OPC_CheckChild0Type, MVT::v4i16,
/*46206*/               OPC_RecordChild1, // #3 = $lane
/*46207*/               OPC_MoveChild1,
/*46208*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46211*/               OPC_MoveParent,
/*46212*/               OPC_CheckType, MVT::v4i16,
/*46214*/               OPC_MoveParent,
/*46215*/               OPC_CheckType, MVT::v4i32,
/*46217*/               OPC_MoveParent,
/*46218*/               OPC_CheckType, MVT::v4i32,
/*46220*/               OPC_EmitConvertToTarget, 3,
/*46222*/               OPC_EmitInteger, MVT::i32, 14, 
/*46225*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46228*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 614:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 597:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46240*/             /*Scope*/ 44, /*->46285*/
/*46241*/               OPC_MoveChild1,
/*46242*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46245*/               OPC_RecordChild0, // #1 = $Vm
/*46246*/               OPC_CheckChild0Type, MVT::v4i16,
/*46248*/               OPC_RecordChild1, // #2 = $lane
/*46249*/               OPC_MoveChild1,
/*46250*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46253*/               OPC_MoveParent,
/*46254*/               OPC_CheckType, MVT::v4i16,
/*46256*/               OPC_MoveParent,
/*46257*/               OPC_RecordChild2, // #3 = $Vn
/*46258*/               OPC_CheckChild2Type, MVT::v4i16,
/*46260*/               OPC_CheckType, MVT::v4i32,
/*46262*/               OPC_MoveParent,
/*46263*/               OPC_CheckType, MVT::v4i32,
/*46265*/               OPC_EmitConvertToTarget, 2,
/*46267*/               OPC_EmitInteger, MVT::i32, 14, 
/*46270*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46273*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 614:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 597:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46285*/             /*Scope*/ 28, /*->46314*/
/*46286*/               OPC_RecordChild1, // #1 = $Vn
/*46287*/               OPC_CheckChild1Type, MVT::v4i16,
/*46289*/               OPC_RecordChild2, // #2 = $Vm
/*46290*/               OPC_CheckChild2Type, MVT::v4i16,
/*46292*/               OPC_CheckType, MVT::v4i32,
/*46294*/               OPC_MoveParent,
/*46295*/               OPC_CheckType, MVT::v4i32,
/*46297*/               OPC_EmitInteger, MVT::i32, 14, 
/*46300*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46303*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 614:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 597:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                        // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46314*/             0, /*End of Scope*/
/*46315*/           /*Scope*/ 34|128,1/*162*/, /*->46479*/
/*46317*/             OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*46320*/             OPC_Scope, 62, /*->46384*/ // 3 children in Scope
/*46322*/               OPC_RecordChild1, // #1 = $src2
/*46323*/               OPC_CheckChild1Type, MVT::v4i32,
/*46325*/               OPC_MoveChild2,
/*46326*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46329*/               OPC_RecordChild0, // #2 = $src3
/*46330*/               OPC_CheckChild0Type, MVT::v4i32,
/*46332*/               OPC_RecordChild1, // #3 = $lane
/*46333*/               OPC_MoveChild1,
/*46334*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46337*/               OPC_MoveParent,
/*46338*/               OPC_CheckType, MVT::v4i32,
/*46340*/               OPC_MoveParent,
/*46341*/               OPC_CheckType, MVT::v4i32,
/*46343*/               OPC_MoveParent,
/*46344*/               OPC_CheckType, MVT::v4i32,
/*46346*/               OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46348*/               OPC_EmitConvertToTarget, 3,
/*46350*/               OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*46353*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*46361*/               OPC_EmitConvertToTarget, 3,
/*46363*/               OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*46366*/               OPC_EmitInteger, MVT::i32, 14, 
/*46369*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46372*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 614:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 602:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46384*/             /*Scope*/ 62, /*->46447*/
/*46385*/               OPC_MoveChild1,
/*46386*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46389*/               OPC_RecordChild0, // #1 = $src3
/*46390*/               OPC_CheckChild0Type, MVT::v4i32,
/*46392*/               OPC_RecordChild1, // #2 = $lane
/*46393*/               OPC_MoveChild1,
/*46394*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46397*/               OPC_MoveParent,
/*46398*/               OPC_CheckType, MVT::v4i32,
/*46400*/               OPC_MoveParent,
/*46401*/               OPC_RecordChild2, // #3 = $src2
/*46402*/               OPC_CheckChild2Type, MVT::v4i32,
/*46404*/               OPC_CheckType, MVT::v4i32,
/*46406*/               OPC_MoveParent,
/*46407*/               OPC_CheckType, MVT::v4i32,
/*46409*/               OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46411*/               OPC_EmitConvertToTarget, 2,
/*46413*/               OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*46416*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*46424*/               OPC_EmitConvertToTarget, 2,
/*46426*/               OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*46429*/               OPC_EmitInteger, MVT::i32, 14, 
/*46432*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46435*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 614:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 602:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46447*/             /*Scope*/ 30, /*->46478*/
/*46448*/               OPC_RecordChild1, // #1 = $Vn
/*46449*/               OPC_CheckChild1Type, MVT::v4i32,
/*46451*/               OPC_RecordChild2, // #2 = $Vm
/*46452*/               OPC_CheckChild2Type, MVT::v4i32,
/*46454*/               OPC_CheckType, MVT::v4i32,
/*46456*/               OPC_MoveParent,
/*46457*/               OPC_CheckType, MVT::v4i32,
/*46459*/               OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46461*/               OPC_EmitInteger, MVT::i32, 14, 
/*46464*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46467*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 614:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 602:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                        // Dst: (VQRDMLSHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46478*/             0, /*End of Scope*/
/*46479*/           0, /*End of Scope*/
/*46480*/         /*Scope*/ 23, /*->46504*/
/*46481*/           OPC_RecordChild2, // #1 = $Vm
/*46482*/           OPC_CheckChild2Type, MVT::v4i32,
/*46484*/           OPC_CheckType, MVT::v4i32,
/*46486*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46488*/           OPC_EmitInteger, MVT::i32, 14, 
/*46491*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46494*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 614:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46504*/         0, /*End of Scope*/
/*46505*/       /*Scope*/ 30|128,1/*158*/, /*->46665*/
/*46507*/         OPC_CheckChild1Type, MVT::v2i64,
/*46509*/         OPC_Scope, 0|128,1/*128*/, /*->46640*/ // 2 children in Scope
/*46512*/           OPC_MoveChild2,
/*46513*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46516*/           OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*46519*/           OPC_Scope, 44, /*->46565*/ // 3 children in Scope
/*46521*/             OPC_RecordChild1, // #1 = $Vn
/*46522*/             OPC_CheckChild1Type, MVT::v2i32,
/*46524*/             OPC_MoveChild2,
/*46525*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46528*/             OPC_RecordChild0, // #2 = $Vm
/*46529*/             OPC_CheckChild0Type, MVT::v2i32,
/*46531*/             OPC_RecordChild1, // #3 = $lane
/*46532*/             OPC_MoveChild1,
/*46533*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46536*/             OPC_MoveParent,
/*46537*/             OPC_CheckType, MVT::v2i32,
/*46539*/             OPC_MoveParent,
/*46540*/             OPC_CheckType, MVT::v2i64,
/*46542*/             OPC_MoveParent,
/*46543*/             OPC_CheckType, MVT::v2i64,
/*46545*/             OPC_EmitConvertToTarget, 3,
/*46547*/             OPC_EmitInteger, MVT::i32, 14, 
/*46550*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46553*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 614:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 597:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46565*/           /*Scope*/ 44, /*->46610*/
/*46566*/             OPC_MoveChild1,
/*46567*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46570*/             OPC_RecordChild0, // #1 = $Vm
/*46571*/             OPC_CheckChild0Type, MVT::v2i32,
/*46573*/             OPC_RecordChild1, // #2 = $lane
/*46574*/             OPC_MoveChild1,
/*46575*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46578*/             OPC_MoveParent,
/*46579*/             OPC_CheckType, MVT::v2i32,
/*46581*/             OPC_MoveParent,
/*46582*/             OPC_RecordChild2, // #3 = $Vn
/*46583*/             OPC_CheckChild2Type, MVT::v2i32,
/*46585*/             OPC_CheckType, MVT::v2i64,
/*46587*/             OPC_MoveParent,
/*46588*/             OPC_CheckType, MVT::v2i64,
/*46590*/             OPC_EmitConvertToTarget, 2,
/*46592*/             OPC_EmitInteger, MVT::i32, 14, 
/*46595*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46598*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 614:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 597:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46610*/           /*Scope*/ 28, /*->46639*/
/*46611*/             OPC_RecordChild1, // #1 = $Vn
/*46612*/             OPC_CheckChild1Type, MVT::v2i32,
/*46614*/             OPC_RecordChild2, // #2 = $Vm
/*46615*/             OPC_CheckChild2Type, MVT::v2i32,
/*46617*/             OPC_CheckType, MVT::v2i64,
/*46619*/             OPC_MoveParent,
/*46620*/             OPC_CheckType, MVT::v2i64,
/*46622*/             OPC_EmitInteger, MVT::i32, 14, 
/*46625*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46628*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 614:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 597:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46639*/           0, /*End of Scope*/
/*46640*/         /*Scope*/ 23, /*->46664*/
/*46641*/           OPC_RecordChild2, // #1 = $Vm
/*46642*/           OPC_CheckChild2Type, MVT::v2i64,
/*46644*/           OPC_CheckType, MVT::v2i64,
/*46646*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46648*/           OPC_EmitInteger, MVT::i32, 14, 
/*46651*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46654*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 614:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46664*/         0, /*End of Scope*/
/*46665*/       /*Scope*/ 68|128,1/*196*/, /*->46863*/
/*46667*/         OPC_CheckChild1Type, MVT::v8i16,
/*46669*/         OPC_Scope, 38|128,1/*166*/, /*->46838*/ // 2 children in Scope
/*46672*/           OPC_MoveChild2,
/*46673*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46676*/           OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*46679*/           OPC_Scope, 62, /*->46743*/ // 3 children in Scope
/*46681*/             OPC_RecordChild1, // #1 = $src2
/*46682*/             OPC_CheckChild1Type, MVT::v8i16,
/*46684*/             OPC_MoveChild2,
/*46685*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46688*/             OPC_RecordChild0, // #2 = $src3
/*46689*/             OPC_CheckChild0Type, MVT::v8i16,
/*46691*/             OPC_RecordChild1, // #3 = $lane
/*46692*/             OPC_MoveChild1,
/*46693*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46696*/             OPC_MoveParent,
/*46697*/             OPC_CheckType, MVT::v8i16,
/*46699*/             OPC_MoveParent,
/*46700*/             OPC_CheckType, MVT::v8i16,
/*46702*/             OPC_MoveParent,
/*46703*/             OPC_CheckType, MVT::v8i16,
/*46705*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46707*/             OPC_EmitConvertToTarget, 3,
/*46709*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*46712*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*46720*/             OPC_EmitConvertToTarget, 3,
/*46722*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*46725*/             OPC_EmitInteger, MVT::i32, 14, 
/*46728*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46731*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 614:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 602:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46743*/           /*Scope*/ 62, /*->46806*/
/*46744*/             OPC_MoveChild1,
/*46745*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46748*/             OPC_RecordChild0, // #1 = $src3
/*46749*/             OPC_CheckChild0Type, MVT::v8i16,
/*46751*/             OPC_RecordChild1, // #2 = $lane
/*46752*/             OPC_MoveChild1,
/*46753*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46756*/             OPC_MoveParent,
/*46757*/             OPC_CheckType, MVT::v8i16,
/*46759*/             OPC_MoveParent,
/*46760*/             OPC_RecordChild2, // #3 = $src2
/*46761*/             OPC_CheckChild2Type, MVT::v8i16,
/*46763*/             OPC_CheckType, MVT::v8i16,
/*46765*/             OPC_MoveParent,
/*46766*/             OPC_CheckType, MVT::v8i16,
/*46768*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46770*/             OPC_EmitConvertToTarget, 2,
/*46772*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*46775*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*46783*/             OPC_EmitConvertToTarget, 2,
/*46785*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*46788*/             OPC_EmitInteger, MVT::i32, 14, 
/*46791*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46794*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 614:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 602:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46806*/           /*Scope*/ 30, /*->46837*/
/*46807*/             OPC_RecordChild1, // #1 = $Vn
/*46808*/             OPC_CheckChild1Type, MVT::v8i16,
/*46810*/             OPC_RecordChild2, // #2 = $Vm
/*46811*/             OPC_CheckChild2Type, MVT::v8i16,
/*46813*/             OPC_CheckType, MVT::v8i16,
/*46815*/             OPC_MoveParent,
/*46816*/             OPC_CheckType, MVT::v8i16,
/*46818*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46820*/             OPC_EmitInteger, MVT::i32, 14, 
/*46823*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46826*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 614:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 602:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46837*/           0, /*End of Scope*/
/*46838*/         /*Scope*/ 23, /*->46862*/
/*46839*/           OPC_RecordChild2, // #1 = $Vm
/*46840*/           OPC_CheckChild2Type, MVT::v8i16,
/*46842*/           OPC_CheckType, MVT::v8i16,
/*46844*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46846*/           OPC_EmitInteger, MVT::i32, 14, 
/*46849*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46852*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 614:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46862*/         0, /*End of Scope*/
/*46863*/       /*Scope*/ 25, /*->46889*/
/*46864*/         OPC_CheckChild1Type, MVT::v8i8,
/*46866*/         OPC_RecordChild2, // #1 = $Vm
/*46867*/         OPC_CheckChild2Type, MVT::v8i8,
/*46869*/         OPC_CheckType, MVT::v8i8,
/*46871*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46873*/         OPC_EmitInteger, MVT::i32, 14, 
/*46876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46879*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 614:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46889*/       /*Scope*/ 25, /*->46915*/
/*46890*/         OPC_CheckChild1Type, MVT::v16i8,
/*46892*/         OPC_RecordChild2, // #1 = $Vm
/*46893*/         OPC_CheckChild2Type, MVT::v16i8,
/*46895*/         OPC_CheckType, MVT::v16i8,
/*46897*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46899*/         OPC_EmitInteger, MVT::i32, 14, 
/*46902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46905*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 614:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46915*/       /*Scope*/ 25, /*->46941*/
/*46916*/         OPC_CheckChild1Type, MVT::v1i64,
/*46918*/         OPC_RecordChild2, // #1 = $Vm
/*46919*/         OPC_CheckChild2Type, MVT::v1i64,
/*46921*/         OPC_CheckType, MVT::v1i64,
/*46923*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46925*/         OPC_EmitInteger, MVT::i32, 14, 
/*46928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46931*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 614:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46941*/       0, /*End of Scope*/
/*46942*/     /*Scope*/ 17|128,5/*657*/, /*->47601*/
/*46944*/       OPC_CheckChild0Integer, 84|128,4/*596*/, 
/*46947*/       OPC_Scope, 43|128,1/*171*/, /*->47121*/ // 5 children in Scope
/*46950*/         OPC_RecordChild1, // #0 = $Vn
/*46951*/         OPC_Scope, 41, /*->46994*/ // 4 children in Scope
/*46953*/           OPC_CheckChild1Type, MVT::v4i16,
/*46955*/           OPC_MoveChild2,
/*46956*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46959*/           OPC_RecordChild0, // #1 = $Vm
/*46960*/           OPC_CheckChild0Type, MVT::v4i16,
/*46962*/           OPC_RecordChild1, // #2 = $lane
/*46963*/           OPC_MoveChild1,
/*46964*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46967*/           OPC_MoveParent,
/*46968*/           OPC_CheckType, MVT::v4i16,
/*46970*/           OPC_MoveParent,
/*46971*/           OPC_CheckType, MVT::v4i16,
/*46973*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46975*/           OPC_EmitConvertToTarget, 2,
/*46977*/           OPC_EmitInteger, MVT::i32, 14, 
/*46980*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46983*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 596:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46994*/         /*Scope*/ 41, /*->47036*/
/*46995*/           OPC_CheckChild1Type, MVT::v2i32,
/*46997*/           OPC_MoveChild2,
/*46998*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47001*/           OPC_RecordChild0, // #1 = $Vm
/*47002*/           OPC_CheckChild0Type, MVT::v2i32,
/*47004*/           OPC_RecordChild1, // #2 = $lane
/*47005*/           OPC_MoveChild1,
/*47006*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47009*/           OPC_MoveParent,
/*47010*/           OPC_CheckType, MVT::v2i32,
/*47012*/           OPC_MoveParent,
/*47013*/           OPC_CheckType, MVT::v2i32,
/*47015*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47017*/           OPC_EmitConvertToTarget, 2,
/*47019*/           OPC_EmitInteger, MVT::i32, 14, 
/*47022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47025*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 596:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47036*/         /*Scope*/ 41, /*->47078*/
/*47037*/           OPC_CheckChild1Type, MVT::v8i16,
/*47039*/           OPC_MoveChild2,
/*47040*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47043*/           OPC_RecordChild0, // #1 = $Vm
/*47044*/           OPC_CheckChild0Type, MVT::v4i16,
/*47046*/           OPC_RecordChild1, // #2 = $lane
/*47047*/           OPC_MoveChild1,
/*47048*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47051*/           OPC_MoveParent,
/*47052*/           OPC_CheckType, MVT::v8i16,
/*47054*/           OPC_MoveParent,
/*47055*/           OPC_CheckType, MVT::v8i16,
/*47057*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47059*/           OPC_EmitConvertToTarget, 2,
/*47061*/           OPC_EmitInteger, MVT::i32, 14, 
/*47064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47067*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 596:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47078*/         /*Scope*/ 41, /*->47120*/
/*47079*/           OPC_CheckChild1Type, MVT::v4i32,
/*47081*/           OPC_MoveChild2,
/*47082*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47085*/           OPC_RecordChild0, // #1 = $Vm
/*47086*/           OPC_CheckChild0Type, MVT::v2i32,
/*47088*/           OPC_RecordChild1, // #2 = $lane
/*47089*/           OPC_MoveChild1,
/*47090*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47093*/           OPC_MoveParent,
/*47094*/           OPC_CheckType, MVT::v4i32,
/*47096*/           OPC_MoveParent,
/*47097*/           OPC_CheckType, MVT::v4i32,
/*47099*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47101*/           OPC_EmitConvertToTarget, 2,
/*47103*/           OPC_EmitInteger, MVT::i32, 14, 
/*47106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47109*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 596:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47120*/         0, /*End of Scope*/
/*47121*/       /*Scope*/ 17|128,1/*145*/, /*->47268*/
/*47123*/         OPC_MoveChild1,
/*47124*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47127*/         OPC_RecordChild0, // #0 = $Vm
/*47128*/         OPC_Scope, 68, /*->47198*/ // 2 children in Scope
/*47130*/           OPC_CheckChild0Type, MVT::v4i16,
/*47132*/           OPC_RecordChild1, // #1 = $lane
/*47133*/           OPC_MoveChild1,
/*47134*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47137*/           OPC_MoveParent,
/*47138*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->47168
/*47141*/             OPC_MoveParent,
/*47142*/             OPC_RecordChild2, // #2 = $Vn
/*47143*/             OPC_CheckChild2Type, MVT::v4i16,
/*47145*/             OPC_CheckType, MVT::v4i16,
/*47147*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47149*/             OPC_EmitConvertToTarget, 1,
/*47151*/             OPC_EmitInteger, MVT::i32, 14, 
/*47154*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47157*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 596:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47168*/           /*SwitchType*/ 27, MVT::v8i16,// ->47197
/*47170*/             OPC_MoveParent,
/*47171*/             OPC_RecordChild2, // #2 = $Vn
/*47172*/             OPC_CheckChild2Type, MVT::v8i16,
/*47174*/             OPC_CheckType, MVT::v8i16,
/*47176*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47178*/             OPC_EmitConvertToTarget, 1,
/*47180*/             OPC_EmitInteger, MVT::i32, 14, 
/*47183*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47186*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 596:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47197*/           0, // EndSwitchType
/*47198*/         /*Scope*/ 68, /*->47267*/
/*47199*/           OPC_CheckChild0Type, MVT::v2i32,
/*47201*/           OPC_RecordChild1, // #1 = $lane
/*47202*/           OPC_MoveChild1,
/*47203*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47206*/           OPC_MoveParent,
/*47207*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->47237
/*47210*/             OPC_MoveParent,
/*47211*/             OPC_RecordChild2, // #2 = $Vn
/*47212*/             OPC_CheckChild2Type, MVT::v2i32,
/*47214*/             OPC_CheckType, MVT::v2i32,
/*47216*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47218*/             OPC_EmitConvertToTarget, 1,
/*47220*/             OPC_EmitInteger, MVT::i32, 14, 
/*47223*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47226*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 596:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47237*/           /*SwitchType*/ 27, MVT::v4i32,// ->47266
/*47239*/             OPC_MoveParent,
/*47240*/             OPC_RecordChild2, // #2 = $Vn
/*47241*/             OPC_CheckChild2Type, MVT::v4i32,
/*47243*/             OPC_CheckType, MVT::v4i32,
/*47245*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47247*/             OPC_EmitConvertToTarget, 1,
/*47249*/             OPC_EmitInteger, MVT::i32, 14, 
/*47252*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47255*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 596:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47266*/           0, // EndSwitchType
/*47267*/         0, /*End of Scope*/
/*47268*/       /*Scope*/ 115, /*->47384*/
/*47269*/         OPC_RecordChild1, // #0 = $src1
/*47270*/         OPC_Scope, 55, /*->47327*/ // 2 children in Scope
/*47272*/           OPC_CheckChild1Type, MVT::v8i16,
/*47274*/           OPC_MoveChild2,
/*47275*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47278*/           OPC_RecordChild0, // #1 = $src2
/*47279*/           OPC_CheckChild0Type, MVT::v8i16,
/*47281*/           OPC_RecordChild1, // #2 = $lane
/*47282*/           OPC_MoveChild1,
/*47283*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47286*/           OPC_MoveParent,
/*47287*/           OPC_CheckType, MVT::v8i16,
/*47289*/           OPC_MoveParent,
/*47290*/           OPC_CheckType, MVT::v8i16,
/*47292*/           OPC_EmitConvertToTarget, 2,
/*47294*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*47297*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*47305*/           OPC_EmitConvertToTarget, 2,
/*47307*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*47310*/           OPC_EmitInteger, MVT::i32, 14, 
/*47313*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47316*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 596:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47327*/         /*Scope*/ 55, /*->47383*/
/*47328*/           OPC_CheckChild1Type, MVT::v4i32,
/*47330*/           OPC_MoveChild2,
/*47331*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47334*/           OPC_RecordChild0, // #1 = $src2
/*47335*/           OPC_CheckChild0Type, MVT::v4i32,
/*47337*/           OPC_RecordChild1, // #2 = $lane
/*47338*/           OPC_MoveChild1,
/*47339*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47342*/           OPC_MoveParent,
/*47343*/           OPC_CheckType, MVT::v4i32,
/*47345*/           OPC_MoveParent,
/*47346*/           OPC_CheckType, MVT::v4i32,
/*47348*/           OPC_EmitConvertToTarget, 2,
/*47350*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*47353*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*47361*/           OPC_EmitConvertToTarget, 2,
/*47363*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*47366*/           OPC_EmitInteger, MVT::i32, 14, 
/*47369*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47372*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 596:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47383*/         0, /*End of Scope*/
/*47384*/       /*Scope*/ 111, /*->47496*/
/*47385*/         OPC_MoveChild1,
/*47386*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47389*/         OPC_RecordChild0, // #0 = $src2
/*47390*/         OPC_Scope, 51, /*->47443*/ // 2 children in Scope
/*47392*/           OPC_CheckChild0Type, MVT::v8i16,
/*47394*/           OPC_RecordChild1, // #1 = $lane
/*47395*/           OPC_MoveChild1,
/*47396*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47399*/           OPC_MoveParent,
/*47400*/           OPC_CheckType, MVT::v8i16,
/*47402*/           OPC_MoveParent,
/*47403*/           OPC_RecordChild2, // #2 = $src1
/*47404*/           OPC_CheckChild2Type, MVT::v8i16,
/*47406*/           OPC_CheckType, MVT::v8i16,
/*47408*/           OPC_EmitConvertToTarget, 1,
/*47410*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*47413*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*47421*/           OPC_EmitConvertToTarget, 1,
/*47423*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*47426*/           OPC_EmitInteger, MVT::i32, 14, 
/*47429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47432*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 596:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47443*/         /*Scope*/ 51, /*->47495*/
/*47444*/           OPC_CheckChild0Type, MVT::v4i32,
/*47446*/           OPC_RecordChild1, // #1 = $lane
/*47447*/           OPC_MoveChild1,
/*47448*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47451*/           OPC_MoveParent,
/*47452*/           OPC_CheckType, MVT::v4i32,
/*47454*/           OPC_MoveParent,
/*47455*/           OPC_RecordChild2, // #2 = $src1
/*47456*/           OPC_CheckChild2Type, MVT::v4i32,
/*47458*/           OPC_CheckType, MVT::v4i32,
/*47460*/           OPC_EmitConvertToTarget, 1,
/*47462*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*47465*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47473*/           OPC_EmitConvertToTarget, 1,
/*47475*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*47478*/           OPC_EmitInteger, MVT::i32, 14, 
/*47481*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47484*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 596:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47495*/         0, /*End of Scope*/
/*47496*/       /*Scope*/ 103, /*->47600*/
/*47497*/         OPC_RecordChild1, // #0 = $Vn
/*47498*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->47524
/*47501*/           OPC_CheckChild1Type, MVT::v4i16,
/*47503*/           OPC_RecordChild2, // #1 = $Vm
/*47504*/           OPC_CheckChild2Type, MVT::v4i16,
/*47506*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47508*/           OPC_EmitInteger, MVT::i32, 14, 
/*47511*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47514*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 596:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47524*/         /*SwitchType*/ 23, MVT::v2i32,// ->47549
/*47526*/           OPC_CheckChild1Type, MVT::v2i32,
/*47528*/           OPC_RecordChild2, // #1 = $Vm
/*47529*/           OPC_CheckChild2Type, MVT::v2i32,
/*47531*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47533*/           OPC_EmitInteger, MVT::i32, 14, 
/*47536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47539*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 596:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47549*/         /*SwitchType*/ 23, MVT::v8i16,// ->47574
/*47551*/           OPC_CheckChild1Type, MVT::v8i16,
/*47553*/           OPC_RecordChild2, // #1 = $Vm
/*47554*/           OPC_CheckChild2Type, MVT::v8i16,
/*47556*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47558*/           OPC_EmitInteger, MVT::i32, 14, 
/*47561*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47564*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 596:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47574*/         /*SwitchType*/ 23, MVT::v4i32,// ->47599
/*47576*/           OPC_CheckChild1Type, MVT::v4i32,
/*47578*/           OPC_RecordChild2, // #1 = $Vm
/*47579*/           OPC_CheckChild2Type, MVT::v4i32,
/*47581*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47583*/           OPC_EmitInteger, MVT::i32, 14, 
/*47586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47589*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 596:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47599*/         0, // EndSwitchType
/*47600*/       0, /*End of Scope*/
/*47601*/     /*Scope*/ 17|128,5/*657*/, /*->48260*/
/*47603*/       OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*47606*/       OPC_Scope, 43|128,1/*171*/, /*->47780*/ // 5 children in Scope
/*47609*/         OPC_RecordChild1, // #0 = $Vn
/*47610*/         OPC_Scope, 41, /*->47653*/ // 4 children in Scope
/*47612*/           OPC_CheckChild1Type, MVT::v4i16,
/*47614*/           OPC_MoveChild2,
/*47615*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47618*/           OPC_RecordChild0, // #1 = $Vm
/*47619*/           OPC_CheckChild0Type, MVT::v4i16,
/*47621*/           OPC_RecordChild1, // #2 = $lane
/*47622*/           OPC_MoveChild1,
/*47623*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47626*/           OPC_MoveParent,
/*47627*/           OPC_CheckType, MVT::v4i16,
/*47629*/           OPC_MoveParent,
/*47630*/           OPC_CheckType, MVT::v4i16,
/*47632*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47634*/           OPC_EmitConvertToTarget, 2,
/*47636*/           OPC_EmitInteger, MVT::i32, 14, 
/*47639*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47642*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 602:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47653*/         /*Scope*/ 41, /*->47695*/
/*47654*/           OPC_CheckChild1Type, MVT::v2i32,
/*47656*/           OPC_MoveChild2,
/*47657*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47660*/           OPC_RecordChild0, // #1 = $Vm
/*47661*/           OPC_CheckChild0Type, MVT::v2i32,
/*47663*/           OPC_RecordChild1, // #2 = $lane
/*47664*/           OPC_MoveChild1,
/*47665*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47668*/           OPC_MoveParent,
/*47669*/           OPC_CheckType, MVT::v2i32,
/*47671*/           OPC_MoveParent,
/*47672*/           OPC_CheckType, MVT::v2i32,
/*47674*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47676*/           OPC_EmitConvertToTarget, 2,
/*47678*/           OPC_EmitInteger, MVT::i32, 14, 
/*47681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47684*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 602:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47695*/         /*Scope*/ 41, /*->47737*/
/*47696*/           OPC_CheckChild1Type, MVT::v8i16,
/*47698*/           OPC_MoveChild2,
/*47699*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47702*/           OPC_RecordChild0, // #1 = $Vm
/*47703*/           OPC_CheckChild0Type, MVT::v4i16,
/*47705*/           OPC_RecordChild1, // #2 = $lane
/*47706*/           OPC_MoveChild1,
/*47707*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47710*/           OPC_MoveParent,
/*47711*/           OPC_CheckType, MVT::v8i16,
/*47713*/           OPC_MoveParent,
/*47714*/           OPC_CheckType, MVT::v8i16,
/*47716*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47718*/           OPC_EmitConvertToTarget, 2,
/*47720*/           OPC_EmitInteger, MVT::i32, 14, 
/*47723*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47726*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 602:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47737*/         /*Scope*/ 41, /*->47779*/
/*47738*/           OPC_CheckChild1Type, MVT::v4i32,
/*47740*/           OPC_MoveChild2,
/*47741*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47744*/           OPC_RecordChild0, // #1 = $Vm
/*47745*/           OPC_CheckChild0Type, MVT::v2i32,
/*47747*/           OPC_RecordChild1, // #2 = $lane
/*47748*/           OPC_MoveChild1,
/*47749*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47752*/           OPC_MoveParent,
/*47753*/           OPC_CheckType, MVT::v4i32,
/*47755*/           OPC_MoveParent,
/*47756*/           OPC_CheckType, MVT::v4i32,
/*47758*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47760*/           OPC_EmitConvertToTarget, 2,
/*47762*/           OPC_EmitInteger, MVT::i32, 14, 
/*47765*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47768*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 602:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47779*/         0, /*End of Scope*/
/*47780*/       /*Scope*/ 17|128,1/*145*/, /*->47927*/
/*47782*/         OPC_MoveChild1,
/*47783*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47786*/         OPC_RecordChild0, // #0 = $Vm
/*47787*/         OPC_Scope, 68, /*->47857*/ // 2 children in Scope
/*47789*/           OPC_CheckChild0Type, MVT::v4i16,
/*47791*/           OPC_RecordChild1, // #1 = $lane
/*47792*/           OPC_MoveChild1,
/*47793*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47796*/           OPC_MoveParent,
/*47797*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->47827
/*47800*/             OPC_MoveParent,
/*47801*/             OPC_RecordChild2, // #2 = $Vn
/*47802*/             OPC_CheckChild2Type, MVT::v4i16,
/*47804*/             OPC_CheckType, MVT::v4i16,
/*47806*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47808*/             OPC_EmitConvertToTarget, 1,
/*47810*/             OPC_EmitInteger, MVT::i32, 14, 
/*47813*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47816*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 602:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47827*/           /*SwitchType*/ 27, MVT::v8i16,// ->47856
/*47829*/             OPC_MoveParent,
/*47830*/             OPC_RecordChild2, // #2 = $Vn
/*47831*/             OPC_CheckChild2Type, MVT::v8i16,
/*47833*/             OPC_CheckType, MVT::v8i16,
/*47835*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47837*/             OPC_EmitConvertToTarget, 1,
/*47839*/             OPC_EmitInteger, MVT::i32, 14, 
/*47842*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47845*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 602:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47856*/           0, // EndSwitchType
/*47857*/         /*Scope*/ 68, /*->47926*/
/*47858*/           OPC_CheckChild0Type, MVT::v2i32,
/*47860*/           OPC_RecordChild1, // #1 = $lane
/*47861*/           OPC_MoveChild1,
/*47862*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47865*/           OPC_MoveParent,
/*47866*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->47896
/*47869*/             OPC_MoveParent,
/*47870*/             OPC_RecordChild2, // #2 = $Vn
/*47871*/             OPC_CheckChild2Type, MVT::v2i32,
/*47873*/             OPC_CheckType, MVT::v2i32,
/*47875*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47877*/             OPC_EmitConvertToTarget, 1,
/*47879*/             OPC_EmitInteger, MVT::i32, 14, 
/*47882*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47885*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 602:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47896*/           /*SwitchType*/ 27, MVT::v4i32,// ->47925
/*47898*/             OPC_MoveParent,
/*47899*/             OPC_RecordChild2, // #2 = $Vn
/*47900*/             OPC_CheckChild2Type, MVT::v4i32,
/*47902*/             OPC_CheckType, MVT::v4i32,
/*47904*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47906*/             OPC_EmitConvertToTarget, 1,
/*47908*/             OPC_EmitInteger, MVT::i32, 14, 
/*47911*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47914*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 602:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47925*/           0, // EndSwitchType
/*47926*/         0, /*End of Scope*/
/*47927*/       /*Scope*/ 115, /*->48043*/
/*47928*/         OPC_RecordChild1, // #0 = $src1
/*47929*/         OPC_Scope, 55, /*->47986*/ // 2 children in Scope
/*47931*/           OPC_CheckChild1Type, MVT::v8i16,
/*47933*/           OPC_MoveChild2,
/*47934*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47937*/           OPC_RecordChild0, // #1 = $src2
/*47938*/           OPC_CheckChild0Type, MVT::v8i16,
/*47940*/           OPC_RecordChild1, // #2 = $lane
/*47941*/           OPC_MoveChild1,
/*47942*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47945*/           OPC_MoveParent,
/*47946*/           OPC_CheckType, MVT::v8i16,
/*47948*/           OPC_MoveParent,
/*47949*/           OPC_CheckType, MVT::v8i16,
/*47951*/           OPC_EmitConvertToTarget, 2,
/*47953*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*47956*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*47964*/           OPC_EmitConvertToTarget, 2,
/*47966*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*47969*/           OPC_EmitInteger, MVT::i32, 14, 
/*47972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47975*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 602:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47986*/         /*Scope*/ 55, /*->48042*/
/*47987*/           OPC_CheckChild1Type, MVT::v4i32,
/*47989*/           OPC_MoveChild2,
/*47990*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47993*/           OPC_RecordChild0, // #1 = $src2
/*47994*/           OPC_CheckChild0Type, MVT::v4i32,
/*47996*/           OPC_RecordChild1, // #2 = $lane
/*47997*/           OPC_MoveChild1,
/*47998*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48001*/           OPC_MoveParent,
/*48002*/           OPC_CheckType, MVT::v4i32,
/*48004*/           OPC_MoveParent,
/*48005*/           OPC_CheckType, MVT::v4i32,
/*48007*/           OPC_EmitConvertToTarget, 2,
/*48009*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*48012*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*48020*/           OPC_EmitConvertToTarget, 2,
/*48022*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*48025*/           OPC_EmitInteger, MVT::i32, 14, 
/*48028*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48031*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 602:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48042*/         0, /*End of Scope*/
/*48043*/       /*Scope*/ 111, /*->48155*/
/*48044*/         OPC_MoveChild1,
/*48045*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48048*/         OPC_RecordChild0, // #0 = $src2
/*48049*/         OPC_Scope, 51, /*->48102*/ // 2 children in Scope
/*48051*/           OPC_CheckChild0Type, MVT::v8i16,
/*48053*/           OPC_RecordChild1, // #1 = $lane
/*48054*/           OPC_MoveChild1,
/*48055*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48058*/           OPC_MoveParent,
/*48059*/           OPC_CheckType, MVT::v8i16,
/*48061*/           OPC_MoveParent,
/*48062*/           OPC_RecordChild2, // #2 = $src1
/*48063*/           OPC_CheckChild2Type, MVT::v8i16,
/*48065*/           OPC_CheckType, MVT::v8i16,
/*48067*/           OPC_EmitConvertToTarget, 1,
/*48069*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*48072*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*48080*/           OPC_EmitConvertToTarget, 1,
/*48082*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*48085*/           OPC_EmitInteger, MVT::i32, 14, 
/*48088*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48091*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 602:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48102*/         /*Scope*/ 51, /*->48154*/
/*48103*/           OPC_CheckChild0Type, MVT::v4i32,
/*48105*/           OPC_RecordChild1, // #1 = $lane
/*48106*/           OPC_MoveChild1,
/*48107*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48110*/           OPC_MoveParent,
/*48111*/           OPC_CheckType, MVT::v4i32,
/*48113*/           OPC_MoveParent,
/*48114*/           OPC_RecordChild2, // #2 = $src1
/*48115*/           OPC_CheckChild2Type, MVT::v4i32,
/*48117*/           OPC_CheckType, MVT::v4i32,
/*48119*/           OPC_EmitConvertToTarget, 1,
/*48121*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*48124*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*48132*/           OPC_EmitConvertToTarget, 1,
/*48134*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*48137*/           OPC_EmitInteger, MVT::i32, 14, 
/*48140*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48143*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 602:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48154*/         0, /*End of Scope*/
/*48155*/       /*Scope*/ 103, /*->48259*/
/*48156*/         OPC_RecordChild1, // #0 = $Vn
/*48157*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->48183
/*48160*/           OPC_CheckChild1Type, MVT::v4i16,
/*48162*/           OPC_RecordChild2, // #1 = $Vm
/*48163*/           OPC_CheckChild2Type, MVT::v4i16,
/*48165*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48167*/           OPC_EmitInteger, MVT::i32, 14, 
/*48170*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48173*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 602:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48183*/         /*SwitchType*/ 23, MVT::v2i32,// ->48208
/*48185*/           OPC_CheckChild1Type, MVT::v2i32,
/*48187*/           OPC_RecordChild2, // #1 = $Vm
/*48188*/           OPC_CheckChild2Type, MVT::v2i32,
/*48190*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48192*/           OPC_EmitInteger, MVT::i32, 14, 
/*48195*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48198*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 602:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48208*/         /*SwitchType*/ 23, MVT::v8i16,// ->48233
/*48210*/           OPC_CheckChild1Type, MVT::v8i16,
/*48212*/           OPC_RecordChild2, // #1 = $Vm
/*48213*/           OPC_CheckChild2Type, MVT::v8i16,
/*48215*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48217*/           OPC_EmitInteger, MVT::i32, 14, 
/*48220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48223*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 602:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48233*/         /*SwitchType*/ 23, MVT::v4i32,// ->48258
/*48235*/           OPC_CheckChild1Type, MVT::v4i32,
/*48237*/           OPC_RecordChild2, // #1 = $Vm
/*48238*/           OPC_CheckChild2Type, MVT::v4i32,
/*48240*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48242*/           OPC_EmitInteger, MVT::i32, 14, 
/*48245*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48248*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 602:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48258*/         0, // EndSwitchType
/*48259*/       0, /*End of Scope*/
/*48260*/     /*Scope*/ 103|128,1/*231*/, /*->48493*/
/*48262*/       OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*48265*/       OPC_Scope, 87, /*->48354*/ // 3 children in Scope
/*48267*/         OPC_RecordChild1, // #0 = $Vn
/*48268*/         OPC_Scope, 41, /*->48311*/ // 2 children in Scope
/*48270*/           OPC_CheckChild1Type, MVT::v4i16,
/*48272*/           OPC_MoveChild2,
/*48273*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48276*/           OPC_RecordChild0, // #1 = $Vm
/*48277*/           OPC_CheckChild0Type, MVT::v4i16,
/*48279*/           OPC_RecordChild1, // #2 = $lane
/*48280*/           OPC_MoveChild1,
/*48281*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48284*/           OPC_MoveParent,
/*48285*/           OPC_CheckType, MVT::v4i16,
/*48287*/           OPC_MoveParent,
/*48288*/           OPC_CheckType, MVT::v4i32,
/*48290*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48292*/           OPC_EmitConvertToTarget, 2,
/*48294*/           OPC_EmitInteger, MVT::i32, 14, 
/*48297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48300*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 597:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48311*/         /*Scope*/ 41, /*->48353*/
/*48312*/           OPC_CheckChild1Type, MVT::v2i32,
/*48314*/           OPC_MoveChild2,
/*48315*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48318*/           OPC_RecordChild0, // #1 = $Vm
/*48319*/           OPC_CheckChild0Type, MVT::v2i32,
/*48321*/           OPC_RecordChild1, // #2 = $lane
/*48322*/           OPC_MoveChild1,
/*48323*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48326*/           OPC_MoveParent,
/*48327*/           OPC_CheckType, MVT::v2i32,
/*48329*/           OPC_MoveParent,
/*48330*/           OPC_CheckType, MVT::v2i64,
/*48332*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48334*/           OPC_EmitConvertToTarget, 2,
/*48336*/           OPC_EmitInteger, MVT::i32, 14, 
/*48339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48342*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 597:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48353*/         0, /*End of Scope*/
/*48354*/       /*Scope*/ 83, /*->48438*/
/*48355*/         OPC_MoveChild1,
/*48356*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48359*/         OPC_RecordChild0, // #0 = $Vm
/*48360*/         OPC_Scope, 37, /*->48399*/ // 2 children in Scope
/*48362*/           OPC_CheckChild0Type, MVT::v4i16,
/*48364*/           OPC_RecordChild1, // #1 = $lane
/*48365*/           OPC_MoveChild1,
/*48366*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48369*/           OPC_MoveParent,
/*48370*/           OPC_CheckType, MVT::v4i16,
/*48372*/           OPC_MoveParent,
/*48373*/           OPC_RecordChild2, // #2 = $Vn
/*48374*/           OPC_CheckChild2Type, MVT::v4i16,
/*48376*/           OPC_CheckType, MVT::v4i32,
/*48378*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48380*/           OPC_EmitConvertToTarget, 1,
/*48382*/           OPC_EmitInteger, MVT::i32, 14, 
/*48385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48388*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 597:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48399*/         /*Scope*/ 37, /*->48437*/
/*48400*/           OPC_CheckChild0Type, MVT::v2i32,
/*48402*/           OPC_RecordChild1, // #1 = $lane
/*48403*/           OPC_MoveChild1,
/*48404*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48407*/           OPC_MoveParent,
/*48408*/           OPC_CheckType, MVT::v2i32,
/*48410*/           OPC_MoveParent,
/*48411*/           OPC_RecordChild2, // #2 = $Vn
/*48412*/           OPC_CheckChild2Type, MVT::v2i32,
/*48414*/           OPC_CheckType, MVT::v2i64,
/*48416*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48418*/           OPC_EmitConvertToTarget, 1,
/*48420*/           OPC_EmitInteger, MVT::i32, 14, 
/*48423*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48426*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 597:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48437*/         0, /*End of Scope*/
/*48438*/       /*Scope*/ 53, /*->48492*/
/*48439*/         OPC_RecordChild1, // #0 = $Vn
/*48440*/         OPC_SwitchType /*2 cases */, 23, MVT::v4i32,// ->48466
/*48443*/           OPC_CheckChild1Type, MVT::v4i16,
/*48445*/           OPC_RecordChild2, // #1 = $Vm
/*48446*/           OPC_CheckChild2Type, MVT::v4i16,
/*48448*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48450*/           OPC_EmitInteger, MVT::i32, 14, 
/*48453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48456*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 597:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48466*/         /*SwitchType*/ 23, MVT::v2i64,// ->48491
/*48468*/           OPC_CheckChild1Type, MVT::v2i32,
/*48470*/           OPC_RecordChild2, // #1 = $Vm
/*48471*/           OPC_CheckChild2Type, MVT::v2i32,
/*48473*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48475*/           OPC_EmitInteger, MVT::i32, 14, 
/*48478*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48481*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 597:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48491*/         0, // EndSwitchType
/*48492*/       0, /*End of Scope*/
/*48493*/     /*Scope*/ 2|128,1/*130*/, /*->48625*/
/*48495*/       OPC_CheckChild0Integer, 39|128,4/*551*/, 
/*48498*/       OPC_RecordChild1, // #0 = $Vm
/*48499*/       OPC_Scope, 30, /*->48531*/ // 4 children in Scope
/*48501*/         OPC_CheckChild1Type, MVT::v2f32,
/*48503*/         OPC_RecordChild2, // #1 = $SIMM
/*48504*/         OPC_MoveChild2,
/*48505*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48508*/         OPC_MoveParent,
/*48509*/         OPC_CheckType, MVT::v2i32,
/*48511*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48513*/         OPC_EmitConvertToTarget, 1,
/*48515*/         OPC_EmitInteger, MVT::i32, 14, 
/*48518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48521*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 551:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48531*/       /*Scope*/ 30, /*->48562*/
/*48532*/         OPC_CheckChild1Type, MVT::v4f16,
/*48534*/         OPC_RecordChild2, // #1 = $SIMM
/*48535*/         OPC_MoveChild2,
/*48536*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48539*/         OPC_MoveParent,
/*48540*/         OPC_CheckType, MVT::v4i16,
/*48542*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48544*/         OPC_EmitConvertToTarget, 1,
/*48546*/         OPC_EmitInteger, MVT::i32, 14, 
/*48549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48552*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 551:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsd:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*48562*/       /*Scope*/ 30, /*->48593*/
/*48563*/         OPC_CheckChild1Type, MVT::v4f32,
/*48565*/         OPC_RecordChild2, // #1 = $SIMM
/*48566*/         OPC_MoveChild2,
/*48567*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48570*/         OPC_MoveParent,
/*48571*/         OPC_CheckType, MVT::v4i32,
/*48573*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48575*/         OPC_EmitConvertToTarget, 1,
/*48577*/         OPC_EmitInteger, MVT::i32, 14, 
/*48580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48583*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 551:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48593*/       /*Scope*/ 30, /*->48624*/
/*48594*/         OPC_CheckChild1Type, MVT::v8f16,
/*48596*/         OPC_RecordChild2, // #1 = $SIMM
/*48597*/         OPC_MoveChild2,
/*48598*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48601*/         OPC_MoveParent,
/*48602*/         OPC_CheckType, MVT::v8i16,
/*48604*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48606*/         OPC_EmitConvertToTarget, 1,
/*48608*/         OPC_EmitInteger, MVT::i32, 14, 
/*48611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48614*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 551:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*48624*/       0, /*End of Scope*/
/*48625*/     /*Scope*/ 2|128,1/*130*/, /*->48757*/
/*48627*/       OPC_CheckChild0Integer, 40|128,4/*552*/, 
/*48630*/       OPC_RecordChild1, // #0 = $Vm
/*48631*/       OPC_Scope, 30, /*->48663*/ // 4 children in Scope
/*48633*/         OPC_CheckChild1Type, MVT::v2f32,
/*48635*/         OPC_RecordChild2, // #1 = $SIMM
/*48636*/         OPC_MoveChild2,
/*48637*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48640*/         OPC_MoveParent,
/*48641*/         OPC_CheckType, MVT::v2i32,
/*48643*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48645*/         OPC_EmitConvertToTarget, 1,
/*48647*/         OPC_EmitInteger, MVT::i32, 14, 
/*48650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48653*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xud), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 552:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48663*/       /*Scope*/ 30, /*->48694*/
/*48664*/         OPC_CheckChild1Type, MVT::v4f16,
/*48666*/         OPC_RecordChild2, // #1 = $SIMM
/*48667*/         OPC_MoveChild2,
/*48668*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48671*/         OPC_MoveParent,
/*48672*/         OPC_CheckType, MVT::v4i16,
/*48674*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48676*/         OPC_EmitConvertToTarget, 1,
/*48678*/         OPC_EmitInteger, MVT::i32, 14, 
/*48681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48684*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xud), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 552:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xud:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*48694*/       /*Scope*/ 30, /*->48725*/
/*48695*/         OPC_CheckChild1Type, MVT::v4f32,
/*48697*/         OPC_RecordChild2, // #1 = $SIMM
/*48698*/         OPC_MoveChild2,
/*48699*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48702*/         OPC_MoveParent,
/*48703*/         OPC_CheckType, MVT::v4i32,
/*48705*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48707*/         OPC_EmitConvertToTarget, 1,
/*48709*/         OPC_EmitInteger, MVT::i32, 14, 
/*48712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48715*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 552:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48725*/       /*Scope*/ 30, /*->48756*/
/*48726*/         OPC_CheckChild1Type, MVT::v8f16,
/*48728*/         OPC_RecordChild2, // #1 = $SIMM
/*48729*/         OPC_MoveChild2,
/*48730*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48733*/         OPC_MoveParent,
/*48734*/         OPC_CheckType, MVT::v8i16,
/*48736*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48738*/         OPC_EmitConvertToTarget, 1,
/*48740*/         OPC_EmitInteger, MVT::i32, 14, 
/*48743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48746*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xuq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 552:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xuq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*48756*/       0, /*End of Scope*/
/*48757*/     /*Scope*/ 28|128,1/*156*/, /*->48915*/
/*48759*/       OPC_CheckChild0Integer, 51|128,4/*563*/, 
/*48762*/       OPC_RecordChild1, // #0 = $Vn
/*48763*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->48789
/*48766*/         OPC_CheckChild1Type, MVT::v4i16,
/*48768*/         OPC_RecordChild2, // #1 = $Vm
/*48769*/         OPC_CheckChild2Type, MVT::v4i16,
/*48771*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48773*/         OPC_EmitInteger, MVT::i32, 14, 
/*48776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48779*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 563:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48789*/       /*SwitchType*/ 23, MVT::v2i32,// ->48814
/*48791*/         OPC_CheckChild1Type, MVT::v2i32,
/*48793*/         OPC_RecordChild2, // #1 = $Vm
/*48794*/         OPC_CheckChild2Type, MVT::v2i32,
/*48796*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48798*/         OPC_EmitInteger, MVT::i32, 14, 
/*48801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48804*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 563:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48814*/       /*SwitchType*/ 23, MVT::v8i16,// ->48839
/*48816*/         OPC_CheckChild1Type, MVT::v8i16,
/*48818*/         OPC_RecordChild2, // #1 = $Vm
/*48819*/         OPC_CheckChild2Type, MVT::v8i16,
/*48821*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48823*/         OPC_EmitInteger, MVT::i32, 14, 
/*48826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48829*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 563:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48839*/       /*SwitchType*/ 23, MVT::v4i32,// ->48864
/*48841*/         OPC_CheckChild1Type, MVT::v4i32,
/*48843*/         OPC_RecordChild2, // #1 = $Vm
/*48844*/         OPC_CheckChild2Type, MVT::v4i32,
/*48846*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48848*/         OPC_EmitInteger, MVT::i32, 14, 
/*48851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48854*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 563:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48864*/       /*SwitchType*/ 23, MVT::v8i8,// ->48889
/*48866*/         OPC_CheckChild1Type, MVT::v8i8,
/*48868*/         OPC_RecordChild2, // #1 = $Vm
/*48869*/         OPC_CheckChild2Type, MVT::v8i8,
/*48871*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48873*/         OPC_EmitInteger, MVT::i32, 14, 
/*48876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48879*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 563:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48889*/       /*SwitchType*/ 23, MVT::v16i8,// ->48914
/*48891*/         OPC_CheckChild1Type, MVT::v16i8,
/*48893*/         OPC_RecordChild2, // #1 = $Vm
/*48894*/         OPC_CheckChild2Type, MVT::v16i8,
/*48896*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48898*/         OPC_EmitInteger, MVT::i32, 14, 
/*48901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48904*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 563:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48914*/       0, // EndSwitchType
/*48915*/     /*Scope*/ 28|128,1/*156*/, /*->49073*/
/*48917*/       OPC_CheckChild0Integer, 52|128,4/*564*/, 
/*48920*/       OPC_RecordChild1, // #0 = $Vn
/*48921*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->48947
/*48924*/         OPC_CheckChild1Type, MVT::v4i16,
/*48926*/         OPC_RecordChild2, // #1 = $Vm
/*48927*/         OPC_CheckChild2Type, MVT::v4i16,
/*48929*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48931*/         OPC_EmitInteger, MVT::i32, 14, 
/*48934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48937*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 564:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48947*/       /*SwitchType*/ 23, MVT::v2i32,// ->48972
/*48949*/         OPC_CheckChild1Type, MVT::v2i32,
/*48951*/         OPC_RecordChild2, // #1 = $Vm
/*48952*/         OPC_CheckChild2Type, MVT::v2i32,
/*48954*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48956*/         OPC_EmitInteger, MVT::i32, 14, 
/*48959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48962*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 564:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48972*/       /*SwitchType*/ 23, MVT::v8i16,// ->48997
/*48974*/         OPC_CheckChild1Type, MVT::v8i16,
/*48976*/         OPC_RecordChild2, // #1 = $Vm
/*48977*/         OPC_CheckChild2Type, MVT::v8i16,
/*48979*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48981*/         OPC_EmitInteger, MVT::i32, 14, 
/*48984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48987*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 564:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48997*/       /*SwitchType*/ 23, MVT::v4i32,// ->49022
/*48999*/         OPC_CheckChild1Type, MVT::v4i32,
/*49001*/         OPC_RecordChild2, // #1 = $Vm
/*49002*/         OPC_CheckChild2Type, MVT::v4i32,
/*49004*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49006*/         OPC_EmitInteger, MVT::i32, 14, 
/*49009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49012*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 564:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49022*/       /*SwitchType*/ 23, MVT::v8i8,// ->49047
/*49024*/         OPC_CheckChild1Type, MVT::v8i8,
/*49026*/         OPC_RecordChild2, // #1 = $Vm
/*49027*/         OPC_CheckChild2Type, MVT::v8i8,
/*49029*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49031*/         OPC_EmitInteger, MVT::i32, 14, 
/*49034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49037*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 564:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49047*/       /*SwitchType*/ 23, MVT::v16i8,// ->49072
/*49049*/         OPC_CheckChild1Type, MVT::v16i8,
/*49051*/         OPC_RecordChild2, // #1 = $Vm
/*49052*/         OPC_CheckChild2Type, MVT::v16i8,
/*49054*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49056*/         OPC_EmitInteger, MVT::i32, 14, 
/*49059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49062*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 564:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49072*/       0, // EndSwitchType
/*49073*/     /*Scope*/ 28|128,1/*156*/, /*->49231*/
/*49075*/       OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*49078*/       OPC_RecordChild1, // #0 = $Vn
/*49079*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49105
/*49082*/         OPC_CheckChild1Type, MVT::v4i16,
/*49084*/         OPC_RecordChild2, // #1 = $Vm
/*49085*/         OPC_CheckChild2Type, MVT::v4i16,
/*49087*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49089*/         OPC_EmitInteger, MVT::i32, 14, 
/*49092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49095*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 619:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49105*/       /*SwitchType*/ 23, MVT::v2i32,// ->49130
/*49107*/         OPC_CheckChild1Type, MVT::v2i32,
/*49109*/         OPC_RecordChild2, // #1 = $Vm
/*49110*/         OPC_CheckChild2Type, MVT::v2i32,
/*49112*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49114*/         OPC_EmitInteger, MVT::i32, 14, 
/*49117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49120*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 619:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49130*/       /*SwitchType*/ 23, MVT::v8i16,// ->49155
/*49132*/         OPC_CheckChild1Type, MVT::v8i16,
/*49134*/         OPC_RecordChild2, // #1 = $Vm
/*49135*/         OPC_CheckChild2Type, MVT::v8i16,
/*49137*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49139*/         OPC_EmitInteger, MVT::i32, 14, 
/*49142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49145*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 619:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49155*/       /*SwitchType*/ 23, MVT::v4i32,// ->49180
/*49157*/         OPC_CheckChild1Type, MVT::v4i32,
/*49159*/         OPC_RecordChild2, // #1 = $Vm
/*49160*/         OPC_CheckChild2Type, MVT::v4i32,
/*49162*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49164*/         OPC_EmitInteger, MVT::i32, 14, 
/*49167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49170*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 619:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49180*/       /*SwitchType*/ 23, MVT::v8i8,// ->49205
/*49182*/         OPC_CheckChild1Type, MVT::v8i8,
/*49184*/         OPC_RecordChild2, // #1 = $Vm
/*49185*/         OPC_CheckChild2Type, MVT::v8i8,
/*49187*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49189*/         OPC_EmitInteger, MVT::i32, 14, 
/*49192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49195*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 619:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49205*/       /*SwitchType*/ 23, MVT::v16i8,// ->49230
/*49207*/         OPC_CheckChild1Type, MVT::v16i8,
/*49209*/         OPC_RecordChild2, // #1 = $Vm
/*49210*/         OPC_CheckChild2Type, MVT::v16i8,
/*49212*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49214*/         OPC_EmitInteger, MVT::i32, 14, 
/*49217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49220*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 619:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49230*/       0, // EndSwitchType
/*49231*/     /*Scope*/ 28|128,1/*156*/, /*->49389*/
/*49233*/       OPC_CheckChild0Integer, 108|128,4/*620*/, 
/*49236*/       OPC_RecordChild1, // #0 = $Vn
/*49237*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49263
/*49240*/         OPC_CheckChild1Type, MVT::v4i16,
/*49242*/         OPC_RecordChild2, // #1 = $Vm
/*49243*/         OPC_CheckChild2Type, MVT::v4i16,
/*49245*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49247*/         OPC_EmitInteger, MVT::i32, 14, 
/*49250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49253*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 620:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49263*/       /*SwitchType*/ 23, MVT::v2i32,// ->49288
/*49265*/         OPC_CheckChild1Type, MVT::v2i32,
/*49267*/         OPC_RecordChild2, // #1 = $Vm
/*49268*/         OPC_CheckChild2Type, MVT::v2i32,
/*49270*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49272*/         OPC_EmitInteger, MVT::i32, 14, 
/*49275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49278*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 620:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49288*/       /*SwitchType*/ 23, MVT::v8i16,// ->49313
/*49290*/         OPC_CheckChild1Type, MVT::v8i16,
/*49292*/         OPC_RecordChild2, // #1 = $Vm
/*49293*/         OPC_CheckChild2Type, MVT::v8i16,
/*49295*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49297*/         OPC_EmitInteger, MVT::i32, 14, 
/*49300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49303*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 620:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49313*/       /*SwitchType*/ 23, MVT::v4i32,// ->49338
/*49315*/         OPC_CheckChild1Type, MVT::v4i32,
/*49317*/         OPC_RecordChild2, // #1 = $Vm
/*49318*/         OPC_CheckChild2Type, MVT::v4i32,
/*49320*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49322*/         OPC_EmitInteger, MVT::i32, 14, 
/*49325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49328*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 620:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49338*/       /*SwitchType*/ 23, MVT::v8i8,// ->49363
/*49340*/         OPC_CheckChild1Type, MVT::v8i8,
/*49342*/         OPC_RecordChild2, // #1 = $Vm
/*49343*/         OPC_CheckChild2Type, MVT::v8i8,
/*49345*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49347*/         OPC_EmitInteger, MVT::i32, 14, 
/*49350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49353*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 620:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49363*/       /*SwitchType*/ 23, MVT::v16i8,// ->49388
/*49365*/         OPC_CheckChild1Type, MVT::v16i8,
/*49367*/         OPC_RecordChild2, // #1 = $Vm
/*49368*/         OPC_CheckChild2Type, MVT::v16i8,
/*49370*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49372*/         OPC_EmitInteger, MVT::i32, 14, 
/*49375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49378*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 620:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49388*/       0, // EndSwitchType
/*49389*/     /*Scope*/ 78|128,1/*206*/, /*->49597*/
/*49391*/       OPC_CheckChild0Integer, 83|128,4/*595*/, 
/*49394*/       OPC_RecordChild1, // #0 = $Vn
/*49395*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->49421
/*49398*/         OPC_CheckChild1Type, MVT::v4i16,
/*49400*/         OPC_RecordChild2, // #1 = $Vm
/*49401*/         OPC_CheckChild2Type, MVT::v4i16,
/*49403*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49405*/         OPC_EmitInteger, MVT::i32, 14, 
/*49408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49411*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 595:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49421*/       /*SwitchType*/ 23, MVT::v2i32,// ->49446
/*49423*/         OPC_CheckChild1Type, MVT::v2i32,
/*49425*/         OPC_RecordChild2, // #1 = $Vm
/*49426*/         OPC_CheckChild2Type, MVT::v2i32,
/*49428*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49430*/         OPC_EmitInteger, MVT::i32, 14, 
/*49433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49436*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 595:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49446*/       /*SwitchType*/ 23, MVT::v8i16,// ->49471
/*49448*/         OPC_CheckChild1Type, MVT::v8i16,
/*49450*/         OPC_RecordChild2, // #1 = $Vm
/*49451*/         OPC_CheckChild2Type, MVT::v8i16,
/*49453*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49455*/         OPC_EmitInteger, MVT::i32, 14, 
/*49458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49461*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 595:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49471*/       /*SwitchType*/ 23, MVT::v4i32,// ->49496
/*49473*/         OPC_CheckChild1Type, MVT::v4i32,
/*49475*/         OPC_RecordChild2, // #1 = $Vm
/*49476*/         OPC_CheckChild2Type, MVT::v4i32,
/*49478*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49480*/         OPC_EmitInteger, MVT::i32, 14, 
/*49483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49486*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 595:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49496*/       /*SwitchType*/ 23, MVT::v8i8,// ->49521
/*49498*/         OPC_CheckChild1Type, MVT::v8i8,
/*49500*/         OPC_RecordChild2, // #1 = $Vm
/*49501*/         OPC_CheckChild2Type, MVT::v8i8,
/*49503*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49505*/         OPC_EmitInteger, MVT::i32, 14, 
/*49508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49511*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 595:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49521*/       /*SwitchType*/ 23, MVT::v16i8,// ->49546
/*49523*/         OPC_CheckChild1Type, MVT::v16i8,
/*49525*/         OPC_RecordChild2, // #1 = $Vm
/*49526*/         OPC_CheckChild2Type, MVT::v16i8,
/*49528*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49530*/         OPC_EmitInteger, MVT::i32, 14, 
/*49533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49536*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 595:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49546*/       /*SwitchType*/ 23, MVT::v1i64,// ->49571
/*49548*/         OPC_CheckChild1Type, MVT::v1i64,
/*49550*/         OPC_RecordChild2, // #1 = $Vm
/*49551*/         OPC_CheckChild2Type, MVT::v1i64,
/*49553*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49555*/         OPC_EmitInteger, MVT::i32, 14, 
/*49558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49561*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 595:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49571*/       /*SwitchType*/ 23, MVT::v2i64,// ->49596
/*49573*/         OPC_CheckChild1Type, MVT::v2i64,
/*49575*/         OPC_RecordChild2, // #1 = $Vm
/*49576*/         OPC_CheckChild2Type, MVT::v2i64,
/*49578*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49580*/         OPC_EmitInteger, MVT::i32, 14, 
/*49583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49586*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 595:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49596*/       0, // EndSwitchType
/*49597*/     /*Scope*/ 81, /*->49679*/
/*49598*/       OPC_CheckChild0Integer, 104|128,4/*616*/, 
/*49601*/       OPC_RecordChild1, // #0 = $Vn
/*49602*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->49628
/*49605*/         OPC_CheckChild1Type, MVT::v8i16,
/*49607*/         OPC_RecordChild2, // #1 = $Vm
/*49608*/         OPC_CheckChild2Type, MVT::v8i16,
/*49610*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49612*/         OPC_EmitInteger, MVT::i32, 14, 
/*49615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49618*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 616:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49628*/       /*SwitchType*/ 23, MVT::v4i16,// ->49653
/*49630*/         OPC_CheckChild1Type, MVT::v4i32,
/*49632*/         OPC_RecordChild2, // #1 = $Vm
/*49633*/         OPC_CheckChild2Type, MVT::v4i32,
/*49635*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49637*/         OPC_EmitInteger, MVT::i32, 14, 
/*49640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49643*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 616:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49653*/       /*SwitchType*/ 23, MVT::v2i32,// ->49678
/*49655*/         OPC_CheckChild1Type, MVT::v2i64,
/*49657*/         OPC_RecordChild2, // #1 = $Vm
/*49658*/         OPC_CheckChild2Type, MVT::v2i64,
/*49660*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49662*/         OPC_EmitInteger, MVT::i32, 14, 
/*49665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49668*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 616:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49678*/       0, // EndSwitchType
/*49679*/     /*Scope*/ 56, /*->49736*/
/*49680*/       OPC_CheckChild0Integer, 71|128,4/*583*/, 
/*49683*/       OPC_RecordChild1, // #0 = $Vn
/*49684*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->49710
/*49687*/         OPC_CheckChild1Type, MVT::v8i8,
/*49689*/         OPC_RecordChild2, // #1 = $Vm
/*49690*/         OPC_CheckChild2Type, MVT::v8i8,
/*49692*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49694*/         OPC_EmitInteger, MVT::i32, 14, 
/*49697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49700*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpd), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 583:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49710*/       /*SwitchType*/ 23, MVT::v16i8,// ->49735
/*49712*/         OPC_CheckChild1Type, MVT::v16i8,
/*49714*/         OPC_RecordChild2, // #1 = $Vm
/*49715*/         OPC_CheckChild2Type, MVT::v16i8,
/*49717*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49719*/         OPC_EmitInteger, MVT::i32, 14, 
/*49722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49725*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpq), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 583:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49735*/       0, // EndSwitchType
/*49736*/     /*Scope*/ 48, /*->49785*/
/*49737*/       OPC_CheckChild0Integer, 68|128,4/*580*/, 
/*49740*/       OPC_RecordChild1, // #0 = $Vn
/*49741*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i16,// ->49767
/*49744*/         OPC_CheckChild1Type, MVT::v8i8,
/*49746*/         OPC_RecordChild2, // #1 = $Vm
/*49747*/         OPC_CheckChild2Type, MVT::v8i8,
/*49749*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49751*/         OPC_EmitInteger, MVT::i32, 14, 
/*49754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49757*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 580:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49767*/       /*SwitchType*/ 15, MVT::v2i64,// ->49784
/*49769*/         OPC_CheckChild1Type, MVT::v1i64,
/*49771*/         OPC_RecordChild2, // #1 = $Vm
/*49772*/         OPC_CheckChild2Type, MVT::v1i64,
/*49774*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*49776*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp64), 0,
                      MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 580:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49784*/       0, // EndSwitchType
/*49785*/     /*Scope*/ 28|128,1/*156*/, /*->49943*/
/*49787*/       OPC_CheckChild0Integer, 53|128,4/*565*/, 
/*49790*/       OPC_RecordChild1, // #0 = $Vn
/*49791*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49817
/*49794*/         OPC_CheckChild1Type, MVT::v4i16,
/*49796*/         OPC_RecordChild2, // #1 = $Vm
/*49797*/         OPC_CheckChild2Type, MVT::v4i16,
/*49799*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49801*/         OPC_EmitInteger, MVT::i32, 14, 
/*49804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49807*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 565:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49817*/       /*SwitchType*/ 23, MVT::v2i32,// ->49842
/*49819*/         OPC_CheckChild1Type, MVT::v2i32,
/*49821*/         OPC_RecordChild2, // #1 = $Vm
/*49822*/         OPC_CheckChild2Type, MVT::v2i32,
/*49824*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49826*/         OPC_EmitInteger, MVT::i32, 14, 
/*49829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49832*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 565:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49842*/       /*SwitchType*/ 23, MVT::v8i16,// ->49867
/*49844*/         OPC_CheckChild1Type, MVT::v8i16,
/*49846*/         OPC_RecordChild2, // #1 = $Vm
/*49847*/         OPC_CheckChild2Type, MVT::v8i16,
/*49849*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49851*/         OPC_EmitInteger, MVT::i32, 14, 
/*49854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49857*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 565:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49867*/       /*SwitchType*/ 23, MVT::v4i32,// ->49892
/*49869*/         OPC_CheckChild1Type, MVT::v4i32,
/*49871*/         OPC_RecordChild2, // #1 = $Vm
/*49872*/         OPC_CheckChild2Type, MVT::v4i32,
/*49874*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49876*/         OPC_EmitInteger, MVT::i32, 14, 
/*49879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49882*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 565:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49892*/       /*SwitchType*/ 23, MVT::v8i8,// ->49917
/*49894*/         OPC_CheckChild1Type, MVT::v8i8,
/*49896*/         OPC_RecordChild2, // #1 = $Vm
/*49897*/         OPC_CheckChild2Type, MVT::v8i8,
/*49899*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49901*/         OPC_EmitInteger, MVT::i32, 14, 
/*49904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49907*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 565:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49917*/       /*SwitchType*/ 23, MVT::v16i8,// ->49942
/*49919*/         OPC_CheckChild1Type, MVT::v16i8,
/*49921*/         OPC_RecordChild2, // #1 = $Vm
/*49922*/         OPC_CheckChild2Type, MVT::v16i8,
/*49924*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49926*/         OPC_EmitInteger, MVT::i32, 14, 
/*49929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49932*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 565:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49942*/       0, // EndSwitchType
/*49943*/     /*Scope*/ 28|128,1/*156*/, /*->50101*/
/*49945*/       OPC_CheckChild0Integer, 54|128,4/*566*/, 
/*49948*/       OPC_RecordChild1, // #0 = $Vn
/*49949*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49975
/*49952*/         OPC_CheckChild1Type, MVT::v4i16,
/*49954*/         OPC_RecordChild2, // #1 = $Vm
/*49955*/         OPC_CheckChild2Type, MVT::v4i16,
/*49957*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49959*/         OPC_EmitInteger, MVT::i32, 14, 
/*49962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49965*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 566:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49975*/       /*SwitchType*/ 23, MVT::v2i32,// ->50000
/*49977*/         OPC_CheckChild1Type, MVT::v2i32,
/*49979*/         OPC_RecordChild2, // #1 = $Vm
/*49980*/         OPC_CheckChild2Type, MVT::v2i32,
/*49982*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49984*/         OPC_EmitInteger, MVT::i32, 14, 
/*49987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49990*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 566:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50000*/       /*SwitchType*/ 23, MVT::v8i16,// ->50025
/*50002*/         OPC_CheckChild1Type, MVT::v8i16,
/*50004*/         OPC_RecordChild2, // #1 = $Vm
/*50005*/         OPC_CheckChild2Type, MVT::v8i16,
/*50007*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50009*/         OPC_EmitInteger, MVT::i32, 14, 
/*50012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50015*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 566:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50025*/       /*SwitchType*/ 23, MVT::v4i32,// ->50050
/*50027*/         OPC_CheckChild1Type, MVT::v4i32,
/*50029*/         OPC_RecordChild2, // #1 = $Vm
/*50030*/         OPC_CheckChild2Type, MVT::v4i32,
/*50032*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50034*/         OPC_EmitInteger, MVT::i32, 14, 
/*50037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50040*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 566:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50050*/       /*SwitchType*/ 23, MVT::v8i8,// ->50075
/*50052*/         OPC_CheckChild1Type, MVT::v8i8,
/*50054*/         OPC_RecordChild2, // #1 = $Vm
/*50055*/         OPC_CheckChild2Type, MVT::v8i8,
/*50057*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50059*/         OPC_EmitInteger, MVT::i32, 14, 
/*50062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50065*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 566:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50075*/       /*SwitchType*/ 23, MVT::v16i8,// ->50100
/*50077*/         OPC_CheckChild1Type, MVT::v16i8,
/*50079*/         OPC_RecordChild2, // #1 = $Vm
/*50080*/         OPC_CheckChild2Type, MVT::v16i8,
/*50082*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50084*/         OPC_EmitInteger, MVT::i32, 14, 
/*50087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50090*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 566:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50100*/       0, // EndSwitchType
/*50101*/     /*Scope*/ 78|128,1/*206*/, /*->50309*/
/*50103*/       OPC_CheckChild0Integer, 103|128,4/*615*/, 
/*50106*/       OPC_RecordChild1, // #0 = $Vn
/*50107*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->50133
/*50110*/         OPC_CheckChild1Type, MVT::v4i16,
/*50112*/         OPC_RecordChild2, // #1 = $Vm
/*50113*/         OPC_CheckChild2Type, MVT::v4i16,
/*50115*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50117*/         OPC_EmitInteger, MVT::i32, 14, 
/*50120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50123*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 615:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50133*/       /*SwitchType*/ 23, MVT::v2i32,// ->50158
/*50135*/         OPC_CheckChild1Type, MVT::v2i32,
/*50137*/         OPC_RecordChild2, // #1 = $Vm
/*50138*/         OPC_CheckChild2Type, MVT::v2i32,
/*50140*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50142*/         OPC_EmitInteger, MVT::i32, 14, 
/*50145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50148*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 615:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50158*/       /*SwitchType*/ 23, MVT::v8i16,// ->50183
/*50160*/         OPC_CheckChild1Type, MVT::v8i16,
/*50162*/         OPC_RecordChild2, // #1 = $Vm
/*50163*/         OPC_CheckChild2Type, MVT::v8i16,
/*50165*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50167*/         OPC_EmitInteger, MVT::i32, 14, 
/*50170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50173*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 615:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50183*/       /*SwitchType*/ 23, MVT::v4i32,// ->50208
/*50185*/         OPC_CheckChild1Type, MVT::v4i32,
/*50187*/         OPC_RecordChild2, // #1 = $Vm
/*50188*/         OPC_CheckChild2Type, MVT::v4i32,
/*50190*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50192*/         OPC_EmitInteger, MVT::i32, 14, 
/*50195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50198*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 615:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50208*/       /*SwitchType*/ 23, MVT::v8i8,// ->50233
/*50210*/         OPC_CheckChild1Type, MVT::v8i8,
/*50212*/         OPC_RecordChild2, // #1 = $Vm
/*50213*/         OPC_CheckChild2Type, MVT::v8i8,
/*50215*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50217*/         OPC_EmitInteger, MVT::i32, 14, 
/*50220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50223*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 615:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50233*/       /*SwitchType*/ 23, MVT::v16i8,// ->50258
/*50235*/         OPC_CheckChild1Type, MVT::v16i8,
/*50237*/         OPC_RecordChild2, // #1 = $Vm
/*50238*/         OPC_CheckChild2Type, MVT::v16i8,
/*50240*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50242*/         OPC_EmitInteger, MVT::i32, 14, 
/*50245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 615:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50258*/       /*SwitchType*/ 23, MVT::v1i64,// ->50283
/*50260*/         OPC_CheckChild1Type, MVT::v1i64,
/*50262*/         OPC_RecordChild2, // #1 = $Vm
/*50263*/         OPC_CheckChild2Type, MVT::v1i64,
/*50265*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50267*/         OPC_EmitInteger, MVT::i32, 14, 
/*50270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50273*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 615:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50283*/       /*SwitchType*/ 23, MVT::v2i64,// ->50308
/*50285*/         OPC_CheckChild1Type, MVT::v2i64,
/*50287*/         OPC_RecordChild2, // #1 = $Vm
/*50288*/         OPC_CheckChild2Type, MVT::v2i64,
/*50290*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50292*/         OPC_EmitInteger, MVT::i32, 14, 
/*50295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50298*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 615:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50308*/       0, // EndSwitchType
/*50309*/     /*Scope*/ 81, /*->50391*/
/*50310*/       OPC_CheckChild0Integer, 120|128,4/*632*/, 
/*50313*/       OPC_RecordChild1, // #0 = $Vn
/*50314*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->50340
/*50317*/         OPC_CheckChild1Type, MVT::v8i16,
/*50319*/         OPC_RecordChild2, // #1 = $Vm
/*50320*/         OPC_CheckChild2Type, MVT::v8i16,
/*50322*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50324*/         OPC_EmitInteger, MVT::i32, 14, 
/*50327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50330*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 632:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50340*/       /*SwitchType*/ 23, MVT::v4i16,// ->50365
/*50342*/         OPC_CheckChild1Type, MVT::v4i32,
/*50344*/         OPC_RecordChild2, // #1 = $Vm
/*50345*/         OPC_CheckChild2Type, MVT::v4i32,
/*50347*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50349*/         OPC_EmitInteger, MVT::i32, 14, 
/*50352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50355*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 632:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50365*/       /*SwitchType*/ 23, MVT::v2i32,// ->50390
/*50367*/         OPC_CheckChild1Type, MVT::v2i64,
/*50369*/         OPC_RecordChild2, // #1 = $Vm
/*50370*/         OPC_CheckChild2Type, MVT::v2i64,
/*50372*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50374*/         OPC_EmitInteger, MVT::i32, 14, 
/*50377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50380*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 632:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50390*/       0, // EndSwitchType
/*50391*/     /*Scope*/ 106, /*->50498*/
/*50392*/       OPC_CheckChild0Integer, 33|128,4/*545*/, 
/*50395*/       OPC_RecordChild1, // #0 = $Vn
/*50396*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->50422
/*50399*/         OPC_CheckChild1Type, MVT::v2f32,
/*50401*/         OPC_RecordChild2, // #1 = $Vm
/*50402*/         OPC_CheckChild2Type, MVT::v2f32,
/*50404*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50406*/         OPC_EmitInteger, MVT::i32, 14, 
/*50409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50412*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 545:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50422*/       /*SwitchType*/ 23, MVT::v4i32,// ->50447
/*50424*/         OPC_CheckChild1Type, MVT::v4f32,
/*50426*/         OPC_RecordChild2, // #1 = $Vm
/*50427*/         OPC_CheckChild2Type, MVT::v4f32,
/*50429*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50431*/         OPC_EmitInteger, MVT::i32, 14, 
/*50434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50437*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 545:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50447*/       /*SwitchType*/ 23, MVT::v4i16,// ->50472
/*50449*/         OPC_CheckChild1Type, MVT::v4f16,
/*50451*/         OPC_RecordChild2, // #1 = $Vm
/*50452*/         OPC_CheckChild2Type, MVT::v4f16,
/*50454*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50456*/         OPC_EmitInteger, MVT::i32, 14, 
/*50459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50462*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 545:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50472*/       /*SwitchType*/ 23, MVT::v8i16,// ->50497
/*50474*/         OPC_CheckChild1Type, MVT::v8f16,
/*50476*/         OPC_RecordChild2, // #1 = $Vm
/*50477*/         OPC_CheckChild2Type, MVT::v8f16,
/*50479*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50481*/         OPC_EmitInteger, MVT::i32, 14, 
/*50484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50487*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 545:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50497*/       0, // EndSwitchType
/*50498*/     /*Scope*/ 106, /*->50605*/
/*50499*/       OPC_CheckChild0Integer, 34|128,4/*546*/, 
/*50502*/       OPC_RecordChild1, // #0 = $Vn
/*50503*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->50529
/*50506*/         OPC_CheckChild1Type, MVT::v2f32,
/*50508*/         OPC_RecordChild2, // #1 = $Vm
/*50509*/         OPC_CheckChild2Type, MVT::v2f32,
/*50511*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50513*/         OPC_EmitInteger, MVT::i32, 14, 
/*50516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50519*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 546:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50529*/       /*SwitchType*/ 23, MVT::v4i32,// ->50554
/*50531*/         OPC_CheckChild1Type, MVT::v4f32,
/*50533*/         OPC_RecordChild2, // #1 = $Vm
/*50534*/         OPC_CheckChild2Type, MVT::v4f32,
/*50536*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50538*/         OPC_EmitInteger, MVT::i32, 14, 
/*50541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50544*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 546:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50554*/       /*SwitchType*/ 23, MVT::v4i16,// ->50579
/*50556*/         OPC_CheckChild1Type, MVT::v4f16,
/*50558*/         OPC_RecordChild2, // #1 = $Vm
/*50559*/         OPC_CheckChild2Type, MVT::v4f16,
/*50561*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50563*/         OPC_EmitInteger, MVT::i32, 14, 
/*50566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50569*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 546:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50579*/       /*SwitchType*/ 23, MVT::v8f16,// ->50604
/*50581*/         OPC_CheckChild1Type, MVT::v8f16,
/*50583*/         OPC_RecordChild2, // #1 = $Vm
/*50584*/         OPC_CheckChild2Type, MVT::v8f16,
/*50586*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50588*/         OPC_EmitInteger, MVT::i32, 14, 
/*50591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50594*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 546:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGThq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50604*/       0, // EndSwitchType
/*50605*/     /*Scope*/ 40|128,2/*296*/, /*->50903*/
/*50607*/       OPC_CheckChild0Integer, 35|128,4/*547*/, 
/*50610*/       OPC_RecordChild1, // #0 = $src1
/*50611*/       OPC_SwitchType /*10 cases */, 27, MVT::v8i8,// ->50641
/*50614*/         OPC_CheckChild1Type, MVT::v8i8,
/*50616*/         OPC_RecordChild2, // #1 = $Vn
/*50617*/         OPC_CheckChild2Type, MVT::v8i8,
/*50619*/         OPC_RecordChild3, // #2 = $Vm
/*50620*/         OPC_CheckChild3Type, MVT::v8i8,
/*50622*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50624*/         OPC_EmitInteger, MVT::i32, 14, 
/*50627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50630*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 547:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50641*/       /*SwitchType*/ 27, MVT::v4i16,// ->50670
/*50643*/         OPC_CheckChild1Type, MVT::v4i16,
/*50645*/         OPC_RecordChild2, // #1 = $Vn
/*50646*/         OPC_CheckChild2Type, MVT::v4i16,
/*50648*/         OPC_RecordChild3, // #2 = $Vm
/*50649*/         OPC_CheckChild3Type, MVT::v4i16,
/*50651*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50653*/         OPC_EmitInteger, MVT::i32, 14, 
/*50656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50659*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 547:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50670*/       /*SwitchType*/ 27, MVT::v2i32,// ->50699
/*50672*/         OPC_CheckChild1Type, MVT::v2i32,
/*50674*/         OPC_RecordChild2, // #1 = $Vn
/*50675*/         OPC_CheckChild2Type, MVT::v2i32,
/*50677*/         OPC_RecordChild3, // #2 = $Vm
/*50678*/         OPC_CheckChild3Type, MVT::v2i32,
/*50680*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50682*/         OPC_EmitInteger, MVT::i32, 14, 
/*50685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50688*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 547:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50699*/       /*SwitchType*/ 27, MVT::v1i64,// ->50728
/*50701*/         OPC_CheckChild1Type, MVT::v1i64,
/*50703*/         OPC_RecordChild2, // #1 = $Vn
/*50704*/         OPC_CheckChild2Type, MVT::v1i64,
/*50706*/         OPC_RecordChild3, // #2 = $Vm
/*50707*/         OPC_CheckChild3Type, MVT::v1i64,
/*50709*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50711*/         OPC_EmitInteger, MVT::i32, 14, 
/*50714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50717*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 547:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50728*/       /*SwitchType*/ 27, MVT::v16i8,// ->50757
/*50730*/         OPC_CheckChild1Type, MVT::v16i8,
/*50732*/         OPC_RecordChild2, // #1 = $Vn
/*50733*/         OPC_CheckChild2Type, MVT::v16i8,
/*50735*/         OPC_RecordChild3, // #2 = $Vm
/*50736*/         OPC_CheckChild3Type, MVT::v16i8,
/*50738*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50740*/         OPC_EmitInteger, MVT::i32, 14, 
/*50743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50746*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 547:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50757*/       /*SwitchType*/ 27, MVT::v8i16,// ->50786
/*50759*/         OPC_CheckChild1Type, MVT::v8i16,
/*50761*/         OPC_RecordChild2, // #1 = $Vn
/*50762*/         OPC_CheckChild2Type, MVT::v8i16,
/*50764*/         OPC_RecordChild3, // #2 = $Vm
/*50765*/         OPC_CheckChild3Type, MVT::v8i16,
/*50767*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50769*/         OPC_EmitInteger, MVT::i32, 14, 
/*50772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50775*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 547:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50786*/       /*SwitchType*/ 27, MVT::v4i32,// ->50815
/*50788*/         OPC_CheckChild1Type, MVT::v4i32,
/*50790*/         OPC_RecordChild2, // #1 = $Vn
/*50791*/         OPC_CheckChild2Type, MVT::v4i32,
/*50793*/         OPC_RecordChild3, // #2 = $Vm
/*50794*/         OPC_CheckChild3Type, MVT::v4i32,
/*50796*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50798*/         OPC_EmitInteger, MVT::i32, 14, 
/*50801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50804*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 547:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50815*/       /*SwitchType*/ 27, MVT::v2i64,// ->50844
/*50817*/         OPC_CheckChild1Type, MVT::v2i64,
/*50819*/         OPC_RecordChild2, // #1 = $Vn
/*50820*/         OPC_CheckChild2Type, MVT::v2i64,
/*50822*/         OPC_RecordChild3, // #2 = $Vm
/*50823*/         OPC_CheckChild3Type, MVT::v2i64,
/*50825*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50827*/         OPC_EmitInteger, MVT::i32, 14, 
/*50830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50833*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 547:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50844*/       /*SwitchType*/ 27, MVT::v2f32,// ->50873
/*50846*/         OPC_CheckChild1Type, MVT::v2f32,
/*50848*/         OPC_RecordChild2, // #1 = $Vn
/*50849*/         OPC_CheckChild2Type, MVT::v2f32,
/*50851*/         OPC_RecordChild3, // #2 = $Vm
/*50852*/         OPC_CheckChild3Type, MVT::v2f32,
/*50854*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50856*/         OPC_EmitInteger, MVT::i32, 14, 
/*50859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50862*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 547:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50873*/       /*SwitchType*/ 27, MVT::v4f32,// ->50902
/*50875*/         OPC_CheckChild1Type, MVT::v4f32,
/*50877*/         OPC_RecordChild2, // #1 = $Vn
/*50878*/         OPC_CheckChild2Type, MVT::v4f32,
/*50880*/         OPC_RecordChild3, // #2 = $Vm
/*50881*/         OPC_CheckChild3Type, MVT::v4f32,
/*50883*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50885*/         OPC_EmitInteger, MVT::i32, 14, 
/*50888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50891*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 547:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50902*/       0, // EndSwitchType
/*50903*/     /*Scope*/ 0|128,2/*256*/, /*->51161*/
/*50905*/       OPC_CheckChild0Integer, 30|128,4/*542*/, 
/*50908*/       OPC_RecordChild1, // #0 = $Vn
/*50909*/       OPC_SwitchType /*10 cases */, 23, MVT::v4i16,// ->50935
/*50912*/         OPC_CheckChild1Type, MVT::v4i16,
/*50914*/         OPC_RecordChild2, // #1 = $Vm
/*50915*/         OPC_CheckChild2Type, MVT::v4i16,
/*50917*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50919*/         OPC_EmitInteger, MVT::i32, 14, 
/*50922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50925*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 542:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50935*/       /*SwitchType*/ 23, MVT::v2i32,// ->50960
/*50937*/         OPC_CheckChild1Type, MVT::v2i32,
/*50939*/         OPC_RecordChild2, // #1 = $Vm
/*50940*/         OPC_CheckChild2Type, MVT::v2i32,
/*50942*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50944*/         OPC_EmitInteger, MVT::i32, 14, 
/*50947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50950*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 542:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50960*/       /*SwitchType*/ 23, MVT::v8i16,// ->50985
/*50962*/         OPC_CheckChild1Type, MVT::v8i16,
/*50964*/         OPC_RecordChild2, // #1 = $Vm
/*50965*/         OPC_CheckChild2Type, MVT::v8i16,
/*50967*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50969*/         OPC_EmitInteger, MVT::i32, 14, 
/*50972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50975*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 542:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50985*/       /*SwitchType*/ 23, MVT::v4i32,// ->51010
/*50987*/         OPC_CheckChild1Type, MVT::v4i32,
/*50989*/         OPC_RecordChild2, // #1 = $Vm
/*50990*/         OPC_CheckChild2Type, MVT::v4i32,
/*50992*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50994*/         OPC_EmitInteger, MVT::i32, 14, 
/*50997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51000*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 542:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51010*/       /*SwitchType*/ 23, MVT::v8i8,// ->51035
/*51012*/         OPC_CheckChild1Type, MVT::v8i8,
/*51014*/         OPC_RecordChild2, // #1 = $Vm
/*51015*/         OPC_CheckChild2Type, MVT::v8i8,
/*51017*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51019*/         OPC_EmitInteger, MVT::i32, 14, 
/*51022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51025*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 542:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51035*/       /*SwitchType*/ 23, MVT::v16i8,// ->51060
/*51037*/         OPC_CheckChild1Type, MVT::v16i8,
/*51039*/         OPC_RecordChild2, // #1 = $Vm
/*51040*/         OPC_CheckChild2Type, MVT::v16i8,
/*51042*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51044*/         OPC_EmitInteger, MVT::i32, 14, 
/*51047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51050*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 542:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51060*/       /*SwitchType*/ 23, MVT::v2f32,// ->51085
/*51062*/         OPC_CheckChild1Type, MVT::v2f32,
/*51064*/         OPC_RecordChild2, // #1 = $Vm
/*51065*/         OPC_CheckChild2Type, MVT::v2f32,
/*51067*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51069*/         OPC_EmitInteger, MVT::i32, 14, 
/*51072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51075*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 542:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51085*/       /*SwitchType*/ 23, MVT::v4f32,// ->51110
/*51087*/         OPC_CheckChild1Type, MVT::v4f32,
/*51089*/         OPC_RecordChild2, // #1 = $Vm
/*51090*/         OPC_CheckChild2Type, MVT::v4f32,
/*51092*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51094*/         OPC_EmitInteger, MVT::i32, 14, 
/*51097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51100*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 542:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51110*/       /*SwitchType*/ 23, MVT::v4f16,// ->51135
/*51112*/         OPC_CheckChild1Type, MVT::v4f16,
/*51114*/         OPC_RecordChild2, // #1 = $Vm
/*51115*/         OPC_CheckChild2Type, MVT::v4f16,
/*51117*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51119*/         OPC_EmitInteger, MVT::i32, 14, 
/*51122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51125*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 542:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VABDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*51135*/       /*SwitchType*/ 23, MVT::v8f16,// ->51160
/*51137*/         OPC_CheckChild1Type, MVT::v8f16,
/*51139*/         OPC_RecordChild2, // #1 = $Vm
/*51140*/         OPC_CheckChild2Type, MVT::v8f16,
/*51142*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51144*/         OPC_EmitInteger, MVT::i32, 14, 
/*51147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51150*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 542:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VABDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*51160*/       0, // EndSwitchType
/*51161*/     /*Scope*/ 28|128,1/*156*/, /*->51319*/
/*51163*/       OPC_CheckChild0Integer, 31|128,4/*543*/, 
/*51166*/       OPC_RecordChild1, // #0 = $Vn
/*51167*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->51193
/*51170*/         OPC_CheckChild1Type, MVT::v4i16,
/*51172*/         OPC_RecordChild2, // #1 = $Vm
/*51173*/         OPC_CheckChild2Type, MVT::v4i16,
/*51175*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51177*/         OPC_EmitInteger, MVT::i32, 14, 
/*51180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51183*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 543:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51193*/       /*SwitchType*/ 23, MVT::v2i32,// ->51218
/*51195*/         OPC_CheckChild1Type, MVT::v2i32,
/*51197*/         OPC_RecordChild2, // #1 = $Vm
/*51198*/         OPC_CheckChild2Type, MVT::v2i32,
/*51200*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51202*/         OPC_EmitInteger, MVT::i32, 14, 
/*51205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51208*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 543:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51218*/       /*SwitchType*/ 23, MVT::v8i16,// ->51243
/*51220*/         OPC_CheckChild1Type, MVT::v8i16,
/*51222*/         OPC_RecordChild2, // #1 = $Vm
/*51223*/         OPC_CheckChild2Type, MVT::v8i16,
/*51225*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51227*/         OPC_EmitInteger, MVT::i32, 14, 
/*51230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51233*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 543:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51243*/       /*SwitchType*/ 23, MVT::v4i32,// ->51268
/*51245*/         OPC_CheckChild1Type, MVT::v4i32,
/*51247*/         OPC_RecordChild2, // #1 = $Vm
/*51248*/         OPC_CheckChild2Type, MVT::v4i32,
/*51250*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51252*/         OPC_EmitInteger, MVT::i32, 14, 
/*51255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51258*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 543:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51268*/       /*SwitchType*/ 23, MVT::v8i8,// ->51293
/*51270*/         OPC_CheckChild1Type, MVT::v8i8,
/*51272*/         OPC_RecordChild2, // #1 = $Vm
/*51273*/         OPC_CheckChild2Type, MVT::v8i8,
/*51275*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51277*/         OPC_EmitInteger, MVT::i32, 14, 
/*51280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51283*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 543:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51293*/       /*SwitchType*/ 23, MVT::v16i8,// ->51318
/*51295*/         OPC_CheckChild1Type, MVT::v16i8,
/*51297*/         OPC_RecordChild2, // #1 = $Vm
/*51298*/         OPC_CheckChild2Type, MVT::v16i8,
/*51300*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51302*/         OPC_EmitInteger, MVT::i32, 14, 
/*51305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51308*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 543:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51318*/       0, // EndSwitchType
/*51319*/     /*Scope*/ 3|128,1/*131*/, /*->51452*/
/*51321*/       OPC_CheckChild0Integer, 74|128,4/*586*/, 
/*51324*/       OPC_RecordChild1, // #0 = $Vn
/*51325*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->51351
/*51328*/         OPC_CheckChild1Type, MVT::v8i8,
/*51330*/         OPC_RecordChild2, // #1 = $Vm
/*51331*/         OPC_CheckChild2Type, MVT::v8i8,
/*51333*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51335*/         OPC_EmitInteger, MVT::i32, 14, 
/*51338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51341*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 586:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51351*/       /*SwitchType*/ 23, MVT::v4i16,// ->51376
/*51353*/         OPC_CheckChild1Type, MVT::v4i16,
/*51355*/         OPC_RecordChild2, // #1 = $Vm
/*51356*/         OPC_CheckChild2Type, MVT::v4i16,
/*51358*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51360*/         OPC_EmitInteger, MVT::i32, 14, 
/*51363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51366*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 586:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51376*/       /*SwitchType*/ 23, MVT::v2i32,// ->51401
/*51378*/         OPC_CheckChild1Type, MVT::v2i32,
/*51380*/         OPC_RecordChild2, // #1 = $Vm
/*51381*/         OPC_CheckChild2Type, MVT::v2i32,
/*51383*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51385*/         OPC_EmitInteger, MVT::i32, 14, 
/*51388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51391*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 586:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51401*/       /*SwitchType*/ 23, MVT::v2f32,// ->51426
/*51403*/         OPC_CheckChild1Type, MVT::v2f32,
/*51405*/         OPC_RecordChild2, // #1 = $Vm
/*51406*/         OPC_CheckChild2Type, MVT::v2f32,
/*51408*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51410*/         OPC_EmitInteger, MVT::i32, 14, 
/*51413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51416*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 586:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51426*/       /*SwitchType*/ 23, MVT::v4f16,// ->51451
/*51428*/         OPC_CheckChild1Type, MVT::v4f16,
/*51430*/         OPC_RecordChild2, // #1 = $Vm
/*51431*/         OPC_CheckChild2Type, MVT::v4f16,
/*51433*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51435*/         OPC_EmitInteger, MVT::i32, 14, 
/*51438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51441*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 586:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPADDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*51451*/       0, // EndSwitchType
/*51452*/     /*Scope*/ 4|128,1/*132*/, /*->51586*/
/*51454*/       OPC_CheckChild0Integer, 75|128,4/*587*/, 
/*51457*/       OPC_RecordChild1, // #0 = $Vm
/*51458*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->51480
/*51461*/         OPC_CheckChild1Type, MVT::v8i8,
/*51463*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51465*/         OPC_EmitInteger, MVT::i32, 14, 
/*51468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51471*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 587:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*51480*/       /*SwitchType*/ 19, MVT::v2i32,// ->51501
/*51482*/         OPC_CheckChild1Type, MVT::v4i16,
/*51484*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51486*/         OPC_EmitInteger, MVT::i32, 14, 
/*51489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51492*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 587:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*51501*/       /*SwitchType*/ 19, MVT::v1i64,// ->51522
/*51503*/         OPC_CheckChild1Type, MVT::v2i32,
/*51505*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51507*/         OPC_EmitInteger, MVT::i32, 14, 
/*51510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51513*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 587:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*51522*/       /*SwitchType*/ 19, MVT::v8i16,// ->51543
/*51524*/         OPC_CheckChild1Type, MVT::v16i8,
/*51526*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51528*/         OPC_EmitInteger, MVT::i32, 14, 
/*51531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51534*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 587:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*51543*/       /*SwitchType*/ 19, MVT::v4i32,// ->51564
/*51545*/         OPC_CheckChild1Type, MVT::v8i16,
/*51547*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51549*/         OPC_EmitInteger, MVT::i32, 14, 
/*51552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51555*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 587:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*51564*/       /*SwitchType*/ 19, MVT::v2i64,// ->51585
/*51566*/         OPC_CheckChild1Type, MVT::v4i32,
/*51568*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51570*/         OPC_EmitInteger, MVT::i32, 14, 
/*51573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51576*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 587:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*51585*/       0, // EndSwitchType
/*51586*/     /*Scope*/ 4|128,1/*132*/, /*->51720*/
/*51588*/       OPC_CheckChild0Integer, 76|128,4/*588*/, 
/*51591*/       OPC_RecordChild1, // #0 = $Vm
/*51592*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->51614
/*51595*/         OPC_CheckChild1Type, MVT::v8i8,
/*51597*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51599*/         OPC_EmitInteger, MVT::i32, 14, 
/*51602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51605*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 588:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*51614*/       /*SwitchType*/ 19, MVT::v2i32,// ->51635
/*51616*/         OPC_CheckChild1Type, MVT::v4i16,
/*51618*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51620*/         OPC_EmitInteger, MVT::i32, 14, 
/*51623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51626*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 588:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*51635*/       /*SwitchType*/ 19, MVT::v1i64,// ->51656
/*51637*/         OPC_CheckChild1Type, MVT::v2i32,
/*51639*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51641*/         OPC_EmitInteger, MVT::i32, 14, 
/*51644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51647*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 588:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*51656*/       /*SwitchType*/ 19, MVT::v8i16,// ->51677
/*51658*/         OPC_CheckChild1Type, MVT::v16i8,
/*51660*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51662*/         OPC_EmitInteger, MVT::i32, 14, 
/*51665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51668*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 588:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*51677*/       /*SwitchType*/ 19, MVT::v4i32,// ->51698
/*51679*/         OPC_CheckChild1Type, MVT::v8i16,
/*51681*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51683*/         OPC_EmitInteger, MVT::i32, 14, 
/*51686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51689*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 588:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*51698*/       /*SwitchType*/ 19, MVT::v2i64,// ->51719
/*51700*/         OPC_CheckChild1Type, MVT::v4i32,
/*51702*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51704*/         OPC_EmitInteger, MVT::i32, 14, 
/*51707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51710*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 588:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*51719*/       0, // EndSwitchType
/*51720*/     /*Scope*/ 28|128,1/*156*/, /*->51878*/
/*51722*/       OPC_CheckChild0Integer, 72|128,4/*584*/, 
/*51725*/       OPC_RecordChild1, // #0 = $src1
/*51726*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->51752
/*51729*/         OPC_CheckChild1Type, MVT::v4i16,
/*51731*/         OPC_RecordChild2, // #1 = $Vm
/*51732*/         OPC_CheckChild2Type, MVT::v8i8,
/*51734*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51736*/         OPC_EmitInteger, MVT::i32, 14, 
/*51739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51742*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 584:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*51752*/       /*SwitchType*/ 23, MVT::v2i32,// ->51777
/*51754*/         OPC_CheckChild1Type, MVT::v2i32,
/*51756*/         OPC_RecordChild2, // #1 = $Vm
/*51757*/         OPC_CheckChild2Type, MVT::v4i16,
/*51759*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51761*/         OPC_EmitInteger, MVT::i32, 14, 
/*51764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51767*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 584:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*51777*/       /*SwitchType*/ 23, MVT::v1i64,// ->51802
/*51779*/         OPC_CheckChild1Type, MVT::v1i64,
/*51781*/         OPC_RecordChild2, // #1 = $Vm
/*51782*/         OPC_CheckChild2Type, MVT::v2i32,
/*51784*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51786*/         OPC_EmitInteger, MVT::i32, 14, 
/*51789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51792*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 584:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*51802*/       /*SwitchType*/ 23, MVT::v8i16,// ->51827
/*51804*/         OPC_CheckChild1Type, MVT::v8i16,
/*51806*/         OPC_RecordChild2, // #1 = $Vm
/*51807*/         OPC_CheckChild2Type, MVT::v16i8,
/*51809*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51811*/         OPC_EmitInteger, MVT::i32, 14, 
/*51814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51817*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 584:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*51827*/       /*SwitchType*/ 23, MVT::v4i32,// ->51852
/*51829*/         OPC_CheckChild1Type, MVT::v4i32,
/*51831*/         OPC_RecordChild2, // #1 = $Vm
/*51832*/         OPC_CheckChild2Type, MVT::v8i16,
/*51834*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51836*/         OPC_EmitInteger, MVT::i32, 14, 
/*51839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51842*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 584:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*51852*/       /*SwitchType*/ 23, MVT::v2i64,// ->51877
/*51854*/         OPC_CheckChild1Type, MVT::v2i64,
/*51856*/         OPC_RecordChild2, // #1 = $Vm
/*51857*/         OPC_CheckChild2Type, MVT::v4i32,
/*51859*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51861*/         OPC_EmitInteger, MVT::i32, 14, 
/*51864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51867*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 584:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*51877*/       0, // EndSwitchType
/*51878*/     /*Scope*/ 28|128,1/*156*/, /*->52036*/
/*51880*/       OPC_CheckChild0Integer, 73|128,4/*585*/, 
/*51883*/       OPC_RecordChild1, // #0 = $src1
/*51884*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->51910
/*51887*/         OPC_CheckChild1Type, MVT::v4i16,
/*51889*/         OPC_RecordChild2, // #1 = $Vm
/*51890*/         OPC_CheckChild2Type, MVT::v8i8,
/*51892*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51894*/         OPC_EmitInteger, MVT::i32, 14, 
/*51897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51900*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 585:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*51910*/       /*SwitchType*/ 23, MVT::v2i32,// ->51935
/*51912*/         OPC_CheckChild1Type, MVT::v2i32,
/*51914*/         OPC_RecordChild2, // #1 = $Vm
/*51915*/         OPC_CheckChild2Type, MVT::v4i16,
/*51917*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51919*/         OPC_EmitInteger, MVT::i32, 14, 
/*51922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51925*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 585:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*51935*/       /*SwitchType*/ 23, MVT::v1i64,// ->51960
/*51937*/         OPC_CheckChild1Type, MVT::v1i64,
/*51939*/         OPC_RecordChild2, // #1 = $Vm
/*51940*/         OPC_CheckChild2Type, MVT::v2i32,
/*51942*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51944*/         OPC_EmitInteger, MVT::i32, 14, 
/*51947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51950*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 585:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*51960*/       /*SwitchType*/ 23, MVT::v8i16,// ->51985
/*51962*/         OPC_CheckChild1Type, MVT::v8i16,
/*51964*/         OPC_RecordChild2, // #1 = $Vm
/*51965*/         OPC_CheckChild2Type, MVT::v16i8,
/*51967*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51969*/         OPC_EmitInteger, MVT::i32, 14, 
/*51972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51975*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 585:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*51985*/       /*SwitchType*/ 23, MVT::v4i32,// ->52010
/*51987*/         OPC_CheckChild1Type, MVT::v4i32,
/*51989*/         OPC_RecordChild2, // #1 = $Vm
/*51990*/         OPC_CheckChild2Type, MVT::v8i16,
/*51992*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51994*/         OPC_EmitInteger, MVT::i32, 14, 
/*51997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52000*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 585:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52010*/       /*SwitchType*/ 23, MVT::v2i64,// ->52035
/*52012*/         OPC_CheckChild1Type, MVT::v2i64,
/*52014*/         OPC_RecordChild2, // #1 = $Vm
/*52015*/         OPC_CheckChild2Type, MVT::v4i32,
/*52017*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52019*/         OPC_EmitInteger, MVT::i32, 14, 
/*52022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52025*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 585:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52035*/       0, // EndSwitchType
/*52036*/     /*Scope*/ 3|128,1/*131*/, /*->52169*/
/*52038*/       OPC_CheckChild0Integer, 77|128,4/*589*/, 
/*52041*/       OPC_RecordChild1, // #0 = $Vn
/*52042*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->52068
/*52045*/         OPC_CheckChild1Type, MVT::v8i8,
/*52047*/         OPC_RecordChild2, // #1 = $Vm
/*52048*/         OPC_CheckChild2Type, MVT::v8i8,
/*52050*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52052*/         OPC_EmitInteger, MVT::i32, 14, 
/*52055*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52058*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 589:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52068*/       /*SwitchType*/ 23, MVT::v4i16,// ->52093
/*52070*/         OPC_CheckChild1Type, MVT::v4i16,
/*52072*/         OPC_RecordChild2, // #1 = $Vm
/*52073*/         OPC_CheckChild2Type, MVT::v4i16,
/*52075*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52077*/         OPC_EmitInteger, MVT::i32, 14, 
/*52080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52083*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 589:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52093*/       /*SwitchType*/ 23, MVT::v2i32,// ->52118
/*52095*/         OPC_CheckChild1Type, MVT::v2i32,
/*52097*/         OPC_RecordChild2, // #1 = $Vm
/*52098*/         OPC_CheckChild2Type, MVT::v2i32,
/*52100*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52102*/         OPC_EmitInteger, MVT::i32, 14, 
/*52105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52108*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 589:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52118*/       /*SwitchType*/ 23, MVT::v2f32,// ->52143
/*52120*/         OPC_CheckChild1Type, MVT::v2f32,
/*52122*/         OPC_RecordChild2, // #1 = $Vm
/*52123*/         OPC_CheckChild2Type, MVT::v2f32,
/*52125*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52127*/         OPC_EmitInteger, MVT::i32, 14, 
/*52130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52133*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 589:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52143*/       /*SwitchType*/ 23, MVT::v4f16,// ->52168
/*52145*/         OPC_CheckChild1Type, MVT::v4f16,
/*52147*/         OPC_RecordChild2, // #1 = $Vm
/*52148*/         OPC_CheckChild2Type, MVT::v4f16,
/*52150*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52152*/         OPC_EmitInteger, MVT::i32, 14, 
/*52155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52158*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 589:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMAXh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*52168*/       0, // EndSwitchType
/*52169*/     /*Scope*/ 81, /*->52251*/
/*52170*/       OPC_CheckChild0Integer, 78|128,4/*590*/, 
/*52173*/       OPC_RecordChild1, // #0 = $Vn
/*52174*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->52200
/*52177*/         OPC_CheckChild1Type, MVT::v8i8,
/*52179*/         OPC_RecordChild2, // #1 = $Vm
/*52180*/         OPC_CheckChild2Type, MVT::v8i8,
/*52182*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52184*/         OPC_EmitInteger, MVT::i32, 14, 
/*52187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52190*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 590:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52200*/       /*SwitchType*/ 23, MVT::v4i16,// ->52225
/*52202*/         OPC_CheckChild1Type, MVT::v4i16,
/*52204*/         OPC_RecordChild2, // #1 = $Vm
/*52205*/         OPC_CheckChild2Type, MVT::v4i16,
/*52207*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52209*/         OPC_EmitInteger, MVT::i32, 14, 
/*52212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52215*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 590:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52225*/       /*SwitchType*/ 23, MVT::v2i32,// ->52250
/*52227*/         OPC_CheckChild1Type, MVT::v2i32,
/*52229*/         OPC_RecordChild2, // #1 = $Vm
/*52230*/         OPC_CheckChild2Type, MVT::v2i32,
/*52232*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52234*/         OPC_EmitInteger, MVT::i32, 14, 
/*52237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52240*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 590:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52250*/       0, // EndSwitchType
/*52251*/     /*Scope*/ 3|128,1/*131*/, /*->52384*/
/*52253*/       OPC_CheckChild0Integer, 79|128,4/*591*/, 
/*52256*/       OPC_RecordChild1, // #0 = $Vn
/*52257*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->52283
/*52260*/         OPC_CheckChild1Type, MVT::v8i8,
/*52262*/         OPC_RecordChild2, // #1 = $Vm
/*52263*/         OPC_CheckChild2Type, MVT::v8i8,
/*52265*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52267*/         OPC_EmitInteger, MVT::i32, 14, 
/*52270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52273*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 591:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52283*/       /*SwitchType*/ 23, MVT::v4i16,// ->52308
/*52285*/         OPC_CheckChild1Type, MVT::v4i16,
/*52287*/         OPC_RecordChild2, // #1 = $Vm
/*52288*/         OPC_CheckChild2Type, MVT::v4i16,
/*52290*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52292*/         OPC_EmitInteger, MVT::i32, 14, 
/*52295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52298*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 591:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52308*/       /*SwitchType*/ 23, MVT::v2i32,// ->52333
/*52310*/         OPC_CheckChild1Type, MVT::v2i32,
/*52312*/         OPC_RecordChild2, // #1 = $Vm
/*52313*/         OPC_CheckChild2Type, MVT::v2i32,
/*52315*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52317*/         OPC_EmitInteger, MVT::i32, 14, 
/*52320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52323*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 591:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52333*/       /*SwitchType*/ 23, MVT::v2f32,// ->52358
/*52335*/         OPC_CheckChild1Type, MVT::v2f32,
/*52337*/         OPC_RecordChild2, // #1 = $Vm
/*52338*/         OPC_CheckChild2Type, MVT::v2f32,
/*52340*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52342*/         OPC_EmitInteger, MVT::i32, 14, 
/*52345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52348*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 591:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52358*/       /*SwitchType*/ 23, MVT::v4f16,// ->52383
/*52360*/         OPC_CheckChild1Type, MVT::v4f16,
/*52362*/         OPC_RecordChild2, // #1 = $Vm
/*52363*/         OPC_CheckChild2Type, MVT::v4f16,
/*52365*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52367*/         OPC_EmitInteger, MVT::i32, 14, 
/*52370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52373*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 591:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMINh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*52383*/       0, // EndSwitchType
/*52384*/     /*Scope*/ 81, /*->52466*/
/*52385*/       OPC_CheckChild0Integer, 80|128,4/*592*/, 
/*52388*/       OPC_RecordChild1, // #0 = $Vn
/*52389*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->52415
/*52392*/         OPC_CheckChild1Type, MVT::v8i8,
/*52394*/         OPC_RecordChild2, // #1 = $Vm
/*52395*/         OPC_CheckChild2Type, MVT::v8i8,
/*52397*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52399*/         OPC_EmitInteger, MVT::i32, 14, 
/*52402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52405*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 592:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52415*/       /*SwitchType*/ 23, MVT::v4i16,// ->52440
/*52417*/         OPC_CheckChild1Type, MVT::v4i16,
/*52419*/         OPC_RecordChild2, // #1 = $Vm
/*52420*/         OPC_CheckChild2Type, MVT::v4i16,
/*52422*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52424*/         OPC_EmitInteger, MVT::i32, 14, 
/*52427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52430*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 592:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52440*/       /*SwitchType*/ 23, MVT::v2i32,// ->52465
/*52442*/         OPC_CheckChild1Type, MVT::v2i32,
/*52444*/         OPC_RecordChild2, // #1 = $Vm
/*52445*/         OPC_CheckChild2Type, MVT::v2i32,
/*52447*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52449*/         OPC_EmitInteger, MVT::i32, 14, 
/*52452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52455*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 592:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52465*/       0, // EndSwitchType
/*52466*/     /*Scope*/ 4|128,1/*132*/, /*->52600*/
/*52468*/       OPC_CheckChild0Integer, 105|128,4/*617*/, 
/*52471*/       OPC_RecordChild1, // #0 = $Vm
/*52472*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->52494
/*52475*/         OPC_CheckChild1Type, MVT::v2i32,
/*52477*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52479*/         OPC_EmitInteger, MVT::i32, 14, 
/*52482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52485*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 617:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*52494*/       /*SwitchType*/ 19, MVT::v4i32,// ->52515
/*52496*/         OPC_CheckChild1Type, MVT::v4i32,
/*52498*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52500*/         OPC_EmitInteger, MVT::i32, 14, 
/*52503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52506*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 617:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*52515*/       /*SwitchType*/ 19, MVT::v2f32,// ->52536
/*52517*/         OPC_CheckChild1Type, MVT::v2f32,
/*52519*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52521*/         OPC_EmitInteger, MVT::i32, 14, 
/*52524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52527*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 617:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*52536*/       /*SwitchType*/ 19, MVT::v4f32,// ->52557
/*52538*/         OPC_CheckChild1Type, MVT::v4f32,
/*52540*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52542*/         OPC_EmitInteger, MVT::i32, 14, 
/*52545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52548*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 617:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*52557*/       /*SwitchType*/ 19, MVT::v4f16,// ->52578
/*52559*/         OPC_CheckChild1Type, MVT::v4f16,
/*52561*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52563*/         OPC_EmitInteger, MVT::i32, 14, 
/*52566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52569*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 617:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhd:v4f16 DPR:v4f16:$Vm)
/*52578*/       /*SwitchType*/ 19, MVT::v8f16,// ->52599
/*52580*/         OPC_CheckChild1Type, MVT::v8f16,
/*52582*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52584*/         OPC_EmitInteger, MVT::i32, 14, 
/*52587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52590*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 617:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhq:v8f16 QPR:v8f16:$Vm)
/*52599*/       0, // EndSwitchType
/*52600*/     /*Scope*/ 4|128,1/*132*/, /*->52734*/
/*52602*/       OPC_CheckChild0Integer, 118|128,4/*630*/, 
/*52605*/       OPC_RecordChild1, // #0 = $Vm
/*52606*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->52628
/*52609*/         OPC_CheckChild1Type, MVT::v2i32,
/*52611*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52613*/         OPC_EmitInteger, MVT::i32, 14, 
/*52616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52619*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 630:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*52628*/       /*SwitchType*/ 19, MVT::v4i32,// ->52649
/*52630*/         OPC_CheckChild1Type, MVT::v4i32,
/*52632*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52634*/         OPC_EmitInteger, MVT::i32, 14, 
/*52637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52640*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 630:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*52649*/       /*SwitchType*/ 19, MVT::v2f32,// ->52670
/*52651*/         OPC_CheckChild1Type, MVT::v2f32,
/*52653*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52655*/         OPC_EmitInteger, MVT::i32, 14, 
/*52658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52661*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 630:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*52670*/       /*SwitchType*/ 19, MVT::v4f32,// ->52691
/*52672*/         OPC_CheckChild1Type, MVT::v4f32,
/*52674*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52676*/         OPC_EmitInteger, MVT::i32, 14, 
/*52679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52682*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 630:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*52691*/       /*SwitchType*/ 19, MVT::v4f16,// ->52712
/*52693*/         OPC_CheckChild1Type, MVT::v4f16,
/*52695*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52697*/         OPC_EmitInteger, MVT::i32, 14, 
/*52700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52703*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 630:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhd:v4f16 DPR:v4f16:$Vm)
/*52712*/       /*SwitchType*/ 19, MVT::v8f16,// ->52733
/*52714*/         OPC_CheckChild1Type, MVT::v8f16,
/*52716*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52718*/         OPC_EmitInteger, MVT::i32, 14, 
/*52721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52724*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 630:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhq:v8f16 QPR:v8f16:$Vm)
/*52733*/       0, // EndSwitchType
/*52734*/     /*Scope*/ 78|128,1/*206*/, /*->52942*/
/*52736*/       OPC_CheckChild0Integer, 122|128,4/*634*/, 
/*52739*/       OPC_RecordChild1, // #0 = $Vm
/*52740*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->52766
/*52743*/         OPC_CheckChild1Type, MVT::v4i16,
/*52745*/         OPC_RecordChild2, // #1 = $Vn
/*52746*/         OPC_CheckChild2Type, MVT::v4i16,
/*52748*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52750*/         OPC_EmitInteger, MVT::i32, 14, 
/*52753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52756*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 634:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52766*/       /*SwitchType*/ 23, MVT::v2i32,// ->52791
/*52768*/         OPC_CheckChild1Type, MVT::v2i32,
/*52770*/         OPC_RecordChild2, // #1 = $Vn
/*52771*/         OPC_CheckChild2Type, MVT::v2i32,
/*52773*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52775*/         OPC_EmitInteger, MVT::i32, 14, 
/*52778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52781*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 634:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52791*/       /*SwitchType*/ 23, MVT::v8i16,// ->52816
/*52793*/         OPC_CheckChild1Type, MVT::v8i16,
/*52795*/         OPC_RecordChild2, // #1 = $Vn
/*52796*/         OPC_CheckChild2Type, MVT::v8i16,
/*52798*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52800*/         OPC_EmitInteger, MVT::i32, 14, 
/*52803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52806*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 634:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52816*/       /*SwitchType*/ 23, MVT::v4i32,// ->52841
/*52818*/         OPC_CheckChild1Type, MVT::v4i32,
/*52820*/         OPC_RecordChild2, // #1 = $Vn
/*52821*/         OPC_CheckChild2Type, MVT::v4i32,
/*52823*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52825*/         OPC_EmitInteger, MVT::i32, 14, 
/*52828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52831*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 634:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52841*/       /*SwitchType*/ 23, MVT::v8i8,// ->52866
/*52843*/         OPC_CheckChild1Type, MVT::v8i8,
/*52845*/         OPC_RecordChild2, // #1 = $Vn
/*52846*/         OPC_CheckChild2Type, MVT::v8i8,
/*52848*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52850*/         OPC_EmitInteger, MVT::i32, 14, 
/*52853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52856*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 634:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52866*/       /*SwitchType*/ 23, MVT::v16i8,// ->52891
/*52868*/         OPC_CheckChild1Type, MVT::v16i8,
/*52870*/         OPC_RecordChild2, // #1 = $Vn
/*52871*/         OPC_CheckChild2Type, MVT::v16i8,
/*52873*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52875*/         OPC_EmitInteger, MVT::i32, 14, 
/*52878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52881*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 634:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52891*/       /*SwitchType*/ 23, MVT::v1i64,// ->52916
/*52893*/         OPC_CheckChild1Type, MVT::v1i64,
/*52895*/         OPC_RecordChild2, // #1 = $Vn
/*52896*/         OPC_CheckChild2Type, MVT::v1i64,
/*52898*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52900*/         OPC_EmitInteger, MVT::i32, 14, 
/*52903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52906*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 634:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52916*/       /*SwitchType*/ 23, MVT::v2i64,// ->52941
/*52918*/         OPC_CheckChild1Type, MVT::v2i64,
/*52920*/         OPC_RecordChild2, // #1 = $Vn
/*52921*/         OPC_CheckChild2Type, MVT::v2i64,
/*52923*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52925*/         OPC_EmitInteger, MVT::i32, 14, 
/*52928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52931*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 634:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52941*/       0, // EndSwitchType
/*52942*/     /*Scope*/ 78|128,1/*206*/, /*->53150*/
/*52944*/       OPC_CheckChild0Integer, 123|128,4/*635*/, 
/*52947*/       OPC_RecordChild1, // #0 = $Vm
/*52948*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->52974
/*52951*/         OPC_CheckChild1Type, MVT::v4i16,
/*52953*/         OPC_RecordChild2, // #1 = $Vn
/*52954*/         OPC_CheckChild2Type, MVT::v4i16,
/*52956*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52958*/         OPC_EmitInteger, MVT::i32, 14, 
/*52961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52964*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 635:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52974*/       /*SwitchType*/ 23, MVT::v2i32,// ->52999
/*52976*/         OPC_CheckChild1Type, MVT::v2i32,
/*52978*/         OPC_RecordChild2, // #1 = $Vn
/*52979*/         OPC_CheckChild2Type, MVT::v2i32,
/*52981*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52983*/         OPC_EmitInteger, MVT::i32, 14, 
/*52986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52989*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 635:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52999*/       /*SwitchType*/ 23, MVT::v8i16,// ->53024
/*53001*/         OPC_CheckChild1Type, MVT::v8i16,
/*53003*/         OPC_RecordChild2, // #1 = $Vn
/*53004*/         OPC_CheckChild2Type, MVT::v8i16,
/*53006*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53008*/         OPC_EmitInteger, MVT::i32, 14, 
/*53011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53014*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 635:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53024*/       /*SwitchType*/ 23, MVT::v4i32,// ->53049
/*53026*/         OPC_CheckChild1Type, MVT::v4i32,
/*53028*/         OPC_RecordChild2, // #1 = $Vn
/*53029*/         OPC_CheckChild2Type, MVT::v4i32,
/*53031*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53033*/         OPC_EmitInteger, MVT::i32, 14, 
/*53036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53039*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 635:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53049*/       /*SwitchType*/ 23, MVT::v8i8,// ->53074
/*53051*/         OPC_CheckChild1Type, MVT::v8i8,
/*53053*/         OPC_RecordChild2, // #1 = $Vn
/*53054*/         OPC_CheckChild2Type, MVT::v8i8,
/*53056*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53058*/         OPC_EmitInteger, MVT::i32, 14, 
/*53061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53064*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 635:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53074*/       /*SwitchType*/ 23, MVT::v16i8,// ->53099
/*53076*/         OPC_CheckChild1Type, MVT::v16i8,
/*53078*/         OPC_RecordChild2, // #1 = $Vn
/*53079*/         OPC_CheckChild2Type, MVT::v16i8,
/*53081*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53083*/         OPC_EmitInteger, MVT::i32, 14, 
/*53086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53089*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 635:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53099*/       /*SwitchType*/ 23, MVT::v1i64,// ->53124
/*53101*/         OPC_CheckChild1Type, MVT::v1i64,
/*53103*/         OPC_RecordChild2, // #1 = $Vn
/*53104*/         OPC_CheckChild2Type, MVT::v1i64,
/*53106*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53108*/         OPC_EmitInteger, MVT::i32, 14, 
/*53111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53114*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 635:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53124*/       /*SwitchType*/ 23, MVT::v2i64,// ->53149
/*53126*/         OPC_CheckChild1Type, MVT::v2i64,
/*53128*/         OPC_RecordChild2, // #1 = $Vn
/*53129*/         OPC_CheckChild2Type, MVT::v2i64,
/*53131*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53133*/         OPC_EmitInteger, MVT::i32, 14, 
/*53136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53139*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 635:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53149*/       0, // EndSwitchType
/*53150*/     /*Scope*/ 78|128,1/*206*/, /*->53358*/
/*53152*/       OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*53155*/       OPC_RecordChild1, // #0 = $Vm
/*53156*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53182
/*53159*/         OPC_CheckChild1Type, MVT::v4i16,
/*53161*/         OPC_RecordChild2, // #1 = $Vn
/*53162*/         OPC_CheckChild2Type, MVT::v4i16,
/*53164*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53166*/         OPC_EmitInteger, MVT::i32, 14, 
/*53169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53172*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 628:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53182*/       /*SwitchType*/ 23, MVT::v2i32,// ->53207
/*53184*/         OPC_CheckChild1Type, MVT::v2i32,
/*53186*/         OPC_RecordChild2, // #1 = $Vn
/*53187*/         OPC_CheckChild2Type, MVT::v2i32,
/*53189*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53191*/         OPC_EmitInteger, MVT::i32, 14, 
/*53194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53197*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 628:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53207*/       /*SwitchType*/ 23, MVT::v8i16,// ->53232
/*53209*/         OPC_CheckChild1Type, MVT::v8i16,
/*53211*/         OPC_RecordChild2, // #1 = $Vn
/*53212*/         OPC_CheckChild2Type, MVT::v8i16,
/*53214*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53216*/         OPC_EmitInteger, MVT::i32, 14, 
/*53219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53222*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 628:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53232*/       /*SwitchType*/ 23, MVT::v4i32,// ->53257
/*53234*/         OPC_CheckChild1Type, MVT::v4i32,
/*53236*/         OPC_RecordChild2, // #1 = $Vn
/*53237*/         OPC_CheckChild2Type, MVT::v4i32,
/*53239*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53241*/         OPC_EmitInteger, MVT::i32, 14, 
/*53244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53247*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 628:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53257*/       /*SwitchType*/ 23, MVT::v8i8,// ->53282
/*53259*/         OPC_CheckChild1Type, MVT::v8i8,
/*53261*/         OPC_RecordChild2, // #1 = $Vn
/*53262*/         OPC_CheckChild2Type, MVT::v8i8,
/*53264*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53266*/         OPC_EmitInteger, MVT::i32, 14, 
/*53269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53272*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 628:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53282*/       /*SwitchType*/ 23, MVT::v16i8,// ->53307
/*53284*/         OPC_CheckChild1Type, MVT::v16i8,
/*53286*/         OPC_RecordChild2, // #1 = $Vn
/*53287*/         OPC_CheckChild2Type, MVT::v16i8,
/*53289*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53291*/         OPC_EmitInteger, MVT::i32, 14, 
/*53294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53297*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 628:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53307*/       /*SwitchType*/ 23, MVT::v1i64,// ->53332
/*53309*/         OPC_CheckChild1Type, MVT::v1i64,
/*53311*/         OPC_RecordChild2, // #1 = $Vn
/*53312*/         OPC_CheckChild2Type, MVT::v1i64,
/*53314*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53316*/         OPC_EmitInteger, MVT::i32, 14, 
/*53319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53322*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 628:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53332*/       /*SwitchType*/ 23, MVT::v2i64,// ->53357
/*53334*/         OPC_CheckChild1Type, MVT::v2i64,
/*53336*/         OPC_RecordChild2, // #1 = $Vn
/*53337*/         OPC_CheckChild2Type, MVT::v2i64,
/*53339*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53341*/         OPC_EmitInteger, MVT::i32, 14, 
/*53344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53347*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 628:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53357*/       0, // EndSwitchType
/*53358*/     /*Scope*/ 78|128,1/*206*/, /*->53566*/
/*53360*/       OPC_CheckChild0Integer, 117|128,4/*629*/, 
/*53363*/       OPC_RecordChild1, // #0 = $Vm
/*53364*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53390
/*53367*/         OPC_CheckChild1Type, MVT::v4i16,
/*53369*/         OPC_RecordChild2, // #1 = $Vn
/*53370*/         OPC_CheckChild2Type, MVT::v4i16,
/*53372*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53374*/         OPC_EmitInteger, MVT::i32, 14, 
/*53377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53380*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 629:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53390*/       /*SwitchType*/ 23, MVT::v2i32,// ->53415
/*53392*/         OPC_CheckChild1Type, MVT::v2i32,
/*53394*/         OPC_RecordChild2, // #1 = $Vn
/*53395*/         OPC_CheckChild2Type, MVT::v2i32,
/*53397*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53399*/         OPC_EmitInteger, MVT::i32, 14, 
/*53402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53405*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 629:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53415*/       /*SwitchType*/ 23, MVT::v8i16,// ->53440
/*53417*/         OPC_CheckChild1Type, MVT::v8i16,
/*53419*/         OPC_RecordChild2, // #1 = $Vn
/*53420*/         OPC_CheckChild2Type, MVT::v8i16,
/*53422*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53424*/         OPC_EmitInteger, MVT::i32, 14, 
/*53427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53430*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 629:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53440*/       /*SwitchType*/ 23, MVT::v4i32,// ->53465
/*53442*/         OPC_CheckChild1Type, MVT::v4i32,
/*53444*/         OPC_RecordChild2, // #1 = $Vn
/*53445*/         OPC_CheckChild2Type, MVT::v4i32,
/*53447*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53449*/         OPC_EmitInteger, MVT::i32, 14, 
/*53452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53455*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 629:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53465*/       /*SwitchType*/ 23, MVT::v8i8,// ->53490
/*53467*/         OPC_CheckChild1Type, MVT::v8i8,
/*53469*/         OPC_RecordChild2, // #1 = $Vn
/*53470*/         OPC_CheckChild2Type, MVT::v8i8,
/*53472*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53474*/         OPC_EmitInteger, MVT::i32, 14, 
/*53477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53480*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 629:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53490*/       /*SwitchType*/ 23, MVT::v16i8,// ->53515
/*53492*/         OPC_CheckChild1Type, MVT::v16i8,
/*53494*/         OPC_RecordChild2, // #1 = $Vn
/*53495*/         OPC_CheckChild2Type, MVT::v16i8,
/*53497*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53499*/         OPC_EmitInteger, MVT::i32, 14, 
/*53502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53505*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 629:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53515*/       /*SwitchType*/ 23, MVT::v1i64,// ->53540
/*53517*/         OPC_CheckChild1Type, MVT::v1i64,
/*53519*/         OPC_RecordChild2, // #1 = $Vn
/*53520*/         OPC_CheckChild2Type, MVT::v1i64,
/*53522*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53524*/         OPC_EmitInteger, MVT::i32, 14, 
/*53527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53530*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 629:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53540*/       /*SwitchType*/ 23, MVT::v2i64,// ->53565
/*53542*/         OPC_CheckChild1Type, MVT::v2i64,
/*53544*/         OPC_RecordChild2, // #1 = $Vn
/*53545*/         OPC_CheckChild2Type, MVT::v2i64,
/*53547*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53549*/         OPC_EmitInteger, MVT::i32, 14, 
/*53552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53555*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 629:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53565*/       0, // EndSwitchType
/*53566*/     /*Scope*/ 78|128,1/*206*/, /*->53774*/
/*53568*/       OPC_CheckChild0Integer, 99|128,4/*611*/, 
/*53571*/       OPC_RecordChild1, // #0 = $Vm
/*53572*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53598
/*53575*/         OPC_CheckChild1Type, MVT::v4i16,
/*53577*/         OPC_RecordChild2, // #1 = $Vn
/*53578*/         OPC_CheckChild2Type, MVT::v4i16,
/*53580*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53582*/         OPC_EmitInteger, MVT::i32, 14, 
/*53585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53588*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 611:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53598*/       /*SwitchType*/ 23, MVT::v2i32,// ->53623
/*53600*/         OPC_CheckChild1Type, MVT::v2i32,
/*53602*/         OPC_RecordChild2, // #1 = $Vn
/*53603*/         OPC_CheckChild2Type, MVT::v2i32,
/*53605*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53607*/         OPC_EmitInteger, MVT::i32, 14, 
/*53610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53613*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 611:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53623*/       /*SwitchType*/ 23, MVT::v8i16,// ->53648
/*53625*/         OPC_CheckChild1Type, MVT::v8i16,
/*53627*/         OPC_RecordChild2, // #1 = $Vn
/*53628*/         OPC_CheckChild2Type, MVT::v8i16,
/*53630*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53632*/         OPC_EmitInteger, MVT::i32, 14, 
/*53635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53638*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 611:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53648*/       /*SwitchType*/ 23, MVT::v4i32,// ->53673
/*53650*/         OPC_CheckChild1Type, MVT::v4i32,
/*53652*/         OPC_RecordChild2, // #1 = $Vn
/*53653*/         OPC_CheckChild2Type, MVT::v4i32,
/*53655*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53657*/         OPC_EmitInteger, MVT::i32, 14, 
/*53660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53663*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 611:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53673*/       /*SwitchType*/ 23, MVT::v8i8,// ->53698
/*53675*/         OPC_CheckChild1Type, MVT::v8i8,
/*53677*/         OPC_RecordChild2, // #1 = $Vn
/*53678*/         OPC_CheckChild2Type, MVT::v8i8,
/*53680*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53682*/         OPC_EmitInteger, MVT::i32, 14, 
/*53685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53688*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 611:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53698*/       /*SwitchType*/ 23, MVT::v16i8,// ->53723
/*53700*/         OPC_CheckChild1Type, MVT::v16i8,
/*53702*/         OPC_RecordChild2, // #1 = $Vn
/*53703*/         OPC_CheckChild2Type, MVT::v16i8,
/*53705*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53707*/         OPC_EmitInteger, MVT::i32, 14, 
/*53710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53713*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 611:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53723*/       /*SwitchType*/ 23, MVT::v1i64,// ->53748
/*53725*/         OPC_CheckChild1Type, MVT::v1i64,
/*53727*/         OPC_RecordChild2, // #1 = $Vn
/*53728*/         OPC_CheckChild2Type, MVT::v1i64,
/*53730*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53732*/         OPC_EmitInteger, MVT::i32, 14, 
/*53735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53738*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 611:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53748*/       /*SwitchType*/ 23, MVT::v2i64,// ->53773
/*53750*/         OPC_CheckChild1Type, MVT::v2i64,
/*53752*/         OPC_RecordChild2, // #1 = $Vn
/*53753*/         OPC_CheckChild2Type, MVT::v2i64,
/*53755*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53757*/         OPC_EmitInteger, MVT::i32, 14, 
/*53760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53763*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 611:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53773*/       0, // EndSwitchType
/*53774*/     /*Scope*/ 78|128,1/*206*/, /*->53982*/
/*53776*/       OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*53779*/       OPC_RecordChild1, // #0 = $Vm
/*53780*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53806
/*53783*/         OPC_CheckChild1Type, MVT::v4i16,
/*53785*/         OPC_RecordChild2, // #1 = $Vn
/*53786*/         OPC_CheckChild2Type, MVT::v4i16,
/*53788*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53790*/         OPC_EmitInteger, MVT::i32, 14, 
/*53793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53796*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 613:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53806*/       /*SwitchType*/ 23, MVT::v2i32,// ->53831
/*53808*/         OPC_CheckChild1Type, MVT::v2i32,
/*53810*/         OPC_RecordChild2, // #1 = $Vn
/*53811*/         OPC_CheckChild2Type, MVT::v2i32,
/*53813*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53815*/         OPC_EmitInteger, MVT::i32, 14, 
/*53818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53821*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 613:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53831*/       /*SwitchType*/ 23, MVT::v8i16,// ->53856
/*53833*/         OPC_CheckChild1Type, MVT::v8i16,
/*53835*/         OPC_RecordChild2, // #1 = $Vn
/*53836*/         OPC_CheckChild2Type, MVT::v8i16,
/*53838*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53840*/         OPC_EmitInteger, MVT::i32, 14, 
/*53843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53846*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53856*/       /*SwitchType*/ 23, MVT::v4i32,// ->53881
/*53858*/         OPC_CheckChild1Type, MVT::v4i32,
/*53860*/         OPC_RecordChild2, // #1 = $Vn
/*53861*/         OPC_CheckChild2Type, MVT::v4i32,
/*53863*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53865*/         OPC_EmitInteger, MVT::i32, 14, 
/*53868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53871*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53881*/       /*SwitchType*/ 23, MVT::v8i8,// ->53906
/*53883*/         OPC_CheckChild1Type, MVT::v8i8,
/*53885*/         OPC_RecordChild2, // #1 = $Vn
/*53886*/         OPC_CheckChild2Type, MVT::v8i8,
/*53888*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53890*/         OPC_EmitInteger, MVT::i32, 14, 
/*53893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53896*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 613:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53906*/       /*SwitchType*/ 23, MVT::v16i8,// ->53931
/*53908*/         OPC_CheckChild1Type, MVT::v16i8,
/*53910*/         OPC_RecordChild2, // #1 = $Vn
/*53911*/         OPC_CheckChild2Type, MVT::v16i8,
/*53913*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53915*/         OPC_EmitInteger, MVT::i32, 14, 
/*53918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53921*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 613:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53931*/       /*SwitchType*/ 23, MVT::v1i64,// ->53956
/*53933*/         OPC_CheckChild1Type, MVT::v1i64,
/*53935*/         OPC_RecordChild2, // #1 = $Vn
/*53936*/         OPC_CheckChild2Type, MVT::v1i64,
/*53938*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53940*/         OPC_EmitInteger, MVT::i32, 14, 
/*53943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53946*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 613:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53956*/       /*SwitchType*/ 23, MVT::v2i64,// ->53981
/*53958*/         OPC_CheckChild1Type, MVT::v2i64,
/*53960*/         OPC_RecordChild2, // #1 = $Vn
/*53961*/         OPC_CheckChild2Type, MVT::v2i64,
/*53963*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53965*/         OPC_EmitInteger, MVT::i32, 14, 
/*53968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53971*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 613:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53981*/       0, // EndSwitchType
/*53982*/     /*Scope*/ 78|128,1/*206*/, /*->54190*/
/*53984*/       OPC_CheckChild0Integer, 94|128,4/*606*/, 
/*53987*/       OPC_RecordChild1, // #0 = $Vm
/*53988*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->54014
/*53991*/         OPC_CheckChild1Type, MVT::v4i16,
/*53993*/         OPC_RecordChild2, // #1 = $Vn
/*53994*/         OPC_CheckChild2Type, MVT::v4i16,
/*53996*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53998*/         OPC_EmitInteger, MVT::i32, 14, 
/*54001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54004*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 606:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54014*/       /*SwitchType*/ 23, MVT::v2i32,// ->54039
/*54016*/         OPC_CheckChild1Type, MVT::v2i32,
/*54018*/         OPC_RecordChild2, // #1 = $Vn
/*54019*/         OPC_CheckChild2Type, MVT::v2i32,
/*54021*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54023*/         OPC_EmitInteger, MVT::i32, 14, 
/*54026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54029*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 606:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54039*/       /*SwitchType*/ 23, MVT::v8i16,// ->54064
/*54041*/         OPC_CheckChild1Type, MVT::v8i16,
/*54043*/         OPC_RecordChild2, // #1 = $Vn
/*54044*/         OPC_CheckChild2Type, MVT::v8i16,
/*54046*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54048*/         OPC_EmitInteger, MVT::i32, 14, 
/*54051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54054*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 606:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54064*/       /*SwitchType*/ 23, MVT::v4i32,// ->54089
/*54066*/         OPC_CheckChild1Type, MVT::v4i32,
/*54068*/         OPC_RecordChild2, // #1 = $Vn
/*54069*/         OPC_CheckChild2Type, MVT::v4i32,
/*54071*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54073*/         OPC_EmitInteger, MVT::i32, 14, 
/*54076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54079*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 606:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54089*/       /*SwitchType*/ 23, MVT::v8i8,// ->54114
/*54091*/         OPC_CheckChild1Type, MVT::v8i8,
/*54093*/         OPC_RecordChild2, // #1 = $Vn
/*54094*/         OPC_CheckChild2Type, MVT::v8i8,
/*54096*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54098*/         OPC_EmitInteger, MVT::i32, 14, 
/*54101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54104*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 606:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54114*/       /*SwitchType*/ 23, MVT::v16i8,// ->54139
/*54116*/         OPC_CheckChild1Type, MVT::v16i8,
/*54118*/         OPC_RecordChild2, // #1 = $Vn
/*54119*/         OPC_CheckChild2Type, MVT::v16i8,
/*54121*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54123*/         OPC_EmitInteger, MVT::i32, 14, 
/*54126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54129*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 606:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54139*/       /*SwitchType*/ 23, MVT::v1i64,// ->54164
/*54141*/         OPC_CheckChild1Type, MVT::v1i64,
/*54143*/         OPC_RecordChild2, // #1 = $Vn
/*54144*/         OPC_CheckChild2Type, MVT::v1i64,
/*54146*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54148*/         OPC_EmitInteger, MVT::i32, 14, 
/*54151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54154*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 606:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54164*/       /*SwitchType*/ 23, MVT::v2i64,// ->54189
/*54166*/         OPC_CheckChild1Type, MVT::v2i64,
/*54168*/         OPC_RecordChild2, // #1 = $Vn
/*54169*/         OPC_CheckChild2Type, MVT::v2i64,
/*54171*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54173*/         OPC_EmitInteger, MVT::i32, 14, 
/*54176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54179*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 606:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54189*/       0, // EndSwitchType
/*54190*/     /*Scope*/ 78|128,1/*206*/, /*->54398*/
/*54192*/       OPC_CheckChild0Integer, 95|128,4/*607*/, 
/*54195*/       OPC_RecordChild1, // #0 = $Vm
/*54196*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->54222
/*54199*/         OPC_CheckChild1Type, MVT::v4i16,
/*54201*/         OPC_RecordChild2, // #1 = $Vn
/*54202*/         OPC_CheckChild2Type, MVT::v4i16,
/*54204*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54206*/         OPC_EmitInteger, MVT::i32, 14, 
/*54209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54212*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 607:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54222*/       /*SwitchType*/ 23, MVT::v2i32,// ->54247
/*54224*/         OPC_CheckChild1Type, MVT::v2i32,
/*54226*/         OPC_RecordChild2, // #1 = $Vn
/*54227*/         OPC_CheckChild2Type, MVT::v2i32,
/*54229*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54231*/         OPC_EmitInteger, MVT::i32, 14, 
/*54234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54237*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 607:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54247*/       /*SwitchType*/ 23, MVT::v8i16,// ->54272
/*54249*/         OPC_CheckChild1Type, MVT::v8i16,
/*54251*/         OPC_RecordChild2, // #1 = $Vn
/*54252*/         OPC_CheckChild2Type, MVT::v8i16,
/*54254*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54256*/         OPC_EmitInteger, MVT::i32, 14, 
/*54259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54262*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 607:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54272*/       /*SwitchType*/ 23, MVT::v4i32,// ->54297
/*54274*/         OPC_CheckChild1Type, MVT::v4i32,
/*54276*/         OPC_RecordChild2, // #1 = $Vn
/*54277*/         OPC_CheckChild2Type, MVT::v4i32,
/*54279*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54281*/         OPC_EmitInteger, MVT::i32, 14, 
/*54284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54287*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 607:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54297*/       /*SwitchType*/ 23, MVT::v8i8,// ->54322
/*54299*/         OPC_CheckChild1Type, MVT::v8i8,
/*54301*/         OPC_RecordChild2, // #1 = $Vn
/*54302*/         OPC_CheckChild2Type, MVT::v8i8,
/*54304*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54306*/         OPC_EmitInteger, MVT::i32, 14, 
/*54309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54312*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 607:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54322*/       /*SwitchType*/ 23, MVT::v16i8,// ->54347
/*54324*/         OPC_CheckChild1Type, MVT::v16i8,
/*54326*/         OPC_RecordChild2, // #1 = $Vn
/*54327*/         OPC_CheckChild2Type, MVT::v16i8,
/*54329*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54331*/         OPC_EmitInteger, MVT::i32, 14, 
/*54334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54337*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 607:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54347*/       /*SwitchType*/ 23, MVT::v1i64,// ->54372
/*54349*/         OPC_CheckChild1Type, MVT::v1i64,
/*54351*/         OPC_RecordChild2, // #1 = $Vn
/*54352*/         OPC_CheckChild2Type, MVT::v1i64,
/*54354*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54356*/         OPC_EmitInteger, MVT::i32, 14, 
/*54359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54362*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 607:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54372*/       /*SwitchType*/ 23, MVT::v2i64,// ->54397
/*54374*/         OPC_CheckChild1Type, MVT::v2i64,
/*54376*/         OPC_RecordChild2, // #1 = $Vn
/*54377*/         OPC_CheckChild2Type, MVT::v2i64,
/*54379*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54381*/         OPC_EmitInteger, MVT::i32, 14, 
/*54384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54387*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 607:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54397*/       0, // EndSwitchType
/*54398*/     /*Scope*/ 4|128,1/*132*/, /*->54532*/
/*54400*/       OPC_CheckChild0Integer, 32|128,4/*544*/, 
/*54403*/       OPC_RecordChild1, // #0 = $Vm
/*54404*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54426
/*54407*/         OPC_CheckChild1Type, MVT::v8i8,
/*54409*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54411*/         OPC_EmitInteger, MVT::i32, 14, 
/*54414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54417*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 544:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54426*/       /*SwitchType*/ 19, MVT::v4i16,// ->54447
/*54428*/         OPC_CheckChild1Type, MVT::v4i16,
/*54430*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54432*/         OPC_EmitInteger, MVT::i32, 14, 
/*54435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54438*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 544:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54447*/       /*SwitchType*/ 19, MVT::v2i32,// ->54468
/*54449*/         OPC_CheckChild1Type, MVT::v2i32,
/*54451*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54453*/         OPC_EmitInteger, MVT::i32, 14, 
/*54456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54459*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 544:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54468*/       /*SwitchType*/ 19, MVT::v16i8,// ->54489
/*54470*/         OPC_CheckChild1Type, MVT::v16i8,
/*54472*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54474*/         OPC_EmitInteger, MVT::i32, 14, 
/*54477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54480*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 544:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54489*/       /*SwitchType*/ 19, MVT::v8i16,// ->54510
/*54491*/         OPC_CheckChild1Type, MVT::v8i16,
/*54493*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54495*/         OPC_EmitInteger, MVT::i32, 14, 
/*54498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54501*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 544:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54510*/       /*SwitchType*/ 19, MVT::v4i32,// ->54531
/*54512*/         OPC_CheckChild1Type, MVT::v4i32,
/*54514*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54516*/         OPC_EmitInteger, MVT::i32, 14, 
/*54519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54522*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 544:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54531*/       0, // EndSwitchType
/*54532*/     /*Scope*/ 4|128,1/*132*/, /*->54666*/
/*54534*/       OPC_CheckChild0Integer, 81|128,4/*593*/, 
/*54537*/       OPC_RecordChild1, // #0 = $Vm
/*54538*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54560
/*54541*/         OPC_CheckChild1Type, MVT::v8i8,
/*54543*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54545*/         OPC_EmitInteger, MVT::i32, 14, 
/*54548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54551*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 593:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54560*/       /*SwitchType*/ 19, MVT::v4i16,// ->54581
/*54562*/         OPC_CheckChild1Type, MVT::v4i16,
/*54564*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54566*/         OPC_EmitInteger, MVT::i32, 14, 
/*54569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54572*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 593:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54581*/       /*SwitchType*/ 19, MVT::v2i32,// ->54602
/*54583*/         OPC_CheckChild1Type, MVT::v2i32,
/*54585*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54587*/         OPC_EmitInteger, MVT::i32, 14, 
/*54590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54593*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 593:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54602*/       /*SwitchType*/ 19, MVT::v16i8,// ->54623
/*54604*/         OPC_CheckChild1Type, MVT::v16i8,
/*54606*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54608*/         OPC_EmitInteger, MVT::i32, 14, 
/*54611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54614*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 593:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54623*/       /*SwitchType*/ 19, MVT::v8i16,// ->54644
/*54625*/         OPC_CheckChild1Type, MVT::v8i16,
/*54627*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54629*/         OPC_EmitInteger, MVT::i32, 14, 
/*54632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54635*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 593:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54644*/       /*SwitchType*/ 19, MVT::v4i32,// ->54665
/*54646*/         OPC_CheckChild1Type, MVT::v4i32,
/*54648*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54650*/         OPC_EmitInteger, MVT::i32, 14, 
/*54653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54656*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 593:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54665*/       0, // EndSwitchType
/*54666*/     /*Scope*/ 4|128,1/*132*/, /*->54800*/
/*54668*/       OPC_CheckChild0Integer, 89|128,4/*601*/, 
/*54671*/       OPC_RecordChild1, // #0 = $Vm
/*54672*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54694
/*54675*/         OPC_CheckChild1Type, MVT::v8i8,
/*54677*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54679*/         OPC_EmitInteger, MVT::i32, 14, 
/*54682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54685*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 601:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*54694*/       /*SwitchType*/ 19, MVT::v4i16,// ->54715
/*54696*/         OPC_CheckChild1Type, MVT::v4i16,
/*54698*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54700*/         OPC_EmitInteger, MVT::i32, 14, 
/*54703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54706*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 601:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*54715*/       /*SwitchType*/ 19, MVT::v2i32,// ->54736
/*54717*/         OPC_CheckChild1Type, MVT::v2i32,
/*54719*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54721*/         OPC_EmitInteger, MVT::i32, 14, 
/*54724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54727*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 601:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*54736*/       /*SwitchType*/ 19, MVT::v16i8,// ->54757
/*54738*/         OPC_CheckChild1Type, MVT::v16i8,
/*54740*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54742*/         OPC_EmitInteger, MVT::i32, 14, 
/*54745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54748*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 601:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*54757*/       /*SwitchType*/ 19, MVT::v8i16,// ->54778
/*54759*/         OPC_CheckChild1Type, MVT::v8i16,
/*54761*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54763*/         OPC_EmitInteger, MVT::i32, 14, 
/*54766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54769*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 601:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*54778*/       /*SwitchType*/ 19, MVT::v4i32,// ->54799
/*54780*/         OPC_CheckChild1Type, MVT::v4i32,
/*54782*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54784*/         OPC_EmitInteger, MVT::i32, 14, 
/*54787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54790*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 601:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*54799*/       0, // EndSwitchType
/*54800*/     /*Scope*/ 4|128,1/*132*/, /*->54934*/
/*54802*/       OPC_CheckChild0Integer, 36|128,4/*548*/, 
/*54805*/       OPC_RecordChild1, // #0 = $Vm
/*54806*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54828
/*54809*/         OPC_CheckChild1Type, MVT::v8i8,
/*54811*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54813*/         OPC_EmitInteger, MVT::i32, 14, 
/*54816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54819*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 548:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*54828*/       /*SwitchType*/ 19, MVT::v4i16,// ->54849
/*54830*/         OPC_CheckChild1Type, MVT::v4i16,
/*54832*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54834*/         OPC_EmitInteger, MVT::i32, 14, 
/*54837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54840*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 548:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*54849*/       /*SwitchType*/ 19, MVT::v2i32,// ->54870
/*54851*/         OPC_CheckChild1Type, MVT::v2i32,
/*54853*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54855*/         OPC_EmitInteger, MVT::i32, 14, 
/*54858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54861*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 548:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*54870*/       /*SwitchType*/ 19, MVT::v16i8,// ->54891
/*54872*/         OPC_CheckChild1Type, MVT::v16i8,
/*54874*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54876*/         OPC_EmitInteger, MVT::i32, 14, 
/*54879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54882*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 548:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*54891*/       /*SwitchType*/ 19, MVT::v8i16,// ->54912
/*54893*/         OPC_CheckChild1Type, MVT::v8i16,
/*54895*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54897*/         OPC_EmitInteger, MVT::i32, 14, 
/*54900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54903*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 548:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*54912*/       /*SwitchType*/ 19, MVT::v4i32,// ->54933
/*54914*/         OPC_CheckChild1Type, MVT::v4i32,
/*54916*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54918*/         OPC_EmitInteger, MVT::i32, 14, 
/*54921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54924*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 548:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*54933*/       0, // EndSwitchType
/*54934*/     /*Scope*/ 69, /*->55004*/
/*54935*/       OPC_CheckChild0Integer, 86|128,4/*598*/, 
/*54938*/       OPC_RecordChild1, // #0 = $Vm
/*54939*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->54961
/*54942*/         OPC_CheckChild1Type, MVT::v8i16,
/*54944*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54946*/         OPC_EmitInteger, MVT::i32, 14, 
/*54949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54952*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 598:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*54961*/       /*SwitchType*/ 19, MVT::v4i16,// ->54982
/*54963*/         OPC_CheckChild1Type, MVT::v4i32,
/*54965*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54967*/         OPC_EmitInteger, MVT::i32, 14, 
/*54970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54973*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 598:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*54982*/       /*SwitchType*/ 19, MVT::v2i32,// ->55003
/*54984*/         OPC_CheckChild1Type, MVT::v2i64,
/*54986*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54988*/         OPC_EmitInteger, MVT::i32, 14, 
/*54991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54994*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 598:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*55003*/       0, // EndSwitchType
/*55004*/     /*Scope*/ 69, /*->55074*/
/*55005*/       OPC_CheckChild0Integer, 88|128,4/*600*/, 
/*55008*/       OPC_RecordChild1, // #0 = $Vm
/*55009*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->55031
/*55012*/         OPC_CheckChild1Type, MVT::v8i16,
/*55014*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55016*/         OPC_EmitInteger, MVT::i32, 14, 
/*55019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55022*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 600:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*55031*/       /*SwitchType*/ 19, MVT::v4i16,// ->55052
/*55033*/         OPC_CheckChild1Type, MVT::v4i32,
/*55035*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55037*/         OPC_EmitInteger, MVT::i32, 14, 
/*55040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55043*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 600:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*55052*/       /*SwitchType*/ 19, MVT::v2i32,// ->55073
/*55054*/         OPC_CheckChild1Type, MVT::v2i64,
/*55056*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55058*/         OPC_EmitInteger, MVT::i32, 14, 
/*55061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55064*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 600:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*55073*/       0, // EndSwitchType
/*55074*/     /*Scope*/ 69, /*->55144*/
/*55075*/       OPC_CheckChild0Integer, 87|128,4/*599*/, 
/*55078*/       OPC_RecordChild1, // #0 = $Vm
/*55079*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->55101
/*55082*/         OPC_CheckChild1Type, MVT::v8i16,
/*55084*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55086*/         OPC_EmitInteger, MVT::i32, 14, 
/*55089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55092*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 599:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*55101*/       /*SwitchType*/ 19, MVT::v4i16,// ->55122
/*55103*/         OPC_CheckChild1Type, MVT::v4i32,
/*55105*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55107*/         OPC_EmitInteger, MVT::i32, 14, 
/*55110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55113*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 599:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*55122*/       /*SwitchType*/ 19, MVT::v2i32,// ->55143
/*55124*/         OPC_CheckChild1Type, MVT::v2i64,
/*55126*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55128*/         OPC_EmitInteger, MVT::i32, 14, 
/*55131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55134*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 599:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*55143*/       0, // EndSwitchType
/*55144*/     /*Scope*/ 58, /*->55203*/
/*55145*/       OPC_CheckChild0Integer, 37|128,4/*549*/, 
/*55148*/       OPC_RecordChild1, // #0 = $Vm
/*55149*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55163
/*55152*/         OPC_CheckChild1Type, MVT::v2f32,
/*55154*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55156*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 549:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDf:v2i32 DPR:v2f32:$Vm)
/*55163*/       /*SwitchType*/ 11, MVT::v4i32,// ->55176
/*55165*/         OPC_CheckChild1Type, MVT::v4f32,
/*55167*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55169*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 549:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQf:v4i32 QPR:v4f32:$Vm)
/*55176*/       /*SwitchType*/ 11, MVT::v4i16,// ->55189
/*55178*/         OPC_CheckChild1Type, MVT::v4f16,
/*55180*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55182*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 549:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDh:v4i16 DPR:v4f16:$Vm)
/*55189*/       /*SwitchType*/ 11, MVT::v8i16,// ->55202
/*55191*/         OPC_CheckChild1Type, MVT::v8f16,
/*55193*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55195*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 549:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQh:v8i16 QPR:v8f16:$Vm)
/*55202*/       0, // EndSwitchType
/*55203*/     /*Scope*/ 58, /*->55262*/
/*55204*/       OPC_CheckChild0Integer, 38|128,4/*550*/, 
/*55207*/       OPC_RecordChild1, // #0 = $Vm
/*55208*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55222
/*55211*/         OPC_CheckChild1Type, MVT::v2f32,
/*55213*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55215*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 550:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDf:v2i32 DPR:v2f32:$Vm)
/*55222*/       /*SwitchType*/ 11, MVT::v4i32,// ->55235
/*55224*/         OPC_CheckChild1Type, MVT::v4f32,
/*55226*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55228*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 550:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQf:v4i32 QPR:v4f32:$Vm)
/*55235*/       /*SwitchType*/ 11, MVT::v4i16,// ->55248
/*55237*/         OPC_CheckChild1Type, MVT::v4f16,
/*55239*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55241*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 550:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDh:v4i16 DPR:v4f16:$Vm)
/*55248*/       /*SwitchType*/ 11, MVT::v8i16,// ->55261
/*55250*/         OPC_CheckChild1Type, MVT::v8f16,
/*55252*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55254*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 550:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQh:v8i16 QPR:v8f16:$Vm)
/*55261*/       0, // EndSwitchType
/*55262*/     /*Scope*/ 58, /*->55321*/
/*55263*/       OPC_CheckChild0Integer, 47|128,4/*559*/, 
/*55266*/       OPC_RecordChild1, // #0 = $Vm
/*55267*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55281
/*55270*/         OPC_CheckChild1Type, MVT::v2f32,
/*55272*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55274*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 559:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDf:v2i32 DPR:v2f32:$Vm)
/*55281*/       /*SwitchType*/ 11, MVT::v4i32,// ->55294
/*55283*/         OPC_CheckChild1Type, MVT::v4f32,
/*55285*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55287*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 559:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQf:v4i32 QPR:v4f32:$Vm)
/*55294*/       /*SwitchType*/ 11, MVT::v4i16,// ->55307
/*55296*/         OPC_CheckChild1Type, MVT::v4f16,
/*55298*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55300*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 559:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDh:v4i16 DPR:v4f16:$Vm)
/*55307*/       /*SwitchType*/ 11, MVT::v8i16,// ->55320
/*55309*/         OPC_CheckChild1Type, MVT::v8f16,
/*55311*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55313*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 559:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQh:v8i16 QPR:v8f16:$Vm)
/*55320*/       0, // EndSwitchType
/*55321*/     /*Scope*/ 58, /*->55380*/
/*55322*/       OPC_CheckChild0Integer, 48|128,4/*560*/, 
/*55325*/       OPC_RecordChild1, // #0 = $Vm
/*55326*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55340
/*55329*/         OPC_CheckChild1Type, MVT::v2f32,
/*55331*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55333*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 560:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDf:v2i32 DPR:v2f32:$Vm)
/*55340*/       /*SwitchType*/ 11, MVT::v4i32,// ->55353
/*55342*/         OPC_CheckChild1Type, MVT::v4f32,
/*55344*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55346*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 560:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQf:v4i32 QPR:v4f32:$Vm)
/*55353*/       /*SwitchType*/ 11, MVT::v4i16,// ->55366
/*55355*/         OPC_CheckChild1Type, MVT::v4f16,
/*55357*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55359*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 560:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDh:v4i16 DPR:v4f16:$Vm)
/*55366*/       /*SwitchType*/ 11, MVT::v8i16,// ->55379
/*55368*/         OPC_CheckChild1Type, MVT::v8f16,
/*55370*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55372*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 560:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQh:v8i16 QPR:v8f16:$Vm)
/*55379*/       0, // EndSwitchType
/*55380*/     /*Scope*/ 58, /*->55439*/
/*55381*/       OPC_CheckChild0Integer, 49|128,4/*561*/, 
/*55384*/       OPC_RecordChild1, // #0 = $Vm
/*55385*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55399
/*55388*/         OPC_CheckChild1Type, MVT::v2f32,
/*55390*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55392*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 561:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDf:v2i32 DPR:v2f32:$Vm)
/*55399*/       /*SwitchType*/ 11, MVT::v4i32,// ->55412
/*55401*/         OPC_CheckChild1Type, MVT::v4f32,
/*55403*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55405*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 561:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQf:v4i32 QPR:v4f32:$Vm)
/*55412*/       /*SwitchType*/ 11, MVT::v4i16,// ->55425
/*55414*/         OPC_CheckChild1Type, MVT::v4f16,
/*55416*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55418*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 561:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDh:v4i16 DPR:v4f16:$Vm)
/*55425*/       /*SwitchType*/ 11, MVT::v8i16,// ->55438
/*55427*/         OPC_CheckChild1Type, MVT::v8f16,
/*55429*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55431*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 561:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQh:v8i16 QPR:v8f16:$Vm)
/*55438*/       0, // EndSwitchType
/*55439*/     /*Scope*/ 58, /*->55498*/
/*55440*/       OPC_CheckChild0Integer, 50|128,4/*562*/, 
/*55443*/       OPC_RecordChild1, // #0 = $Vm
/*55444*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55458
/*55447*/         OPC_CheckChild1Type, MVT::v2f32,
/*55449*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55451*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 562:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDf:v2i32 DPR:v2f32:$Vm)
/*55458*/       /*SwitchType*/ 11, MVT::v4i32,// ->55471
/*55460*/         OPC_CheckChild1Type, MVT::v4f32,
/*55462*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55464*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 562:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQf:v4i32 QPR:v4f32:$Vm)
/*55471*/       /*SwitchType*/ 11, MVT::v4i16,// ->55484
/*55473*/         OPC_CheckChild1Type, MVT::v4f16,
/*55475*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55477*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 562:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDh:v4i16 DPR:v4f16:$Vm)
/*55484*/       /*SwitchType*/ 11, MVT::v8i16,// ->55497
/*55486*/         OPC_CheckChild1Type, MVT::v8f16,
/*55488*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55490*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 562:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQh:v8i16 QPR:v8f16:$Vm)
/*55497*/       0, // EndSwitchType
/*55498*/     /*Scope*/ 58, /*->55557*/
/*55499*/       OPC_CheckChild0Integer, 45|128,4/*557*/, 
/*55502*/       OPC_RecordChild1, // #0 = $Vm
/*55503*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55517
/*55506*/         OPC_CheckChild1Type, MVT::v2f32,
/*55508*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55510*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 557:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDf:v2i32 DPR:v2f32:$Vm)
/*55517*/       /*SwitchType*/ 11, MVT::v4i32,// ->55530
/*55519*/         OPC_CheckChild1Type, MVT::v4f32,
/*55521*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55523*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 557:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQf:v4i32 QPR:v4f32:$Vm)
/*55530*/       /*SwitchType*/ 11, MVT::v4i16,// ->55543
/*55532*/         OPC_CheckChild1Type, MVT::v4f16,
/*55534*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55536*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 557:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDh:v4i16 DPR:v4f16:$Vm)
/*55543*/       /*SwitchType*/ 11, MVT::v8i16,// ->55556
/*55545*/         OPC_CheckChild1Type, MVT::v8f16,
/*55547*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55549*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 557:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQh:v8i16 QPR:v8f16:$Vm)
/*55556*/       0, // EndSwitchType
/*55557*/     /*Scope*/ 58, /*->55616*/
/*55558*/       OPC_CheckChild0Integer, 46|128,4/*558*/, 
/*55561*/       OPC_RecordChild1, // #0 = $Vm
/*55562*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55576
/*55565*/         OPC_CheckChild1Type, MVT::v2f32,
/*55567*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55569*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 558:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDf:v2i32 DPR:v2f32:$Vm)
/*55576*/       /*SwitchType*/ 11, MVT::v4i32,// ->55589
/*55578*/         OPC_CheckChild1Type, MVT::v4f32,
/*55580*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55582*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 558:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQf:v4i32 QPR:v4f32:$Vm)
/*55589*/       /*SwitchType*/ 11, MVT::v4i16,// ->55602
/*55591*/         OPC_CheckChild1Type, MVT::v4f16,
/*55593*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55595*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 558:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDh:v4i16 DPR:v4f16:$Vm)
/*55602*/       /*SwitchType*/ 11, MVT::v8i16,// ->55615
/*55604*/         OPC_CheckChild1Type, MVT::v8f16,
/*55606*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55608*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 558:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQh:v8i16 QPR:v8f16:$Vm)
/*55615*/       0, // EndSwitchType
/*55616*/     /*Scope*/ 21, /*->55638*/
/*55617*/       OPC_CheckChild0Integer, 41|128,4/*553*/, 
/*55620*/       OPC_RecordChild1, // #0 = $Vm
/*55621*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*55623*/       OPC_EmitInteger, MVT::i32, 14, 
/*55626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55629*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2h), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 553:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*55638*/     /*Scope*/ 23, /*->55662*/
/*55639*/       OPC_CheckChild0Integer, 3|128,5/*643*/, 
/*55642*/       OPC_RecordChild1, // #0 = $Vn
/*55643*/       OPC_RecordChild2, // #1 = $Vm
/*55644*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55646*/       OPC_EmitInteger, MVT::i32, 14, 
/*55649*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55652*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBL1), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 643:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55662*/     /*Scope*/ 25, /*->55688*/
/*55663*/       OPC_CheckChild0Integer, 7|128,5/*647*/, 
/*55666*/       OPC_RecordChild1, // #0 = $orig
/*55667*/       OPC_RecordChild2, // #1 = $Vn
/*55668*/       OPC_RecordChild3, // #2 = $Vm
/*55669*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55671*/       OPC_EmitInteger, MVT::i32, 14, 
/*55674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55677*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBX1), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 647:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55688*/     /*Scope*/ 15, /*->55704*/
/*55689*/       OPC_CheckChild0Integer, 16|128,4/*528*/, 
/*55692*/       OPC_RecordChild1, // #0 = $src
/*55693*/       OPC_RecordChild2, // #1 = $Vm
/*55694*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55696*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESD), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 528:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55704*/     /*Scope*/ 15, /*->55720*/
/*55705*/       OPC_CheckChild0Integer, 17|128,4/*529*/, 
/*55708*/       OPC_RecordChild1, // #0 = $src
/*55709*/       OPC_RecordChild2, // #1 = $Vm
/*55710*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55712*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESE), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 529:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55720*/     /*Scope*/ 13, /*->55734*/
/*55721*/       OPC_CheckChild0Integer, 18|128,4/*530*/, 
/*55724*/       OPC_RecordChild1, // #0 = $Vm
/*55725*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55727*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESIMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 530:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*55734*/     /*Scope*/ 13, /*->55748*/
/*55735*/       OPC_CheckChild0Integer, 19|128,4/*531*/, 
/*55738*/       OPC_RecordChild1, // #0 = $Vm
/*55739*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55741*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 531:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*55748*/     /*Scope*/ 15, /*->55764*/
/*55749*/       OPC_CheckChild0Integer, 25|128,4/*537*/, 
/*55752*/       OPC_RecordChild1, // #0 = $src
/*55753*/       OPC_RecordChild2, // #1 = $Vm
/*55754*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55756*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU1), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 537:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55764*/     /*Scope*/ 15, /*->55780*/
/*55765*/       OPC_CheckChild0Integer, 28|128,4/*540*/, 
/*55768*/       OPC_RecordChild1, // #0 = $src
/*55769*/       OPC_RecordChild2, // #1 = $Vm
/*55770*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55772*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU0), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 540:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55780*/     /*Scope*/ 17, /*->55798*/
/*55781*/       OPC_CheckChild0Integer, 24|128,4/*536*/, 
/*55784*/       OPC_RecordChild1, // #0 = $src
/*55785*/       OPC_RecordChild2, // #1 = $Vn
/*55786*/       OPC_RecordChild3, // #2 = $Vm
/*55787*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55789*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU0), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 536:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55798*/     /*Scope*/ 17, /*->55816*/
/*55799*/       OPC_CheckChild0Integer, 26|128,4/*538*/, 
/*55802*/       OPC_RecordChild1, // #0 = $src
/*55803*/       OPC_RecordChild2, // #1 = $Vn
/*55804*/       OPC_RecordChild3, // #2 = $Vm
/*55805*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55807*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 538:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55816*/     /*Scope*/ 17, /*->55834*/
/*55817*/       OPC_CheckChild0Integer, 27|128,4/*539*/, 
/*55820*/       OPC_RecordChild1, // #0 = $src
/*55821*/       OPC_RecordChild2, // #1 = $Vn
/*55822*/       OPC_RecordChild3, // #2 = $Vm
/*55823*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55825*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H2), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 539:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55834*/     /*Scope*/ 17, /*->55852*/
/*55835*/       OPC_CheckChild0Integer, 29|128,4/*541*/, 
/*55838*/       OPC_RecordChild1, // #0 = $src
/*55839*/       OPC_RecordChild2, // #1 = $Vn
/*55840*/       OPC_RecordChild3, // #2 = $Vm
/*55841*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55843*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU1), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 541:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55852*/     /*Scope*/ 41, /*->55894*/
/*55853*/       OPC_CheckChild0Integer, 20|128,4/*532*/, 
/*55856*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55857*/       OPC_RecordChild2, // #1 = $hash_e
/*55858*/       OPC_RecordChild3, // #2 = $wk
/*55859*/       OPC_EmitInteger, MVT::i64, 0, 
/*55862*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55865*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55873*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55876*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55885*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1C), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 532:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55894*/     /*Scope*/ 41, /*->55936*/
/*55895*/       OPC_CheckChild0Integer, 22|128,4/*534*/, 
/*55898*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55899*/       OPC_RecordChild2, // #1 = $hash_e
/*55900*/       OPC_RecordChild3, // #2 = $wk
/*55901*/       OPC_EmitInteger, MVT::i64, 0, 
/*55904*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55907*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55915*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55918*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55927*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1M), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 534:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55936*/     /*Scope*/ 41, /*->55978*/
/*55937*/       OPC_CheckChild0Integer, 23|128,4/*535*/, 
/*55940*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55941*/       OPC_RecordChild2, // #1 = $hash_e
/*55942*/       OPC_RecordChild3, // #2 = $wk
/*55943*/       OPC_EmitInteger, MVT::i64, 0, 
/*55946*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55949*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55957*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55960*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55969*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1P), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 535:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55978*/     /*Scope*/ 2|128,1/*130*/, /*->56110*/
/*55980*/       OPC_CheckChild0Integer, 42|128,4/*554*/, 
/*55983*/       OPC_RecordChild1, // #0 = $Vm
/*55984*/       OPC_Scope, 30, /*->56016*/ // 4 children in Scope
/*55986*/         OPC_CheckChild1Type, MVT::v2i32,
/*55988*/         OPC_RecordChild2, // #1 = $SIMM
/*55989*/         OPC_MoveChild2,
/*55990*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55993*/         OPC_MoveParent,
/*55994*/         OPC_CheckType, MVT::v2f32,
/*55996*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55998*/         OPC_EmitConvertToTarget, 1,
/*56000*/         OPC_EmitInteger, MVT::i32, 14, 
/*56003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56006*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 554:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56016*/       /*Scope*/ 30, /*->56047*/
/*56017*/         OPC_CheckChild1Type, MVT::v4i16,
/*56019*/         OPC_RecordChild2, // #1 = $SIMM
/*56020*/         OPC_MoveChild2,
/*56021*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56024*/         OPC_MoveParent,
/*56025*/         OPC_CheckType, MVT::v4f16,
/*56027*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56029*/         OPC_EmitConvertToTarget, 1,
/*56031*/         OPC_EmitInteger, MVT::i32, 14, 
/*56034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56037*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 554:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*56047*/       /*Scope*/ 30, /*->56078*/
/*56048*/         OPC_CheckChild1Type, MVT::v4i32,
/*56050*/         OPC_RecordChild2, // #1 = $SIMM
/*56051*/         OPC_MoveChild2,
/*56052*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56055*/         OPC_MoveParent,
/*56056*/         OPC_CheckType, MVT::v4f32,
/*56058*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56060*/         OPC_EmitConvertToTarget, 1,
/*56062*/         OPC_EmitInteger, MVT::i32, 14, 
/*56065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56068*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 554:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56078*/       /*Scope*/ 30, /*->56109*/
/*56079*/         OPC_CheckChild1Type, MVT::v8i16,
/*56081*/         OPC_RecordChild2, // #1 = $SIMM
/*56082*/         OPC_MoveChild2,
/*56083*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56086*/         OPC_MoveParent,
/*56087*/         OPC_CheckType, MVT::v8f16,
/*56089*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56091*/         OPC_EmitConvertToTarget, 1,
/*56093*/         OPC_EmitInteger, MVT::i32, 14, 
/*56096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56099*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 554:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56109*/       0, /*End of Scope*/
/*56110*/     /*Scope*/ 2|128,1/*130*/, /*->56242*/
/*56112*/       OPC_CheckChild0Integer, 43|128,4/*555*/, 
/*56115*/       OPC_RecordChild1, // #0 = $Vm
/*56116*/       OPC_Scope, 30, /*->56148*/ // 4 children in Scope
/*56118*/         OPC_CheckChild1Type, MVT::v2i32,
/*56120*/         OPC_RecordChild2, // #1 = $SIMM
/*56121*/         OPC_MoveChild2,
/*56122*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56125*/         OPC_MoveParent,
/*56126*/         OPC_CheckType, MVT::v2f32,
/*56128*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56130*/         OPC_EmitConvertToTarget, 1,
/*56132*/         OPC_EmitInteger, MVT::i32, 14, 
/*56135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56138*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 555:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56148*/       /*Scope*/ 30, /*->56179*/
/*56149*/         OPC_CheckChild1Type, MVT::v4i16,
/*56151*/         OPC_RecordChild2, // #1 = $SIMM
/*56152*/         OPC_MoveChild2,
/*56153*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56156*/         OPC_MoveParent,
/*56157*/         OPC_CheckType, MVT::v4f16,
/*56159*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56161*/         OPC_EmitConvertToTarget, 1,
/*56163*/         OPC_EmitInteger, MVT::i32, 14, 
/*56166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56169*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 555:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*56179*/       /*Scope*/ 30, /*->56210*/
/*56180*/         OPC_CheckChild1Type, MVT::v4i32,
/*56182*/         OPC_RecordChild2, // #1 = $SIMM
/*56183*/         OPC_MoveChild2,
/*56184*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56187*/         OPC_MoveParent,
/*56188*/         OPC_CheckType, MVT::v4f32,
/*56190*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56192*/         OPC_EmitConvertToTarget, 1,
/*56194*/         OPC_EmitInteger, MVT::i32, 14, 
/*56197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56200*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 555:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56210*/       /*Scope*/ 30, /*->56241*/
/*56211*/         OPC_CheckChild1Type, MVT::v8i16,
/*56213*/         OPC_RecordChild2, // #1 = $SIMM
/*56214*/         OPC_MoveChild2,
/*56215*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56218*/         OPC_MoveParent,
/*56219*/         OPC_CheckType, MVT::v8f16,
/*56221*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56223*/         OPC_EmitConvertToTarget, 1,
/*56225*/         OPC_EmitInteger, MVT::i32, 14, 
/*56228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56231*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 555:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56241*/       0, /*End of Scope*/
/*56242*/     /*Scope*/ 106, /*->56349*/
/*56243*/       OPC_CheckChild0Integer, 106|128,4/*618*/, 
/*56246*/       OPC_RecordChild1, // #0 = $Vn
/*56247*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->56273
/*56250*/         OPC_CheckChild1Type, MVT::v2f32,
/*56252*/         OPC_RecordChild2, // #1 = $Vm
/*56253*/         OPC_CheckChild2Type, MVT::v2f32,
/*56255*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56257*/         OPC_EmitInteger, MVT::i32, 14, 
/*56260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56263*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 618:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56273*/       /*SwitchType*/ 23, MVT::v4f32,// ->56298
/*56275*/         OPC_CheckChild1Type, MVT::v4f32,
/*56277*/         OPC_RecordChild2, // #1 = $Vm
/*56278*/         OPC_CheckChild2Type, MVT::v4f32,
/*56280*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56282*/         OPC_EmitInteger, MVT::i32, 14, 
/*56285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56288*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 618:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56298*/       /*SwitchType*/ 23, MVT::v4f16,// ->56323
/*56300*/         OPC_CheckChild1Type, MVT::v4f16,
/*56302*/         OPC_RecordChild2, // #1 = $Vm
/*56303*/         OPC_CheckChild2Type, MVT::v4f16,
/*56305*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56307*/         OPC_EmitInteger, MVT::i32, 14, 
/*56310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56313*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 618:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*56323*/       /*SwitchType*/ 23, MVT::v8f16,// ->56348
/*56325*/         OPC_CheckChild1Type, MVT::v8f16,
/*56327*/         OPC_RecordChild2, // #1 = $Vm
/*56328*/         OPC_CheckChild2Type, MVT::v8f16,
/*56330*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56332*/         OPC_EmitInteger, MVT::i32, 14, 
/*56335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56338*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 618:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*56348*/       0, // EndSwitchType
/*56349*/     /*Scope*/ 106, /*->56456*/
/*56350*/       OPC_CheckChild0Integer, 119|128,4/*631*/, 
/*56353*/       OPC_RecordChild1, // #0 = $Vn
/*56354*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->56380
/*56357*/         OPC_CheckChild1Type, MVT::v2f32,
/*56359*/         OPC_RecordChild2, // #1 = $Vm
/*56360*/         OPC_CheckChild2Type, MVT::v2f32,
/*56362*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56364*/         OPC_EmitInteger, MVT::i32, 14, 
/*56367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56370*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 631:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56380*/       /*SwitchType*/ 23, MVT::v4f32,// ->56405
/*56382*/         OPC_CheckChild1Type, MVT::v4f32,
/*56384*/         OPC_RecordChild2, // #1 = $Vm
/*56385*/         OPC_CheckChild2Type, MVT::v4f32,
/*56387*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56389*/         OPC_EmitInteger, MVT::i32, 14, 
/*56392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56395*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 631:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56405*/       /*SwitchType*/ 23, MVT::v4f16,// ->56430
/*56407*/         OPC_CheckChild1Type, MVT::v4f16,
/*56409*/         OPC_RecordChild2, // #1 = $Vm
/*56410*/         OPC_CheckChild2Type, MVT::v4f16,
/*56412*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56414*/         OPC_EmitInteger, MVT::i32, 14, 
/*56417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56420*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 631:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*56430*/       /*SwitchType*/ 23, MVT::v8f16,// ->56455
/*56432*/         OPC_CheckChild1Type, MVT::v8f16,
/*56434*/         OPC_RecordChild2, // #1 = $Vm
/*56435*/         OPC_CheckChild2Type, MVT::v8f16,
/*56437*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56439*/         OPC_EmitInteger, MVT::i32, 14, 
/*56442*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56445*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 631:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*56455*/       0, // EndSwitchType
/*56456*/     /*Scope*/ 21, /*->56478*/
/*56457*/       OPC_CheckChild0Integer, 44|128,4/*556*/, 
/*56460*/       OPC_RecordChild1, // #0 = $Vm
/*56461*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*56463*/       OPC_EmitInteger, MVT::i32, 14, 
/*56466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56469*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2f), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 556:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*56478*/     /*Scope*/ 58, /*->56537*/
/*56479*/       OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*56482*/       OPC_RecordChild1, // #0 = $Vm
/*56483*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56497
/*56486*/         OPC_CheckChild1Type, MVT::v2f32,
/*56488*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56490*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 623:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDf:v2f32 DPR:v2f32:$Vm)
/*56497*/       /*SwitchType*/ 11, MVT::v4f32,// ->56510
/*56499*/         OPC_CheckChild1Type, MVT::v4f32,
/*56501*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56503*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 623:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQf:v4f32 QPR:v4f32:$Vm)
/*56510*/       /*SwitchType*/ 11, MVT::v4f16,// ->56523
/*56512*/         OPC_CheckChild1Type, MVT::v4f16,
/*56514*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56516*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 623:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDh:v4f16 DPR:v4f16:$Vm)
/*56523*/       /*SwitchType*/ 11, MVT::v8f16,// ->56536
/*56525*/         OPC_CheckChild1Type, MVT::v8f16,
/*56527*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56529*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 623:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQh:v8f16 QPR:v8f16:$Vm)
/*56536*/       0, // EndSwitchType
/*56537*/     /*Scope*/ 58, /*->56596*/
/*56538*/       OPC_CheckChild0Integer, 113|128,4/*625*/, 
/*56541*/       OPC_RecordChild1, // #0 = $Vm
/*56542*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56556
/*56545*/         OPC_CheckChild1Type, MVT::v2f32,
/*56547*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56549*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 625:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDf:v2f32 DPR:v2f32:$Vm)
/*56556*/       /*SwitchType*/ 11, MVT::v4f32,// ->56569
/*56558*/         OPC_CheckChild1Type, MVT::v4f32,
/*56560*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56562*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 625:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQf:v4f32 QPR:v4f32:$Vm)
/*56569*/       /*SwitchType*/ 11, MVT::v4f16,// ->56582
/*56571*/         OPC_CheckChild1Type, MVT::v4f16,
/*56573*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56575*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 625:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDh:v4f16 DPR:v4f16:$Vm)
/*56582*/       /*SwitchType*/ 11, MVT::v8f16,// ->56595
/*56584*/         OPC_CheckChild1Type, MVT::v8f16,
/*56586*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56588*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 625:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQh:v8f16 QPR:v8f16:$Vm)
/*56595*/       0, // EndSwitchType
/*56596*/     /*Scope*/ 58, /*->56655*/
/*56597*/       OPC_CheckChild0Integer, 109|128,4/*621*/, 
/*56600*/       OPC_RecordChild1, // #0 = $Vm
/*56601*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56615
/*56604*/         OPC_CheckChild1Type, MVT::v2f32,
/*56606*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56608*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 621:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANDf:v2f32 DPR:v2f32:$Vm)
/*56615*/       /*SwitchType*/ 11, MVT::v4f32,// ->56628
/*56617*/         OPC_CheckChild1Type, MVT::v4f32,
/*56619*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56621*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 621:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQf:v4f32 QPR:v4f32:$Vm)
/*56628*/       /*SwitchType*/ 11, MVT::v4f16,// ->56641
/*56630*/         OPC_CheckChild1Type, MVT::v4f16,
/*56632*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56634*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 621:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANDh:v4f16 DPR:v4f16:$Vm)
/*56641*/       /*SwitchType*/ 11, MVT::v8f16,// ->56654
/*56643*/         OPC_CheckChild1Type, MVT::v8f16,
/*56645*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56647*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 621:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANQh:v8f16 QPR:v8f16:$Vm)
/*56654*/       0, // EndSwitchType
/*56655*/     /*Scope*/ 58, /*->56714*/
/*56656*/       OPC_CheckChild0Integer, 114|128,4/*626*/, 
/*56659*/       OPC_RecordChild1, // #0 = $Vm
/*56660*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56674
/*56663*/         OPC_CheckChild1Type, MVT::v2f32,
/*56665*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56667*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 626:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDf:v2f32 DPR:v2f32:$Vm)
/*56674*/       /*SwitchType*/ 11, MVT::v4f32,// ->56687
/*56676*/         OPC_CheckChild1Type, MVT::v4f32,
/*56678*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56680*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 626:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQf:v4f32 QPR:v4f32:$Vm)
/*56687*/       /*SwitchType*/ 11, MVT::v4f16,// ->56700
/*56689*/         OPC_CheckChild1Type, MVT::v4f16,
/*56691*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56693*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 626:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDh:v4f16 DPR:v4f16:$Vm)
/*56700*/       /*SwitchType*/ 11, MVT::v8f16,// ->56713
/*56702*/         OPC_CheckChild1Type, MVT::v8f16,
/*56704*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56706*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 626:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQh:v8f16 QPR:v8f16:$Vm)
/*56713*/       0, // EndSwitchType
/*56714*/     /*Scope*/ 58, /*->56773*/
/*56715*/       OPC_CheckChild0Integer, 110|128,4/*622*/, 
/*56718*/       OPC_RecordChild1, // #0 = $Vm
/*56719*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56733
/*56722*/         OPC_CheckChild1Type, MVT::v2f32,
/*56724*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56726*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 622:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDf:v2f32 DPR:v2f32:$Vm)
/*56733*/       /*SwitchType*/ 11, MVT::v4f32,// ->56746
/*56735*/         OPC_CheckChild1Type, MVT::v4f32,
/*56737*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56739*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 622:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQf:v4f32 QPR:v4f32:$Vm)
/*56746*/       /*SwitchType*/ 11, MVT::v4f16,// ->56759
/*56748*/         OPC_CheckChild1Type, MVT::v4f16,
/*56750*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56752*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 622:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDh:v4f16 DPR:v4f16:$Vm)
/*56759*/       /*SwitchType*/ 11, MVT::v8f16,// ->56772
/*56761*/         OPC_CheckChild1Type, MVT::v8f16,
/*56763*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56765*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 622:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQh:v8f16 QPR:v8f16:$Vm)
/*56772*/       0, // EndSwitchType
/*56773*/     /*Scope*/ 58, /*->56832*/
/*56774*/       OPC_CheckChild0Integer, 112|128,4/*624*/, 
/*56777*/       OPC_RecordChild1, // #0 = $Vm
/*56778*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56792
/*56781*/         OPC_CheckChild1Type, MVT::v2f32,
/*56783*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56785*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 624:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDf:v2f32 DPR:v2f32:$Vm)
/*56792*/       /*SwitchType*/ 11, MVT::v4f32,// ->56805
/*56794*/         OPC_CheckChild1Type, MVT::v4f32,
/*56796*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56798*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 624:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQf:v4f32 QPR:v4f32:$Vm)
/*56805*/       /*SwitchType*/ 11, MVT::v4f16,// ->56818
/*56807*/         OPC_CheckChild1Type, MVT::v4f16,
/*56809*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56811*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 624:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDh:v4f16 DPR:v4f16:$Vm)
/*56818*/       /*SwitchType*/ 11, MVT::v8f16,// ->56831
/*56820*/         OPC_CheckChild1Type, MVT::v8f16,
/*56822*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56824*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 624:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQh:v8f16 QPR:v8f16:$Vm)
/*56831*/       0, // EndSwitchType
/*56832*/     0, /*End of Scope*/
/*56833*/   /*SwitchOpcode*/ 16|128,2/*272*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->57109
/*56837*/     OPC_Scope, 127, /*->56966*/ // 2 children in Scope
/*56839*/       OPC_MoveChild0,
/*56840*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*56843*/       OPC_RecordChild0, // #0 = $Rm
/*56844*/       OPC_RecordChild1, // #1 = $rot
/*56845*/       OPC_MoveChild1,
/*56846*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56849*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*56851*/       OPC_CheckType, MVT::i32,
/*56853*/       OPC_MoveParent,
/*56854*/       OPC_MoveParent,
/*56855*/       OPC_MoveChild1,
/*56856*/       OPC_Scope, 53, /*->56911*/ // 2 children in Scope
/*56858*/         OPC_CheckValueType, MVT::i8,
/*56860*/         OPC_MoveParent,
/*56861*/         OPC_Scope, 23, /*->56886*/ // 2 children in Scope
/*56863*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*56865*/           OPC_EmitConvertToTarget, 1,
/*56867*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*56870*/           OPC_EmitInteger, MVT::i32, 14, 
/*56873*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56876*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56886*/         /*Scope*/ 23, /*->56910*/
/*56887*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*56889*/           OPC_EmitConvertToTarget, 1,
/*56891*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*56894*/           OPC_EmitInteger, MVT::i32, 14, 
/*56897*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56900*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56910*/         0, /*End of Scope*/
/*56911*/       /*Scope*/ 53, /*->56965*/
/*56912*/         OPC_CheckValueType, MVT::i16,
/*56914*/         OPC_MoveParent,
/*56915*/         OPC_Scope, 23, /*->56940*/ // 2 children in Scope
/*56917*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*56919*/           OPC_EmitConvertToTarget, 1,
/*56921*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*56924*/           OPC_EmitInteger, MVT::i32, 14, 
/*56927*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56930*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56940*/         /*Scope*/ 23, /*->56964*/
/*56941*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*56943*/           OPC_EmitConvertToTarget, 1,
/*56945*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*56948*/           OPC_EmitInteger, MVT::i32, 14, 
/*56951*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56954*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56964*/         0, /*End of Scope*/
/*56965*/       0, /*End of Scope*/
/*56966*/     /*Scope*/ 12|128,1/*140*/, /*->57108*/
/*56968*/       OPC_RecordChild0, // #0 = $Src
/*56969*/       OPC_MoveChild1,
/*56970*/       OPC_Scope, 67, /*->57039*/ // 2 children in Scope
/*56972*/         OPC_CheckValueType, MVT::i8,
/*56974*/         OPC_MoveParent,
/*56975*/         OPC_Scope, 21, /*->56998*/ // 3 children in Scope
/*56977*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*56979*/           OPC_EmitInteger, MVT::i32, 0, 
/*56982*/           OPC_EmitInteger, MVT::i32, 14, 
/*56985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56988*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*56998*/         /*Scope*/ 17, /*->57016*/
/*56999*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57001*/           OPC_EmitInteger, MVT::i32, 14, 
/*57004*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57007*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTB), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*57016*/         /*Scope*/ 21, /*->57038*/
/*57017*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57019*/           OPC_EmitInteger, MVT::i32, 0, 
/*57022*/           OPC_EmitInteger, MVT::i32, 14, 
/*57025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57028*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*57038*/         0, /*End of Scope*/
/*57039*/       /*Scope*/ 67, /*->57107*/
/*57040*/         OPC_CheckValueType, MVT::i16,
/*57042*/         OPC_MoveParent,
/*57043*/         OPC_Scope, 21, /*->57066*/ // 3 children in Scope
/*57045*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57047*/           OPC_EmitInteger, MVT::i32, 0, 
/*57050*/           OPC_EmitInteger, MVT::i32, 14, 
/*57053*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57056*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*57066*/         /*Scope*/ 17, /*->57084*/
/*57067*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57069*/           OPC_EmitInteger, MVT::i32, 14, 
/*57072*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57075*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*57084*/         /*Scope*/ 21, /*->57106*/
/*57085*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57087*/           OPC_EmitInteger, MVT::i32, 0, 
/*57090*/           OPC_EmitInteger, MVT::i32, 14, 
/*57093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57096*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*57106*/         0, /*End of Scope*/
/*57107*/       0, /*End of Scope*/
/*57108*/     0, /*End of Scope*/
/*57109*/   /*SwitchOpcode*/ 58, TARGET_VAL(ISD::CALLSEQ_END),// ->57170
/*57112*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*57113*/     OPC_CaptureGlueInput,
/*57114*/     OPC_RecordChild1, // #1 = $amt1
/*57115*/     OPC_MoveChild1,
/*57116*/     OPC_SwitchOpcode /*2 cases */, 24, TARGET_VAL(ISD::TargetConstant),// ->57144
/*57120*/       OPC_MoveParent,
/*57121*/       OPC_RecordChild2, // #2 = $amt2
/*57122*/       OPC_MoveChild2,
/*57123*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*57126*/       OPC_MoveParent,
/*57127*/       OPC_EmitMergeInputChains1_0,
/*57128*/       OPC_EmitInteger, MVT::i32, 14, 
/*57131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57134*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*57144*/     /*SwitchOpcode*/ 22, TARGET_VAL(ISD::Constant),// ->57169
/*57147*/       OPC_MoveParent,
/*57148*/       OPC_RecordChild2, // #2 = $amt2
/*57149*/       OPC_MoveChild2,
/*57150*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57153*/       OPC_MoveParent,
/*57154*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57156*/       OPC_EmitMergeInputChains1_0,
/*57157*/       OPC_EmitConvertToTarget, 1,
/*57159*/       OPC_EmitConvertToTarget, 2,
/*57161*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*57169*/     0, // EndSwitchOpcode
/*57170*/   /*SwitchOpcode*/ 30, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->57203
/*57173*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*57174*/     OPC_CaptureGlueInput,
/*57175*/     OPC_RecordChild1, // #1 = $dst
/*57176*/     OPC_RecordChild2, // #2 = $src
/*57177*/     OPC_RecordChild3, // #3 = $size
/*57178*/     OPC_MoveChild3,
/*57179*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57182*/     OPC_MoveParent,
/*57183*/     OPC_RecordChild4, // #4 = $alignment
/*57184*/     OPC_MoveChild4,
/*57185*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57188*/     OPC_MoveParent,
/*57189*/     OPC_EmitMergeInputChains1_0,
/*57190*/     OPC_EmitConvertToTarget, 3,
/*57192*/     OPC_EmitConvertToTarget, 4,
/*57194*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*57203*/   /*SwitchOpcode*/ 65, TARGET_VAL(ARMISD::SSAT),// ->57271
/*57206*/     OPC_RecordChild0, // #0 = $Rn
/*57207*/     OPC_RecordChild1, // #1 = $imm
/*57208*/     OPC_MoveChild1,
/*57209*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57212*/     OPC_CheckPredicate, 51, // Predicate_imm0_31
/*57214*/     OPC_CheckType, MVT::i32,
/*57216*/     OPC_MoveParent,
/*57217*/     OPC_CheckType, MVT::i32,
/*57219*/     OPC_Scope, 24, /*->57245*/ // 2 children in Scope
/*57221*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57223*/       OPC_EmitConvertToTarget, 1,
/*57225*/       OPC_EmitInteger, MVT::i32, 0, 
/*57228*/       OPC_EmitInteger, MVT::i32, 14, 
/*57231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57234*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*57245*/     /*Scope*/ 24, /*->57270*/
/*57246*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57248*/       OPC_EmitConvertToTarget, 1,
/*57250*/       OPC_EmitInteger, MVT::i32, 0, 
/*57253*/       OPC_EmitInteger, MVT::i32, 14, 
/*57256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57259*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*57270*/     0, /*End of Scope*/
/*57271*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::BFI),// ->57330
/*57274*/     OPC_RecordChild0, // #0 = $src
/*57275*/     OPC_RecordChild1, // #1 = $Rn
/*57276*/     OPC_RecordChild2, // #2 = $imm
/*57277*/     OPC_MoveChild2,
/*57278*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57281*/     OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*57283*/     OPC_MoveParent,
/*57284*/     OPC_Scope, 21, /*->57307*/ // 2 children in Scope
/*57286*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*57288*/       OPC_EmitConvertToTarget, 2,
/*57290*/       OPC_EmitInteger, MVT::i32, 14, 
/*57293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57296*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*57307*/     /*Scope*/ 21, /*->57329*/
/*57308*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57310*/       OPC_EmitConvertToTarget, 2,
/*57312*/       OPC_EmitInteger, MVT::i32, 14, 
/*57315*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57318*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*57329*/     0, /*End of Scope*/
/*57330*/   /*SwitchOpcode*/ 35|128,1/*163*/, TARGET_VAL(ISD::ADDC),// ->57497
/*57334*/     OPC_RecordChild0, // #0 = $lhs
/*57335*/     OPC_RecordChild1, // #1 = $rhs
/*57336*/     OPC_Scope, 4|128,1/*132*/, /*->57471*/ // 2 children in Scope
/*57339*/       OPC_MoveChild1,
/*57340*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57343*/       OPC_Scope, 29, /*->57374*/ // 4 children in Scope
/*57345*/         OPC_CheckPredicate, 15, // Predicate_imm0_7
/*57347*/         OPC_MoveParent,
/*57348*/         OPC_CheckType, MVT::i32,
/*57350*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57352*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57355*/         OPC_EmitConvertToTarget, 1,
/*57357*/         OPC_EmitInteger, MVT::i32, 14, 
/*57360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57363*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*57374*/       /*Scope*/ 29, /*->57404*/
/*57375*/         OPC_CheckPredicate, 16, // Predicate_imm8_255
/*57377*/         OPC_MoveParent,
/*57378*/         OPC_CheckType, MVT::i32,
/*57380*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57382*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57385*/         OPC_EmitConvertToTarget, 1,
/*57387*/         OPC_EmitInteger, MVT::i32, 14, 
/*57390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57393*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*57404*/       /*Scope*/ 32, /*->57437*/
/*57405*/         OPC_CheckPredicate, 17, // Predicate_imm0_7_neg
/*57407*/         OPC_MoveParent,
/*57408*/         OPC_CheckType, MVT::i32,
/*57410*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57412*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57415*/         OPC_EmitConvertToTarget, 1,
/*57417*/         OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*57420*/         OPC_EmitInteger, MVT::i32, 14, 
/*57423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57426*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*57437*/       /*Scope*/ 32, /*->57470*/
/*57438*/         OPC_CheckPredicate, 18, // Predicate_imm8_255_neg
/*57440*/         OPC_MoveParent,
/*57441*/         OPC_CheckType, MVT::i32,
/*57443*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57445*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57448*/         OPC_EmitConvertToTarget, 1,
/*57450*/         OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*57453*/         OPC_EmitInteger, MVT::i32, 14, 
/*57456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57459*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*57470*/       0, /*End of Scope*/
/*57471*/     /*Scope*/ 24, /*->57496*/
/*57472*/       OPC_CheckType, MVT::i32,
/*57474*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57476*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57479*/       OPC_EmitInteger, MVT::i32, 14, 
/*57482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57485*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*57496*/     0, /*End of Scope*/
/*57497*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::INTRET_FLAG),// ->57556
/*57500*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*57501*/     OPC_CaptureGlueInput,
/*57502*/     OPC_RecordChild1, // #1 = $imm
/*57503*/     OPC_MoveChild1,
/*57504*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57507*/     OPC_Scope, 25, /*->57534*/ // 2 children in Scope
/*57509*/       OPC_CheckPredicate, 49, // Predicate_imm0_255
/*57511*/       OPC_CheckType, MVT::i32,
/*57513*/       OPC_MoveParent,
/*57514*/       OPC_CheckPatternPredicate, 52, // (!Subtarget->isMClass()) && (Subtarget->isThumb2())
/*57516*/       OPC_EmitMergeInputChains1_0,
/*57517*/       OPC_EmitConvertToTarget, 1,
/*57519*/       OPC_EmitInteger, MVT::i32, 14, 
/*57522*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57525*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*57534*/     /*Scope*/ 20, /*->57555*/
/*57535*/       OPC_MoveParent,
/*57536*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57538*/       OPC_EmitMergeInputChains1_0,
/*57539*/       OPC_EmitConvertToTarget, 1,
/*57541*/       OPC_EmitInteger, MVT::i32, 14, 
/*57544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57547*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*57555*/     0, /*End of Scope*/
/*57556*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::CALLSEQ_START),// ->57600
/*57559*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*57560*/     OPC_RecordChild1, // #1 = $amt
/*57561*/     OPC_MoveChild1,
/*57562*/     OPC_SwitchOpcode /*2 cases */, 17, TARGET_VAL(ISD::TargetConstant),// ->57583
/*57566*/       OPC_MoveParent,
/*57567*/       OPC_EmitMergeInputChains1_0,
/*57568*/       OPC_EmitInteger, MVT::i32, 14, 
/*57571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57574*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*57583*/     /*SwitchOpcode*/ 13, TARGET_VAL(ISD::Constant),// ->57599
/*57586*/       OPC_MoveParent,
/*57587*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57589*/       OPC_EmitMergeInputChains1_0,
/*57590*/       OPC_EmitConvertToTarget, 1,
/*57592*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*57599*/     0, // EndSwitchOpcode
/*57600*/   /*SwitchOpcode*/ 116, TARGET_VAL(ARMISD::CALL),// ->57719
/*57603*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*57604*/     OPC_CaptureGlueInput,
/*57605*/     OPC_RecordChild1, // #1 = $func
/*57606*/     OPC_Scope, 75, /*->57683*/ // 2 children in Scope
/*57608*/       OPC_MoveChild1,
/*57609*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::TargetGlobalAddress),// ->57646
/*57613*/         OPC_MoveParent,
/*57614*/         OPC_Scope, 10, /*->57626*/ // 2 children in Scope
/*57616*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57618*/           OPC_EmitMergeInputChains1_0,
/*57619*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*57626*/         /*Scope*/ 18, /*->57645*/
/*57627*/           OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb())
/*57629*/           OPC_EmitMergeInputChains1_0,
/*57630*/           OPC_EmitInteger, MVT::i32, 14, 
/*57633*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57636*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*57645*/         0, /*End of Scope*/
/*57646*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TargetExternalSymbol),// ->57682
/*57649*/         OPC_MoveParent,
/*57650*/         OPC_Scope, 10, /*->57662*/ // 2 children in Scope
/*57652*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57654*/           OPC_EmitMergeInputChains1_0,
/*57655*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*57662*/         /*Scope*/ 18, /*->57681*/
/*57663*/           OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb())
/*57665*/           OPC_EmitMergeInputChains1_0,
/*57666*/           OPC_EmitInteger, MVT::i32, 14, 
/*57669*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57672*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (texternalsym:i32):$func)
/*57681*/         0, /*End of Scope*/
/*57682*/       0, // EndSwitchOpcode
/*57683*/     /*Scope*/ 34, /*->57718*/
/*57684*/       OPC_CheckChild1Type, MVT::i32,
/*57686*/       OPC_Scope, 10, /*->57698*/ // 2 children in Scope
/*57688*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*57690*/         OPC_EmitMergeInputChains1_0,
/*57691*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*57698*/       /*Scope*/ 18, /*->57717*/
/*57699*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasV5TOps()) && (Subtarget->isThumb())
/*57701*/         OPC_EmitMergeInputChains1_0,
/*57702*/         OPC_EmitInteger, MVT::i32, 14, 
/*57705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57708*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$func)
/*57717*/       0, /*End of Scope*/
/*57718*/     0, /*End of Scope*/
/*57719*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::CALL_PRED),// ->57772
/*57722*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*57723*/     OPC_CaptureGlueInput,
/*57724*/     OPC_RecordChild1, // #1 = $func
/*57725*/     OPC_Scope, 23, /*->57750*/ // 2 children in Scope
/*57727*/       OPC_MoveChild1,
/*57728*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*57731*/       OPC_MoveParent,
/*57732*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57734*/       OPC_EmitMergeInputChains1_0,
/*57735*/       OPC_EmitInteger, MVT::i32, 14, 
/*57738*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57741*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*57750*/     /*Scope*/ 20, /*->57771*/
/*57751*/       OPC_CheckChild1Type, MVT::i32,
/*57753*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*57755*/       OPC_EmitMergeInputChains1_0,
/*57756*/       OPC_EmitInteger, MVT::i32, 14, 
/*57759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57762*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*57771*/     0, /*End of Scope*/
/*57772*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CALL_NOLINK),// ->57850
/*57775*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*57776*/     OPC_CaptureGlueInput,
/*57777*/     OPC_RecordChild1, // #1 = $func
/*57778*/     OPC_Scope, 31, /*->57811*/ // 2 children in Scope
/*57780*/       OPC_MoveChild1,
/*57781*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->57796
/*57785*/         OPC_MoveParent,
/*57786*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57788*/         OPC_EmitMergeInputChains1_0,
/*57789*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*57796*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->57810
/*57799*/         OPC_MoveParent,
/*57800*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57802*/         OPC_EmitMergeInputChains1_0,
/*57803*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*57810*/       0, // EndSwitchOpcode
/*57811*/     /*Scope*/ 37, /*->57849*/
/*57812*/       OPC_CheckChild1Type, MVT::i32,
/*57814*/       OPC_Scope, 10, /*->57826*/ // 3 children in Scope
/*57816*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*57818*/         OPC_EmitMergeInputChains1_0,
/*57819*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*57826*/       /*Scope*/ 10, /*->57837*/
/*57827*/         OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*57829*/         OPC_EmitMergeInputChains1_0,
/*57830*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*57837*/       /*Scope*/ 10, /*->57848*/
/*57838*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57840*/         OPC_EmitMergeInputChains1_0,
/*57841*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*57848*/       0, /*End of Scope*/
/*57849*/     0, /*End of Scope*/
/*57850*/   /*SwitchOpcode*/ 23, TARGET_VAL(ARMISD::MEMCPY),// ->57876
/*57853*/     OPC_RecordNode, // #0 = 'ARMmemcopy' chained node
/*57854*/     OPC_CaptureGlueInput,
/*57855*/     OPC_RecordChild1, // #1 = $dst
/*57856*/     OPC_RecordChild2, // #2 = $src
/*57857*/     OPC_RecordChild3, // #3 = $nreg
/*57858*/     OPC_MoveChild3,
/*57859*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57862*/     OPC_MoveParent,
/*57863*/     OPC_EmitMergeInputChains1_0,
/*57864*/     OPC_EmitConvertToTarget, 3,
/*57866*/     OPC_MorphNodeTo2, TARGET_VAL(ARM::MEMCPY), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 4, 
              // Src: (ARMmemcopy:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg) - Complexity = 6
              // Dst: (MEMCPY:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg)
/*57876*/   /*SwitchOpcode*/ 62|128,1/*190*/, TARGET_VAL(ARMISD::Wrapper),// ->58070
/*57880*/     OPC_RecordChild0, // #0 = $src
/*57881*/     OPC_MoveChild0,
/*57882*/     OPC_SwitchOpcode /*4 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->57931
/*57886*/       OPC_MoveParent,
/*57887*/       OPC_CheckType, MVT::i32,
/*57889*/       OPC_Scope, 9, /*->57900*/ // 4 children in Scope
/*57891*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*57893*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*57900*/       /*Scope*/ 9, /*->57910*/
/*57901*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57903*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57910*/       /*Scope*/ 9, /*->57920*/
/*57911*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*57913*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*57920*/       /*Scope*/ 9, /*->57930*/
/*57921*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57923*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57930*/       0, /*End of Scope*/
/*57931*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->57979
/*57934*/       OPC_MoveParent,
/*57935*/       OPC_CheckType, MVT::i32,
/*57937*/       OPC_Scope, 9, /*->57948*/ // 4 children in Scope
/*57939*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57941*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*57948*/       /*Scope*/ 9, /*->57958*/
/*57949*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*57951*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$src)
/*57958*/       /*Scope*/ 9, /*->57968*/
/*57959*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*57961*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$addr)
/*57968*/       /*Scope*/ 9, /*->57978*/
/*57969*/         OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*57971*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*57978*/       0, /*End of Scope*/
/*57979*/     /*SwitchOpcode*/ 59, TARGET_VAL(ISD::TargetConstantPool),// ->58041
/*57982*/       OPC_MoveParent,
/*57983*/       OPC_CheckType, MVT::i32,
/*57985*/       OPC_Scope, 17, /*->58004*/ // 3 children in Scope
/*57987*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57989*/         OPC_EmitInteger, MVT::i32, 14, 
/*57992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57995*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*58004*/       /*Scope*/ 17, /*->58022*/
/*58005*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58007*/         OPC_EmitInteger, MVT::i32, 14, 
/*58010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58013*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*58022*/       /*Scope*/ 17, /*->58040*/
/*58023*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58025*/         OPC_EmitInteger, MVT::i32, 14, 
/*58028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58031*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*58040*/       0, /*End of Scope*/
/*58041*/     /*SwitchOpcode*/ 25, TARGET_VAL(ISD::TargetExternalSymbol),// ->58069
/*58044*/       OPC_MoveParent,
/*58045*/       OPC_CheckType, MVT::i32,
/*58047*/       OPC_Scope, 9, /*->58058*/ // 2 children in Scope
/*58049*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58051*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (texternalsym:i32):$dst)
/*58058*/       /*Scope*/ 9, /*->58068*/
/*58059*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58061*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (texternalsym:i32):$dst)
/*58068*/       0, /*End of Scope*/
/*58069*/     0, // EndSwitchOpcode
/*58070*/   /*SwitchOpcode*/ 100, TARGET_VAL(ARMISD::WrapperPIC),// ->58173
/*58073*/     OPC_RecordChild0, // #0 = $addr
/*58074*/     OPC_MoveChild0,
/*58075*/     OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->58124
/*58079*/       OPC_MoveParent,
/*58080*/       OPC_CheckType, MVT::i32,
/*58082*/       OPC_Scope, 9, /*->58093*/ // 4 children in Scope
/*58084*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58086*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58093*/       /*Scope*/ 9, /*->58103*/
/*58094*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58096*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58103*/       /*Scope*/ 9, /*->58113*/
/*58104*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58106*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58113*/       /*Scope*/ 9, /*->58123*/
/*58114*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58116*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58123*/       0, /*End of Scope*/
/*58124*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->58172
/*58127*/       OPC_MoveParent,
/*58128*/       OPC_CheckType, MVT::i32,
/*58130*/       OPC_Scope, 9, /*->58141*/ // 4 children in Scope
/*58132*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58134*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*58141*/       /*Scope*/ 9, /*->58151*/
/*58142*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58144*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*58151*/       /*Scope*/ 9, /*->58161*/
/*58152*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58154*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*58161*/       /*Scope*/ 9, /*->58171*/
/*58162*/         OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*58164*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$dst)
/*58171*/       0, /*End of Scope*/
/*58172*/     0, // EndSwitchOpcode
/*58173*/   /*SwitchOpcode*/ 64, TARGET_VAL(ARMISD::WrapperJT),// ->58240
/*58176*/     OPC_RecordChild0, // #0 = $dst
/*58177*/     OPC_MoveChild0,
/*58178*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58181*/     OPC_MoveParent,
/*58182*/     OPC_CheckType, MVT::i32,
/*58184*/     OPC_Scope, 17, /*->58203*/ // 3 children in Scope
/*58186*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58188*/       OPC_EmitInteger, MVT::i32, 14, 
/*58191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58194*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst)
/*58203*/     /*Scope*/ 17, /*->58221*/
/*58204*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58206*/       OPC_EmitInteger, MVT::i32, 14, 
/*58209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58212*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst)
/*58221*/     /*Scope*/ 17, /*->58239*/
/*58222*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58224*/       OPC_EmitInteger, MVT::i32, 14, 
/*58227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58230*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst)
/*58239*/     0, /*End of Scope*/
/*58240*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::TC_RETURN),// ->58288
/*58243*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*58244*/     OPC_CaptureGlueInput,
/*58245*/     OPC_RecordChild1, // #1 = $dst
/*58246*/     OPC_Scope, 29, /*->58277*/ // 2 children in Scope
/*58248*/       OPC_MoveChild1,
/*58249*/       OPC_SwitchOpcode /*2 cases */, 10, TARGET_VAL(ISD::TargetGlobalAddress),// ->58263
/*58253*/         OPC_CheckType, MVT::i32,
/*58255*/         OPC_MoveParent,
/*58256*/         OPC_EmitMergeInputChains1_0,
/*58257*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58263*/       /*SwitchOpcode*/ 10, TARGET_VAL(ISD::TargetExternalSymbol),// ->58276
/*58266*/         OPC_CheckType, MVT::i32,
/*58268*/         OPC_MoveParent,
/*58269*/         OPC_EmitMergeInputChains1_0,
/*58270*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58276*/       0, // EndSwitchOpcode
/*58277*/     /*Scope*/ 9, /*->58287*/
/*58278*/       OPC_CheckChild1Type, MVT::i32,
/*58280*/       OPC_EmitMergeInputChains1_0,
/*58281*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*58287*/     0, /*End of Scope*/
/*58288*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::BR2_JT),// ->58313
/*58291*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*58292*/     OPC_RecordChild1, // #1 = $target
/*58293*/     OPC_CheckChild1Type, MVT::i32,
/*58295*/     OPC_RecordChild2, // #2 = $index
/*58296*/     OPC_RecordChild3, // #3 = $jt
/*58297*/     OPC_MoveChild3,
/*58298*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58301*/     OPC_MoveParent,
/*58302*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58304*/     OPC_EmitMergeInputChains1_0,
/*58305*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt) - Complexity = 6
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt)
/*58313*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEs),// ->58464
/*58317*/     OPC_RecordChild0, // #0 = $V
/*58318*/     OPC_Scope, 28, /*->58348*/ // 4 children in Scope
/*58320*/       OPC_CheckChild0Type, MVT::v8i8,
/*58322*/       OPC_RecordChild1, // #1 = $lane
/*58323*/       OPC_MoveChild1,
/*58324*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58327*/       OPC_MoveParent,
/*58328*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58330*/       OPC_EmitConvertToTarget, 1,
/*58332*/       OPC_EmitInteger, MVT::i32, 14, 
/*58335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58338*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58348*/     /*Scope*/ 28, /*->58377*/
/*58349*/       OPC_CheckChild0Type, MVT::v4i16,
/*58351*/       OPC_RecordChild1, // #1 = $lane
/*58352*/       OPC_MoveChild1,
/*58353*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58356*/       OPC_MoveParent,
/*58357*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58359*/       OPC_EmitConvertToTarget, 1,
/*58361*/       OPC_EmitInteger, MVT::i32, 14, 
/*58364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58367*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58377*/     /*Scope*/ 42, /*->58420*/
/*58378*/       OPC_CheckChild0Type, MVT::v16i8,
/*58380*/       OPC_RecordChild1, // #1 = $lane
/*58381*/       OPC_MoveChild1,
/*58382*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58385*/       OPC_MoveParent,
/*58386*/       OPC_EmitConvertToTarget, 1,
/*58388*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*58391*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58399*/       OPC_EmitConvertToTarget, 1,
/*58401*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*58404*/       OPC_EmitInteger, MVT::i32, 14, 
/*58407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58410*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58420*/     /*Scope*/ 42, /*->58463*/
/*58421*/       OPC_CheckChild0Type, MVT::v8i16,
/*58423*/       OPC_RecordChild1, // #1 = $lane
/*58424*/       OPC_MoveChild1,
/*58425*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58428*/       OPC_MoveParent,
/*58429*/       OPC_EmitConvertToTarget, 1,
/*58431*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*58434*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58442*/       OPC_EmitConvertToTarget, 1,
/*58444*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*58447*/       OPC_EmitInteger, MVT::i32, 14, 
/*58450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58453*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58463*/     0, /*End of Scope*/
/*58464*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEu),// ->58615
/*58468*/     OPC_RecordChild0, // #0 = $V
/*58469*/     OPC_Scope, 28, /*->58499*/ // 4 children in Scope
/*58471*/       OPC_CheckChild0Type, MVT::v8i8,
/*58473*/       OPC_RecordChild1, // #1 = $lane
/*58474*/       OPC_MoveChild1,
/*58475*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58478*/       OPC_MoveParent,
/*58479*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58481*/       OPC_EmitConvertToTarget, 1,
/*58483*/       OPC_EmitInteger, MVT::i32, 14, 
/*58486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58489*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58499*/     /*Scope*/ 28, /*->58528*/
/*58500*/       OPC_CheckChild0Type, MVT::v4i16,
/*58502*/       OPC_RecordChild1, // #1 = $lane
/*58503*/       OPC_MoveChild1,
/*58504*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58507*/       OPC_MoveParent,
/*58508*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58510*/       OPC_EmitConvertToTarget, 1,
/*58512*/       OPC_EmitInteger, MVT::i32, 14, 
/*58515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58518*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58528*/     /*Scope*/ 42, /*->58571*/
/*58529*/       OPC_CheckChild0Type, MVT::v16i8,
/*58531*/       OPC_RecordChild1, // #1 = $lane
/*58532*/       OPC_MoveChild1,
/*58533*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58536*/       OPC_MoveParent,
/*58537*/       OPC_EmitConvertToTarget, 1,
/*58539*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*58542*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58550*/       OPC_EmitConvertToTarget, 1,
/*58552*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*58555*/       OPC_EmitInteger, MVT::i32, 14, 
/*58558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58561*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58571*/     /*Scope*/ 42, /*->58614*/
/*58572*/       OPC_CheckChild0Type, MVT::v8i16,
/*58574*/       OPC_RecordChild1, // #1 = $lane
/*58575*/       OPC_MoveChild1,
/*58576*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58579*/       OPC_MoveParent,
/*58580*/       OPC_EmitConvertToTarget, 1,
/*58582*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*58585*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58593*/       OPC_EmitConvertToTarget, 1,
/*58595*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*58598*/       OPC_EmitInteger, MVT::i32, 14, 
/*58601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58604*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58614*/     0, /*End of Scope*/
/*58615*/   /*SwitchOpcode*/ 105|128,1/*233*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->58852
/*58619*/     OPC_RecordChild0, // #0 = $V
/*58620*/     OPC_Scope, 60, /*->58682*/ // 5 children in Scope
/*58622*/       OPC_CheckChild0Type, MVT::v2i32,
/*58624*/       OPC_RecordChild1, // #1 = $lane
/*58625*/       OPC_MoveChild1,
/*58626*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58629*/       OPC_MoveParent,
/*58630*/       OPC_CheckType, MVT::i32,
/*58632*/       OPC_Scope, 20, /*->58654*/ // 2 children in Scope
/*58634*/         OPC_CheckPatternPredicate, 59, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2())
/*58636*/         OPC_EmitConvertToTarget, 1,
/*58638*/         OPC_EmitInteger, MVT::i32, 14, 
/*58641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58644*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*58654*/       /*Scope*/ 26, /*->58681*/
/*58655*/         OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*58657*/         OPC_EmitConvertToTarget, 1,
/*58659*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*58662*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58670*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58673*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58681*/       0, /*End of Scope*/
/*58682*/     /*Scope*/ 76, /*->58759*/
/*58683*/       OPC_CheckChild0Type, MVT::v4i32,
/*58685*/       OPC_RecordChild1, // #1 = $lane
/*58686*/       OPC_MoveChild1,
/*58687*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58690*/       OPC_MoveParent,
/*58691*/       OPC_CheckType, MVT::i32,
/*58693*/       OPC_Scope, 36, /*->58731*/ // 2 children in Scope
/*58695*/         OPC_CheckPatternPredicate, 61, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON())
/*58697*/         OPC_EmitConvertToTarget, 1,
/*58699*/         OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*58702*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58710*/         OPC_EmitConvertToTarget, 1,
/*58712*/         OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*58715*/         OPC_EmitInteger, MVT::i32, 14, 
/*58718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58721*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*58731*/       /*Scope*/ 26, /*->58758*/
/*58732*/         OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*58734*/         OPC_EmitConvertToTarget, 1,
/*58736*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*58739*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58747*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58750*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58758*/       0, /*End of Scope*/
/*58759*/     /*Scope*/ 21, /*->58781*/
/*58760*/       OPC_RecordChild1, // #1 = $src2
/*58761*/       OPC_MoveChild1,
/*58762*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58765*/       OPC_MoveParent,
/*58766*/       OPC_CheckType, MVT::f64,
/*58768*/       OPC_EmitConvertToTarget, 1,
/*58770*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*58773*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*58781*/     /*Scope*/ 34, /*->58816*/
/*58782*/       OPC_CheckChild0Type, MVT::v2f32,
/*58784*/       OPC_RecordChild1, // #1 = $src2
/*58785*/       OPC_MoveChild1,
/*58786*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58789*/       OPC_MoveParent,
/*58790*/       OPC_CheckType, MVT::f32,
/*58792*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58795*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58803*/       OPC_EmitConvertToTarget, 1,
/*58805*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*58808*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58816*/     /*Scope*/ 34, /*->58851*/
/*58817*/       OPC_CheckChild0Type, MVT::v4f32,
/*58819*/       OPC_RecordChild1, // #1 = $src2
/*58820*/       OPC_MoveChild1,
/*58821*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58824*/       OPC_MoveParent,
/*58825*/       OPC_CheckType, MVT::f32,
/*58827*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*58830*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58838*/       OPC_EmitConvertToTarget, 1,
/*58840*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*58843*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58851*/     0, /*End of Scope*/
/*58852*/   /*SwitchOpcode*/ 124|128,2/*380*/, TARGET_VAL(ISD::FP_TO_SINT),// ->59236
/*58856*/     OPC_Scope, 43|128,1/*171*/, /*->59030*/ // 2 children in Scope
/*58859*/       OPC_MoveChild0,
/*58860*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->58917
/*58864*/         OPC_RecordChild0, // #0 = $a
/*58865*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58891
/*58868*/           OPC_MoveParent,
/*58869*/           OPC_CheckType, MVT::i32,
/*58871*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*58873*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58880*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58883*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASS:f32 SPR:f32:$a), GPR:i32)
/*58891*/         /*SwitchType*/ 23, MVT::f64,// ->58916
/*58893*/           OPC_MoveParent,
/*58894*/           OPC_CheckType, MVT::i32,
/*58896*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58898*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58905*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58908*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASD:f32 DPR:f64:$a), GPR:i32)
/*58916*/         0, // EndSwitchType
/*58917*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->58973
/*58920*/         OPC_RecordChild0, // #0 = $a
/*58921*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58947
/*58924*/           OPC_MoveParent,
/*58925*/           OPC_CheckType, MVT::i32,
/*58927*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*58929*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58936*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58939*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSS:f32 SPR:f32:$a), GPR:i32)
/*58947*/         /*SwitchType*/ 23, MVT::f64,// ->58972
/*58949*/           OPC_MoveParent,
/*58950*/           OPC_CheckType, MVT::i32,
/*58952*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58954*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58961*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58964*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSD:f32 DPR:f64:$a), GPR:i32)
/*58972*/         0, // EndSwitchType
/*58973*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->59029
/*58976*/         OPC_RecordChild0, // #0 = $a
/*58977*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59003
/*58980*/           OPC_MoveParent,
/*58981*/           OPC_CheckType, MVT::i32,
/*58983*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*58985*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58992*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58995*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSS:f32 SPR:f32:$a), GPR:i32)
/*59003*/         /*SwitchType*/ 23, MVT::f64,// ->59028
/*59005*/           OPC_MoveParent,
/*59006*/           OPC_CheckType, MVT::i32,
/*59008*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59010*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59017*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59020*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSD:f32 DPR:f64:$a), GPR:i32)
/*59028*/         0, // EndSwitchType
/*59029*/       0, // EndSwitchOpcode
/*59030*/     /*Scope*/ 75|128,1/*203*/, /*->59235*/
/*59032*/       OPC_RecordChild0, // #0 = $a
/*59033*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->59150
/*59036*/         OPC_Scope, 30, /*->59068*/ // 2 children in Scope
/*59038*/           OPC_CheckChild0Type, MVT::f64,
/*59040*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*59042*/           OPC_EmitInteger, MVT::i32, 14, 
/*59045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59048*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59057*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59060*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_sint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZD:f32 DPR:f64:$a), GPR:i32)
/*59068*/         /*Scope*/ 80, /*->59149*/
/*59069*/           OPC_CheckChild0Type, MVT::f32,
/*59071*/           OPC_Scope, 28, /*->59101*/ // 2 children in Scope
/*59073*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*59075*/             OPC_EmitInteger, MVT::i32, 14, 
/*59078*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59081*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59090*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59093*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZS:f32 SPR:f32:$a), GPR:i32)
/*59101*/           /*Scope*/ 46, /*->59148*/
/*59102*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59104*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59110*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59113*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59122*/             OPC_EmitInteger, MVT::i32, 14, 
/*59125*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59128*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2sd), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59137*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59140*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2sd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59148*/           0, /*End of Scope*/
/*59149*/         0, /*End of Scope*/
/*59150*/       /*SwitchType*/ 19, MVT::v2i32,// ->59171
/*59152*/         OPC_CheckChild0Type, MVT::v2f32,
/*59154*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59156*/         OPC_EmitInteger, MVT::i32, 14, 
/*59159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59162*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*59171*/       /*SwitchType*/ 19, MVT::v4i32,// ->59192
/*59173*/         OPC_CheckChild0Type, MVT::v4f32,
/*59175*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59177*/         OPC_EmitInteger, MVT::i32, 14, 
/*59180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59183*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*59192*/       /*SwitchType*/ 19, MVT::v4i16,// ->59213
/*59194*/         OPC_CheckChild0Type, MVT::v4f16,
/*59196*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59198*/         OPC_EmitInteger, MVT::i32, 14, 
/*59201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59204*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sd), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sd:v4i16 DPR:v4f16:$Vm)
/*59213*/       /*SwitchType*/ 19, MVT::v8i16,// ->59234
/*59215*/         OPC_CheckChild0Type, MVT::v8f16,
/*59217*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59219*/         OPC_EmitInteger, MVT::i32, 14, 
/*59222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59225*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sq:v8i16 QPR:v8f16:$Vm)
/*59234*/       0, // EndSwitchType
/*59235*/     0, /*End of Scope*/
/*59236*/   /*SwitchOpcode*/ 124|128,2/*380*/, TARGET_VAL(ISD::FP_TO_UINT),// ->59620
/*59240*/     OPC_Scope, 43|128,1/*171*/, /*->59414*/ // 2 children in Scope
/*59243*/       OPC_MoveChild0,
/*59244*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->59301
/*59248*/         OPC_RecordChild0, // #0 = $a
/*59249*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59275
/*59252*/           OPC_MoveParent,
/*59253*/           OPC_CheckType, MVT::i32,
/*59255*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*59257*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59264*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59267*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUS:f32 SPR:f32:$a), GPR:i32)
/*59275*/         /*SwitchType*/ 23, MVT::f64,// ->59300
/*59277*/           OPC_MoveParent,
/*59278*/           OPC_CheckType, MVT::i32,
/*59280*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59282*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59289*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59292*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUD:f32 DPR:f64:$a), GPR:i32)
/*59300*/         0, // EndSwitchType
/*59301*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->59357
/*59304*/         OPC_RecordChild0, // #0 = $a
/*59305*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59331
/*59308*/           OPC_MoveParent,
/*59309*/           OPC_CheckType, MVT::i32,
/*59311*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*59313*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59320*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59323*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUS:f32 SPR:f32:$a), GPR:i32)
/*59331*/         /*SwitchType*/ 23, MVT::f64,// ->59356
/*59333*/           OPC_MoveParent,
/*59334*/           OPC_CheckType, MVT::i32,
/*59336*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59338*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59345*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59348*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUD:f32 DPR:f64:$a), GPR:i32)
/*59356*/         0, // EndSwitchType
/*59357*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->59413
/*59360*/         OPC_RecordChild0, // #0 = $a
/*59361*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59387
/*59364*/           OPC_MoveParent,
/*59365*/           OPC_CheckType, MVT::i32,
/*59367*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*59369*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59376*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59379*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUS:f32 SPR:f32:$a), GPR:i32)
/*59387*/         /*SwitchType*/ 23, MVT::f64,// ->59412
/*59389*/           OPC_MoveParent,
/*59390*/           OPC_CheckType, MVT::i32,
/*59392*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59394*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59401*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59404*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUD:f32 DPR:f64:$a), GPR:i32)
/*59412*/         0, // EndSwitchType
/*59413*/       0, // EndSwitchOpcode
/*59414*/     /*Scope*/ 75|128,1/*203*/, /*->59619*/
/*59416*/       OPC_RecordChild0, // #0 = $a
/*59417*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->59534
/*59420*/         OPC_Scope, 30, /*->59452*/ // 2 children in Scope
/*59422*/           OPC_CheckChild0Type, MVT::f64,
/*59424*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*59426*/           OPC_EmitInteger, MVT::i32, 14, 
/*59429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59432*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59441*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59444*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_uint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZD:f32 DPR:f64:$a), GPR:i32)
/*59452*/         /*Scope*/ 80, /*->59533*/
/*59453*/           OPC_CheckChild0Type, MVT::f32,
/*59455*/           OPC_Scope, 28, /*->59485*/ // 2 children in Scope
/*59457*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*59459*/             OPC_EmitInteger, MVT::i32, 14, 
/*59462*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59465*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59474*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59477*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZS:f32 SPR:f32:$a), GPR:i32)
/*59485*/           /*Scope*/ 46, /*->59532*/
/*59486*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59488*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59494*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59497*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59506*/             OPC_EmitInteger, MVT::i32, 14, 
/*59509*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59512*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2ud), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59521*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59524*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2ud:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59532*/           0, /*End of Scope*/
/*59533*/         0, /*End of Scope*/
/*59534*/       /*SwitchType*/ 19, MVT::v2i32,// ->59555
/*59536*/         OPC_CheckChild0Type, MVT::v2f32,
/*59538*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59540*/         OPC_EmitInteger, MVT::i32, 14, 
/*59543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59546*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2ud), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*59555*/       /*SwitchType*/ 19, MVT::v4i32,// ->59576
/*59557*/         OPC_CheckChild0Type, MVT::v4f32,
/*59559*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59561*/         OPC_EmitInteger, MVT::i32, 14, 
/*59564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59567*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2uq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*59576*/       /*SwitchType*/ 19, MVT::v4i16,// ->59597
/*59578*/         OPC_CheckChild0Type, MVT::v4f16,
/*59580*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59582*/         OPC_EmitInteger, MVT::i32, 14, 
/*59585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59588*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2ud), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2ud:v4i16 DPR:v4f16:$Vm)
/*59597*/       /*SwitchType*/ 19, MVT::v8i16,// ->59618
/*59599*/         OPC_CheckChild0Type, MVT::v8f16,
/*59601*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59603*/         OPC_EmitInteger, MVT::i32, 14, 
/*59606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59609*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2uq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2uq:v8i16 QPR:v8f16:$Vm)
/*59618*/       0, // EndSwitchType
/*59619*/     0, /*End of Scope*/
/*59620*/   /*SwitchOpcode*/ 110|128,2/*366*/, TARGET_VAL(ISD::Constant),// ->59990
/*59624*/     OPC_RecordNode, // #0 = $imm
/*59625*/     OPC_CheckType, MVT::i32,
/*59627*/     OPC_Scope, 25, /*->59654*/ // 12 children in Scope
/*59629*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*59631*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59633*/       OPC_EmitConvertToTarget, 0,
/*59635*/       OPC_EmitInteger, MVT::i32, 14, 
/*59638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59644*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*59654*/     /*Scope*/ 25, /*->59680*/
/*59655*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*59657*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59659*/       OPC_EmitConvertToTarget, 0,
/*59661*/       OPC_EmitInteger, MVT::i32, 14, 
/*59664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59670*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_mod_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*59680*/     /*Scope*/ 21, /*->59702*/
/*59681*/       OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*59683*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*59685*/       OPC_EmitConvertToTarget, 0,
/*59687*/       OPC_EmitInteger, MVT::i32, 14, 
/*59690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59693*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*59702*/     /*Scope*/ 28, /*->59731*/
/*59703*/       OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*59705*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59707*/       OPC_EmitConvertToTarget, 0,
/*59709*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*59712*/       OPC_EmitInteger, MVT::i32, 14, 
/*59715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59721*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*59731*/     /*Scope*/ 13, /*->59745*/
/*59732*/       OPC_CheckPredicate, 79, // Predicate_arm_i32imm
/*59734*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59736*/       OPC_EmitConvertToTarget, 0,
/*59738*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*59745*/     /*Scope*/ 25, /*->59771*/
/*59746*/       OPC_CheckPredicate, 49, // Predicate_imm0_255
/*59748*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59750*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59753*/       OPC_EmitConvertToTarget, 0,
/*59755*/       OPC_EmitInteger, MVT::i32, 14, 
/*59758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59761*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*59771*/     /*Scope*/ 21, /*->59793*/
/*59772*/       OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*59774*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*59776*/       OPC_EmitConvertToTarget, 0,
/*59778*/       OPC_EmitInteger, MVT::i32, 14, 
/*59781*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59784*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*59793*/     /*Scope*/ 28, /*->59822*/
/*59794*/       OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*59796*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59798*/       OPC_EmitConvertToTarget, 0,
/*59800*/       OPC_EmitNodeXForm, 1, 1, // t2_so_imm_not_XFORM
/*59803*/       OPC_EmitInteger, MVT::i32, 14, 
/*59806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59809*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59812*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*59822*/     /*Scope*/ 53, /*->59876*/
/*59823*/       OPC_CheckPredicate, 80, // Predicate_thumb_immshifted
/*59825*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59827*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59830*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59833*/       OPC_EmitConvertToTarget, 0,
/*59835*/       OPC_EmitNodeXForm, 18, 3, // thumb_immshifted_val
/*59838*/       OPC_EmitInteger, MVT::i32, 14, 
/*59841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59844*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*59854*/       OPC_EmitConvertToTarget, 0,
/*59856*/       OPC_EmitNodeXForm, 19, 8, // thumb_immshifted_shamt
/*59859*/       OPC_EmitInteger, MVT::i32, 14, 
/*59862*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59865*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                    MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*59876*/     /*Scope*/ 47, /*->59924*/
/*59877*/       OPC_CheckPredicate, 81, // Predicate_imm0_255_comp
/*59879*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59881*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59884*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59887*/       OPC_EmitConvertToTarget, 0,
/*59889*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*59892*/       OPC_EmitInteger, MVT::i32, 14, 
/*59895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59898*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*59908*/       OPC_EmitInteger, MVT::i32, 14, 
/*59911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59914*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                    MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*59924*/     /*Scope*/ 52, /*->59977*/
/*59925*/       OPC_CheckPredicate, 82, // Predicate_imm256_510
/*59927*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59929*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59932*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59935*/       OPC_EmitInteger, MVT::i32, 127|128,1/*255*/, 
/*59939*/       OPC_EmitInteger, MVT::i32, 14, 
/*59942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59945*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*59955*/       OPC_EmitConvertToTarget, 0,
/*59957*/       OPC_EmitNodeXForm, 20, 7, // thumb_imm256_510_addend
/*59960*/       OPC_EmitInteger, MVT::i32, 14, 
/*59963*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59966*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                    MVT::i32, 5/*#Ops*/, 1, 6, 8, 9, 10, 
                // Src: (imm:i32)<<P:Predicate_imm256_510>>:$src - Complexity = 4
                // Dst: (tADDi8:i32 (tMOVi8:i32 255:i32), (thumb_imm256_510_addend:i32 (imm:i32):$src))
/*59977*/     /*Scope*/ 11, /*->59989*/
/*59978*/       OPC_CheckPatternPredicate, 63, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*59980*/       OPC_EmitConvertToTarget, 0,
/*59982*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*59989*/     0, /*End of Scope*/
/*59990*/   /*SwitchOpcode*/ 30, TARGET_VAL(ISD::TRAP),// ->60023
/*59993*/     OPC_RecordNode, // #0 = 'trap' chained node
/*59994*/     OPC_Scope, 8, /*->60004*/ // 3 children in Scope
/*59996*/       OPC_CheckPatternPredicate, 64, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*59998*/       OPC_EmitMergeInputChains1_0,
/*59999*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*60004*/     /*Scope*/ 8, /*->60013*/
/*60005*/       OPC_CheckPatternPredicate, 65, // (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb())
/*60007*/       OPC_EmitMergeInputChains1_0,
/*60008*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*60013*/     /*Scope*/ 8, /*->60022*/
/*60014*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb())
/*60016*/       OPC_EmitMergeInputChains1_0,
/*60017*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*60022*/     0, /*End of Scope*/
/*60023*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::RET_FLAG),// ->60081
/*60026*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*60027*/     OPC_CaptureGlueInput,
/*60028*/     OPC_Scope, 16, /*->60046*/ // 3 children in Scope
/*60030*/       OPC_CheckPatternPredicate, 54, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*60032*/       OPC_EmitMergeInputChains1_0,
/*60033*/       OPC_EmitInteger, MVT::i32, 14, 
/*60036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60039*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*60046*/     /*Scope*/ 16, /*->60063*/
/*60047*/       OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60049*/       OPC_EmitMergeInputChains1_0,
/*60050*/       OPC_EmitInteger, MVT::i32, 14, 
/*60053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60056*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*60063*/     /*Scope*/ 16, /*->60080*/
/*60064*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb())
/*60066*/       OPC_EmitMergeInputChains1_0,
/*60067*/       OPC_EmitInteger, MVT::i32, 14, 
/*60070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60073*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*60080*/     0, /*End of Scope*/
/*60081*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::BRIND),// ->60128
/*60084*/     OPC_RecordNode, // #0 = 'brind' chained node
/*60085*/     OPC_RecordChild1, // #1 = $dst
/*60086*/     OPC_CheckChild1Type, MVT::i32,
/*60088*/     OPC_Scope, 9, /*->60099*/ // 3 children in Scope
/*60090*/       OPC_CheckPatternPredicate, 54, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*60092*/       OPC_EmitMergeInputChains1_0,
/*60093*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*60099*/     /*Scope*/ 9, /*->60109*/
/*60100*/       OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60102*/       OPC_EmitMergeInputChains1_0,
/*60103*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*60109*/     /*Scope*/ 17, /*->60127*/
/*60110*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb())
/*60112*/       OPC_EmitMergeInputChains1_0,
/*60113*/       OPC_EmitInteger, MVT::i32, 14, 
/*60116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60119*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*60127*/     0, /*End of Scope*/
/*60128*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BR),// ->60186
/*60131*/     OPC_RecordNode, // #0 = 'br' chained node
/*60132*/     OPC_RecordChild1, // #1 = $target
/*60133*/     OPC_MoveChild1,
/*60134*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*60137*/     OPC_MoveParent,
/*60138*/     OPC_Scope, 9, /*->60149*/ // 3 children in Scope
/*60140*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60142*/       OPC_EmitMergeInputChains1_0,
/*60143*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*60149*/     /*Scope*/ 17, /*->60167*/
/*60150*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60152*/       OPC_EmitMergeInputChains1_0,
/*60153*/       OPC_EmitInteger, MVT::i32, 14, 
/*60156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60159*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*60167*/     /*Scope*/ 17, /*->60185*/
/*60168*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*60170*/       OPC_EmitMergeInputChains1_0,
/*60171*/       OPC_EmitInteger, MVT::i32, 14, 
/*60174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60177*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*60185*/     0, /*End of Scope*/
/*60186*/   /*SwitchOpcode*/ 38, TARGET_VAL(ARMISD::RRX),// ->60227
/*60189*/     OPC_CaptureGlueInput,
/*60190*/     OPC_RecordChild0, // #0 = $Rm
/*60191*/     OPC_CheckType, MVT::i32,
/*60193*/     OPC_Scope, 9, /*->60204*/ // 2 children in Scope
/*60195*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60197*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*60204*/     /*Scope*/ 21, /*->60226*/
/*60205*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60207*/       OPC_EmitInteger, MVT::i32, 14, 
/*60210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60216*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*60226*/     0, /*End of Scope*/
/*60227*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRL_FLAG),// ->60265
/*60230*/     OPC_RecordChild0, // #0 = $src
/*60231*/     OPC_CheckType, MVT::i32,
/*60233*/     OPC_Scope, 10, /*->60245*/ // 2 children in Scope
/*60235*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60237*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*60245*/     /*Scope*/ 18, /*->60264*/
/*60246*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60248*/       OPC_EmitInteger, MVT::i32, 14, 
/*60251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60254*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*60264*/     0, /*End of Scope*/
/*60265*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRA_FLAG),// ->60303
/*60268*/     OPC_RecordChild0, // #0 = $src
/*60269*/     OPC_CheckType, MVT::i32,
/*60271*/     OPC_Scope, 10, /*->60283*/ // 2 children in Scope
/*60273*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60275*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*60283*/     /*Scope*/ 18, /*->60302*/
/*60284*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60286*/       OPC_EmitInteger, MVT::i32, 14, 
/*60289*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60292*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*60302*/     0, /*End of Scope*/
/*60303*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::MULHS),// ->60350
/*60306*/     OPC_RecordChild0, // #0 = $Rn
/*60307*/     OPC_RecordChild1, // #1 = $Rm
/*60308*/     OPC_CheckType, MVT::i32,
/*60310*/     OPC_Scope, 18, /*->60330*/ // 2 children in Scope
/*60312*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60314*/       OPC_EmitInteger, MVT::i32, 14, 
/*60317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60320*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60330*/     /*Scope*/ 18, /*->60349*/
/*60331*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*60333*/       OPC_EmitInteger, MVT::i32, 14, 
/*60336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60339*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60349*/     0, /*End of Scope*/
/*60350*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::SDIV),// ->60397
/*60353*/     OPC_RecordChild0, // #0 = $Rn
/*60354*/     OPC_RecordChild1, // #1 = $Rm
/*60355*/     OPC_CheckType, MVT::i32,
/*60357*/     OPC_Scope, 18, /*->60377*/ // 2 children in Scope
/*60359*/       OPC_CheckPatternPredicate, 66, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*60361*/       OPC_EmitInteger, MVT::i32, 14, 
/*60364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60367*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60377*/     /*Scope*/ 18, /*->60396*/
/*60378*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*60380*/       OPC_EmitInteger, MVT::i32, 14, 
/*60383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60386*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60396*/     0, /*End of Scope*/
/*60397*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::UDIV),// ->60444
/*60400*/     OPC_RecordChild0, // #0 = $Rn
/*60401*/     OPC_RecordChild1, // #1 = $Rm
/*60402*/     OPC_CheckType, MVT::i32,
/*60404*/     OPC_Scope, 18, /*->60424*/ // 2 children in Scope
/*60406*/       OPC_CheckPatternPredicate, 66, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*60408*/       OPC_EmitInteger, MVT::i32, 14, 
/*60411*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60414*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60424*/     /*Scope*/ 18, /*->60443*/
/*60425*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*60427*/       OPC_EmitInteger, MVT::i32, 14, 
/*60430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60433*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60443*/     0, /*End of Scope*/
/*60444*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ISD::CTLZ),// ->60605
/*60448*/     OPC_RecordChild0, // #0 = $Rm
/*60449*/     OPC_SwitchType /*7 cases */, 38, MVT::i32,// ->60490
/*60452*/       OPC_Scope, 17, /*->60471*/ // 2 children in Scope
/*60454*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*60456*/         OPC_EmitInteger, MVT::i32, 14, 
/*60459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60462*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*60471*/       /*Scope*/ 17, /*->60489*/
/*60472*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60474*/         OPC_EmitInteger, MVT::i32, 14, 
/*60477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60480*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*60489*/       0, /*End of Scope*/
/*60490*/     /*SwitchType*/ 17, MVT::v8i8,// ->60509
/*60492*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60494*/       OPC_EmitInteger, MVT::i32, 14, 
/*60497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60500*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*60509*/     /*SwitchType*/ 17, MVT::v4i16,// ->60528
/*60511*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60513*/       OPC_EmitInteger, MVT::i32, 14, 
/*60516*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60519*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*60528*/     /*SwitchType*/ 17, MVT::v2i32,// ->60547
/*60530*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60532*/       OPC_EmitInteger, MVT::i32, 14, 
/*60535*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60538*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*60547*/     /*SwitchType*/ 17, MVT::v16i8,// ->60566
/*60549*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60551*/       OPC_EmitInteger, MVT::i32, 14, 
/*60554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60557*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*60566*/     /*SwitchType*/ 17, MVT::v8i16,// ->60585
/*60568*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60570*/       OPC_EmitInteger, MVT::i32, 14, 
/*60573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60576*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*60585*/     /*SwitchType*/ 17, MVT::v4i32,// ->60604
/*60587*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60589*/       OPC_EmitInteger, MVT::i32, 14, 
/*60592*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60595*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*60604*/     0, // EndSwitchType
/*60605*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::BITREVERSE),// ->60649
/*60608*/     OPC_RecordChild0, // #0 = $Rm
/*60609*/     OPC_CheckType, MVT::i32,
/*60611*/     OPC_Scope, 17, /*->60630*/ // 2 children in Scope
/*60613*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*60615*/       OPC_EmitInteger, MVT::i32, 14, 
/*60618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60621*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*60630*/     /*Scope*/ 17, /*->60648*/
/*60631*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60633*/       OPC_EmitInteger, MVT::i32, 14, 
/*60636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60639*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*60648*/     0, /*End of Scope*/
/*60649*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BSWAP),// ->60711
/*60652*/     OPC_RecordChild0, // #0 = $Rm
/*60653*/     OPC_CheckType, MVT::i32,
/*60655*/     OPC_Scope, 17, /*->60674*/ // 3 children in Scope
/*60657*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60659*/       OPC_EmitInteger, MVT::i32, 14, 
/*60662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60665*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*60674*/     /*Scope*/ 17, /*->60692*/
/*60675*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60677*/       OPC_EmitInteger, MVT::i32, 14, 
/*60680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60683*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*60692*/     /*Scope*/ 17, /*->60710*/
/*60693*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60695*/       OPC_EmitInteger, MVT::i32, 14, 
/*60698*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60701*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*60710*/     0, /*End of Scope*/
/*60711*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::THREAD_POINTER),// ->60736
/*60714*/     OPC_CheckType, MVT::i32,
/*60716*/     OPC_Scope, 8, /*->60726*/ // 2 children in Scope
/*60718*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60720*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::TPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*60726*/     /*Scope*/ 8, /*->60735*/
/*60727*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb())
/*60729*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tTPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*60735*/     0, /*End of Scope*/
/*60736*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->60784
/*60739*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*60740*/     OPC_RecordChild1, // #1 = $src
/*60741*/     OPC_CheckChild1Type, MVT::i32,
/*60743*/     OPC_RecordChild2, // #2 = $scratch
/*60744*/     OPC_CheckChild2Type, MVT::i32,
/*60746*/     OPC_Scope, 11, /*->60759*/ // 3 children in Scope
/*60748*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60750*/       OPC_EmitMergeInputChains1_0,
/*60751*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*60759*/     /*Scope*/ 11, /*->60771*/
/*60760*/       OPC_CheckPatternPredicate, 68, // (!Subtarget->isTargetWindows()) && (Subtarget->isThumb())
/*60762*/       OPC_EmitMergeInputChains1_0,
/*60763*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*60771*/     /*Scope*/ 11, /*->60783*/
/*60772*/       OPC_CheckPatternPredicate, 69, // (Subtarget->isThumb()) && (Subtarget->isTargetWindows())
/*60774*/       OPC_EmitMergeInputChains1_0,
/*60775*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_WIN_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_WIN_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*60783*/     0, /*End of Scope*/
/*60784*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->60828
/*60787*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*60788*/     OPC_RecordChild1, // #1 = $zero
/*60789*/     OPC_CheckChild1Type, MVT::i32,
/*60791*/     OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60793*/     OPC_EmitMergeInputChains1_0,
/*60794*/     OPC_EmitInteger, MVT::i32, 15, 
/*60797*/     OPC_EmitInteger, MVT::i32, 0, 
/*60800*/     OPC_EmitInteger, MVT::i32, 7, 
/*60803*/     OPC_EmitInteger, MVT::i32, 10, 
/*60806*/     OPC_EmitInteger, MVT::i32, 5, 
/*60809*/     OPC_EmitInteger, MVT::i32, 14, 
/*60812*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60815*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*60828*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::ADDE),// ->60858
/*60831*/     OPC_CaptureGlueInput,
/*60832*/     OPC_RecordChild0, // #0 = $Rn
/*60833*/     OPC_RecordChild1, // #1 = $Rm
/*60834*/     OPC_CheckType, MVT::i32,
/*60836*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60838*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60841*/     OPC_EmitInteger, MVT::i32, 14, 
/*60844*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60847*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*60858*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::SUBE),// ->60888
/*60861*/     OPC_CaptureGlueInput,
/*60862*/     OPC_RecordChild0, // #0 = $Rn
/*60863*/     OPC_RecordChild1, // #1 = $Rm
/*60864*/     OPC_CheckType, MVT::i32,
/*60866*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60868*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60871*/     OPC_EmitInteger, MVT::i32, 14, 
/*60874*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60877*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*60888*/   /*SwitchOpcode*/ 26, TARGET_VAL(ISD::SUBC),// ->60917
/*60891*/     OPC_RecordChild0, // #0 = $lhs
/*60892*/     OPC_RecordChild1, // #1 = $rhs
/*60893*/     OPC_CheckType, MVT::i32,
/*60895*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60897*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60900*/     OPC_EmitInteger, MVT::i32, 14, 
/*60903*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60906*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                  MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*60917*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::CMPFP),// ->60965
/*60920*/     OPC_RecordChild0, // #0 = $Dd
/*60921*/     OPC_Scope, 20, /*->60943*/ // 2 children in Scope
/*60923*/       OPC_CheckChild0Type, MVT::f64,
/*60925*/       OPC_RecordChild1, // #1 = $Dm
/*60926*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*60928*/       OPC_EmitInteger, MVT::i32, 14, 
/*60931*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60934*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                    4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*60943*/     /*Scope*/ 20, /*->60964*/
/*60944*/       OPC_CheckChild0Type, MVT::f32,
/*60946*/       OPC_RecordChild1, // #1 = $Sm
/*60947*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*60949*/       OPC_EmitInteger, MVT::i32, 14, 
/*60952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60955*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                    4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*60964*/     0, /*End of Scope*/
/*60965*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::CMPFPw0),// ->61009
/*60968*/     OPC_RecordChild0, // #0 = $Dd
/*60969*/     OPC_Scope, 18, /*->60989*/ // 2 children in Scope
/*60971*/       OPC_CheckChild0Type, MVT::f64,
/*60973*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*60975*/       OPC_EmitInteger, MVT::i32, 14, 
/*60978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60981*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                    3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
                // Dst: (VCMPEZD DPR:f64:$Dd)
/*60989*/     /*Scope*/ 18, /*->61008*/
/*60990*/       OPC_CheckChild0Type, MVT::f32,
/*60992*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*60994*/       OPC_EmitInteger, MVT::i32, 14, 
/*60997*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61000*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                    3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
                // Dst: (VCMPEZS SPR:f32:$Sd)
/*61008*/     0, /*End of Scope*/
/*61009*/   /*SwitchOpcode*/ 13|128,13/*1677*/, TARGET_VAL(ISD::BITCAST),// ->62690
/*61013*/     OPC_Scope, 22, /*->61037*/ // 3 children in Scope
/*61015*/       OPC_RecordChild0, // #0 = $Sn
/*61016*/       OPC_CheckChild0Type, MVT::f32,
/*61018*/       OPC_CheckType, MVT::i32,
/*61020*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*61022*/       OPC_EmitInteger, MVT::i32, 14, 
/*61025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61028*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVRS), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*61037*/     /*Scope*/ 31, /*->61069*/
/*61038*/       OPC_MoveChild0,
/*61039*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*61042*/       OPC_RecordChild0, // #0 = $src
/*61043*/       OPC_CheckChild0Type, MVT::v2i32,
/*61045*/       OPC_RecordChild1, // #1 = $lane
/*61046*/       OPC_MoveChild1,
/*61047*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61050*/       OPC_MoveParent,
/*61051*/       OPC_CheckType, MVT::i32,
/*61053*/       OPC_MoveParent,
/*61054*/       OPC_CheckType, MVT::f32,
/*61056*/       OPC_EmitConvertToTarget, 1,
/*61058*/       OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*61061*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*61069*/     /*Scope*/ 82|128,12/*1618*/, /*->62689*/
/*61071*/       OPC_RecordChild0, // #0 = $src
/*61072*/       OPC_Scope, 121, /*->61195*/ // 13 children in Scope
/*61074*/         OPC_CheckChild0Type, MVT::v1i64,
/*61076*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->61082
/*61079*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*61082*/         /*SwitchType*/ 26, MVT::v2i32,// ->61110
/*61084*/           OPC_Scope, 5, /*->61091*/ // 2 children in Scope
/*61086*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61088*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61091*/           /*Scope*/ 17, /*->61109*/
/*61092*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61094*/             OPC_EmitInteger, MVT::i32, 14, 
/*61097*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61100*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*61109*/           0, /*End of Scope*/
/*61110*/         /*SwitchType*/ 26, MVT::v4i16,// ->61138
/*61112*/           OPC_Scope, 5, /*->61119*/ // 2 children in Scope
/*61114*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61116*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61119*/           /*Scope*/ 17, /*->61137*/
/*61120*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61122*/             OPC_EmitInteger, MVT::i32, 14, 
/*61125*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61128*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*61137*/           0, /*End of Scope*/
/*61138*/         /*SwitchType*/ 26, MVT::v8i8,// ->61166
/*61140*/           OPC_Scope, 5, /*->61147*/ // 2 children in Scope
/*61142*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61144*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61147*/           /*Scope*/ 17, /*->61165*/
/*61148*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61150*/             OPC_EmitInteger, MVT::i32, 14, 
/*61153*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61156*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*61165*/           0, /*End of Scope*/
/*61166*/         /*SwitchType*/ 26, MVT::v2f32,// ->61194
/*61168*/           OPC_Scope, 5, /*->61175*/ // 2 children in Scope
/*61170*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61172*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61175*/           /*Scope*/ 17, /*->61193*/
/*61176*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61178*/             OPC_EmitInteger, MVT::i32, 14, 
/*61181*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61184*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*61193*/           0, /*End of Scope*/
/*61194*/         0, // EndSwitchType
/*61195*/       /*Scope*/ 121, /*->61317*/
/*61196*/         OPC_CheckChild0Type, MVT::v2i32,
/*61198*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61227
/*61201*/           OPC_Scope, 5, /*->61208*/ // 2 children in Scope
/*61203*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61205*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61208*/           /*Scope*/ 17, /*->61226*/
/*61209*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61211*/             OPC_EmitInteger, MVT::i32, 14, 
/*61214*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61217*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*61226*/           0, /*End of Scope*/
/*61227*/         /*SwitchType*/ 26, MVT::v1i64,// ->61255
/*61229*/           OPC_Scope, 5, /*->61236*/ // 2 children in Scope
/*61231*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61233*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61236*/           /*Scope*/ 17, /*->61254*/
/*61237*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61239*/             OPC_EmitInteger, MVT::i32, 14, 
/*61242*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61245*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*61254*/           0, /*End of Scope*/
/*61255*/         /*SwitchType*/ 26, MVT::v4i16,// ->61283
/*61257*/           OPC_Scope, 5, /*->61264*/ // 2 children in Scope
/*61259*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61261*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61264*/           /*Scope*/ 17, /*->61282*/
/*61265*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61267*/             OPC_EmitInteger, MVT::i32, 14, 
/*61270*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61273*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*61282*/           0, /*End of Scope*/
/*61283*/         /*SwitchType*/ 26, MVT::v8i8,// ->61311
/*61285*/           OPC_Scope, 5, /*->61292*/ // 2 children in Scope
/*61287*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61289*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61292*/           /*Scope*/ 17, /*->61310*/
/*61293*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61295*/             OPC_EmitInteger, MVT::i32, 14, 
/*61298*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61301*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*61310*/           0, /*End of Scope*/
/*61311*/         /*SwitchType*/ 3, MVT::v2f32,// ->61316
/*61313*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*61316*/         0, // EndSwitchType
/*61317*/       /*Scope*/ 16|128,1/*144*/, /*->61463*/
/*61319*/         OPC_CheckChild0Type, MVT::v4i16,
/*61321*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61350
/*61324*/           OPC_Scope, 5, /*->61331*/ // 2 children in Scope
/*61326*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61328*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61331*/           /*Scope*/ 17, /*->61349*/
/*61332*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61334*/             OPC_EmitInteger, MVT::i32, 14, 
/*61337*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61340*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*61349*/           0, /*End of Scope*/
/*61350*/         /*SwitchType*/ 26, MVT::v1i64,// ->61378
/*61352*/           OPC_Scope, 5, /*->61359*/ // 2 children in Scope
/*61354*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61356*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61359*/           /*Scope*/ 17, /*->61377*/
/*61360*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61362*/             OPC_EmitInteger, MVT::i32, 14, 
/*61365*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61368*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*61377*/           0, /*End of Scope*/
/*61378*/         /*SwitchType*/ 26, MVT::v2i32,// ->61406
/*61380*/           OPC_Scope, 5, /*->61387*/ // 2 children in Scope
/*61382*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61384*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61387*/           /*Scope*/ 17, /*->61405*/
/*61388*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61390*/             OPC_EmitInteger, MVT::i32, 14, 
/*61393*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61396*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*61405*/           0, /*End of Scope*/
/*61406*/         /*SwitchType*/ 26, MVT::v8i8,// ->61434
/*61408*/           OPC_Scope, 5, /*->61415*/ // 2 children in Scope
/*61410*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61412*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61415*/           /*Scope*/ 17, /*->61433*/
/*61416*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61418*/             OPC_EmitInteger, MVT::i32, 14, 
/*61421*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61424*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*61433*/           0, /*End of Scope*/
/*61434*/         /*SwitchType*/ 26, MVT::v2f32,// ->61462
/*61436*/           OPC_Scope, 5, /*->61443*/ // 2 children in Scope
/*61438*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61440*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61443*/           /*Scope*/ 17, /*->61461*/
/*61444*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61446*/             OPC_EmitInteger, MVT::i32, 14, 
/*61449*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61452*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*61461*/           0, /*End of Scope*/
/*61462*/         0, // EndSwitchType
/*61463*/       /*Scope*/ 16|128,1/*144*/, /*->61609*/
/*61465*/         OPC_CheckChild0Type, MVT::v8i8,
/*61467*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61496
/*61470*/           OPC_Scope, 5, /*->61477*/ // 2 children in Scope
/*61472*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61474*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61477*/           /*Scope*/ 17, /*->61495*/
/*61478*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61480*/             OPC_EmitInteger, MVT::i32, 14, 
/*61483*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61486*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*61495*/           0, /*End of Scope*/
/*61496*/         /*SwitchType*/ 26, MVT::v1i64,// ->61524
/*61498*/           OPC_Scope, 5, /*->61505*/ // 2 children in Scope
/*61500*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61502*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61505*/           /*Scope*/ 17, /*->61523*/
/*61506*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61508*/             OPC_EmitInteger, MVT::i32, 14, 
/*61511*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61514*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*61523*/           0, /*End of Scope*/
/*61524*/         /*SwitchType*/ 26, MVT::v2i32,// ->61552
/*61526*/           OPC_Scope, 5, /*->61533*/ // 2 children in Scope
/*61528*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61530*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61533*/           /*Scope*/ 17, /*->61551*/
/*61534*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61536*/             OPC_EmitInteger, MVT::i32, 14, 
/*61539*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61542*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*61551*/           0, /*End of Scope*/
/*61552*/         /*SwitchType*/ 26, MVT::v4i16,// ->61580
/*61554*/           OPC_Scope, 5, /*->61561*/ // 2 children in Scope
/*61556*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61558*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61561*/           /*Scope*/ 17, /*->61579*/
/*61562*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61564*/             OPC_EmitInteger, MVT::i32, 14, 
/*61567*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61570*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*61579*/           0, /*End of Scope*/
/*61580*/         /*SwitchType*/ 26, MVT::v2f32,// ->61608
/*61582*/           OPC_Scope, 5, /*->61589*/ // 2 children in Scope
/*61584*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61586*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61589*/           /*Scope*/ 17, /*->61607*/
/*61590*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61592*/             OPC_EmitInteger, MVT::i32, 14, 
/*61595*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61598*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*61607*/           0, /*End of Scope*/
/*61608*/         0, // EndSwitchType
/*61609*/       /*Scope*/ 121, /*->61731*/
/*61610*/         OPC_CheckChild0Type, MVT::v2f32,
/*61612*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61641
/*61615*/           OPC_Scope, 5, /*->61622*/ // 2 children in Scope
/*61617*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61619*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61622*/           /*Scope*/ 17, /*->61640*/
/*61623*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61625*/             OPC_EmitInteger, MVT::i32, 14, 
/*61628*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61631*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*61640*/           0, /*End of Scope*/
/*61641*/         /*SwitchType*/ 26, MVT::v1i64,// ->61669
/*61643*/           OPC_Scope, 5, /*->61650*/ // 2 children in Scope
/*61645*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61647*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61650*/           /*Scope*/ 17, /*->61668*/
/*61651*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61653*/             OPC_EmitInteger, MVT::i32, 14, 
/*61656*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61659*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*61668*/           0, /*End of Scope*/
/*61669*/         /*SwitchType*/ 3, MVT::v2i32,// ->61674
/*61671*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*61674*/         /*SwitchType*/ 26, MVT::v4i16,// ->61702
/*61676*/           OPC_Scope, 5, /*->61683*/ // 2 children in Scope
/*61678*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61680*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61683*/           /*Scope*/ 17, /*->61701*/
/*61684*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61686*/             OPC_EmitInteger, MVT::i32, 14, 
/*61689*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61692*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*61701*/           0, /*End of Scope*/
/*61702*/         /*SwitchType*/ 26, MVT::v8i8,// ->61730
/*61704*/           OPC_Scope, 5, /*->61711*/ // 2 children in Scope
/*61706*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61708*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61711*/           /*Scope*/ 17, /*->61729*/
/*61712*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61714*/             OPC_EmitInteger, MVT::i32, 14, 
/*61717*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61720*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*61729*/           0, /*End of Scope*/
/*61730*/         0, // EndSwitchType
/*61731*/       /*Scope*/ 54, /*->61786*/
/*61732*/         OPC_CheckChild0Type, MVT::i32,
/*61734*/         OPC_CheckType, MVT::f32,
/*61736*/         OPC_Scope, 17, /*->61755*/ // 2 children in Scope
/*61738*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP())
/*61740*/           OPC_EmitInteger, MVT::i32, 14, 
/*61743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61746*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVSR), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*61755*/         /*Scope*/ 29, /*->61785*/
/*61756*/           OPC_CheckPatternPredicate, 71, // (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON())
/*61758*/           OPC_EmitInteger, MVT::i32, 14, 
/*61761*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61764*/           OPC_EmitNode1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*61774*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61777*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*61785*/         0, /*End of Scope*/
/*61786*/       /*Scope*/ 121, /*->61908*/
/*61787*/         OPC_CheckChild0Type, MVT::f64,
/*61789*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->61795
/*61792*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*61795*/         /*SwitchType*/ 26, MVT::v2i32,// ->61823
/*61797*/           OPC_Scope, 5, /*->61804*/ // 2 children in Scope
/*61799*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61801*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61804*/           /*Scope*/ 17, /*->61822*/
/*61805*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61807*/             OPC_EmitInteger, MVT::i32, 14, 
/*61810*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61813*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*61822*/           0, /*End of Scope*/
/*61823*/         /*SwitchType*/ 26, MVT::v4i16,// ->61851
/*61825*/           OPC_Scope, 5, /*->61832*/ // 2 children in Scope
/*61827*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61829*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61832*/           /*Scope*/ 17, /*->61850*/
/*61833*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61835*/             OPC_EmitInteger, MVT::i32, 14, 
/*61838*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61841*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*61850*/           0, /*End of Scope*/
/*61851*/         /*SwitchType*/ 26, MVT::v8i8,// ->61879
/*61853*/           OPC_Scope, 5, /*->61860*/ // 2 children in Scope
/*61855*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61857*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61860*/           /*Scope*/ 17, /*->61878*/
/*61861*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61863*/             OPC_EmitInteger, MVT::i32, 14, 
/*61866*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61869*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*61878*/           0, /*End of Scope*/
/*61879*/         /*SwitchType*/ 26, MVT::v2f32,// ->61907
/*61881*/           OPC_Scope, 5, /*->61888*/ // 2 children in Scope
/*61883*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61885*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61888*/           /*Scope*/ 17, /*->61906*/
/*61889*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61891*/             OPC_EmitInteger, MVT::i32, 14, 
/*61894*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61897*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*61906*/           0, /*End of Scope*/
/*61907*/         0, // EndSwitchType
/*61908*/       /*Scope*/ 121, /*->62030*/
/*61909*/         OPC_CheckChild0Type, MVT::v4i32,
/*61911*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->61940
/*61914*/           OPC_Scope, 5, /*->61921*/ // 2 children in Scope
/*61916*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61918*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61921*/           /*Scope*/ 17, /*->61939*/
/*61922*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61924*/             OPC_EmitInteger, MVT::i32, 14, 
/*61927*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61930*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*61939*/           0, /*End of Scope*/
/*61940*/         /*SwitchType*/ 26, MVT::v8i16,// ->61968
/*61942*/           OPC_Scope, 5, /*->61949*/ // 2 children in Scope
/*61944*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61946*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61949*/           /*Scope*/ 17, /*->61967*/
/*61950*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61952*/             OPC_EmitInteger, MVT::i32, 14, 
/*61955*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61958*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*61967*/           0, /*End of Scope*/
/*61968*/         /*SwitchType*/ 26, MVT::v16i8,// ->61996
/*61970*/           OPC_Scope, 5, /*->61977*/ // 2 children in Scope
/*61972*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61974*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61977*/           /*Scope*/ 17, /*->61995*/
/*61978*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61980*/             OPC_EmitInteger, MVT::i32, 14, 
/*61983*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61986*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*61995*/           0, /*End of Scope*/
/*61996*/         /*SwitchType*/ 3, MVT::v4f32,// ->62001
/*61998*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*62001*/         /*SwitchType*/ 26, MVT::v2f64,// ->62029
/*62003*/           OPC_Scope, 5, /*->62010*/ // 2 children in Scope
/*62005*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62007*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62010*/           /*Scope*/ 17, /*->62028*/
/*62011*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62013*/             OPC_EmitInteger, MVT::i32, 14, 
/*62016*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62019*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*62028*/           0, /*End of Scope*/
/*62029*/         0, // EndSwitchType
/*62030*/       /*Scope*/ 16|128,1/*144*/, /*->62176*/
/*62032*/         OPC_CheckChild0Type, MVT::v8i16,
/*62034*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62063
/*62037*/           OPC_Scope, 5, /*->62044*/ // 2 children in Scope
/*62039*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62041*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62044*/           /*Scope*/ 17, /*->62062*/
/*62045*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62047*/             OPC_EmitInteger, MVT::i32, 14, 
/*62050*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62053*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*62062*/           0, /*End of Scope*/
/*62063*/         /*SwitchType*/ 26, MVT::v4i32,// ->62091
/*62065*/           OPC_Scope, 5, /*->62072*/ // 2 children in Scope
/*62067*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62069*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62072*/           /*Scope*/ 17, /*->62090*/
/*62073*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62075*/             OPC_EmitInteger, MVT::i32, 14, 
/*62078*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62081*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*62090*/           0, /*End of Scope*/
/*62091*/         /*SwitchType*/ 26, MVT::v16i8,// ->62119
/*62093*/           OPC_Scope, 5, /*->62100*/ // 2 children in Scope
/*62095*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62097*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62100*/           /*Scope*/ 17, /*->62118*/
/*62101*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62103*/             OPC_EmitInteger, MVT::i32, 14, 
/*62106*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62109*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*62118*/           0, /*End of Scope*/
/*62119*/         /*SwitchType*/ 26, MVT::v4f32,// ->62147
/*62121*/           OPC_Scope, 5, /*->62128*/ // 2 children in Scope
/*62123*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62125*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62128*/           /*Scope*/ 17, /*->62146*/
/*62129*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62131*/             OPC_EmitInteger, MVT::i32, 14, 
/*62134*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62137*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*62146*/           0, /*End of Scope*/
/*62147*/         /*SwitchType*/ 26, MVT::v2f64,// ->62175
/*62149*/           OPC_Scope, 5, /*->62156*/ // 2 children in Scope
/*62151*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62153*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62156*/           /*Scope*/ 17, /*->62174*/
/*62157*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62159*/             OPC_EmitInteger, MVT::i32, 14, 
/*62162*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62165*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*62174*/           0, /*End of Scope*/
/*62175*/         0, // EndSwitchType
/*62176*/       /*Scope*/ 16|128,1/*144*/, /*->62322*/
/*62178*/         OPC_CheckChild0Type, MVT::v16i8,
/*62180*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62209
/*62183*/           OPC_Scope, 5, /*->62190*/ // 2 children in Scope
/*62185*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62187*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62190*/           /*Scope*/ 17, /*->62208*/
/*62191*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62193*/             OPC_EmitInteger, MVT::i32, 14, 
/*62196*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62199*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*62208*/           0, /*End of Scope*/
/*62209*/         /*SwitchType*/ 26, MVT::v4i32,// ->62237
/*62211*/           OPC_Scope, 5, /*->62218*/ // 2 children in Scope
/*62213*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62215*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62218*/           /*Scope*/ 17, /*->62236*/
/*62219*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62221*/             OPC_EmitInteger, MVT::i32, 14, 
/*62224*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62227*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*62236*/           0, /*End of Scope*/
/*62237*/         /*SwitchType*/ 26, MVT::v8i16,// ->62265
/*62239*/           OPC_Scope, 5, /*->62246*/ // 2 children in Scope
/*62241*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62243*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62246*/           /*Scope*/ 17, /*->62264*/
/*62247*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62249*/             OPC_EmitInteger, MVT::i32, 14, 
/*62252*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62255*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*62264*/           0, /*End of Scope*/
/*62265*/         /*SwitchType*/ 26, MVT::v4f32,// ->62293
/*62267*/           OPC_Scope, 5, /*->62274*/ // 2 children in Scope
/*62269*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62271*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62274*/           /*Scope*/ 17, /*->62292*/
/*62275*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62277*/             OPC_EmitInteger, MVT::i32, 14, 
/*62280*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62283*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*62292*/           0, /*End of Scope*/
/*62293*/         /*SwitchType*/ 26, MVT::v2f64,// ->62321
/*62295*/           OPC_Scope, 5, /*->62302*/ // 2 children in Scope
/*62297*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62299*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62302*/           /*Scope*/ 17, /*->62320*/
/*62303*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62305*/             OPC_EmitInteger, MVT::i32, 14, 
/*62308*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62311*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*62320*/           0, /*End of Scope*/
/*62321*/         0, // EndSwitchType
/*62322*/       /*Scope*/ 121, /*->62444*/
/*62323*/         OPC_CheckChild0Type, MVT::v2f64,
/*62325*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->62331
/*62328*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*62331*/         /*SwitchType*/ 26, MVT::v4i32,// ->62359
/*62333*/           OPC_Scope, 5, /*->62340*/ // 2 children in Scope
/*62335*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62337*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62340*/           /*Scope*/ 17, /*->62358*/
/*62341*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62343*/             OPC_EmitInteger, MVT::i32, 14, 
/*62346*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62349*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*62358*/           0, /*End of Scope*/
/*62359*/         /*SwitchType*/ 26, MVT::v8i16,// ->62387
/*62361*/           OPC_Scope, 5, /*->62368*/ // 2 children in Scope
/*62363*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62365*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62368*/           /*Scope*/ 17, /*->62386*/
/*62369*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62371*/             OPC_EmitInteger, MVT::i32, 14, 
/*62374*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62377*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*62386*/           0, /*End of Scope*/
/*62387*/         /*SwitchType*/ 26, MVT::v16i8,// ->62415
/*62389*/           OPC_Scope, 5, /*->62396*/ // 2 children in Scope
/*62391*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62393*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62396*/           /*Scope*/ 17, /*->62414*/
/*62397*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62399*/             OPC_EmitInteger, MVT::i32, 14, 
/*62402*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62405*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*62414*/           0, /*End of Scope*/
/*62415*/         /*SwitchType*/ 26, MVT::v4f32,// ->62443
/*62417*/           OPC_Scope, 5, /*->62424*/ // 2 children in Scope
/*62419*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62421*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62424*/           /*Scope*/ 17, /*->62442*/
/*62425*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62427*/             OPC_EmitInteger, MVT::i32, 14, 
/*62430*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62433*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*62442*/           0, /*End of Scope*/
/*62443*/         0, // EndSwitchType
/*62444*/       /*Scope*/ 121, /*->62566*/
/*62445*/         OPC_CheckChild0Type, MVT::v4f32,
/*62447*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62476
/*62450*/           OPC_Scope, 5, /*->62457*/ // 2 children in Scope
/*62452*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62454*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62457*/           /*Scope*/ 17, /*->62475*/
/*62458*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62460*/             OPC_EmitInteger, MVT::i32, 14, 
/*62463*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62466*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*62475*/           0, /*End of Scope*/
/*62476*/         /*SwitchType*/ 3, MVT::v4i32,// ->62481
/*62478*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*62481*/         /*SwitchType*/ 26, MVT::v8i16,// ->62509
/*62483*/           OPC_Scope, 5, /*->62490*/ // 2 children in Scope
/*62485*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62487*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62490*/           /*Scope*/ 17, /*->62508*/
/*62491*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62493*/             OPC_EmitInteger, MVT::i32, 14, 
/*62496*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62499*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*62508*/           0, /*End of Scope*/
/*62509*/         /*SwitchType*/ 26, MVT::v16i8,// ->62537
/*62511*/           OPC_Scope, 5, /*->62518*/ // 2 children in Scope
/*62513*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62515*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62518*/           /*Scope*/ 17, /*->62536*/
/*62519*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62521*/             OPC_EmitInteger, MVT::i32, 14, 
/*62524*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62527*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*62536*/           0, /*End of Scope*/
/*62537*/         /*SwitchType*/ 26, MVT::v2f64,// ->62565
/*62539*/           OPC_Scope, 5, /*->62546*/ // 2 children in Scope
/*62541*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62543*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62546*/           /*Scope*/ 17, /*->62564*/
/*62547*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62549*/             OPC_EmitInteger, MVT::i32, 14, 
/*62552*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62555*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*62564*/           0, /*End of Scope*/
/*62565*/         0, // EndSwitchType
/*62566*/       /*Scope*/ 121, /*->62688*/
/*62567*/         OPC_CheckChild0Type, MVT::v2i64,
/*62569*/         OPC_SwitchType /*5 cases */, 26, MVT::v4i32,// ->62598
/*62572*/           OPC_Scope, 5, /*->62579*/ // 2 children in Scope
/*62574*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62576*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62579*/           /*Scope*/ 17, /*->62597*/
/*62580*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62582*/             OPC_EmitInteger, MVT::i32, 14, 
/*62585*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62588*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*62597*/           0, /*End of Scope*/
/*62598*/         /*SwitchType*/ 26, MVT::v8i16,// ->62626
/*62600*/           OPC_Scope, 5, /*->62607*/ // 2 children in Scope
/*62602*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62604*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62607*/           /*Scope*/ 17, /*->62625*/
/*62608*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62610*/             OPC_EmitInteger, MVT::i32, 14, 
/*62613*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62616*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*62625*/           0, /*End of Scope*/
/*62626*/         /*SwitchType*/ 26, MVT::v16i8,// ->62654
/*62628*/           OPC_Scope, 5, /*->62635*/ // 2 children in Scope
/*62630*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62632*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62635*/           /*Scope*/ 17, /*->62653*/
/*62636*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62638*/             OPC_EmitInteger, MVT::i32, 14, 
/*62641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62644*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*62653*/           0, /*End of Scope*/
/*62654*/         /*SwitchType*/ 26, MVT::v4f32,// ->62682
/*62656*/           OPC_Scope, 5, /*->62663*/ // 2 children in Scope
/*62658*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62660*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62663*/           /*Scope*/ 17, /*->62681*/
/*62664*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62666*/             OPC_EmitInteger, MVT::i32, 14, 
/*62669*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62672*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*62681*/           0, /*End of Scope*/
/*62682*/         /*SwitchType*/ 3, MVT::v2f64,// ->62687
/*62684*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*62687*/         0, // EndSwitchType
/*62688*/       0, /*End of Scope*/
/*62689*/     0, /*End of Scope*/
/*62690*/   /*SwitchOpcode*/ 17, TARGET_VAL(ARMISD::FMSTAT),// ->62710
/*62693*/     OPC_CaptureGlueInput,
/*62694*/     OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*62696*/     OPC_EmitInteger, MVT::i32, 14, 
/*62699*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62702*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*62710*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::FP_TO_FP16),// ->62776
/*62713*/     OPC_RecordChild0, // #0 = $a
/*62714*/     OPC_CheckType, MVT::i32,
/*62716*/     OPC_Scope, 28, /*->62746*/ // 2 children in Scope
/*62718*/       OPC_CheckChild0Type, MVT::f32,
/*62720*/       OPC_EmitInteger, MVT::i32, 14, 
/*62723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62726*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBSH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*62735*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62738*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*62746*/     /*Scope*/ 28, /*->62775*/
/*62747*/       OPC_CheckChild0Type, MVT::f64,
/*62749*/       OPC_EmitInteger, MVT::i32, 14, 
/*62752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62755*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBDH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*62764*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62767*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*62775*/     0, /*End of Scope*/
/*62776*/   /*SwitchOpcode*/ 8, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->62787
/*62779*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*62780*/     OPC_EmitMergeInputChains1_0,
/*62781*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*62787*/   /*SwitchOpcode*/ 10, TARGET_VAL(ARMISD::WIN__DBZCHK),// ->62800
/*62790*/     OPC_RecordNode, // #0 = 'win__dbzchk' chained node
/*62791*/     OPC_RecordChild1, // #1 = $divisor
/*62792*/     OPC_EmitMergeInputChains1_0,
/*62793*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__DBZCHK), 0|OPFL_Chain|OPFL_GlueOutput,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (win__dbzchk tGPR:i32:$divisor) - Complexity = 3
              // Dst: (WIN__DBZCHK:i32 tGPR:i32:$divisor)
/*62800*/   /*SwitchOpcode*/ 71, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->62874
/*62803*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*62804*/     OPC_RecordChild1, // #1 = $src
/*62805*/     OPC_CheckChild1Type, MVT::i32,
/*62807*/     OPC_RecordChild2, // #2 = $val
/*62808*/     OPC_CheckChild2Type, MVT::i32,
/*62810*/     OPC_CheckType, MVT::i32,
/*62812*/     OPC_Scope, 11, /*->62825*/ // 5 children in Scope
/*62814*/       OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP2()) && (!Subtarget->isThumb())
/*62816*/       OPC_EmitMergeInputChains1_0,
/*62817*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*62825*/     /*Scope*/ 11, /*->62837*/
/*62826*/       OPC_CheckPatternPredicate, 73, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*62828*/       OPC_EmitMergeInputChains1_0,
/*62829*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*62837*/     /*Scope*/ 11, /*->62849*/
/*62838*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62840*/       OPC_EmitMergeInputChains1_0,
/*62841*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*62849*/     /*Scope*/ 11, /*->62861*/
/*62850*/       OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP2()) && (Subtarget->isThumb2())
/*62852*/       OPC_EmitMergeInputChains1_0,
/*62853*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*62861*/     /*Scope*/ 11, /*->62873*/
/*62862*/       OPC_CheckPatternPredicate, 75, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*62864*/       OPC_EmitMergeInputChains1_0,
/*62865*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*62873*/     0, /*End of Scope*/
/*62874*/   /*SwitchOpcode*/ 7, TARGET_VAL(ARMISD::EH_SJLJ_SETUP_DISPATCH),// ->62884
/*62877*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setup_dispatch' chained node
/*62878*/     OPC_EmitMergeInputChains1_0,
/*62879*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::Int_eh_sjlj_setup_dispatch), 0|OPFL_Chain,
                  0/*#Ops*/, 
              // Src: (ARMeh_sjlj_setup_dispatch) - Complexity = 3
              // Dst: (Int_eh_sjlj_setup_dispatch)
/*62884*/   /*SwitchOpcode*/ 29|128,3/*413*/, TARGET_VAL(ISD::SINT_TO_FP),// ->63301
/*62888*/     OPC_Scope, 62|128,1/*190*/, /*->63081*/ // 2 children in Scope
/*62891*/       OPC_MoveChild0,
/*62892*/       OPC_SwitchOpcode /*2 cases */, 94, TARGET_VAL(ISD::LOAD),// ->62990
/*62896*/         OPC_RecordMemRef,
/*62897*/         OPC_RecordNode, // #0 = 'ld' chained node
/*62898*/         OPC_RecordChild1, // #1 = $a
/*62899*/         OPC_CheckChild1Type, MVT::i32,
/*62901*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*62903*/         OPC_CheckPredicate, 52, // Predicate_load
/*62905*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*62907*/         OPC_CheckType, MVT::i32,
/*62909*/         OPC_MoveParent,
/*62910*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->62950
/*62913*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*62915*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*62918*/           OPC_EmitMergeInputChains1_0,
/*62919*/           OPC_EmitInteger, MVT::i32, 14, 
/*62922*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62925*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62935*/           OPC_EmitInteger, MVT::i32, 14, 
/*62938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62941*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*62950*/         /*SwitchType*/ 37, MVT::f32,// ->62989
/*62952*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*62954*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*62957*/           OPC_EmitMergeInputChains1_0,
/*62958*/           OPC_EmitInteger, MVT::i32, 14, 
/*62961*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62964*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62974*/           OPC_EmitInteger, MVT::i32, 14, 
/*62977*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62980*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*62989*/         0, // EndSwitchType
/*62990*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63080
/*62993*/         OPC_RecordChild0, // #0 = $src
/*62994*/         OPC_Scope, 41, /*->63037*/ // 2 children in Scope
/*62996*/           OPC_CheckChild0Type, MVT::v2i32,
/*62998*/           OPC_RecordChild1, // #1 = $lane
/*62999*/           OPC_MoveChild1,
/*63000*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63003*/           OPC_MoveParent,
/*63004*/           OPC_MoveParent,
/*63005*/           OPC_CheckType, MVT::f64,
/*63007*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63009*/           OPC_EmitConvertToTarget, 1,
/*63011*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63014*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63022*/           OPC_EmitInteger, MVT::i32, 14, 
/*63025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63028*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63037*/         /*Scope*/ 41, /*->63079*/
/*63038*/           OPC_CheckChild0Type, MVT::v4i32,
/*63040*/           OPC_RecordChild1, // #1 = $lane
/*63041*/           OPC_MoveChild1,
/*63042*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63045*/           OPC_MoveParent,
/*63046*/           OPC_MoveParent,
/*63047*/           OPC_CheckType, MVT::f64,
/*63049*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63051*/           OPC_EmitConvertToTarget, 1,
/*63053*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63056*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63064*/           OPC_EmitInteger, MVT::i32, 14, 
/*63067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63070*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63079*/         0, /*End of Scope*/
/*63080*/       0, // EndSwitchOpcode
/*63081*/     /*Scope*/ 89|128,1/*217*/, /*->63300*/
/*63083*/       OPC_RecordChild0, // #0 = $a
/*63084*/       OPC_Scope, 125, /*->63211*/ // 5 children in Scope
/*63086*/         OPC_CheckChild0Type, MVT::i32,
/*63088*/         OPC_SwitchType /*2 cases */, 28, MVT::f64,// ->63119
/*63091*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63093*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63096*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63104*/           OPC_EmitInteger, MVT::i32, 14, 
/*63107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63110*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (sint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VSITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63119*/         /*SwitchType*/ 89, MVT::f32,// ->63210
/*63121*/           OPC_Scope, 28, /*->63151*/ // 2 children in Scope
/*63123*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63125*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63128*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63136*/             OPC_EmitInteger, MVT::i32, 14, 
/*63139*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63142*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0,
                          MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VSITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63151*/           /*Scope*/ 57, /*->63209*/
/*63152*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63154*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63160*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63163*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63171*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63174*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*63183*/             OPC_EmitInteger, MVT::i32, 14, 
/*63186*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63189*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTs2fd), 0,
                          MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63198*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63201*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTs2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*63209*/           0, /*End of Scope*/
/*63210*/         0, // EndSwitchType
/*63211*/       /*Scope*/ 21, /*->63233*/
/*63212*/         OPC_CheckChild0Type, MVT::v2i32,
/*63214*/         OPC_CheckType, MVT::v2f32,
/*63216*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63218*/         OPC_EmitInteger, MVT::i32, 14, 
/*63221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63224*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*63233*/       /*Scope*/ 21, /*->63255*/
/*63234*/         OPC_CheckChild0Type, MVT::v4i32,
/*63236*/         OPC_CheckType, MVT::v4f32,
/*63238*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63240*/         OPC_EmitInteger, MVT::i32, 14, 
/*63243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63246*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*63255*/       /*Scope*/ 21, /*->63277*/
/*63256*/         OPC_CheckChild0Type, MVT::v4i16,
/*63258*/         OPC_CheckType, MVT::v4f16,
/*63260*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63262*/         OPC_EmitInteger, MVT::i32, 14, 
/*63265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63268*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hd:v4f16 DPR:v4i16:$Vm)
/*63277*/       /*Scope*/ 21, /*->63299*/
/*63278*/         OPC_CheckChild0Type, MVT::v8i16,
/*63280*/         OPC_CheckType, MVT::v8f16,
/*63282*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63284*/         OPC_EmitInteger, MVT::i32, 14, 
/*63287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63290*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hq:v8f16 QPR:v8i16:$Vm)
/*63299*/       0, /*End of Scope*/
/*63300*/     0, /*End of Scope*/
/*63301*/   /*SwitchOpcode*/ 29|128,3/*413*/, TARGET_VAL(ISD::UINT_TO_FP),// ->63718
/*63305*/     OPC_Scope, 62|128,1/*190*/, /*->63498*/ // 2 children in Scope
/*63308*/       OPC_MoveChild0,
/*63309*/       OPC_SwitchOpcode /*2 cases */, 94, TARGET_VAL(ISD::LOAD),// ->63407
/*63313*/         OPC_RecordMemRef,
/*63314*/         OPC_RecordNode, // #0 = 'ld' chained node
/*63315*/         OPC_RecordChild1, // #1 = $a
/*63316*/         OPC_CheckChild1Type, MVT::i32,
/*63318*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*63320*/         OPC_CheckPredicate, 52, // Predicate_load
/*63322*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*63324*/         OPC_CheckType, MVT::i32,
/*63326*/         OPC_MoveParent,
/*63327*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->63367
/*63330*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63332*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63335*/           OPC_EmitMergeInputChains1_0,
/*63336*/           OPC_EmitInteger, MVT::i32, 14, 
/*63339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63342*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63352*/           OPC_EmitInteger, MVT::i32, 14, 
/*63355*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63358*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*63367*/         /*SwitchType*/ 37, MVT::f32,// ->63406
/*63369*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63371*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63374*/           OPC_EmitMergeInputChains1_0,
/*63375*/           OPC_EmitInteger, MVT::i32, 14, 
/*63378*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63381*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63391*/           OPC_EmitInteger, MVT::i32, 14, 
/*63394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63397*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*63406*/         0, // EndSwitchType
/*63407*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63497
/*63410*/         OPC_RecordChild0, // #0 = $src
/*63411*/         OPC_Scope, 41, /*->63454*/ // 2 children in Scope
/*63413*/           OPC_CheckChild0Type, MVT::v2i32,
/*63415*/           OPC_RecordChild1, // #1 = $lane
/*63416*/           OPC_MoveChild1,
/*63417*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63420*/           OPC_MoveParent,
/*63421*/           OPC_MoveParent,
/*63422*/           OPC_CheckType, MVT::f64,
/*63424*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63426*/           OPC_EmitConvertToTarget, 1,
/*63428*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63431*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63439*/           OPC_EmitInteger, MVT::i32, 14, 
/*63442*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63445*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63454*/         /*Scope*/ 41, /*->63496*/
/*63455*/           OPC_CheckChild0Type, MVT::v4i32,
/*63457*/           OPC_RecordChild1, // #1 = $lane
/*63458*/           OPC_MoveChild1,
/*63459*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63462*/           OPC_MoveParent,
/*63463*/           OPC_MoveParent,
/*63464*/           OPC_CheckType, MVT::f64,
/*63466*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63468*/           OPC_EmitConvertToTarget, 1,
/*63470*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63473*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63481*/           OPC_EmitInteger, MVT::i32, 14, 
/*63484*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63487*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63496*/         0, /*End of Scope*/
/*63497*/       0, // EndSwitchOpcode
/*63498*/     /*Scope*/ 89|128,1/*217*/, /*->63717*/
/*63500*/       OPC_RecordChild0, // #0 = $a
/*63501*/       OPC_Scope, 125, /*->63628*/ // 5 children in Scope
/*63503*/         OPC_CheckChild0Type, MVT::i32,
/*63505*/         OPC_SwitchType /*2 cases */, 28, MVT::f64,// ->63536
/*63508*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63510*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63513*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63521*/           OPC_EmitInteger, MVT::i32, 14, 
/*63524*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63527*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (uint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VUITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63536*/         /*SwitchType*/ 89, MVT::f32,// ->63627
/*63538*/           OPC_Scope, 28, /*->63568*/ // 2 children in Scope
/*63540*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63542*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63545*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63553*/             OPC_EmitInteger, MVT::i32, 14, 
/*63556*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63559*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0,
                          MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VUITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63568*/           /*Scope*/ 57, /*->63626*/
/*63569*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63571*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63577*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63580*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63588*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63591*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*63600*/             OPC_EmitInteger, MVT::i32, 14, 
/*63603*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63606*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTu2fd), 0,
                          MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63615*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63618*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTu2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*63626*/           0, /*End of Scope*/
/*63627*/         0, // EndSwitchType
/*63628*/       /*Scope*/ 21, /*->63650*/
/*63629*/         OPC_CheckChild0Type, MVT::v2i32,
/*63631*/         OPC_CheckType, MVT::v2f32,
/*63633*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63635*/         OPC_EmitInteger, MVT::i32, 14, 
/*63638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63641*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*63650*/       /*Scope*/ 21, /*->63672*/
/*63651*/         OPC_CheckChild0Type, MVT::v4i32,
/*63653*/         OPC_CheckType, MVT::v4f32,
/*63655*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63657*/         OPC_EmitInteger, MVT::i32, 14, 
/*63660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63663*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*63672*/       /*Scope*/ 21, /*->63694*/
/*63673*/         OPC_CheckChild0Type, MVT::v4i16,
/*63675*/         OPC_CheckType, MVT::v4f16,
/*63677*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63679*/         OPC_EmitInteger, MVT::i32, 14, 
/*63682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63685*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hd:v4f16 DPR:v4i16:$Vm)
/*63694*/       /*Scope*/ 21, /*->63716*/
/*63695*/         OPC_CheckChild0Type, MVT::v8i16,
/*63697*/         OPC_CheckType, MVT::v8f16,
/*63699*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63701*/         OPC_EmitInteger, MVT::i32, 14, 
/*63704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63707*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hq:v8f16 QPR:v8i16:$Vm)
/*63716*/       0, /*End of Scope*/
/*63717*/     0, /*End of Scope*/
/*63718*/   /*SwitchOpcode*/ 44|128,20/*2604*/, TARGET_VAL(ISD::FADD),// ->66326
/*63722*/     OPC_Scope, 107, /*->63831*/ // 22 children in Scope
/*63724*/       OPC_MoveChild0,
/*63725*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63728*/       OPC_MoveChild0,
/*63729*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63732*/       OPC_RecordChild0, // #0 = $Dn
/*63733*/       OPC_RecordChild1, // #1 = $Dm
/*63734*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63736*/       OPC_MoveParent,
/*63737*/       OPC_MoveParent,
/*63738*/       OPC_RecordChild1, // #2 = $Ddin
/*63739*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63741*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->63786
/*63744*/         OPC_Scope, 19, /*->63765*/ // 2 children in Scope
/*63746*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63748*/           OPC_EmitInteger, MVT::i32, 14, 
/*63751*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63754*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63765*/         /*Scope*/ 19, /*->63785*/
/*63766*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63768*/           OPC_EmitInteger, MVT::i32, 14, 
/*63771*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63774*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63785*/         0, /*End of Scope*/
/*63786*/       /*SwitchType*/ 42, MVT::f32,// ->63830
/*63788*/         OPC_Scope, 19, /*->63809*/ // 2 children in Scope
/*63790*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63792*/           OPC_EmitInteger, MVT::i32, 14, 
/*63795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63798*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63809*/         /*Scope*/ 19, /*->63829*/
/*63810*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63812*/           OPC_EmitInteger, MVT::i32, 14, 
/*63815*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63818*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63829*/         0, /*End of Scope*/
/*63830*/       0, // EndSwitchType
/*63831*/     /*Scope*/ 107, /*->63939*/
/*63832*/       OPC_RecordChild0, // #0 = $Ddin
/*63833*/       OPC_MoveChild1,
/*63834*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63837*/       OPC_MoveChild0,
/*63838*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63841*/       OPC_RecordChild0, // #1 = $Dn
/*63842*/       OPC_RecordChild1, // #2 = $Dm
/*63843*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63845*/       OPC_MoveParent,
/*63846*/       OPC_MoveParent,
/*63847*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63849*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->63894
/*63852*/         OPC_Scope, 19, /*->63873*/ // 2 children in Scope
/*63854*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63856*/           OPC_EmitInteger, MVT::i32, 14, 
/*63859*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63862*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63873*/         /*Scope*/ 19, /*->63893*/
/*63874*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63876*/           OPC_EmitInteger, MVT::i32, 14, 
/*63879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63882*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63893*/         0, /*End of Scope*/
/*63894*/       /*SwitchType*/ 42, MVT::f32,// ->63938
/*63896*/         OPC_Scope, 19, /*->63917*/ // 2 children in Scope
/*63898*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63900*/           OPC_EmitInteger, MVT::i32, 14, 
/*63903*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63906*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63917*/         /*Scope*/ 19, /*->63937*/
/*63918*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63920*/           OPC_EmitInteger, MVT::i32, 14, 
/*63923*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63926*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63937*/         0, /*End of Scope*/
/*63938*/       0, // EndSwitchType
/*63939*/     /*Scope*/ 56, /*->63996*/
/*63940*/       OPC_MoveChild0,
/*63941*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63944*/       OPC_RecordChild0, // #0 = $Dn
/*63945*/       OPC_RecordChild1, // #1 = $Dm
/*63946*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63948*/       OPC_MoveParent,
/*63949*/       OPC_RecordChild1, // #2 = $Ddin
/*63950*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63952*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->63974
/*63955*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63957*/         OPC_EmitInteger, MVT::i32, 14, 
/*63960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63963*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63974*/       /*SwitchType*/ 19, MVT::f32,// ->63995
/*63976*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63978*/         OPC_EmitInteger, MVT::i32, 14, 
/*63981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63984*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63995*/       0, // EndSwitchType
/*63996*/     /*Scope*/ 56, /*->64053*/
/*63997*/       OPC_RecordChild0, // #0 = $dstin
/*63998*/       OPC_MoveChild1,
/*63999*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64002*/       OPC_RecordChild0, // #1 = $a
/*64003*/       OPC_RecordChild1, // #2 = $b
/*64004*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64006*/       OPC_MoveParent,
/*64007*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64009*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64031
/*64012*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64014*/         OPC_EmitInteger, MVT::i32, 14, 
/*64017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64020*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64031*/       /*SwitchType*/ 19, MVT::f32,// ->64052
/*64033*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64035*/         OPC_EmitInteger, MVT::i32, 14, 
/*64038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64041*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64052*/       0, // EndSwitchType
/*64053*/     /*Scope*/ 56, /*->64110*/
/*64054*/       OPC_MoveChild0,
/*64055*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64058*/       OPC_RecordChild0, // #0 = $Dn
/*64059*/       OPC_RecordChild1, // #1 = $Dm
/*64060*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64062*/       OPC_MoveParent,
/*64063*/       OPC_RecordChild1, // #2 = $Ddin
/*64064*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64066*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64088
/*64069*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64071*/         OPC_EmitInteger, MVT::i32, 14, 
/*64074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64077*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64088*/       /*SwitchType*/ 19, MVT::f32,// ->64109
/*64090*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64092*/         OPC_EmitInteger, MVT::i32, 14, 
/*64095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64098*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64109*/       0, // EndSwitchType
/*64110*/     /*Scope*/ 70|128,2/*326*/, /*->64438*/
/*64112*/       OPC_RecordChild0, // #0 = $dstin
/*64113*/       OPC_MoveChild1,
/*64114*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64117*/       OPC_RecordChild0, // #1 = $a
/*64118*/       OPC_RecordChild1, // #2 = $b
/*64119*/       OPC_Scope, 49, /*->64170*/ // 2 children in Scope
/*64121*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64123*/         OPC_MoveParent,
/*64124*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64126*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64148
/*64129*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64131*/           OPC_EmitInteger, MVT::i32, 14, 
/*64134*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64137*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64148*/         /*SwitchType*/ 19, MVT::f32,// ->64169
/*64150*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64152*/           OPC_EmitInteger, MVT::i32, 14, 
/*64155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64158*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64169*/         0, // EndSwitchType
/*64170*/       /*Scope*/ 9|128,2/*265*/, /*->64437*/
/*64172*/         OPC_MoveParent,
/*64173*/         OPC_CheckType, MVT::f32,
/*64175*/         OPC_Scope, 0|128,1/*128*/, /*->64306*/ // 2 children in Scope
/*64178*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64180*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64186*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64189*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64197*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64200*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64209*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64215*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64218*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64226*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64229*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64238*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64244*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64247*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64255*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64258*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64267*/           OPC_EmitInteger, MVT::i32, 14, 
/*64270*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64273*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64284*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64287*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64295*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64298*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64306*/         /*Scope*/ 0|128,1/*128*/, /*->64436*/
/*64308*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64310*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64316*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64319*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64327*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64330*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64339*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64345*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64348*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64356*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64359*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64368*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64374*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64377*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64385*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64388*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64397*/           OPC_EmitInteger, MVT::i32, 14, 
/*64400*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64403*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64414*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64417*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64425*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64428*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64436*/         0, /*End of Scope*/
/*64437*/       0, /*End of Scope*/
/*64438*/     /*Scope*/ 16|128,2/*272*/, /*->64712*/
/*64440*/       OPC_MoveChild0,
/*64441*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64444*/       OPC_RecordChild0, // #0 = $a
/*64445*/       OPC_RecordChild1, // #1 = $b
/*64446*/       OPC_MoveParent,
/*64447*/       OPC_RecordChild1, // #2 = $acc
/*64448*/       OPC_CheckType, MVT::f32,
/*64450*/       OPC_Scope, 0|128,1/*128*/, /*->64581*/ // 2 children in Scope
/*64453*/         OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64455*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64461*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64464*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64472*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64475*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*64484*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64490*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64493*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64501*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64504*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*64513*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64519*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64522*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64530*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64533*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*64542*/         OPC_EmitInteger, MVT::i32, 14, 
/*64545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64548*/         OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64559*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64562*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64570*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64573*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64581*/       /*Scope*/ 0|128,1/*128*/, /*->64711*/
/*64583*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64585*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64591*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64594*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64602*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64605*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*64614*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64620*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64623*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64631*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64634*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*64643*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64649*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64652*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64660*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64663*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*64672*/         OPC_EmitInteger, MVT::i32, 14, 
/*64675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64678*/         OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64689*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64692*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64700*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64703*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64711*/       0, /*End of Scope*/
/*64712*/     /*Scope*/ 17|128,2/*273*/, /*->64987*/
/*64714*/       OPC_RecordChild0, // #0 = $Dn
/*64715*/       OPC_Scope, 17|128,1/*145*/, /*->64863*/ // 2 children in Scope
/*64718*/         OPC_RecordChild1, // #1 = $Dm
/*64719*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->64740
/*64722*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*64724*/           OPC_EmitInteger, MVT::i32, 14, 
/*64727*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64730*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*64740*/         /*SwitchType*/ 120, MVT::f32,// ->64862
/*64742*/           OPC_Scope, 18, /*->64762*/ // 2 children in Scope
/*64744*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*64746*/             OPC_EmitInteger, MVT::i32, 14, 
/*64749*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64752*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*64762*/           /*Scope*/ 98, /*->64861*/
/*64763*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64765*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*64771*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64774*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*64782*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64785*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*64794*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*64800*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64803*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*64811*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64814*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*64823*/             OPC_EmitInteger, MVT::i32, 14, 
/*64826*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64829*/             OPC_EmitNode1, TARGET_VAL(ARM::VADDfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*64839*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64842*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*64850*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64853*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64861*/           0, /*End of Scope*/
/*64862*/         0, // EndSwitchType
/*64863*/       /*Scope*/ 122, /*->64986*/
/*64864*/         OPC_MoveChild1,
/*64865*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64868*/         OPC_Scope, 70, /*->64940*/ // 2 children in Scope
/*64870*/           OPC_RecordChild0, // #1 = $Vn
/*64871*/           OPC_MoveChild1,
/*64872*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64875*/           OPC_RecordChild0, // #2 = $Vm
/*64876*/           OPC_CheckChild0Type, MVT::v2f32,
/*64878*/           OPC_RecordChild1, // #3 = $lane
/*64879*/           OPC_MoveChild1,
/*64880*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64883*/           OPC_MoveParent,
/*64884*/           OPC_MoveParent,
/*64885*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64887*/           OPC_MoveParent,
/*64888*/           OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64890*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->64915
/*64893*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64895*/             OPC_EmitConvertToTarget, 3,
/*64897*/             OPC_EmitInteger, MVT::i32, 14, 
/*64900*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64903*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64915*/           /*SwitchType*/ 22, MVT::v4f32,// ->64939
/*64917*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64919*/             OPC_EmitConvertToTarget, 3,
/*64921*/             OPC_EmitInteger, MVT::i32, 14, 
/*64924*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64927*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64939*/           0, // EndSwitchType
/*64940*/         /*Scope*/ 44, /*->64985*/
/*64941*/           OPC_MoveChild0,
/*64942*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64945*/           OPC_RecordChild0, // #1 = $Vm
/*64946*/           OPC_CheckChild0Type, MVT::v2f32,
/*64948*/           OPC_RecordChild1, // #2 = $lane
/*64949*/           OPC_MoveChild1,
/*64950*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64953*/           OPC_MoveParent,
/*64954*/           OPC_MoveParent,
/*64955*/           OPC_RecordChild1, // #3 = $Vn
/*64956*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64958*/           OPC_MoveParent,
/*64959*/           OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64961*/           OPC_CheckType, MVT::v2f32,
/*64963*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64965*/           OPC_EmitConvertToTarget, 2,
/*64967*/           OPC_EmitInteger, MVT::i32, 14, 
/*64970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64973*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                        MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64985*/         0, /*End of Scope*/
/*64986*/       0, /*End of Scope*/
/*64987*/     /*Scope*/ 98, /*->65086*/
/*64988*/       OPC_MoveChild0,
/*64989*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64992*/       OPC_Scope, 45, /*->65039*/ // 2 children in Scope
/*64994*/         OPC_RecordChild0, // #0 = $Vn
/*64995*/         OPC_MoveChild1,
/*64996*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64999*/         OPC_RecordChild0, // #1 = $Vm
/*65000*/         OPC_CheckChild0Type, MVT::v2f32,
/*65002*/         OPC_RecordChild1, // #2 = $lane
/*65003*/         OPC_MoveChild1,
/*65004*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65007*/         OPC_MoveParent,
/*65008*/         OPC_MoveParent,
/*65009*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65011*/         OPC_MoveParent,
/*65012*/         OPC_RecordChild1, // #3 = $src1
/*65013*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65015*/         OPC_CheckType, MVT::v2f32,
/*65017*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65019*/         OPC_EmitConvertToTarget, 2,
/*65021*/         OPC_EmitInteger, MVT::i32, 14, 
/*65024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65027*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65039*/       /*Scope*/ 45, /*->65085*/
/*65040*/         OPC_MoveChild0,
/*65041*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65044*/         OPC_RecordChild0, // #0 = $Vm
/*65045*/         OPC_CheckChild0Type, MVT::v2f32,
/*65047*/         OPC_RecordChild1, // #1 = $lane
/*65048*/         OPC_MoveChild1,
/*65049*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65052*/         OPC_MoveParent,
/*65053*/         OPC_MoveParent,
/*65054*/         OPC_RecordChild1, // #2 = $Vn
/*65055*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65057*/         OPC_MoveParent,
/*65058*/         OPC_RecordChild1, // #3 = $src1
/*65059*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65061*/         OPC_CheckType, MVT::v2f32,
/*65063*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65065*/         OPC_EmitConvertToTarget, 1,
/*65067*/         OPC_EmitInteger, MVT::i32, 14, 
/*65070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65073*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65085*/       0, /*End of Scope*/
/*65086*/     /*Scope*/ 49, /*->65136*/
/*65087*/       OPC_RecordChild0, // #0 = $src1
/*65088*/       OPC_MoveChild1,
/*65089*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65092*/       OPC_MoveChild0,
/*65093*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65096*/       OPC_RecordChild0, // #1 = $Vm
/*65097*/       OPC_CheckChild0Type, MVT::v2f32,
/*65099*/       OPC_RecordChild1, // #2 = $lane
/*65100*/       OPC_MoveChild1,
/*65101*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65104*/       OPC_MoveParent,
/*65105*/       OPC_MoveParent,
/*65106*/       OPC_RecordChild1, // #3 = $Vn
/*65107*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65109*/       OPC_MoveParent,
/*65110*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65112*/       OPC_CheckType, MVT::v4f32,
/*65114*/       OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65116*/       OPC_EmitConvertToTarget, 2,
/*65118*/       OPC_EmitInteger, MVT::i32, 14, 
/*65121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65124*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                    MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65136*/     /*Scope*/ 98, /*->65235*/
/*65137*/       OPC_MoveChild0,
/*65138*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65141*/       OPC_Scope, 45, /*->65188*/ // 2 children in Scope
/*65143*/         OPC_RecordChild0, // #0 = $Vn
/*65144*/         OPC_MoveChild1,
/*65145*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65148*/         OPC_RecordChild0, // #1 = $Vm
/*65149*/         OPC_CheckChild0Type, MVT::v2f32,
/*65151*/         OPC_RecordChild1, // #2 = $lane
/*65152*/         OPC_MoveChild1,
/*65153*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65156*/         OPC_MoveParent,
/*65157*/         OPC_MoveParent,
/*65158*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65160*/         OPC_MoveParent,
/*65161*/         OPC_RecordChild1, // #3 = $src1
/*65162*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65164*/         OPC_CheckType, MVT::v4f32,
/*65166*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65168*/         OPC_EmitConvertToTarget, 2,
/*65170*/         OPC_EmitInteger, MVT::i32, 14, 
/*65173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65176*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65188*/       /*Scope*/ 45, /*->65234*/
/*65189*/         OPC_MoveChild0,
/*65190*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65193*/         OPC_RecordChild0, // #0 = $Vm
/*65194*/         OPC_CheckChild0Type, MVT::v2f32,
/*65196*/         OPC_RecordChild1, // #1 = $lane
/*65197*/         OPC_MoveChild1,
/*65198*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65201*/         OPC_MoveParent,
/*65202*/         OPC_MoveParent,
/*65203*/         OPC_RecordChild1, // #2 = $Vn
/*65204*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65206*/         OPC_MoveParent,
/*65207*/         OPC_RecordChild1, // #3 = $src1
/*65208*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65210*/         OPC_CheckType, MVT::v4f32,
/*65212*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65214*/         OPC_EmitConvertToTarget, 1,
/*65216*/         OPC_EmitInteger, MVT::i32, 14, 
/*65219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65222*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65234*/       0, /*End of Scope*/
/*65235*/     /*Scope*/ 1|128,1/*129*/, /*->65366*/
/*65237*/       OPC_RecordChild0, // #0 = $src1
/*65238*/       OPC_MoveChild1,
/*65239*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65242*/       OPC_Scope, 60, /*->65304*/ // 2 children in Scope
/*65244*/         OPC_RecordChild0, // #1 = $src2
/*65245*/         OPC_MoveChild1,
/*65246*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65249*/         OPC_RecordChild0, // #2 = $src3
/*65250*/         OPC_CheckChild0Type, MVT::v4f32,
/*65252*/         OPC_RecordChild1, // #3 = $lane
/*65253*/         OPC_MoveChild1,
/*65254*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65257*/         OPC_MoveParent,
/*65258*/         OPC_MoveParent,
/*65259*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65261*/         OPC_MoveParent,
/*65262*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65264*/         OPC_CheckType, MVT::v4f32,
/*65266*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65268*/         OPC_EmitConvertToTarget, 3,
/*65270*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65273*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*65281*/         OPC_EmitConvertToTarget, 3,
/*65283*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*65286*/         OPC_EmitInteger, MVT::i32, 14, 
/*65289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65292*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65304*/       /*Scope*/ 60, /*->65365*/
/*65305*/         OPC_MoveChild0,
/*65306*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65309*/         OPC_RecordChild0, // #1 = $src3
/*65310*/         OPC_CheckChild0Type, MVT::v4f32,
/*65312*/         OPC_RecordChild1, // #2 = $lane
/*65313*/         OPC_MoveChild1,
/*65314*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65317*/         OPC_MoveParent,
/*65318*/         OPC_MoveParent,
/*65319*/         OPC_RecordChild1, // #3 = $src2
/*65320*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65322*/         OPC_MoveParent,
/*65323*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65325*/         OPC_CheckType, MVT::v4f32,
/*65327*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65329*/         OPC_EmitConvertToTarget, 2,
/*65331*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65334*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65342*/         OPC_EmitConvertToTarget, 2,
/*65344*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*65347*/         OPC_EmitInteger, MVT::i32, 14, 
/*65350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65353*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65365*/       0, /*End of Scope*/
/*65366*/     /*Scope*/ 2|128,1/*130*/, /*->65498*/
/*65368*/       OPC_MoveChild0,
/*65369*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65372*/       OPC_Scope, 61, /*->65435*/ // 2 children in Scope
/*65374*/         OPC_RecordChild0, // #0 = $src2
/*65375*/         OPC_MoveChild1,
/*65376*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65379*/         OPC_RecordChild0, // #1 = $src3
/*65380*/         OPC_CheckChild0Type, MVT::v4f32,
/*65382*/         OPC_RecordChild1, // #2 = $lane
/*65383*/         OPC_MoveChild1,
/*65384*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65387*/         OPC_MoveParent,
/*65388*/         OPC_MoveParent,
/*65389*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65391*/         OPC_MoveParent,
/*65392*/         OPC_RecordChild1, // #3 = $src1
/*65393*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65395*/         OPC_CheckType, MVT::v4f32,
/*65397*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65399*/         OPC_EmitConvertToTarget, 2,
/*65401*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65404*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65412*/         OPC_EmitConvertToTarget, 2,
/*65414*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*65417*/         OPC_EmitInteger, MVT::i32, 14, 
/*65420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65423*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65435*/       /*Scope*/ 61, /*->65497*/
/*65436*/         OPC_MoveChild0,
/*65437*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65440*/         OPC_RecordChild0, // #0 = $src3
/*65441*/         OPC_CheckChild0Type, MVT::v4f32,
/*65443*/         OPC_RecordChild1, // #1 = $lane
/*65444*/         OPC_MoveChild1,
/*65445*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65448*/         OPC_MoveParent,
/*65449*/         OPC_MoveParent,
/*65450*/         OPC_RecordChild1, // #2 = $src2
/*65451*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65453*/         OPC_MoveParent,
/*65454*/         OPC_RecordChild1, // #3 = $src1
/*65455*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65457*/         OPC_CheckType, MVT::v4f32,
/*65459*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65461*/         OPC_EmitConvertToTarget, 1,
/*65463*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65466*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*65474*/         OPC_EmitConvertToTarget, 1,
/*65476*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*65479*/         OPC_EmitInteger, MVT::i32, 14, 
/*65482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65485*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65497*/       0, /*End of Scope*/
/*65498*/     /*Scope*/ 115, /*->65614*/
/*65499*/       OPC_RecordChild0, // #0 = $src1
/*65500*/       OPC_MoveChild1,
/*65501*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65504*/       OPC_Scope, 66, /*->65572*/ // 2 children in Scope
/*65506*/         OPC_RecordChild0, // #1 = $Vn
/*65507*/         OPC_MoveChild1,
/*65508*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65511*/         OPC_RecordChild0, // #2 = $Vm
/*65512*/         OPC_CheckChild0Type, MVT::v4f16,
/*65514*/         OPC_RecordChild1, // #3 = $lane
/*65515*/         OPC_MoveChild1,
/*65516*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65519*/         OPC_MoveParent,
/*65520*/         OPC_MoveParent,
/*65521*/         OPC_MoveParent,
/*65522*/         OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->65547
/*65525*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65527*/           OPC_EmitConvertToTarget, 3,
/*65529*/           OPC_EmitInteger, MVT::i32, 14, 
/*65532*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65535*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                        MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65547*/         /*SwitchType*/ 22, MVT::v8f16,// ->65571
/*65549*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65551*/           OPC_EmitConvertToTarget, 3,
/*65553*/           OPC_EmitInteger, MVT::i32, 14, 
/*65556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65559*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                        MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65571*/         0, // EndSwitchType
/*65572*/       /*Scope*/ 40, /*->65613*/
/*65573*/         OPC_MoveChild0,
/*65574*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65577*/         OPC_RecordChild0, // #1 = $Vm
/*65578*/         OPC_CheckChild0Type, MVT::v4f16,
/*65580*/         OPC_RecordChild1, // #2 = $lane
/*65581*/         OPC_MoveChild1,
/*65582*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65585*/         OPC_MoveParent,
/*65586*/         OPC_MoveParent,
/*65587*/         OPC_RecordChild1, // #3 = $Vn
/*65588*/         OPC_MoveParent,
/*65589*/         OPC_CheckType, MVT::v4f16,
/*65591*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65593*/         OPC_EmitConvertToTarget, 2,
/*65595*/         OPC_EmitInteger, MVT::i32, 14, 
/*65598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65601*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65613*/       0, /*End of Scope*/
/*65614*/     /*Scope*/ 90, /*->65705*/
/*65615*/       OPC_MoveChild0,
/*65616*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65619*/       OPC_Scope, 41, /*->65662*/ // 2 children in Scope
/*65621*/         OPC_RecordChild0, // #0 = $Vn
/*65622*/         OPC_MoveChild1,
/*65623*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65626*/         OPC_RecordChild0, // #1 = $Vm
/*65627*/         OPC_CheckChild0Type, MVT::v4f16,
/*65629*/         OPC_RecordChild1, // #2 = $lane
/*65630*/         OPC_MoveChild1,
/*65631*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65634*/         OPC_MoveParent,
/*65635*/         OPC_MoveParent,
/*65636*/         OPC_MoveParent,
/*65637*/         OPC_RecordChild1, // #3 = $src1
/*65638*/         OPC_CheckType, MVT::v4f16,
/*65640*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65642*/         OPC_EmitConvertToTarget, 2,
/*65644*/         OPC_EmitInteger, MVT::i32, 14, 
/*65647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65650*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65662*/       /*Scope*/ 41, /*->65704*/
/*65663*/         OPC_MoveChild0,
/*65664*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65667*/         OPC_RecordChild0, // #0 = $Vm
/*65668*/         OPC_CheckChild0Type, MVT::v4f16,
/*65670*/         OPC_RecordChild1, // #1 = $lane
/*65671*/         OPC_MoveChild1,
/*65672*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65675*/         OPC_MoveParent,
/*65676*/         OPC_MoveParent,
/*65677*/         OPC_RecordChild1, // #2 = $Vn
/*65678*/         OPC_MoveParent,
/*65679*/         OPC_RecordChild1, // #3 = $src1
/*65680*/         OPC_CheckType, MVT::v4f16,
/*65682*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65684*/         OPC_EmitConvertToTarget, 1,
/*65686*/         OPC_EmitInteger, MVT::i32, 14, 
/*65689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65692*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65704*/       0, /*End of Scope*/
/*65705*/     /*Scope*/ 45, /*->65751*/
/*65706*/       OPC_RecordChild0, // #0 = $src1
/*65707*/       OPC_MoveChild1,
/*65708*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65711*/       OPC_MoveChild0,
/*65712*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65715*/       OPC_RecordChild0, // #1 = $Vm
/*65716*/       OPC_CheckChild0Type, MVT::v4f16,
/*65718*/       OPC_RecordChild1, // #2 = $lane
/*65719*/       OPC_MoveChild1,
/*65720*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65723*/       OPC_MoveParent,
/*65724*/       OPC_MoveParent,
/*65725*/       OPC_RecordChild1, // #3 = $Vn
/*65726*/       OPC_MoveParent,
/*65727*/       OPC_CheckType, MVT::v8f16,
/*65729*/       OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65731*/       OPC_EmitConvertToTarget, 2,
/*65733*/       OPC_EmitInteger, MVT::i32, 14, 
/*65736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65739*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                    MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65751*/     /*Scope*/ 90, /*->65842*/
/*65752*/       OPC_MoveChild0,
/*65753*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65756*/       OPC_Scope, 41, /*->65799*/ // 2 children in Scope
/*65758*/         OPC_RecordChild0, // #0 = $Vn
/*65759*/         OPC_MoveChild1,
/*65760*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65763*/         OPC_RecordChild0, // #1 = $Vm
/*65764*/         OPC_CheckChild0Type, MVT::v4f16,
/*65766*/         OPC_RecordChild1, // #2 = $lane
/*65767*/         OPC_MoveChild1,
/*65768*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65771*/         OPC_MoveParent,
/*65772*/         OPC_MoveParent,
/*65773*/         OPC_MoveParent,
/*65774*/         OPC_RecordChild1, // #3 = $src1
/*65775*/         OPC_CheckType, MVT::v8f16,
/*65777*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65779*/         OPC_EmitConvertToTarget, 2,
/*65781*/         OPC_EmitInteger, MVT::i32, 14, 
/*65784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65787*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65799*/       /*Scope*/ 41, /*->65841*/
/*65800*/         OPC_MoveChild0,
/*65801*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65804*/         OPC_RecordChild0, // #0 = $Vm
/*65805*/         OPC_CheckChild0Type, MVT::v4f16,
/*65807*/         OPC_RecordChild1, // #1 = $lane
/*65808*/         OPC_MoveChild1,
/*65809*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65812*/         OPC_MoveParent,
/*65813*/         OPC_MoveParent,
/*65814*/         OPC_RecordChild1, // #2 = $Vn
/*65815*/         OPC_MoveParent,
/*65816*/         OPC_RecordChild1, // #3 = $src1
/*65817*/         OPC_CheckType, MVT::v8f16,
/*65819*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65821*/         OPC_EmitConvertToTarget, 1,
/*65823*/         OPC_EmitInteger, MVT::i32, 14, 
/*65826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65829*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65841*/       0, /*End of Scope*/
/*65842*/     /*Scope*/ 16|128,1/*144*/, /*->65988*/
/*65844*/       OPC_RecordChild0, // #0 = $src1
/*65845*/       OPC_MoveChild1,
/*65846*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65849*/       OPC_RecordChild0, // #1 = $Vn
/*65850*/       OPC_RecordChild1, // #2 = $Vm
/*65851*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65853*/       OPC_MoveParent,
/*65854*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65856*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->65901
/*65859*/         OPC_Scope, 19, /*->65880*/ // 2 children in Scope
/*65861*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65863*/           OPC_EmitInteger, MVT::i32, 14, 
/*65866*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65869*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65880*/         /*Scope*/ 19, /*->65900*/
/*65881*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65883*/           OPC_EmitInteger, MVT::i32, 14, 
/*65886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65889*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65900*/         0, /*End of Scope*/
/*65901*/       /*SwitchType*/ 42, MVT::v4f32,// ->65945
/*65903*/         OPC_Scope, 19, /*->65924*/ // 2 children in Scope
/*65905*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65907*/           OPC_EmitInteger, MVT::i32, 14, 
/*65910*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65913*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65924*/         /*Scope*/ 19, /*->65944*/
/*65925*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65927*/           OPC_EmitInteger, MVT::i32, 14, 
/*65930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65933*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65944*/         0, /*End of Scope*/
/*65945*/       /*SwitchType*/ 19, MVT::v4f16,// ->65966
/*65947*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65949*/         OPC_EmitInteger, MVT::i32, 14, 
/*65952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65955*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*65966*/       /*SwitchType*/ 19, MVT::v8f16,// ->65987
/*65968*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65970*/         OPC_EmitInteger, MVT::i32, 14, 
/*65973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65976*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*65987*/       0, // EndSwitchType
/*65988*/     /*Scope*/ 16|128,1/*144*/, /*->66134*/
/*65990*/       OPC_MoveChild0,
/*65991*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65994*/       OPC_RecordChild0, // #0 = $Vn
/*65995*/       OPC_RecordChild1, // #1 = $Vm
/*65996*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65998*/       OPC_MoveParent,
/*65999*/       OPC_RecordChild1, // #2 = $src1
/*66000*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*66002*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->66047
/*66005*/         OPC_Scope, 19, /*->66026*/ // 2 children in Scope
/*66007*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66009*/           OPC_EmitInteger, MVT::i32, 14, 
/*66012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66015*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66026*/         /*Scope*/ 19, /*->66046*/
/*66027*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66029*/           OPC_EmitInteger, MVT::i32, 14, 
/*66032*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66035*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66046*/         0, /*End of Scope*/
/*66047*/       /*SwitchType*/ 42, MVT::v4f32,// ->66091
/*66049*/         OPC_Scope, 19, /*->66070*/ // 2 children in Scope
/*66051*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66053*/           OPC_EmitInteger, MVT::i32, 14, 
/*66056*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66059*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66070*/         /*Scope*/ 19, /*->66090*/
/*66071*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66073*/           OPC_EmitInteger, MVT::i32, 14, 
/*66076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66079*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66090*/         0, /*End of Scope*/
/*66091*/       /*SwitchType*/ 19, MVT::v4f16,// ->66112
/*66093*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66095*/         OPC_EmitInteger, MVT::i32, 14, 
/*66098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66101*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>, DPR:v4f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66112*/       /*SwitchType*/ 19, MVT::v8f16,// ->66133
/*66114*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66116*/         OPC_EmitInteger, MVT::i32, 14, 
/*66119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66122*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>, QPR:v8f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66133*/       0, // EndSwitchType
/*66134*/     /*Scope*/ 52, /*->66187*/
/*66135*/       OPC_RecordChild0, // #0 = $src1
/*66136*/       OPC_MoveChild1,
/*66137*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66140*/       OPC_RecordChild0, // #1 = $Vn
/*66141*/       OPC_RecordChild1, // #2 = $Vm
/*66142*/       OPC_MoveParent,
/*66143*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->66165
/*66146*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66148*/         OPC_EmitInteger, MVT::i32, 14, 
/*66151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66154*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66165*/       /*SwitchType*/ 19, MVT::v8f16,// ->66186
/*66167*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66169*/         OPC_EmitInteger, MVT::i32, 14, 
/*66172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66175*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66186*/       0, // EndSwitchType
/*66187*/     /*Scope*/ 52, /*->66240*/
/*66188*/       OPC_MoveChild0,
/*66189*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66192*/       OPC_RecordChild0, // #0 = $Vn
/*66193*/       OPC_RecordChild1, // #1 = $Vm
/*66194*/       OPC_MoveParent,
/*66195*/       OPC_RecordChild1, // #2 = $src1
/*66196*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->66218
/*66199*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66201*/         OPC_EmitInteger, MVT::i32, 14, 
/*66204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66207*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm), DPR:v4f16:$src1) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66218*/       /*SwitchType*/ 19, MVT::v8f16,// ->66239
/*66220*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66222*/         OPC_EmitInteger, MVT::i32, 14, 
/*66225*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66228*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm), QPR:v8f16:$src1) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66239*/       0, // EndSwitchType
/*66240*/     /*Scope*/ 84, /*->66325*/
/*66241*/       OPC_RecordChild0, // #0 = $Vn
/*66242*/       OPC_RecordChild1, // #1 = $Vm
/*66243*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->66264
/*66246*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66248*/         OPC_EmitInteger, MVT::i32, 14, 
/*66251*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66254*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66264*/       /*SwitchType*/ 18, MVT::v4f32,// ->66284
/*66266*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66268*/         OPC_EmitInteger, MVT::i32, 14, 
/*66271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66274*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66284*/       /*SwitchType*/ 18, MVT::v4f16,// ->66304
/*66286*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*66288*/         OPC_EmitInteger, MVT::i32, 14, 
/*66291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66294*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VADDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66304*/       /*SwitchType*/ 18, MVT::v8f16,// ->66324
/*66306*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*66308*/         OPC_EmitInteger, MVT::i32, 14, 
/*66311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66314*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VADDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66324*/       0, // EndSwitchType
/*66325*/     0, /*End of Scope*/
/*66326*/   /*SwitchOpcode*/ 39|128,11/*1447*/, TARGET_VAL(ISD::FSUB),// ->67777
/*66330*/     OPC_Scope, 107, /*->66439*/ // 6 children in Scope
/*66332*/       OPC_MoveChild0,
/*66333*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66336*/       OPC_MoveChild0,
/*66337*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66340*/       OPC_RecordChild0, // #0 = $Dn
/*66341*/       OPC_RecordChild1, // #1 = $Dm
/*66342*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66344*/       OPC_MoveParent,
/*66345*/       OPC_MoveParent,
/*66346*/       OPC_RecordChild1, // #2 = $Ddin
/*66347*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66349*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->66394
/*66352*/         OPC_Scope, 19, /*->66373*/ // 2 children in Scope
/*66354*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66356*/           OPC_EmitInteger, MVT::i32, 14, 
/*66359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66362*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66373*/         /*Scope*/ 19, /*->66393*/
/*66374*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66376*/           OPC_EmitInteger, MVT::i32, 14, 
/*66379*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66382*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66393*/         0, /*End of Scope*/
/*66394*/       /*SwitchType*/ 42, MVT::f32,// ->66438
/*66396*/         OPC_Scope, 19, /*->66417*/ // 2 children in Scope
/*66398*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66400*/           OPC_EmitInteger, MVT::i32, 14, 
/*66403*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66406*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66417*/         /*Scope*/ 19, /*->66437*/
/*66418*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66420*/           OPC_EmitInteger, MVT::i32, 14, 
/*66423*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66426*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66437*/         0, /*End of Scope*/
/*66438*/       0, // EndSwitchType
/*66439*/     /*Scope*/ 56, /*->66496*/
/*66440*/       OPC_RecordChild0, // #0 = $dstin
/*66441*/       OPC_MoveChild1,
/*66442*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66445*/       OPC_RecordChild0, // #1 = $a
/*66446*/       OPC_RecordChild1, // #2 = $b
/*66447*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66449*/       OPC_MoveParent,
/*66450*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66452*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66474
/*66455*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66457*/         OPC_EmitInteger, MVT::i32, 14, 
/*66460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66463*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66474*/       /*SwitchType*/ 19, MVT::f32,// ->66495
/*66476*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66478*/         OPC_EmitInteger, MVT::i32, 14, 
/*66481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66484*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66495*/       0, // EndSwitchType
/*66496*/     /*Scope*/ 56, /*->66553*/
/*66497*/       OPC_MoveChild0,
/*66498*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66501*/       OPC_RecordChild0, // #0 = $Dn
/*66502*/       OPC_RecordChild1, // #1 = $Dm
/*66503*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66505*/       OPC_MoveParent,
/*66506*/       OPC_RecordChild1, // #2 = $Ddin
/*66507*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66509*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66531
/*66512*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66514*/         OPC_EmitInteger, MVT::i32, 14, 
/*66517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66520*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66531*/       /*SwitchType*/ 19, MVT::f32,// ->66552
/*66533*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66535*/         OPC_EmitInteger, MVT::i32, 14, 
/*66538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66541*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66552*/       0, // EndSwitchType
/*66553*/     /*Scope*/ 56, /*->66610*/
/*66554*/       OPC_RecordChild0, // #0 = $dstin
/*66555*/       OPC_MoveChild1,
/*66556*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66559*/       OPC_RecordChild0, // #1 = $a
/*66560*/       OPC_RecordChild1, // #2 = $b
/*66561*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66563*/       OPC_MoveParent,
/*66564*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66566*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66588
/*66569*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66571*/         OPC_EmitInteger, MVT::i32, 14, 
/*66574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66577*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66588*/       /*SwitchType*/ 19, MVT::f32,// ->66609
/*66590*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66592*/         OPC_EmitInteger, MVT::i32, 14, 
/*66595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66598*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66609*/       0, // EndSwitchType
/*66610*/     /*Scope*/ 56, /*->66667*/
/*66611*/       OPC_MoveChild0,
/*66612*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66615*/       OPC_RecordChild0, // #0 = $Dn
/*66616*/       OPC_RecordChild1, // #1 = $Dm
/*66617*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66619*/       OPC_MoveParent,
/*66620*/       OPC_RecordChild1, // #2 = $Ddin
/*66621*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66623*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66645
/*66626*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66628*/         OPC_EmitInteger, MVT::i32, 14, 
/*66631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66634*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66645*/       /*SwitchType*/ 19, MVT::f32,// ->66666
/*66647*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66649*/         OPC_EmitInteger, MVT::i32, 14, 
/*66652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66655*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66666*/       0, // EndSwitchType
/*66667*/     /*Scope*/ 83|128,8/*1107*/, /*->67776*/
/*66669*/       OPC_RecordChild0, // #0 = $acc
/*66670*/       OPC_Scope, 15|128,2/*271*/, /*->66944*/ // 4 children in Scope
/*66673*/         OPC_MoveChild1,
/*66674*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66677*/         OPC_RecordChild0, // #1 = $a
/*66678*/         OPC_RecordChild1, // #2 = $b
/*66679*/         OPC_MoveParent,
/*66680*/         OPC_CheckType, MVT::f32,
/*66682*/         OPC_Scope, 0|128,1/*128*/, /*->66813*/ // 2 children in Scope
/*66685*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66687*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66693*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66696*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66704*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66707*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66716*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66722*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66725*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66733*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66736*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66745*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66751*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66754*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66762*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66765*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66774*/           OPC_EmitInteger, MVT::i32, 14, 
/*66777*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66780*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66791*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66794*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66802*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66805*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66813*/         /*Scope*/ 0|128,1/*128*/, /*->66943*/
/*66815*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66817*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66823*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66826*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66834*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66837*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66846*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66852*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66855*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66863*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66866*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66875*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66881*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66884*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66892*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66895*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66904*/           OPC_EmitInteger, MVT::i32, 14, 
/*66907*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66910*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66921*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66924*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66932*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66935*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66943*/         0, /*End of Scope*/
/*66944*/       /*Scope*/ 17|128,1/*145*/, /*->67091*/
/*66946*/         OPC_RecordChild1, // #1 = $Dm
/*66947*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->66968
/*66950*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*66952*/           OPC_EmitInteger, MVT::i32, 14, 
/*66955*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66958*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*66968*/         /*SwitchType*/ 120, MVT::f32,// ->67090
/*66970*/           OPC_Scope, 18, /*->66990*/ // 2 children in Scope
/*66972*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*66974*/             OPC_EmitInteger, MVT::i32, 14, 
/*66977*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66980*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*66990*/           /*Scope*/ 98, /*->67089*/
/*66991*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66993*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66999*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67002*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*67010*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67013*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*67022*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*67028*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67031*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*67039*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67042*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*67051*/             OPC_EmitInteger, MVT::i32, 14, 
/*67054*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67057*/             OPC_EmitNode1, TARGET_VAL(ARM::VSUBfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*67067*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67070*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*67078*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67081*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67089*/           0, /*End of Scope*/
/*67090*/         0, // EndSwitchType
/*67091*/       /*Scope*/ 86|128,4/*598*/, /*->67691*/
/*67093*/         OPC_MoveChild1,
/*67094*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67097*/         OPC_Scope, 70, /*->67169*/ // 7 children in Scope
/*67099*/           OPC_RecordChild0, // #1 = $Vn
/*67100*/           OPC_MoveChild1,
/*67101*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67104*/           OPC_RecordChild0, // #2 = $Vm
/*67105*/           OPC_CheckChild0Type, MVT::v2f32,
/*67107*/           OPC_RecordChild1, // #3 = $lane
/*67108*/           OPC_MoveChild1,
/*67109*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67112*/           OPC_MoveParent,
/*67113*/           OPC_MoveParent,
/*67114*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67116*/           OPC_MoveParent,
/*67117*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*67119*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->67144
/*67122*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67124*/             OPC_EmitConvertToTarget, 3,
/*67126*/             OPC_EmitInteger, MVT::i32, 14, 
/*67129*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67132*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67144*/           /*SwitchType*/ 22, MVT::v4f32,// ->67168
/*67146*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67148*/             OPC_EmitConvertToTarget, 3,
/*67150*/             OPC_EmitInteger, MVT::i32, 14, 
/*67153*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67156*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67168*/           0, // EndSwitchType
/*67169*/         /*Scope*/ 70, /*->67240*/
/*67170*/           OPC_MoveChild0,
/*67171*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67174*/           OPC_RecordChild0, // #1 = $Vm
/*67175*/           OPC_CheckChild0Type, MVT::v2f32,
/*67177*/           OPC_RecordChild1, // #2 = $lane
/*67178*/           OPC_MoveChild1,
/*67179*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67182*/           OPC_MoveParent,
/*67183*/           OPC_MoveParent,
/*67184*/           OPC_RecordChild1, // #3 = $Vn
/*67185*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67187*/           OPC_MoveParent,
/*67188*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*67190*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->67215
/*67193*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67195*/             OPC_EmitConvertToTarget, 2,
/*67197*/             OPC_EmitInteger, MVT::i32, 14, 
/*67200*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67203*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67215*/           /*SwitchType*/ 22, MVT::v4f32,// ->67239
/*67217*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67219*/             OPC_EmitConvertToTarget, 2,
/*67221*/             OPC_EmitInteger, MVT::i32, 14, 
/*67224*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67227*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67239*/           0, // EndSwitchType
/*67240*/         /*Scope*/ 60, /*->67301*/
/*67241*/           OPC_RecordChild0, // #1 = $src2
/*67242*/           OPC_MoveChild1,
/*67243*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67246*/           OPC_RecordChild0, // #2 = $src3
/*67247*/           OPC_CheckChild0Type, MVT::v4f32,
/*67249*/           OPC_RecordChild1, // #3 = $lane
/*67250*/           OPC_MoveChild1,
/*67251*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67254*/           OPC_MoveParent,
/*67255*/           OPC_MoveParent,
/*67256*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67258*/           OPC_MoveParent,
/*67259*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*67261*/           OPC_CheckType, MVT::v4f32,
/*67263*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67265*/           OPC_EmitConvertToTarget, 3,
/*67267*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*67270*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*67278*/           OPC_EmitConvertToTarget, 3,
/*67280*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*67283*/           OPC_EmitInteger, MVT::i32, 14, 
/*67286*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67289*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67301*/         /*Scope*/ 60, /*->67362*/
/*67302*/           OPC_MoveChild0,
/*67303*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67306*/           OPC_RecordChild0, // #1 = $src3
/*67307*/           OPC_CheckChild0Type, MVT::v4f32,
/*67309*/           OPC_RecordChild1, // #2 = $lane
/*67310*/           OPC_MoveChild1,
/*67311*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67314*/           OPC_MoveParent,
/*67315*/           OPC_MoveParent,
/*67316*/           OPC_RecordChild1, // #3 = $src2
/*67317*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67319*/           OPC_MoveParent,
/*67320*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*67322*/           OPC_CheckType, MVT::v4f32,
/*67324*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67326*/           OPC_EmitConvertToTarget, 2,
/*67328*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*67331*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*67339*/           OPC_EmitConvertToTarget, 2,
/*67341*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*67344*/           OPC_EmitInteger, MVT::i32, 14, 
/*67347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67350*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67362*/         /*Scope*/ 66, /*->67429*/
/*67363*/           OPC_RecordChild0, // #1 = $Vn
/*67364*/           OPC_MoveChild1,
/*67365*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67368*/           OPC_RecordChild0, // #2 = $Vm
/*67369*/           OPC_CheckChild0Type, MVT::v4f16,
/*67371*/           OPC_RecordChild1, // #3 = $lane
/*67372*/           OPC_MoveChild1,
/*67373*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67376*/           OPC_MoveParent,
/*67377*/           OPC_MoveParent,
/*67378*/           OPC_MoveParent,
/*67379*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->67404
/*67382*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67384*/             OPC_EmitConvertToTarget, 3,
/*67386*/             OPC_EmitInteger, MVT::i32, 14, 
/*67389*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67392*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67404*/           /*SwitchType*/ 22, MVT::v8f16,// ->67428
/*67406*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67408*/             OPC_EmitConvertToTarget, 3,
/*67410*/             OPC_EmitInteger, MVT::i32, 14, 
/*67413*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67416*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67428*/           0, // EndSwitchType
/*67429*/         /*Scope*/ 66, /*->67496*/
/*67430*/           OPC_MoveChild0,
/*67431*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67434*/           OPC_RecordChild0, // #1 = $Vm
/*67435*/           OPC_CheckChild0Type, MVT::v4f16,
/*67437*/           OPC_RecordChild1, // #2 = $lane
/*67438*/           OPC_MoveChild1,
/*67439*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67442*/           OPC_MoveParent,
/*67443*/           OPC_MoveParent,
/*67444*/           OPC_RecordChild1, // #3 = $Vn
/*67445*/           OPC_MoveParent,
/*67446*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->67471
/*67449*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67451*/             OPC_EmitConvertToTarget, 2,
/*67453*/             OPC_EmitInteger, MVT::i32, 14, 
/*67456*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67459*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67471*/           /*SwitchType*/ 22, MVT::v8f16,// ->67495
/*67473*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67475*/             OPC_EmitConvertToTarget, 2,
/*67477*/             OPC_EmitInteger, MVT::i32, 14, 
/*67480*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67483*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67495*/           0, // EndSwitchType
/*67496*/         /*Scope*/ 64|128,1/*192*/, /*->67690*/
/*67498*/           OPC_RecordChild0, // #1 = $Vn
/*67499*/           OPC_RecordChild1, // #2 = $Vm
/*67500*/           OPC_Scope, 95, /*->67597*/ // 2 children in Scope
/*67502*/             OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67504*/             OPC_MoveParent,
/*67505*/             OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*67507*/             OPC_SwitchType /*2 cases */, 42, MVT::v2f32,// ->67552
/*67510*/               OPC_Scope, 19, /*->67531*/ // 2 children in Scope
/*67512*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67514*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67517*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67520*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67531*/               /*Scope*/ 19, /*->67551*/
/*67532*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67534*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67537*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67540*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67551*/               0, /*End of Scope*/
/*67552*/             /*SwitchType*/ 42, MVT::v4f32,// ->67596
/*67554*/               OPC_Scope, 19, /*->67575*/ // 2 children in Scope
/*67556*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67558*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67561*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67564*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67575*/               /*Scope*/ 19, /*->67595*/
/*67576*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67578*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67581*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67584*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67595*/               0, /*End of Scope*/
/*67596*/             0, // EndSwitchType
/*67597*/           /*Scope*/ 91, /*->67689*/
/*67598*/             OPC_MoveParent,
/*67599*/             OPC_SwitchType /*2 cases */, 42, MVT::v4f16,// ->67644
/*67602*/               OPC_Scope, 19, /*->67623*/ // 2 children in Scope
/*67604*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67606*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67609*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67612*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*67623*/               /*Scope*/ 19, /*->67643*/
/*67624*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67626*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67629*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67632*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*67643*/               0, /*End of Scope*/
/*67644*/             /*SwitchType*/ 42, MVT::v8f16,// ->67688
/*67646*/               OPC_Scope, 19, /*->67667*/ // 2 children in Scope
/*67648*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67650*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67653*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67656*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*67667*/               /*Scope*/ 19, /*->67687*/
/*67668*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67670*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67673*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67676*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*67687*/               0, /*End of Scope*/
/*67688*/             0, // EndSwitchType
/*67689*/           0, /*End of Scope*/
/*67690*/         0, /*End of Scope*/
/*67691*/       /*Scope*/ 83, /*->67775*/
/*67692*/         OPC_RecordChild1, // #1 = $Vm
/*67693*/         OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->67714
/*67696*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67698*/           OPC_EmitInteger, MVT::i32, 14, 
/*67701*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67704*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfd), 0,
                        MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67714*/         /*SwitchType*/ 18, MVT::v4f32,// ->67734
/*67716*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67718*/           OPC_EmitInteger, MVT::i32, 14, 
/*67721*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67724*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfq), 0,
                        MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67734*/         /*SwitchType*/ 18, MVT::v4f16,// ->67754
/*67736*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*67738*/           OPC_EmitInteger, MVT::i32, 14, 
/*67741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67744*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhd), 0,
                        MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*67754*/         /*SwitchType*/ 18, MVT::v8f16,// ->67774
/*67756*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*67758*/           OPC_EmitInteger, MVT::i32, 14, 
/*67761*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67764*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhq), 0,
                        MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*67774*/         0, // EndSwitchType
/*67775*/       0, /*End of Scope*/
/*67776*/     0, /*End of Scope*/
/*67777*/   /*SwitchOpcode*/ 112|128,2/*368*/, TARGET_VAL(ISD::FMA),// ->68149
/*67781*/     OPC_Scope, 106, /*->67889*/ // 4 children in Scope
/*67783*/       OPC_MoveChild0,
/*67784*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67787*/       OPC_RecordChild0, // #0 = $Dn
/*67788*/       OPC_MoveParent,
/*67789*/       OPC_RecordChild1, // #1 = $Dm
/*67790*/       OPC_Scope, 50, /*->67842*/ // 2 children in Scope
/*67792*/         OPC_MoveChild2,
/*67793*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67796*/         OPC_RecordChild0, // #2 = $Ddin
/*67797*/         OPC_MoveParent,
/*67798*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67820
/*67801*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67803*/           OPC_EmitInteger, MVT::i32, 14, 
/*67806*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67809*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67820*/         /*SwitchType*/ 19, MVT::f32,// ->67841
/*67822*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67824*/           OPC_EmitInteger, MVT::i32, 14, 
/*67827*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67830*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67841*/         0, // EndSwitchType
/*67842*/       /*Scope*/ 45, /*->67888*/
/*67843*/         OPC_RecordChild2, // #2 = $Ddin
/*67844*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67866
/*67847*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67849*/           OPC_EmitInteger, MVT::i32, 14, 
/*67852*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67855*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67866*/         /*SwitchType*/ 19, MVT::f32,// ->67887
/*67868*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67870*/           OPC_EmitInteger, MVT::i32, 14, 
/*67873*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67876*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67887*/         0, // EndSwitchType
/*67888*/       0, /*End of Scope*/
/*67889*/     /*Scope*/ 28|128,1/*156*/, /*->68047*/
/*67891*/       OPC_RecordChild0, // #0 = $Dn
/*67892*/       OPC_Scope, 51, /*->67945*/ // 2 children in Scope
/*67894*/         OPC_MoveChild1,
/*67895*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67898*/         OPC_RecordChild0, // #1 = $Dm
/*67899*/         OPC_MoveParent,
/*67900*/         OPC_RecordChild2, // #2 = $Ddin
/*67901*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67923
/*67904*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67906*/           OPC_EmitInteger, MVT::i32, 14, 
/*67909*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67912*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67923*/         /*SwitchType*/ 19, MVT::f32,// ->67944
/*67925*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67927*/           OPC_EmitInteger, MVT::i32, 14, 
/*67930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67933*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67944*/         0, // EndSwitchType
/*67945*/       /*Scope*/ 100, /*->68046*/
/*67946*/         OPC_RecordChild1, // #1 = $Dm
/*67947*/         OPC_Scope, 50, /*->67999*/ // 2 children in Scope
/*67949*/           OPC_MoveChild2,
/*67950*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67953*/           OPC_RecordChild0, // #2 = $Ddin
/*67954*/           OPC_MoveParent,
/*67955*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67977
/*67958*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67960*/             OPC_EmitInteger, MVT::i32, 14, 
/*67963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67966*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67977*/           /*SwitchType*/ 19, MVT::f32,// ->67998
/*67979*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67981*/             OPC_EmitInteger, MVT::i32, 14, 
/*67984*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67987*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67998*/           0, // EndSwitchType
/*67999*/         /*Scope*/ 45, /*->68045*/
/*68000*/           OPC_RecordChild2, // #2 = $Ddin
/*68001*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68023
/*68004*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68006*/             OPC_EmitInteger, MVT::i32, 14, 
/*68009*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68012*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68023*/           /*SwitchType*/ 19, MVT::f32,// ->68044
/*68025*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68027*/             OPC_EmitInteger, MVT::i32, 14, 
/*68030*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68033*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68044*/           0, // EndSwitchType
/*68045*/         0, /*End of Scope*/
/*68046*/       0, /*End of Scope*/
/*68047*/     /*Scope*/ 52, /*->68100*/
/*68048*/       OPC_MoveChild0,
/*68049*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68052*/       OPC_RecordChild0, // #0 = $Vn
/*68053*/       OPC_MoveParent,
/*68054*/       OPC_RecordChild1, // #1 = $Vm
/*68055*/       OPC_RecordChild2, // #2 = $src1
/*68056*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->68078
/*68059*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68061*/         OPC_EmitInteger, MVT::i32, 14, 
/*68064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68067*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68078*/       /*SwitchType*/ 19, MVT::v4f32,// ->68099
/*68080*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68082*/         OPC_EmitInteger, MVT::i32, 14, 
/*68085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68088*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68099*/       0, // EndSwitchType
/*68100*/     /*Scope*/ 47, /*->68148*/
/*68101*/       OPC_RecordChild0, // #0 = $Vn
/*68102*/       OPC_RecordChild1, // #1 = $Vm
/*68103*/       OPC_RecordChild2, // #2 = $src1
/*68104*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->68126
/*68107*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68109*/         OPC_EmitInteger, MVT::i32, 14, 
/*68112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68115*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68126*/       /*SwitchType*/ 19, MVT::v4f32,// ->68147
/*68128*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68130*/         OPC_EmitInteger, MVT::i32, 14, 
/*68133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68136*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68147*/       0, // EndSwitchType
/*68148*/     0, /*End of Scope*/
/*68149*/   /*SwitchOpcode*/ 127|128,3/*511*/, TARGET_VAL(ISD::FNEG),// ->68664
/*68153*/     OPC_Scope, 60|128,2/*316*/, /*->68472*/ // 2 children in Scope
/*68156*/       OPC_MoveChild0,
/*68157*/       OPC_SwitchOpcode /*3 cases */, 33|128,1/*161*/, TARGET_VAL(ISD::FMA),// ->68323
/*68162*/         OPC_Scope, 53, /*->68217*/ // 2 children in Scope
/*68164*/           OPC_MoveChild0,
/*68165*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68168*/           OPC_RecordChild0, // #0 = $Dn
/*68169*/           OPC_MoveParent,
/*68170*/           OPC_RecordChild1, // #1 = $Dm
/*68171*/           OPC_RecordChild2, // #2 = $Ddin
/*68172*/           OPC_MoveParent,
/*68173*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68195
/*68176*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68178*/             OPC_EmitInteger, MVT::i32, 14, 
/*68181*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68184*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68195*/           /*SwitchType*/ 19, MVT::f32,// ->68216
/*68197*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68199*/             OPC_EmitInteger, MVT::i32, 14, 
/*68202*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68205*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68216*/           0, // EndSwitchType
/*68217*/         /*Scope*/ 104, /*->68322*/
/*68218*/           OPC_RecordChild0, // #0 = $Dn
/*68219*/           OPC_Scope, 52, /*->68273*/ // 2 children in Scope
/*68221*/             OPC_MoveChild1,
/*68222*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68225*/             OPC_RecordChild0, // #1 = $Dm
/*68226*/             OPC_MoveParent,
/*68227*/             OPC_RecordChild2, // #2 = $Ddin
/*68228*/             OPC_MoveParent,
/*68229*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68251
/*68232*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68234*/               OPC_EmitInteger, MVT::i32, 14, 
/*68237*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68240*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68251*/             /*SwitchType*/ 19, MVT::f32,// ->68272
/*68253*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68255*/               OPC_EmitInteger, MVT::i32, 14, 
/*68258*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68261*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68272*/             0, // EndSwitchType
/*68273*/           /*Scope*/ 47, /*->68321*/
/*68274*/             OPC_RecordChild1, // #1 = $Dm
/*68275*/             OPC_RecordChild2, // #2 = $Ddin
/*68276*/             OPC_MoveParent,
/*68277*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68299
/*68280*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68282*/               OPC_EmitInteger, MVT::i32, 14, 
/*68285*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68288*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68299*/             /*SwitchType*/ 19, MVT::f32,// ->68320
/*68301*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68303*/               OPC_EmitInteger, MVT::i32, 14, 
/*68306*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68309*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68320*/             0, // EndSwitchType
/*68321*/           0, /*End of Scope*/
/*68322*/         0, /*End of Scope*/
/*68323*/       /*SwitchOpcode*/ 45, TARGET_VAL(ISD::FMUL),// ->68371
/*68326*/         OPC_RecordChild0, // #0 = $Dn
/*68327*/         OPC_RecordChild1, // #1 = $Dm
/*68328*/         OPC_MoveParent,
/*68329*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68350
/*68332*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68334*/           OPC_EmitInteger, MVT::i32, 14, 
/*68337*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68340*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68350*/         /*SwitchType*/ 18, MVT::f32,// ->68370
/*68352*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*68354*/           OPC_EmitInteger, MVT::i32, 14, 
/*68357*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68360*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*68370*/         0, // EndSwitchType
/*68371*/       /*SwitchOpcode*/ 97, TARGET_VAL(ARMISD::VMOVDRR),// ->68471
/*68374*/         OPC_RecordChild0, // #0 = $Rl
/*68375*/         OPC_RecordChild1, // #1 = $Rh
/*68376*/         OPC_MoveParent,
/*68377*/         OPC_Scope, 45, /*->68424*/ // 2 children in Scope
/*68379*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*68381*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*68388*/           OPC_EmitInteger, MVT::i32, 14, 
/*68391*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68397*/           OPC_EmitNode1, TARGET_VAL(ARM::EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*68408*/           OPC_EmitInteger, MVT::i32, 14, 
/*68411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68414*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*68424*/         /*Scope*/ 45, /*->68470*/
/*68425*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*68427*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*68434*/           OPC_EmitInteger, MVT::i32, 14, 
/*68437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68440*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68443*/           OPC_EmitNode1, TARGET_VAL(ARM::t2EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*68454*/           OPC_EmitInteger, MVT::i32, 14, 
/*68457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68460*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*68470*/         0, /*End of Scope*/
/*68471*/       0, // EndSwitchOpcode
/*68472*/     /*Scope*/ 61|128,1/*189*/, /*->68663*/
/*68474*/       OPC_RecordChild0, // #0 = $Dm
/*68475*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->68495
/*68478*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68480*/         OPC_EmitInteger, MVT::i32, 14, 
/*68483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68486*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*68495*/       /*SwitchType*/ 89, MVT::f32,// ->68586
/*68497*/         OPC_Scope, 17, /*->68516*/ // 2 children in Scope
/*68499*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*68501*/           OPC_EmitInteger, MVT::i32, 14, 
/*68504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68507*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*68516*/         /*Scope*/ 68, /*->68585*/
/*68517*/           OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68519*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68525*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68528*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*68536*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68539*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*68548*/           OPC_EmitInteger, MVT::i32, 14, 
/*68551*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68554*/           OPC_EmitNode1, TARGET_VAL(ARM::VNEGfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*68563*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68566*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*68574*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68577*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68585*/         0, /*End of Scope*/
/*68586*/       /*SwitchType*/ 17, MVT::v2f32,// ->68605
/*68588*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68590*/         OPC_EmitInteger, MVT::i32, 14, 
/*68593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68596*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*68605*/       /*SwitchType*/ 17, MVT::v4f32,// ->68624
/*68607*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68609*/         OPC_EmitInteger, MVT::i32, 14, 
/*68612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68615*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGf32q), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*68624*/       /*SwitchType*/ 17, MVT::v4f16,// ->68643
/*68626*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68628*/         OPC_EmitInteger, MVT::i32, 14, 
/*68631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68634*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhd:v4f16 DPR:v4f16:$Vm)
/*68643*/       /*SwitchType*/ 17, MVT::v8f16,// ->68662
/*68645*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68647*/         OPC_EmitInteger, MVT::i32, 14, 
/*68650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68653*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhq:v8f16 QPR:v8f16:$Vm)
/*68662*/       0, // EndSwitchType
/*68663*/     0, /*End of Scope*/
/*68664*/   /*SwitchOpcode*/ 110|128,6/*878*/, TARGET_VAL(ISD::FMUL),// ->69546
/*68668*/     OPC_Scope, 49, /*->68719*/ // 8 children in Scope
/*68670*/       OPC_MoveChild0,
/*68671*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68674*/       OPC_RecordChild0, // #0 = $a
/*68675*/       OPC_MoveParent,
/*68676*/       OPC_RecordChild1, // #1 = $b
/*68677*/       OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68698
/*68680*/         OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*68682*/         OPC_EmitInteger, MVT::i32, 14, 
/*68685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68688*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                      MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68698*/       /*SwitchType*/ 18, MVT::f32,// ->68718
/*68700*/         OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68702*/         OPC_EmitInteger, MVT::i32, 14, 
/*68705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68708*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                      MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68718*/       0, // EndSwitchType
/*68719*/     /*Scope*/ 67|128,2/*323*/, /*->69044*/
/*68721*/       OPC_RecordChild0, // #0 = $b
/*68722*/       OPC_Scope, 48, /*->68772*/ // 3 children in Scope
/*68724*/         OPC_MoveChild1,
/*68725*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68728*/         OPC_RecordChild0, // #1 = $a
/*68729*/         OPC_MoveParent,
/*68730*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68751
/*68733*/           OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*68735*/           OPC_EmitInteger, MVT::i32, 14, 
/*68738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68741*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68751*/         /*SwitchType*/ 18, MVT::f32,// ->68771
/*68753*/           OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68755*/           OPC_EmitInteger, MVT::i32, 14, 
/*68758*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68761*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68771*/         0, // EndSwitchType
/*68772*/       /*Scope*/ 17|128,1/*145*/, /*->68919*/
/*68774*/         OPC_RecordChild1, // #1 = $Dm
/*68775*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68796
/*68778*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68780*/           OPC_EmitInteger, MVT::i32, 14, 
/*68783*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68786*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68796*/         /*SwitchType*/ 120, MVT::f32,// ->68918
/*68798*/           OPC_Scope, 18, /*->68818*/ // 2 children in Scope
/*68800*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*68802*/             OPC_EmitInteger, MVT::i32, 14, 
/*68805*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68808*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*68818*/           /*Scope*/ 98, /*->68917*/
/*68819*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68821*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68827*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68830*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*68838*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68841*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*68850*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*68856*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68859*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*68867*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68870*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*68879*/             OPC_EmitInteger, MVT::i32, 14, 
/*68882*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68885*/             OPC_EmitNode1, TARGET_VAL(ARM::VMULfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*68895*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68898*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*68906*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68909*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68917*/           0, /*End of Scope*/
/*68918*/         0, // EndSwitchType
/*68919*/       /*Scope*/ 123, /*->69043*/
/*68920*/         OPC_MoveChild1,
/*68921*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68924*/         OPC_RecordChild0, // #1 = $Vm
/*68925*/         OPC_Scope, 57, /*->68984*/ // 2 children in Scope
/*68927*/           OPC_CheckChild0Type, MVT::v2f32,
/*68929*/           OPC_RecordChild1, // #2 = $lane
/*68930*/           OPC_MoveChild1,
/*68931*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68934*/           OPC_MoveParent,
/*68935*/           OPC_MoveParent,
/*68936*/           OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->68960
/*68939*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68941*/             OPC_EmitConvertToTarget, 2,
/*68943*/             OPC_EmitInteger, MVT::i32, 14, 
/*68946*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68949*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                          MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68960*/           /*SwitchType*/ 21, MVT::v4f32,// ->68983
/*68962*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68964*/             OPC_EmitConvertToTarget, 2,
/*68966*/             OPC_EmitInteger, MVT::i32, 14, 
/*68969*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68972*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                          MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68983*/           0, // EndSwitchType
/*68984*/         /*Scope*/ 57, /*->69042*/
/*68985*/           OPC_CheckChild0Type, MVT::v4f16,
/*68987*/           OPC_RecordChild1, // #2 = $lane
/*68988*/           OPC_MoveChild1,
/*68989*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68992*/           OPC_MoveParent,
/*68993*/           OPC_MoveParent,
/*68994*/           OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->69018
/*68997*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68999*/             OPC_EmitConvertToTarget, 2,
/*69001*/             OPC_EmitInteger, MVT::i32, 14, 
/*69004*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69007*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                          MVT::v4f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69018*/           /*SwitchType*/ 21, MVT::v8f16,// ->69041
/*69020*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69022*/             OPC_EmitConvertToTarget, 2,
/*69024*/             OPC_EmitInteger, MVT::i32, 14, 
/*69027*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69030*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                          MVT::v8f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69041*/           0, // EndSwitchType
/*69042*/         0, /*End of Scope*/
/*69043*/       0, /*End of Scope*/
/*69044*/     /*Scope*/ 125, /*->69170*/
/*69045*/       OPC_MoveChild0,
/*69046*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69049*/       OPC_RecordChild0, // #0 = $Vm
/*69050*/       OPC_Scope, 58, /*->69110*/ // 2 children in Scope
/*69052*/         OPC_CheckChild0Type, MVT::v2f32,
/*69054*/         OPC_RecordChild1, // #1 = $lane
/*69055*/         OPC_MoveChild1,
/*69056*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69059*/         OPC_MoveParent,
/*69060*/         OPC_MoveParent,
/*69061*/         OPC_RecordChild1, // #2 = $Vn
/*69062*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->69086
/*69065*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69067*/           OPC_EmitConvertToTarget, 1,
/*69069*/           OPC_EmitInteger, MVT::i32, 14, 
/*69072*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69075*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69086*/         /*SwitchType*/ 21, MVT::v4f32,// ->69109
/*69088*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69090*/           OPC_EmitConvertToTarget, 1,
/*69092*/           OPC_EmitInteger, MVT::i32, 14, 
/*69095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69098*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69109*/         0, // EndSwitchType
/*69110*/       /*Scope*/ 58, /*->69169*/
/*69111*/         OPC_CheckChild0Type, MVT::v4f16,
/*69113*/         OPC_RecordChild1, // #1 = $lane
/*69114*/         OPC_MoveChild1,
/*69115*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69118*/         OPC_MoveParent,
/*69119*/         OPC_MoveParent,
/*69120*/         OPC_RecordChild1, // #2 = $Vn
/*69121*/         OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->69145
/*69124*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69126*/           OPC_EmitConvertToTarget, 1,
/*69128*/           OPC_EmitInteger, MVT::i32, 14, 
/*69131*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69134*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                        MVT::v4f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69145*/         /*SwitchType*/ 21, MVT::v8f16,// ->69168
/*69147*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69149*/           OPC_EmitConvertToTarget, 1,
/*69151*/           OPC_EmitInteger, MVT::i32, 14, 
/*69154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69157*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                        MVT::v8f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69168*/         0, // EndSwitchType
/*69169*/       0, /*End of Scope*/
/*69170*/     /*Scope*/ 52, /*->69223*/
/*69171*/       OPC_RecordChild0, // #0 = $src1
/*69172*/       OPC_MoveChild1,
/*69173*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69176*/       OPC_RecordChild0, // #1 = $src2
/*69177*/       OPC_CheckChild0Type, MVT::v4f32,
/*69179*/       OPC_RecordChild1, // #2 = $lane
/*69180*/       OPC_MoveChild1,
/*69181*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69184*/       OPC_MoveParent,
/*69185*/       OPC_MoveParent,
/*69186*/       OPC_CheckType, MVT::v4f32,
/*69188*/       OPC_EmitConvertToTarget, 2,
/*69190*/       OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*69193*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*69201*/       OPC_EmitConvertToTarget, 2,
/*69203*/       OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*69206*/       OPC_EmitInteger, MVT::i32, 14, 
/*69209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69212*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*69223*/     /*Scope*/ 52, /*->69276*/
/*69224*/       OPC_MoveChild0,
/*69225*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69228*/       OPC_RecordChild0, // #0 = $src2
/*69229*/       OPC_CheckChild0Type, MVT::v4f32,
/*69231*/       OPC_RecordChild1, // #1 = $lane
/*69232*/       OPC_MoveChild1,
/*69233*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69236*/       OPC_MoveParent,
/*69237*/       OPC_MoveParent,
/*69238*/       OPC_RecordChild1, // #2 = $src1
/*69239*/       OPC_CheckType, MVT::v4f32,
/*69241*/       OPC_EmitConvertToTarget, 1,
/*69243*/       OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*69246*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*69254*/       OPC_EmitConvertToTarget, 1,
/*69256*/       OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*69259*/       OPC_EmitInteger, MVT::i32, 14, 
/*69262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69265*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*69276*/     /*Scope*/ 91, /*->69368*/
/*69277*/       OPC_RecordChild0, // #0 = $Rn
/*69278*/       OPC_MoveChild1,
/*69279*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*69282*/       OPC_RecordChild0, // #1 = $Rm
/*69283*/       OPC_CheckChild0Type, MVT::f32,
/*69285*/       OPC_MoveParent,
/*69286*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->69327
/*69289*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69295*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69298*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*69307*/         OPC_EmitInteger, MVT::i32, 0, 
/*69310*/         OPC_EmitInteger, MVT::i32, 14, 
/*69313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69316*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69327*/       /*SwitchType*/ 38, MVT::v4f32,// ->69367
/*69329*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69335*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69338*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*69347*/         OPC_EmitInteger, MVT::i32, 0, 
/*69350*/         OPC_EmitInteger, MVT::i32, 14, 
/*69353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69356*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69367*/       0, // EndSwitchType
/*69368*/     /*Scope*/ 91, /*->69460*/
/*69369*/       OPC_MoveChild0,
/*69370*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*69373*/       OPC_RecordChild0, // #0 = $Rm
/*69374*/       OPC_CheckChild0Type, MVT::f32,
/*69376*/       OPC_MoveParent,
/*69377*/       OPC_RecordChild1, // #1 = $Rn
/*69378*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->69419
/*69381*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69387*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69390*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*69399*/         OPC_EmitInteger, MVT::i32, 0, 
/*69402*/         OPC_EmitInteger, MVT::i32, 14, 
/*69405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69408*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69419*/       /*SwitchType*/ 38, MVT::v4f32,// ->69459
/*69421*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69427*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69430*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*69439*/         OPC_EmitInteger, MVT::i32, 0, 
/*69442*/         OPC_EmitInteger, MVT::i32, 14, 
/*69445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69448*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69459*/       0, // EndSwitchType
/*69460*/     /*Scope*/ 84, /*->69545*/
/*69461*/       OPC_RecordChild0, // #0 = $Vn
/*69462*/       OPC_RecordChild1, // #1 = $Vm
/*69463*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->69484
/*69466*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69468*/         OPC_EmitInteger, MVT::i32, 14, 
/*69471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69474*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69484*/       /*SwitchType*/ 18, MVT::v4f32,// ->69504
/*69486*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69488*/         OPC_EmitInteger, MVT::i32, 14, 
/*69491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69494*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69504*/       /*SwitchType*/ 18, MVT::v4f16,// ->69524
/*69506*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69508*/         OPC_EmitInteger, MVT::i32, 14, 
/*69511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69514*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VMULhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*69524*/       /*SwitchType*/ 18, MVT::v8f16,// ->69544
/*69526*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69528*/         OPC_EmitInteger, MVT::i32, 14, 
/*69531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69534*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VMULhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*69544*/       0, // EndSwitchType
/*69545*/     0, /*End of Scope*/
/*69546*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::FABS),// ->69837
/*69550*/     OPC_Scope, 93, /*->69645*/ // 2 children in Scope
/*69552*/       OPC_MoveChild0,
/*69553*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVDRR),
/*69556*/       OPC_RecordChild0, // #0 = $Rl
/*69557*/       OPC_RecordChild1, // #1 = $Rh
/*69558*/       OPC_MoveParent,
/*69559*/       OPC_Scope, 41, /*->69602*/ // 2 children in Scope
/*69561*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*69563*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*69570*/         OPC_EmitInteger, MVT::i32, 14, 
/*69573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69576*/         OPC_EmitNode1, TARGET_VAL(ARM::BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*69586*/         OPC_EmitInteger, MVT::i32, 14, 
/*69589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69592*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*69602*/       /*Scope*/ 41, /*->69644*/
/*69603*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*69605*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*69612*/         OPC_EmitInteger, MVT::i32, 14, 
/*69615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69618*/         OPC_EmitNode1, TARGET_VAL(ARM::t2BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*69628*/         OPC_EmitInteger, MVT::i32, 14, 
/*69631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69634*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*69644*/       0, /*End of Scope*/
/*69645*/     /*Scope*/ 61|128,1/*189*/, /*->69836*/
/*69647*/       OPC_RecordChild0, // #0 = $Dm
/*69648*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->69668
/*69651*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69653*/         OPC_EmitInteger, MVT::i32, 14, 
/*69656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69659*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VABSD:f64 DPR:f64:$Dm)
/*69668*/       /*SwitchType*/ 89, MVT::f32,// ->69759
/*69670*/         OPC_Scope, 17, /*->69689*/ // 2 children in Scope
/*69672*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*69674*/           OPC_EmitInteger, MVT::i32, 14, 
/*69677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69680*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VABSS:f32 SPR:f32:$Sm)
/*69689*/         /*Scope*/ 68, /*->69758*/
/*69690*/           OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69692*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69698*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69701*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*69709*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69712*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*69721*/           OPC_EmitInteger, MVT::i32, 14, 
/*69724*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69727*/           OPC_EmitNode1, TARGET_VAL(ARM::VABSfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*69736*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69739*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*69747*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69750*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69758*/         0, /*End of Scope*/
/*69759*/       /*SwitchType*/ 17, MVT::v2f32,// ->69778
/*69761*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69763*/         OPC_EmitInteger, MVT::i32, 14, 
/*69766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69769*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*69778*/       /*SwitchType*/ 17, MVT::v4f32,// ->69797
/*69780*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69782*/         OPC_EmitInteger, MVT::i32, 14, 
/*69785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69788*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*69797*/       /*SwitchType*/ 17, MVT::v4f16,// ->69816
/*69799*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69801*/         OPC_EmitInteger, MVT::i32, 14, 
/*69804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69807*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VABShd:v4f16 DPR:v4f16:$Vm)
/*69816*/       /*SwitchType*/ 17, MVT::v8f16,// ->69835
/*69818*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69820*/         OPC_EmitInteger, MVT::i32, 14, 
/*69823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69826*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VABShq:v8f16 QPR:v8f16:$Vm)
/*69835*/       0, // EndSwitchType
/*69836*/     0, /*End of Scope*/
/*69837*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::ConstantFP),// ->69895
/*69840*/     OPC_RecordNode, // #0 = $imm
/*69841*/     OPC_SwitchType /*2 cases */, 24, MVT::f64,// ->69868
/*69844*/       OPC_CheckPredicate, 84, // Predicate_vfp_f64imm
/*69846*/       OPC_CheckPatternPredicate, 92, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3())
/*69848*/       OPC_EmitConvertToTarget, 0,
/*69850*/       OPC_EmitNodeXForm, 21, 1, // anonymous_4174
/*69853*/       OPC_EmitInteger, MVT::i32, 14, 
/*69856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69859*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4174>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4174:f64 (fpimm:f64):$imm))
/*69868*/     /*SwitchType*/ 24, MVT::f32,// ->69894
/*69870*/       OPC_CheckPredicate, 85, // Predicate_vfp_f32imm
/*69872*/       OPC_CheckPatternPredicate, 93, // (Subtarget->hasVFP3())
/*69874*/       OPC_EmitConvertToTarget, 0,
/*69876*/       OPC_EmitNodeXForm, 22, 1, // anonymous_4173
/*69879*/       OPC_EmitInteger, MVT::i32, 14, 
/*69882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69885*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4173>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4173:f32 (fpimm:f32):$imm))
/*69894*/     0, // EndSwitchType
/*69895*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::FDIV),// ->69942
/*69898*/     OPC_RecordChild0, // #0 = $Dn
/*69899*/     OPC_RecordChild1, // #1 = $Dm
/*69900*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->69921
/*69903*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69905*/       OPC_EmitInteger, MVT::i32, 14, 
/*69908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69911*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVD), 0,
                    MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69921*/     /*SwitchType*/ 18, MVT::f32,// ->69941
/*69923*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*69925*/       OPC_EmitInteger, MVT::i32, 14, 
/*69928*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69931*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVS), 0,
                    MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69941*/     0, // EndSwitchType
/*69942*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMAXNUM),// ->70021
/*69945*/     OPC_RecordChild0, // #0 = $Sn
/*69946*/     OPC_RecordChild1, // #1 = $Sm
/*69947*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->69960
/*69950*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*69952*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69960*/     /*SwitchType*/ 10, MVT::f64,// ->69972
/*69962*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69964*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69972*/     /*SwitchType*/ 10, MVT::v2f32,// ->69984
/*69974*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69976*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69984*/     /*SwitchType*/ 10, MVT::v4f32,// ->69996
/*69986*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69988*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69996*/     /*SwitchType*/ 10, MVT::v4f16,// ->70008
/*69998*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70000*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70008*/     /*SwitchType*/ 10, MVT::v8f16,// ->70020
/*70010*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70012*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70020*/     0, // EndSwitchType
/*70021*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMINNUM),// ->70100
/*70024*/     OPC_RecordChild0, // #0 = $Sn
/*70025*/     OPC_RecordChild1, // #1 = $Sm
/*70026*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->70039
/*70029*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*70031*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*70039*/     /*SwitchType*/ 10, MVT::f64,// ->70051
/*70041*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70043*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*70051*/     /*SwitchType*/ 10, MVT::v2f32,// ->70063
/*70053*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70055*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70063*/     /*SwitchType*/ 10, MVT::v4f32,// ->70075
/*70065*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70067*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70075*/     /*SwitchType*/ 10, MVT::v4f16,// ->70087
/*70077*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70079*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70087*/     /*SwitchType*/ 10, MVT::v8f16,// ->70099
/*70089*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70091*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70099*/     0, // EndSwitchType
/*70100*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_EXTEND),// ->70123
/*70103*/     OPC_RecordChild0, // #0 = $Sm
/*70104*/     OPC_CheckType, MVT::f64,
/*70106*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70108*/     OPC_EmitInteger, MVT::i32, 14, 
/*70111*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70114*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTDS), 0,
                  MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*70123*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_ROUND),// ->70146
/*70126*/     OPC_RecordChild0, // #0 = $Dm
/*70127*/     OPC_CheckType, MVT::f32,
/*70129*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70131*/     OPC_EmitInteger, MVT::i32, 14, 
/*70134*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70137*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTSD), 0,
                  MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*70146*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FTRUNC),// ->70190
/*70149*/     OPC_RecordChild0, // #0 = $Sm
/*70150*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->70170
/*70153*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*70155*/       OPC_EmitInteger, MVT::i32, 14, 
/*70158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70161*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*70170*/     /*SwitchType*/ 17, MVT::f64,// ->70189
/*70172*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70174*/       OPC_EmitInteger, MVT::i32, 14, 
/*70177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70180*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*70189*/     0, // EndSwitchType
/*70190*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FNEARBYINT),// ->70234
/*70193*/     OPC_RecordChild0, // #0 = $Sm
/*70194*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->70214
/*70197*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*70199*/       OPC_EmitInteger, MVT::i32, 14, 
/*70202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70205*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*70214*/     /*SwitchType*/ 17, MVT::f64,// ->70233
/*70216*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70218*/       OPC_EmitInteger, MVT::i32, 14, 
/*70221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70224*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*70233*/     0, // EndSwitchType
/*70234*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FRINT),// ->70278
/*70237*/     OPC_RecordChild0, // #0 = $Sm
/*70238*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->70258
/*70241*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*70243*/       OPC_EmitInteger, MVT::i32, 14, 
/*70246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70249*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*70258*/     /*SwitchType*/ 17, MVT::f64,// ->70277
/*70260*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70262*/       OPC_EmitInteger, MVT::i32, 14, 
/*70265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70268*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*70277*/     0, // EndSwitchType
/*70278*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FROUND),// ->70306
/*70281*/     OPC_RecordChild0, // #0 = $Sm
/*70282*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->70294
/*70285*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*70287*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (frnd:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*70294*/     /*SwitchType*/ 9, MVT::f64,// ->70305
/*70296*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70298*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (frnd:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*70305*/     0, // EndSwitchType
/*70306*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FCEIL),// ->70334
/*70309*/     OPC_RecordChild0, // #0 = $Sm
/*70310*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->70322
/*70313*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*70315*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*70322*/     /*SwitchType*/ 9, MVT::f64,// ->70333
/*70324*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70326*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*70333*/     0, // EndSwitchType
/*70334*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FFLOOR),// ->70362
/*70337*/     OPC_RecordChild0, // #0 = $Sm
/*70338*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->70350
/*70341*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*70343*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*70350*/     /*SwitchType*/ 9, MVT::f64,// ->70361
/*70352*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70354*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*70361*/     0, // EndSwitchType
/*70362*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FSQRT),// ->70406
/*70365*/     OPC_RecordChild0, // #0 = $Dm
/*70366*/     OPC_SwitchType /*2 cases */, 17, MVT::f64,// ->70386
/*70369*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70371*/       OPC_EmitInteger, MVT::i32, 14, 
/*70374*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70377*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*70386*/     /*SwitchType*/ 17, MVT::f32,// ->70405
/*70388*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*70390*/       OPC_EmitInteger, MVT::i32, 14, 
/*70393*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70396*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*70405*/     0, // EndSwitchType
/*70406*/   /*SwitchOpcode*/ 20, TARGET_VAL(ARMISD::VMOVDRR),// ->70429
/*70409*/     OPC_RecordChild0, // #0 = $Rt
/*70410*/     OPC_RecordChild1, // #1 = $Rt2
/*70411*/     OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*70413*/     OPC_EmitInteger, MVT::i32, 14, 
/*70416*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70419*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                  MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*70429*/   /*SwitchOpcode*/ 61, TARGET_VAL(ISD::FP16_TO_FP),// ->70493
/*70432*/     OPC_RecordChild0, // #0 = $a
/*70433*/     OPC_CheckChild0Type, MVT::i32,
/*70435*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->70464
/*70438*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*70441*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*70449*/       OPC_EmitInteger, MVT::i32, 14, 
/*70452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70455*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*70464*/     /*SwitchType*/ 26, MVT::f64,// ->70492
/*70466*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*70469*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*70477*/       OPC_EmitInteger, MVT::i32, 14, 
/*70480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70483*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*70492*/     0, // EndSwitchType
/*70493*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMAXNAN),// ->70681
/*70497*/     OPC_RecordChild0, // #0 = $a
/*70498*/     OPC_RecordChild1, // #1 = $b
/*70499*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->70600
/*70502*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70504*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70510*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70513*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*70521*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70524*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*70533*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*70539*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70542*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*70550*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70553*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70562*/       OPC_EmitInteger, MVT::i32, 14, 
/*70565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70568*/       OPC_EmitNode1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70578*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70581*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70589*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70592*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fmaxnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70600*/     /*SwitchType*/ 18, MVT::v2f32,// ->70620
/*70602*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70604*/       OPC_EmitInteger, MVT::i32, 14, 
/*70607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70610*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70620*/     /*SwitchType*/ 18, MVT::v4f32,// ->70640
/*70622*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70624*/       OPC_EmitInteger, MVT::i32, 14, 
/*70627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70630*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70640*/     /*SwitchType*/ 18, MVT::v4f16,// ->70660
/*70642*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70644*/       OPC_EmitInteger, MVT::i32, 14, 
/*70647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70650*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70660*/     /*SwitchType*/ 18, MVT::v8f16,// ->70680
/*70662*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70664*/       OPC_EmitInteger, MVT::i32, 14, 
/*70667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70670*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70680*/     0, // EndSwitchType
/*70681*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMINNAN),// ->70869
/*70685*/     OPC_RecordChild0, // #0 = $a
/*70686*/     OPC_RecordChild1, // #1 = $b
/*70687*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->70788
/*70690*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70692*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70698*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70701*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*70709*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70712*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*70721*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*70727*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70730*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*70738*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70741*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70750*/       OPC_EmitInteger, MVT::i32, 14, 
/*70753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70756*/       OPC_EmitNode1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70766*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70769*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70777*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70780*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fminnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70788*/     /*SwitchType*/ 18, MVT::v2f32,// ->70808
/*70790*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70792*/       OPC_EmitInteger, MVT::i32, 14, 
/*70795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70798*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70808*/     /*SwitchType*/ 18, MVT::v4f32,// ->70828
/*70810*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70812*/       OPC_EmitInteger, MVT::i32, 14, 
/*70815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70818*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70828*/     /*SwitchType*/ 18, MVT::v4f16,// ->70848
/*70830*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70832*/       OPC_EmitInteger, MVT::i32, 14, 
/*70835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70838*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70848*/     /*SwitchType*/ 18, MVT::v8f16,// ->70868
/*70850*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70852*/       OPC_EmitInteger, MVT::i32, 14, 
/*70855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70858*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70868*/     0, // EndSwitchType
/*70869*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VMOVIMM),// ->71067
/*70873*/     OPC_Scope, 29, /*->70904*/ // 2 children in Scope
/*70875*/       OPC_MoveChild0,
/*70876*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70879*/       OPC_MoveParent,
/*70880*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*70882*/       OPC_SwitchType /*2 cases */, 8, MVT::v2i32,// ->70893
/*70885*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*70887*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVD0), 0,
                      MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*70893*/       /*SwitchType*/ 8, MVT::v4i32,// ->70903
/*70895*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*70897*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVQ0), 0,
                      MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*70903*/       0, // EndSwitchType
/*70904*/     /*Scope*/ 32|128,1/*160*/, /*->71066*/
/*70906*/       OPC_RecordChild0, // #0 = $SIMM
/*70907*/       OPC_MoveChild0,
/*70908*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70911*/       OPC_MoveParent,
/*70912*/       OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->70932
/*70915*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70917*/         OPC_EmitInteger, MVT::i32, 14, 
/*70920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70923*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*70932*/       /*SwitchType*/ 17, MVT::v16i8,// ->70951
/*70934*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70936*/         OPC_EmitInteger, MVT::i32, 14, 
/*70939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70942*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*70951*/       /*SwitchType*/ 17, MVT::v4i16,// ->70970
/*70953*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70955*/         OPC_EmitInteger, MVT::i32, 14, 
/*70958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70961*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*70970*/       /*SwitchType*/ 17, MVT::v8i16,// ->70989
/*70972*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70974*/         OPC_EmitInteger, MVT::i32, 14, 
/*70977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70980*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*70989*/       /*SwitchType*/ 17, MVT::v2i32,// ->71008
/*70991*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70993*/         OPC_EmitInteger, MVT::i32, 14, 
/*70996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70999*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*71008*/       /*SwitchType*/ 17, MVT::v4i32,// ->71027
/*71010*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71012*/         OPC_EmitInteger, MVT::i32, 14, 
/*71015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71018*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*71027*/       /*SwitchType*/ 17, MVT::v1i64,// ->71046
/*71029*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71031*/         OPC_EmitInteger, MVT::i32, 14, 
/*71034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71037*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv1i64), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*71046*/       /*SwitchType*/ 17, MVT::v2i64,// ->71065
/*71048*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71050*/         OPC_EmitInteger, MVT::i32, 14, 
/*71053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71056*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*71065*/       0, // EndSwitchType
/*71066*/     0, /*End of Scope*/
/*71067*/   /*SwitchOpcode*/ 40|128,5/*680*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->71751
/*71071*/     OPC_RecordChild0, // #0 = $src
/*71072*/     OPC_Scope, 126|128,1/*254*/, /*->71329*/ // 4 children in Scope
/*71075*/       OPC_MoveChild1,
/*71076*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71079*/       OPC_RecordMemRef,
/*71080*/       OPC_RecordNode, // #1 = 'ld' chained node
/*71081*/       OPC_CheckFoldableChainNode,
/*71082*/       OPC_RecordChild1, // #2 = $Rn
/*71083*/       OPC_CheckChild1Type, MVT::i32,
/*71085*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71087*/       OPC_CheckType, MVT::i32,
/*71089*/       OPC_Scope, 80, /*->71171*/ // 4 children in Scope
/*71091*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71093*/         OPC_Scope, 37, /*->71132*/ // 2 children in Scope
/*71095*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71097*/           OPC_MoveParent,
/*71098*/           OPC_RecordChild2, // #3 = $lane
/*71099*/           OPC_MoveChild2,
/*71100*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71103*/           OPC_MoveParent,
/*71104*/           OPC_CheckType, MVT::v8i8,
/*71106*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71108*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*71111*/           OPC_EmitMergeInputChains1_1,
/*71112*/           OPC_EmitConvertToTarget, 3,
/*71114*/           OPC_EmitInteger, MVT::i32, 14, 
/*71117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71120*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*71132*/         /*Scope*/ 37, /*->71170*/
/*71133*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71135*/           OPC_MoveParent,
/*71136*/           OPC_RecordChild2, // #3 = $lane
/*71137*/           OPC_MoveChild2,
/*71138*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71141*/           OPC_MoveParent,
/*71142*/           OPC_CheckType, MVT::v4i16,
/*71144*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71146*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*71149*/           OPC_EmitMergeInputChains1_1,
/*71150*/           OPC_EmitConvertToTarget, 3,
/*71152*/           OPC_EmitInteger, MVT::i32, 14, 
/*71155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71158*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*71170*/         0, /*End of Scope*/
/*71171*/       /*Scope*/ 37, /*->71209*/
/*71172*/         OPC_CheckPredicate, 52, // Predicate_load
/*71174*/         OPC_MoveParent,
/*71175*/         OPC_RecordChild2, // #3 = $lane
/*71176*/         OPC_MoveChild2,
/*71177*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71180*/         OPC_MoveParent,
/*71181*/         OPC_CheckType, MVT::v2i32,
/*71183*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71185*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*71188*/         OPC_EmitMergeInputChains1_1,
/*71189*/         OPC_EmitConvertToTarget, 3,
/*71191*/         OPC_EmitInteger, MVT::i32, 14, 
/*71194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71197*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*71209*/       /*Scope*/ 80, /*->71290*/
/*71210*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71212*/         OPC_Scope, 37, /*->71251*/ // 2 children in Scope
/*71214*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71216*/           OPC_MoveParent,
/*71217*/           OPC_RecordChild2, // #3 = $lane
/*71218*/           OPC_MoveChild2,
/*71219*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71222*/           OPC_MoveParent,
/*71223*/           OPC_CheckType, MVT::v16i8,
/*71225*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71227*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71230*/           OPC_EmitMergeInputChains1_1,
/*71231*/           OPC_EmitConvertToTarget, 3,
/*71233*/           OPC_EmitInteger, MVT::i32, 14, 
/*71236*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71239*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*71251*/         /*Scope*/ 37, /*->71289*/
/*71252*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71254*/           OPC_MoveParent,
/*71255*/           OPC_RecordChild2, // #3 = $lane
/*71256*/           OPC_MoveChild2,
/*71257*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71260*/           OPC_MoveParent,
/*71261*/           OPC_CheckType, MVT::v8i16,
/*71263*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71265*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71268*/           OPC_EmitMergeInputChains1_1,
/*71269*/           OPC_EmitConvertToTarget, 3,
/*71271*/           OPC_EmitInteger, MVT::i32, 14, 
/*71274*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71277*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*71289*/         0, /*End of Scope*/
/*71290*/       /*Scope*/ 37, /*->71328*/
/*71291*/         OPC_CheckPredicate, 52, // Predicate_load
/*71293*/         OPC_MoveParent,
/*71294*/         OPC_RecordChild2, // #3 = $lane
/*71295*/         OPC_MoveChild2,
/*71296*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71299*/         OPC_MoveParent,
/*71300*/         OPC_CheckType, MVT::v4i32,
/*71302*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71304*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71307*/         OPC_EmitMergeInputChains1_1,
/*71308*/         OPC_EmitConvertToTarget, 3,
/*71310*/         OPC_EmitInteger, MVT::i32, 14, 
/*71313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71316*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*71328*/       0, /*End of Scope*/
/*71329*/     /*Scope*/ 5|128,2/*261*/, /*->71592*/
/*71331*/       OPC_RecordChild1, // #1 = $R
/*71332*/       OPC_Scope, 56, /*->71390*/ // 4 children in Scope
/*71334*/         OPC_CheckChild1Type, MVT::i32,
/*71336*/         OPC_RecordChild2, // #2 = $lane
/*71337*/         OPC_MoveChild2,
/*71338*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71341*/         OPC_MoveParent,
/*71342*/         OPC_SwitchType /*2 cases */, 21, MVT::v8i8,// ->71366
/*71345*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71347*/           OPC_EmitConvertToTarget, 2,
/*71349*/           OPC_EmitInteger, MVT::i32, 14, 
/*71352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71355*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*71366*/         /*SwitchType*/ 21, MVT::v4i16,// ->71389
/*71368*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71370*/           OPC_EmitConvertToTarget, 2,
/*71372*/           OPC_EmitInteger, MVT::i32, 14, 
/*71375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71378*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*71389*/         0, // EndSwitchType
/*71390*/       /*Scope*/ 29, /*->71420*/
/*71391*/         OPC_RecordChild2, // #2 = $lane
/*71392*/         OPC_MoveChild2,
/*71393*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71396*/         OPC_MoveParent,
/*71397*/         OPC_CheckType, MVT::v2i32,
/*71399*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*71401*/         OPC_EmitConvertToTarget, 2,
/*71403*/         OPC_EmitInteger, MVT::i32, 14, 
/*71406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71409*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*71420*/       /*Scope*/ 112, /*->71533*/
/*71421*/         OPC_CheckChild1Type, MVT::i32,
/*71423*/         OPC_RecordChild2, // #2 = $lane
/*71424*/         OPC_MoveChild2,
/*71425*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71428*/         OPC_MoveParent,
/*71429*/         OPC_SwitchType /*2 cases */, 49, MVT::v16i8,// ->71481
/*71432*/           OPC_EmitConvertToTarget, 2,
/*71434*/           OPC_EmitNodeXForm, 14, 3, // DSubReg_i8_reg
/*71437*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*71445*/           OPC_EmitConvertToTarget, 2,
/*71447*/           OPC_EmitNodeXForm, 15, 6, // SubReg_i8_lane
/*71450*/           OPC_EmitInteger, MVT::i32, 14, 
/*71453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71456*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*71467*/           OPC_EmitConvertToTarget, 2,
/*71469*/           OPC_EmitNodeXForm, 14, 11, // DSubReg_i8_reg
/*71472*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*71481*/         /*SwitchType*/ 49, MVT::v8i16,// ->71532
/*71483*/           OPC_EmitConvertToTarget, 2,
/*71485*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*71488*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*71496*/           OPC_EmitConvertToTarget, 2,
/*71498*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*71501*/           OPC_EmitInteger, MVT::i32, 14, 
/*71504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71507*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*71518*/           OPC_EmitConvertToTarget, 2,
/*71520*/           OPC_EmitNodeXForm, 5, 11, // DSubReg_i16_reg
/*71523*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*71532*/         0, // EndSwitchType
/*71533*/       /*Scope*/ 57, /*->71591*/
/*71534*/         OPC_RecordChild2, // #2 = $lane
/*71535*/         OPC_MoveChild2,
/*71536*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71539*/         OPC_MoveParent,
/*71540*/         OPC_CheckType, MVT::v4i32,
/*71542*/         OPC_EmitConvertToTarget, 2,
/*71544*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*71547*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*71555*/         OPC_EmitConvertToTarget, 2,
/*71557*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*71560*/         OPC_EmitInteger, MVT::i32, 14, 
/*71563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71566*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*71577*/         OPC_EmitConvertToTarget, 2,
/*71579*/         OPC_EmitNodeXForm, 7, 11, // DSubReg_i32_reg
/*71582*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*71591*/       0, /*End of Scope*/
/*71592*/     /*Scope*/ 77, /*->71670*/
/*71593*/       OPC_MoveChild1,
/*71594*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71597*/       OPC_RecordMemRef,
/*71598*/       OPC_RecordNode, // #1 = 'ld' chained node
/*71599*/       OPC_CheckFoldableChainNode,
/*71600*/       OPC_RecordChild1, // #2 = $addr
/*71601*/       OPC_CheckChild1Type, MVT::i32,
/*71603*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71605*/       OPC_CheckPredicate, 52, // Predicate_load
/*71607*/       OPC_CheckType, MVT::f32,
/*71609*/       OPC_MoveParent,
/*71610*/       OPC_RecordChild2, // #3 = $lane
/*71611*/       OPC_MoveChild2,
/*71612*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71615*/       OPC_MoveParent,
/*71616*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->71643
/*71619*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71622*/         OPC_EmitMergeInputChains1_1,
/*71623*/         OPC_EmitConvertToTarget, 3,
/*71625*/         OPC_EmitInteger, MVT::i32, 14, 
/*71628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71631*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*71643*/       /*SwitchType*/ 24, MVT::v4f32,// ->71669
/*71645*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71648*/         OPC_EmitMergeInputChains1_1,
/*71649*/         OPC_EmitConvertToTarget, 3,
/*71651*/         OPC_EmitInteger, MVT::i32, 14, 
/*71654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71657*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*71669*/       0, // EndSwitchType
/*71670*/     /*Scope*/ 79, /*->71750*/
/*71671*/       OPC_RecordChild1, // #1 = $src2
/*71672*/       OPC_RecordChild2, // #2 = $src3
/*71673*/       OPC_MoveChild2,
/*71674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71677*/       OPC_MoveParent,
/*71678*/       OPC_SwitchType /*3 cases */, 14, MVT::v2f64,// ->71695
/*71681*/         OPC_EmitConvertToTarget, 2,
/*71683*/         OPC_EmitNodeXForm, 17, 3, // DSubReg_f64_reg
/*71686*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*71695*/       /*SwitchType*/ 25, MVT::v2f32,// ->71722
/*71697*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71700*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71708*/         OPC_EmitConvertToTarget, 2,
/*71710*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*71713*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71722*/       /*SwitchType*/ 25, MVT::v4f32,// ->71749
/*71724*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*71727*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71735*/         OPC_EmitConvertToTarget, 2,
/*71737*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*71740*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71749*/       0, // EndSwitchType
/*71750*/     0, /*End of Scope*/
/*71751*/   /*SwitchOpcode*/ 47|128,4/*559*/, TARGET_VAL(ARMISD::VDUP),// ->72314
/*71755*/     OPC_Scope, 65|128,1/*193*/, /*->71951*/ // 4 children in Scope
/*71758*/       OPC_MoveChild0,
/*71759*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71762*/       OPC_RecordMemRef,
/*71763*/       OPC_RecordNode, // #0 = 'ld' chained node
/*71764*/       OPC_RecordChild1, // #1 = $Rn
/*71765*/       OPC_CheckChild1Type, MVT::i32,
/*71767*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71769*/       OPC_CheckType, MVT::i32,
/*71771*/       OPC_Scope, 60, /*->71833*/ // 4 children in Scope
/*71773*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71775*/         OPC_Scope, 27, /*->71804*/ // 2 children in Scope
/*71777*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71779*/           OPC_MoveParent,
/*71780*/           OPC_CheckType, MVT::v8i8,
/*71782*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71784*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71787*/           OPC_EmitMergeInputChains1_0,
/*71788*/           OPC_EmitInteger, MVT::i32, 14, 
/*71791*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71794*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*71804*/         /*Scope*/ 27, /*->71832*/
/*71805*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71807*/           OPC_MoveParent,
/*71808*/           OPC_CheckType, MVT::v4i16,
/*71810*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71812*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71815*/           OPC_EmitMergeInputChains1_0,
/*71816*/           OPC_EmitInteger, MVT::i32, 14, 
/*71819*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71822*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*71832*/         0, /*End of Scope*/
/*71833*/       /*Scope*/ 27, /*->71861*/
/*71834*/         OPC_CheckPredicate, 52, // Predicate_load
/*71836*/         OPC_MoveParent,
/*71837*/         OPC_CheckType, MVT::v2i32,
/*71839*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71841*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71844*/         OPC_EmitMergeInputChains1_0,
/*71845*/         OPC_EmitInteger, MVT::i32, 14, 
/*71848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71851*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*71861*/       /*Scope*/ 60, /*->71922*/
/*71862*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71864*/         OPC_Scope, 27, /*->71893*/ // 2 children in Scope
/*71866*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71868*/           OPC_MoveParent,
/*71869*/           OPC_CheckType, MVT::v16i8,
/*71871*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71873*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71876*/           OPC_EmitMergeInputChains1_0,
/*71877*/           OPC_EmitInteger, MVT::i32, 14, 
/*71880*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71883*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*71893*/         /*Scope*/ 27, /*->71921*/
/*71894*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71896*/           OPC_MoveParent,
/*71897*/           OPC_CheckType, MVT::v8i16,
/*71899*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71901*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71904*/           OPC_EmitMergeInputChains1_0,
/*71905*/           OPC_EmitInteger, MVT::i32, 14, 
/*71908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71911*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*71921*/         0, /*End of Scope*/
/*71922*/       /*Scope*/ 27, /*->71950*/
/*71923*/         OPC_CheckPredicate, 52, // Predicate_load
/*71925*/         OPC_MoveParent,
/*71926*/         OPC_CheckType, MVT::v4i32,
/*71928*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71930*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71933*/         OPC_EmitMergeInputChains1_0,
/*71934*/         OPC_EmitInteger, MVT::i32, 14, 
/*71937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71940*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*71950*/       0, /*End of Scope*/
/*71951*/     /*Scope*/ 13|128,1/*141*/, /*->72094*/
/*71953*/       OPC_RecordChild0, // #0 = $R
/*71954*/       OPC_CheckChild0Type, MVT::i32,
/*71956*/       OPC_SwitchType /*6 cases */, 17, MVT::v8i8,// ->71976
/*71959*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71961*/         OPC_EmitInteger, MVT::i32, 14, 
/*71964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71967*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8d), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*71976*/       /*SwitchType*/ 17, MVT::v4i16,// ->71995
/*71978*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71980*/         OPC_EmitInteger, MVT::i32, 14, 
/*71983*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71986*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16d), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*71995*/       /*SwitchType*/ 39, MVT::v2i32,// ->72036
/*71997*/         OPC_Scope, 17, /*->72016*/ // 2 children in Scope
/*71999*/           OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*72001*/           OPC_EmitInteger, MVT::i32, 14, 
/*72004*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72007*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*72016*/         /*Scope*/ 18, /*->72035*/
/*72017*/           OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*72019*/           OPC_EmitInteger, MVT::i32, 14, 
/*72022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72025*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*72035*/         0, /*End of Scope*/
/*72036*/       /*SwitchType*/ 17, MVT::v16i8,// ->72055
/*72038*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72040*/         OPC_EmitInteger, MVT::i32, 14, 
/*72043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72046*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8q), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*72055*/       /*SwitchType*/ 17, MVT::v8i16,// ->72074
/*72057*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72059*/         OPC_EmitInteger, MVT::i32, 14, 
/*72062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72065*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16q), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*72074*/       /*SwitchType*/ 17, MVT::v4i32,// ->72093
/*72076*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72078*/         OPC_EmitInteger, MVT::i32, 14, 
/*72081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72084*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*72093*/       0, // EndSwitchType
/*72094*/     /*Scope*/ 5|128,1/*133*/, /*->72229*/
/*72096*/       OPC_MoveChild0,
/*72097*/       OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::LOAD),// ->72159
/*72101*/         OPC_RecordMemRef,
/*72102*/         OPC_RecordNode, // #0 = 'ld' chained node
/*72103*/         OPC_RecordChild1, // #1 = $addr
/*72104*/         OPC_CheckChild1Type, MVT::i32,
/*72106*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*72108*/         OPC_CheckPredicate, 52, // Predicate_load
/*72110*/         OPC_CheckType, MVT::f32,
/*72112*/         OPC_MoveParent,
/*72113*/         OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->72136
/*72116*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*72119*/           OPC_EmitMergeInputChains1_0,
/*72120*/           OPC_EmitInteger, MVT::i32, 14, 
/*72123*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72126*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*72136*/         /*SwitchType*/ 20, MVT::v4f32,// ->72158
/*72138*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*72141*/           OPC_EmitMergeInputChains1_0,
/*72142*/           OPC_EmitInteger, MVT::i32, 14, 
/*72145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72148*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*72158*/         0, // EndSwitchType
/*72159*/       /*SwitchOpcode*/ 66, TARGET_VAL(ISD::BITCAST),// ->72228
/*72162*/         OPC_RecordChild0, // #0 = $R
/*72163*/         OPC_CheckChild0Type, MVT::i32,
/*72165*/         OPC_CheckType, MVT::f32,
/*72167*/         OPC_MoveParent,
/*72168*/         OPC_SwitchType /*2 cases */, 39, MVT::v2f32,// ->72210
/*72171*/           OPC_Scope, 17, /*->72190*/ // 2 children in Scope
/*72173*/             OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*72175*/             OPC_EmitInteger, MVT::i32, 14, 
/*72178*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72181*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*72190*/           /*Scope*/ 18, /*->72209*/
/*72191*/             OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*72193*/             OPC_EmitInteger, MVT::i32, 14, 
/*72196*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72199*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                          MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*72209*/           0, /*End of Scope*/
/*72210*/         /*SwitchType*/ 15, MVT::v4f32,// ->72227
/*72212*/           OPC_EmitInteger, MVT::i32, 14, 
/*72215*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72218*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*72227*/         0, // EndSwitchType
/*72228*/       0, // EndSwitchOpcode
/*72229*/     /*Scope*/ 83, /*->72313*/
/*72230*/       OPC_RecordChild0, // #0 = $src
/*72231*/       OPC_CheckChild0Type, MVT::f32,
/*72233*/       OPC_SwitchType /*2 cases */, 37, MVT::v2f32,// ->72273
/*72236*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*72242*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72245*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*72254*/         OPC_EmitInteger, MVT::i32, 0, 
/*72257*/         OPC_EmitInteger, MVT::i32, 14, 
/*72260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72263*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*72273*/       /*SwitchType*/ 37, MVT::v4f32,// ->72312
/*72275*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*72281*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72284*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*72293*/         OPC_EmitInteger, MVT::i32, 0, 
/*72296*/         OPC_EmitInteger, MVT::i32, 14, 
/*72299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72302*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*72312*/       0, // EndSwitchType
/*72313*/     0, /*End of Scope*/
/*72314*/   /*SwitchOpcode*/ 43|128,3/*427*/, TARGET_VAL(ISD::TRUNCATE),// ->72745
/*72318*/     OPC_Scope, 100|128,2/*356*/, /*->72677*/ // 2 children in Scope
/*72321*/       OPC_MoveChild0,
/*72322*/       OPC_SwitchOpcode /*2 cases */, 123|128,1/*251*/, TARGET_VAL(ARMISD::VSHRu),// ->72578
/*72327*/         OPC_Scope, 29|128,1/*157*/, /*->72487*/ // 2 children in Scope
/*72330*/           OPC_MoveChild0,
/*72331*/           OPC_SwitchOpcode /*2 cases */, 74, TARGET_VAL(ISD::ADD),// ->72409
/*72335*/             OPC_RecordChild0, // #0 = $Vn
/*72336*/             OPC_RecordChild1, // #1 = $Vm
/*72337*/             OPC_MoveParent,
/*72338*/             OPC_SwitchType /*3 cases */, 21, MVT::v8i16,// ->72362
/*72341*/               OPC_CheckChild1Integer, 8, 
/*72343*/               OPC_MoveParent,
/*72344*/               OPC_CheckType, MVT::v8i8,
/*72346*/               OPC_EmitInteger, MVT::i32, 14, 
/*72349*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72352*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*72362*/             /*SwitchType*/ 21, MVT::v4i32,// ->72385
/*72364*/               OPC_CheckChild1Integer, 16, 
/*72366*/               OPC_MoveParent,
/*72367*/               OPC_CheckType, MVT::v4i16,
/*72369*/               OPC_EmitInteger, MVT::i32, 14, 
/*72372*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72375*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*72385*/             /*SwitchType*/ 21, MVT::v2i64,// ->72408
/*72387*/               OPC_CheckChild1Integer, 32, 
/*72389*/               OPC_MoveParent,
/*72390*/               OPC_CheckType, MVT::v2i32,
/*72392*/               OPC_EmitInteger, MVT::i32, 14, 
/*72395*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72398*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*72408*/             0, // EndSwitchType
/*72409*/           /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SUB),// ->72486
/*72412*/             OPC_RecordChild0, // #0 = $Vn
/*72413*/             OPC_RecordChild1, // #1 = $Vm
/*72414*/             OPC_MoveParent,
/*72415*/             OPC_SwitchType /*3 cases */, 21, MVT::v8i16,// ->72439
/*72418*/               OPC_CheckChild1Integer, 8, 
/*72420*/               OPC_MoveParent,
/*72421*/               OPC_CheckType, MVT::v8i8,
/*72423*/               OPC_EmitInteger, MVT::i32, 14, 
/*72426*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72429*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*72439*/             /*SwitchType*/ 21, MVT::v4i32,// ->72462
/*72441*/               OPC_CheckChild1Integer, 16, 
/*72443*/               OPC_MoveParent,
/*72444*/               OPC_CheckType, MVT::v4i16,
/*72446*/               OPC_EmitInteger, MVT::i32, 14, 
/*72449*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72452*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*72462*/             /*SwitchType*/ 21, MVT::v2i64,// ->72485
/*72464*/               OPC_CheckChild1Integer, 32, 
/*72466*/               OPC_MoveParent,
/*72467*/               OPC_CheckType, MVT::v2i32,
/*72469*/               OPC_EmitInteger, MVT::i32, 14, 
/*72472*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72475*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*72485*/             0, // EndSwitchType
/*72486*/           0, // EndSwitchOpcode
/*72487*/         /*Scope*/ 89, /*->72577*/
/*72488*/           OPC_RecordChild0, // #0 = $Vn
/*72489*/           OPC_RecordChild1, // #1 = $amt
/*72490*/           OPC_MoveChild1,
/*72491*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72494*/           OPC_Scope, 26, /*->72522*/ // 3 children in Scope
/*72496*/             OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*72498*/             OPC_MoveParent,
/*72499*/             OPC_CheckType, MVT::v8i16,
/*72501*/             OPC_MoveParent,
/*72502*/             OPC_CheckType, MVT::v8i8,
/*72504*/             OPC_EmitConvertToTarget, 1,
/*72506*/             OPC_EmitInteger, MVT::i32, 14, 
/*72509*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72512*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*72522*/           /*Scope*/ 26, /*->72549*/
/*72523*/             OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*72525*/             OPC_MoveParent,
/*72526*/             OPC_CheckType, MVT::v4i32,
/*72528*/             OPC_MoveParent,
/*72529*/             OPC_CheckType, MVT::v4i16,
/*72531*/             OPC_EmitConvertToTarget, 1,
/*72533*/             OPC_EmitInteger, MVT::i32, 14, 
/*72536*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72539*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*72549*/           /*Scope*/ 26, /*->72576*/
/*72550*/             OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*72552*/             OPC_MoveParent,
/*72553*/             OPC_CheckType, MVT::v2i64,
/*72555*/             OPC_MoveParent,
/*72556*/             OPC_CheckType, MVT::v2i32,
/*72558*/             OPC_EmitConvertToTarget, 1,
/*72560*/             OPC_EmitInteger, MVT::i32, 14, 
/*72563*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72566*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*72576*/           0, /*End of Scope*/
/*72577*/         0, /*End of Scope*/
/*72578*/       /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VSHRs),// ->72676
/*72581*/         OPC_RecordChild0, // #0 = $Vm
/*72582*/         OPC_RecordChild1, // #1 = $SIMM
/*72583*/         OPC_MoveChild1,
/*72584*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72587*/         OPC_Scope, 28, /*->72617*/ // 3 children in Scope
/*72589*/           OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*72591*/           OPC_MoveParent,
/*72592*/           OPC_CheckType, MVT::v8i16,
/*72594*/           OPC_MoveParent,
/*72595*/           OPC_CheckType, MVT::v8i8,
/*72597*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72599*/           OPC_EmitConvertToTarget, 1,
/*72601*/           OPC_EmitInteger, MVT::i32, 14, 
/*72604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72607*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72617*/         /*Scope*/ 28, /*->72646*/
/*72618*/           OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*72620*/           OPC_MoveParent,
/*72621*/           OPC_CheckType, MVT::v4i32,
/*72623*/           OPC_MoveParent,
/*72624*/           OPC_CheckType, MVT::v4i16,
/*72626*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72628*/           OPC_EmitConvertToTarget, 1,
/*72630*/           OPC_EmitInteger, MVT::i32, 14, 
/*72633*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72636*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72646*/         /*Scope*/ 28, /*->72675*/
/*72647*/           OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*72649*/           OPC_MoveParent,
/*72650*/           OPC_CheckType, MVT::v2i64,
/*72652*/           OPC_MoveParent,
/*72653*/           OPC_CheckType, MVT::v2i32,
/*72655*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72657*/           OPC_EmitConvertToTarget, 1,
/*72659*/           OPC_EmitInteger, MVT::i32, 14, 
/*72662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72665*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72675*/         0, /*End of Scope*/
/*72676*/       0, // EndSwitchOpcode
/*72677*/     /*Scope*/ 66, /*->72744*/
/*72678*/       OPC_RecordChild0, // #0 = $Vm
/*72679*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->72701
/*72682*/         OPC_CheckChild0Type, MVT::v8i16,
/*72684*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72686*/         OPC_EmitInteger, MVT::i32, 14, 
/*72689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72692*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*72701*/       /*SwitchType*/ 19, MVT::v4i16,// ->72722
/*72703*/         OPC_CheckChild0Type, MVT::v4i32,
/*72705*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72707*/         OPC_EmitInteger, MVT::i32, 14, 
/*72710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72713*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*72722*/       /*SwitchType*/ 19, MVT::v2i32,// ->72743
/*72724*/         OPC_CheckChild0Type, MVT::v2i64,
/*72726*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72728*/         OPC_EmitInteger, MVT::i32, 14, 
/*72731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72734*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*72743*/       0, // EndSwitchType
/*72744*/     0, /*End of Scope*/
/*72745*/   /*SwitchOpcode*/ 3|128,2/*259*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->73008
/*72749*/     OPC_Scope, 60|128,1/*188*/, /*->72940*/ // 2 children in Scope
/*72752*/       OPC_MoveChild0,
/*72753*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*72756*/       OPC_Scope, 90, /*->72848*/ // 2 children in Scope
/*72758*/         OPC_CheckChild0Integer, 30|128,4/*542*/, 
/*72761*/         OPC_RecordChild1, // #0 = $Vn
/*72762*/         OPC_SwitchType /*3 cases */, 26, MVT::v8i8,// ->72791
/*72765*/           OPC_CheckChild1Type, MVT::v8i8,
/*72767*/           OPC_RecordChild2, // #1 = $Vm
/*72768*/           OPC_CheckChild2Type, MVT::v8i8,
/*72770*/           OPC_MoveParent,
/*72771*/           OPC_CheckType, MVT::v8i16,
/*72773*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72775*/           OPC_EmitInteger, MVT::i32, 14, 
/*72778*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72781*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 542:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72791*/         /*SwitchType*/ 26, MVT::v4i16,// ->72819
/*72793*/           OPC_CheckChild1Type, MVT::v4i16,
/*72795*/           OPC_RecordChild2, // #1 = $Vm
/*72796*/           OPC_CheckChild2Type, MVT::v4i16,
/*72798*/           OPC_MoveParent,
/*72799*/           OPC_CheckType, MVT::v4i32,
/*72801*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72803*/           OPC_EmitInteger, MVT::i32, 14, 
/*72806*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72809*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 542:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72819*/         /*SwitchType*/ 26, MVT::v2i32,// ->72847
/*72821*/           OPC_CheckChild1Type, MVT::v2i32,
/*72823*/           OPC_RecordChild2, // #1 = $Vm
/*72824*/           OPC_CheckChild2Type, MVT::v2i32,
/*72826*/           OPC_MoveParent,
/*72827*/           OPC_CheckType, MVT::v2i64,
/*72829*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72831*/           OPC_EmitInteger, MVT::i32, 14, 
/*72834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72837*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 542:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72847*/         0, // EndSwitchType
/*72848*/       /*Scope*/ 90, /*->72939*/
/*72849*/         OPC_CheckChild0Integer, 31|128,4/*543*/, 
/*72852*/         OPC_RecordChild1, // #0 = $Vn
/*72853*/         OPC_SwitchType /*3 cases */, 26, MVT::v8i8,// ->72882
/*72856*/           OPC_CheckChild1Type, MVT::v8i8,
/*72858*/           OPC_RecordChild2, // #1 = $Vm
/*72859*/           OPC_CheckChild2Type, MVT::v8i8,
/*72861*/           OPC_MoveParent,
/*72862*/           OPC_CheckType, MVT::v8i16,
/*72864*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72866*/           OPC_EmitInteger, MVT::i32, 14, 
/*72869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72872*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 543:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72882*/         /*SwitchType*/ 26, MVT::v4i16,// ->72910
/*72884*/           OPC_CheckChild1Type, MVT::v4i16,
/*72886*/           OPC_RecordChild2, // #1 = $Vm
/*72887*/           OPC_CheckChild2Type, MVT::v4i16,
/*72889*/           OPC_MoveParent,
/*72890*/           OPC_CheckType, MVT::v4i32,
/*72892*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72894*/           OPC_EmitInteger, MVT::i32, 14, 
/*72897*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72900*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 543:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72910*/         /*SwitchType*/ 26, MVT::v2i32,// ->72938
/*72912*/           OPC_CheckChild1Type, MVT::v2i32,
/*72914*/           OPC_RecordChild2, // #1 = $Vm
/*72915*/           OPC_CheckChild2Type, MVT::v2i32,
/*72917*/           OPC_MoveParent,
/*72918*/           OPC_CheckType, MVT::v2i64,
/*72920*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72922*/           OPC_EmitInteger, MVT::i32, 14, 
/*72925*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72928*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 543:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72938*/         0, // EndSwitchType
/*72939*/       0, /*End of Scope*/
/*72940*/     /*Scope*/ 66, /*->73007*/
/*72941*/       OPC_RecordChild0, // #0 = $Vm
/*72942*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i16,// ->72964
/*72945*/         OPC_CheckChild0Type, MVT::v8i8,
/*72947*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72949*/         OPC_EmitInteger, MVT::i32, 14, 
/*72952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72955*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*72964*/       /*SwitchType*/ 19, MVT::v4i32,// ->72985
/*72966*/         OPC_CheckChild0Type, MVT::v4i16,
/*72968*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72970*/         OPC_EmitInteger, MVT::i32, 14, 
/*72973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72976*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*72985*/       /*SwitchType*/ 19, MVT::v2i64,// ->73006
/*72987*/         OPC_CheckChild0Type, MVT::v2i32,
/*72989*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72991*/         OPC_EmitInteger, MVT::i32, 14, 
/*72994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72997*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*73006*/       0, // EndSwitchType
/*73007*/     0, /*End of Scope*/
/*73008*/   /*SwitchOpcode*/ 62|128,4/*574*/, TARGET_VAL(ARMISD::VSHL),// ->73586
/*73012*/     OPC_Scope, 127|128,2/*383*/, /*->73398*/ // 2 children in Scope
/*73015*/       OPC_MoveChild0,
/*73016*/       OPC_SwitchOpcode /*2 cases */, 58|128,1/*186*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->73207
/*73021*/         OPC_RecordChild0, // #0 = $Rn
/*73022*/         OPC_Scope, 60, /*->73084*/ // 3 children in Scope
/*73024*/           OPC_CheckChild0Type, MVT::v8i8,
/*73026*/           OPC_MoveParent,
/*73027*/           OPC_Scope, 23, /*->73052*/ // 2 children in Scope
/*73029*/             OPC_CheckChild1Integer, 8, 
/*73031*/             OPC_CheckType, MVT::v8i16,
/*73033*/             OPC_EmitInteger, MVT::i32, 8, 
/*73036*/             OPC_EmitInteger, MVT::i32, 14, 
/*73039*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73042*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*73052*/           /*Scope*/ 30, /*->73083*/
/*73053*/             OPC_RecordChild1, // #1 = $SIMM
/*73054*/             OPC_MoveChild1,
/*73055*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73058*/             OPC_CheckPredicate, 88, // Predicate_imm1_7
/*73060*/             OPC_MoveParent,
/*73061*/             OPC_CheckType, MVT::v8i16,
/*73063*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73065*/             OPC_EmitConvertToTarget, 1,
/*73067*/             OPC_EmitInteger, MVT::i32, 14, 
/*73070*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73073*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73083*/           0, /*End of Scope*/
/*73084*/         /*Scope*/ 60, /*->73145*/
/*73085*/           OPC_CheckChild0Type, MVT::v4i16,
/*73087*/           OPC_MoveParent,
/*73088*/           OPC_Scope, 23, /*->73113*/ // 2 children in Scope
/*73090*/             OPC_CheckChild1Integer, 16, 
/*73092*/             OPC_CheckType, MVT::v4i32,
/*73094*/             OPC_EmitInteger, MVT::i32, 16, 
/*73097*/             OPC_EmitInteger, MVT::i32, 14, 
/*73100*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73103*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*73113*/           /*Scope*/ 30, /*->73144*/
/*73114*/             OPC_RecordChild1, // #1 = $SIMM
/*73115*/             OPC_MoveChild1,
/*73116*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73119*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*73121*/             OPC_MoveParent,
/*73122*/             OPC_CheckType, MVT::v4i32,
/*73124*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73126*/             OPC_EmitConvertToTarget, 1,
/*73128*/             OPC_EmitInteger, MVT::i32, 14, 
/*73131*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73134*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73144*/           0, /*End of Scope*/
/*73145*/         /*Scope*/ 60, /*->73206*/
/*73146*/           OPC_CheckChild0Type, MVT::v2i32,
/*73148*/           OPC_MoveParent,
/*73149*/           OPC_Scope, 23, /*->73174*/ // 2 children in Scope
/*73151*/             OPC_CheckChild1Integer, 32, 
/*73153*/             OPC_CheckType, MVT::v2i64,
/*73155*/             OPC_EmitInteger, MVT::i32, 32, 
/*73158*/             OPC_EmitInteger, MVT::i32, 14, 
/*73161*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73164*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*73174*/           /*Scope*/ 30, /*->73205*/
/*73175*/             OPC_RecordChild1, // #1 = $SIMM
/*73176*/             OPC_MoveChild1,
/*73177*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73180*/             OPC_CheckPredicate, 89, // Predicate_imm1_31
/*73182*/             OPC_MoveParent,
/*73183*/             OPC_CheckType, MVT::v2i64,
/*73185*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73187*/             OPC_EmitConvertToTarget, 1,
/*73189*/             OPC_EmitInteger, MVT::i32, 14, 
/*73192*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73195*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73205*/           0, /*End of Scope*/
/*73206*/         0, /*End of Scope*/
/*73207*/       /*SwitchOpcode*/ 58|128,1/*186*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->73397
/*73211*/         OPC_RecordChild0, // #0 = $Rn
/*73212*/         OPC_Scope, 60, /*->73274*/ // 3 children in Scope
/*73214*/           OPC_CheckChild0Type, MVT::v8i8,
/*73216*/           OPC_MoveParent,
/*73217*/           OPC_Scope, 23, /*->73242*/ // 2 children in Scope
/*73219*/             OPC_CheckChild1Integer, 8, 
/*73221*/             OPC_CheckType, MVT::v8i16,
/*73223*/             OPC_EmitInteger, MVT::i32, 8, 
/*73226*/             OPC_EmitInteger, MVT::i32, 14, 
/*73229*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73232*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*73242*/           /*Scope*/ 30, /*->73273*/
/*73243*/             OPC_RecordChild1, // #1 = $SIMM
/*73244*/             OPC_MoveChild1,
/*73245*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73248*/             OPC_CheckPredicate, 88, // Predicate_imm1_7
/*73250*/             OPC_MoveParent,
/*73251*/             OPC_CheckType, MVT::v8i16,
/*73253*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73255*/             OPC_EmitConvertToTarget, 1,
/*73257*/             OPC_EmitInteger, MVT::i32, 14, 
/*73260*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73263*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73273*/           0, /*End of Scope*/
/*73274*/         /*Scope*/ 60, /*->73335*/
/*73275*/           OPC_CheckChild0Type, MVT::v4i16,
/*73277*/           OPC_MoveParent,
/*73278*/           OPC_Scope, 23, /*->73303*/ // 2 children in Scope
/*73280*/             OPC_CheckChild1Integer, 16, 
/*73282*/             OPC_CheckType, MVT::v4i32,
/*73284*/             OPC_EmitInteger, MVT::i32, 16, 
/*73287*/             OPC_EmitInteger, MVT::i32, 14, 
/*73290*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73293*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*73303*/           /*Scope*/ 30, /*->73334*/
/*73304*/             OPC_RecordChild1, // #1 = $SIMM
/*73305*/             OPC_MoveChild1,
/*73306*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73309*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*73311*/             OPC_MoveParent,
/*73312*/             OPC_CheckType, MVT::v4i32,
/*73314*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73316*/             OPC_EmitConvertToTarget, 1,
/*73318*/             OPC_EmitInteger, MVT::i32, 14, 
/*73321*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73324*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73334*/           0, /*End of Scope*/
/*73335*/         /*Scope*/ 60, /*->73396*/
/*73336*/           OPC_CheckChild0Type, MVT::v2i32,
/*73338*/           OPC_MoveParent,
/*73339*/           OPC_Scope, 23, /*->73364*/ // 2 children in Scope
/*73341*/             OPC_CheckChild1Integer, 32, 
/*73343*/             OPC_CheckType, MVT::v2i64,
/*73345*/             OPC_EmitInteger, MVT::i32, 32, 
/*73348*/             OPC_EmitInteger, MVT::i32, 14, 
/*73351*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73354*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*73364*/           /*Scope*/ 30, /*->73395*/
/*73365*/             OPC_RecordChild1, // #1 = $SIMM
/*73366*/             OPC_MoveChild1,
/*73367*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73370*/             OPC_CheckPredicate, 89, // Predicate_imm1_31
/*73372*/             OPC_MoveParent,
/*73373*/             OPC_CheckType, MVT::v2i64,
/*73375*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73377*/             OPC_EmitConvertToTarget, 1,
/*73379*/             OPC_EmitInteger, MVT::i32, 14, 
/*73382*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73385*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73395*/           0, /*End of Scope*/
/*73396*/         0, /*End of Scope*/
/*73397*/       0, // EndSwitchOpcode
/*73398*/     /*Scope*/ 57|128,1/*185*/, /*->73585*/
/*73400*/       OPC_RecordChild0, // #0 = $Vm
/*73401*/       OPC_RecordChild1, // #1 = $SIMM
/*73402*/       OPC_MoveChild1,
/*73403*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73406*/       OPC_MoveParent,
/*73407*/       OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->73430
/*73410*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73412*/         OPC_EmitConvertToTarget, 1,
/*73414*/         OPC_EmitInteger, MVT::i32, 14, 
/*73417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73420*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73430*/       /*SwitchType*/ 20, MVT::v4i16,// ->73452
/*73432*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73434*/         OPC_EmitConvertToTarget, 1,
/*73436*/         OPC_EmitInteger, MVT::i32, 14, 
/*73439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73442*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73452*/       /*SwitchType*/ 20, MVT::v2i32,// ->73474
/*73454*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73456*/         OPC_EmitConvertToTarget, 1,
/*73458*/         OPC_EmitInteger, MVT::i32, 14, 
/*73461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73464*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73474*/       /*SwitchType*/ 20, MVT::v1i64,// ->73496
/*73476*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73478*/         OPC_EmitConvertToTarget, 1,
/*73480*/         OPC_EmitInteger, MVT::i32, 14, 
/*73483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73486*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73496*/       /*SwitchType*/ 20, MVT::v16i8,// ->73518
/*73498*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73500*/         OPC_EmitConvertToTarget, 1,
/*73502*/         OPC_EmitInteger, MVT::i32, 14, 
/*73505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73508*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73518*/       /*SwitchType*/ 20, MVT::v8i16,// ->73540
/*73520*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73522*/         OPC_EmitConvertToTarget, 1,
/*73524*/         OPC_EmitInteger, MVT::i32, 14, 
/*73527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73530*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73540*/       /*SwitchType*/ 20, MVT::v4i32,// ->73562
/*73542*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73544*/         OPC_EmitConvertToTarget, 1,
/*73546*/         OPC_EmitInteger, MVT::i32, 14, 
/*73549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73552*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73562*/       /*SwitchType*/ 20, MVT::v2i64,// ->73584
/*73564*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73566*/         OPC_EmitConvertToTarget, 1,
/*73568*/         OPC_EmitInteger, MVT::i32, 14, 
/*73571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73574*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73584*/       0, // EndSwitchType
/*73585*/     0, /*End of Scope*/
/*73586*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLs),// ->73747
/*73590*/     OPC_RecordChild0, // #0 = $Vn
/*73591*/     OPC_Scope, 64, /*->73657*/ // 3 children in Scope
/*73593*/       OPC_CheckChild0Type, MVT::v4i16,
/*73595*/       OPC_Scope, 37, /*->73634*/ // 2 children in Scope
/*73597*/         OPC_MoveChild1,
/*73598*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73601*/         OPC_RecordChild0, // #1 = $Vm
/*73602*/         OPC_CheckChild0Type, MVT::v4i16,
/*73604*/         OPC_RecordChild1, // #2 = $lane
/*73605*/         OPC_MoveChild1,
/*73606*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73609*/         OPC_MoveParent,
/*73610*/         OPC_MoveParent,
/*73611*/         OPC_CheckType, MVT::v4i32,
/*73613*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73615*/         OPC_EmitConvertToTarget, 2,
/*73617*/         OPC_EmitInteger, MVT::i32, 14, 
/*73620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73623*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*73634*/       /*Scope*/ 21, /*->73656*/
/*73635*/         OPC_RecordChild1, // #1 = $Vm
/*73636*/         OPC_CheckType, MVT::v4i32,
/*73638*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73640*/         OPC_EmitInteger, MVT::i32, 14, 
/*73643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73646*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73656*/       0, /*End of Scope*/
/*73657*/     /*Scope*/ 64, /*->73722*/
/*73658*/       OPC_CheckChild0Type, MVT::v2i32,
/*73660*/       OPC_Scope, 37, /*->73699*/ // 2 children in Scope
/*73662*/         OPC_MoveChild1,
/*73663*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73666*/         OPC_RecordChild0, // #1 = $Vm
/*73667*/         OPC_CheckChild0Type, MVT::v2i32,
/*73669*/         OPC_RecordChild1, // #2 = $lane
/*73670*/         OPC_MoveChild1,
/*73671*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73674*/         OPC_MoveParent,
/*73675*/         OPC_MoveParent,
/*73676*/         OPC_CheckType, MVT::v2i64,
/*73678*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73680*/         OPC_EmitConvertToTarget, 2,
/*73682*/         OPC_EmitInteger, MVT::i32, 14, 
/*73685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73688*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*73699*/       /*Scope*/ 21, /*->73721*/
/*73700*/         OPC_RecordChild1, // #1 = $Vm
/*73701*/         OPC_CheckType, MVT::v2i64,
/*73703*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73705*/         OPC_EmitInteger, MVT::i32, 14, 
/*73708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73711*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73721*/       0, /*End of Scope*/
/*73722*/     /*Scope*/ 23, /*->73746*/
/*73723*/       OPC_CheckChild0Type, MVT::v8i8,
/*73725*/       OPC_RecordChild1, // #1 = $Vm
/*73726*/       OPC_CheckType, MVT::v8i16,
/*73728*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73730*/       OPC_EmitInteger, MVT::i32, 14, 
/*73733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73736*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73746*/     0, /*End of Scope*/
/*73747*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLu),// ->73908
/*73751*/     OPC_RecordChild0, // #0 = $Vn
/*73752*/     OPC_Scope, 64, /*->73818*/ // 3 children in Scope
/*73754*/       OPC_CheckChild0Type, MVT::v4i16,
/*73756*/       OPC_Scope, 37, /*->73795*/ // 2 children in Scope
/*73758*/         OPC_MoveChild1,
/*73759*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73762*/         OPC_RecordChild0, // #1 = $Vm
/*73763*/         OPC_CheckChild0Type, MVT::v4i16,
/*73765*/         OPC_RecordChild1, // #2 = $lane
/*73766*/         OPC_MoveChild1,
/*73767*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73770*/         OPC_MoveParent,
/*73771*/         OPC_MoveParent,
/*73772*/         OPC_CheckType, MVT::v4i32,
/*73774*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73776*/         OPC_EmitConvertToTarget, 2,
/*73778*/         OPC_EmitInteger, MVT::i32, 14, 
/*73781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73784*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*73795*/       /*Scope*/ 21, /*->73817*/
/*73796*/         OPC_RecordChild1, // #1 = $Vm
/*73797*/         OPC_CheckType, MVT::v4i32,
/*73799*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73801*/         OPC_EmitInteger, MVT::i32, 14, 
/*73804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73807*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73817*/       0, /*End of Scope*/
/*73818*/     /*Scope*/ 64, /*->73883*/
/*73819*/       OPC_CheckChild0Type, MVT::v2i32,
/*73821*/       OPC_Scope, 37, /*->73860*/ // 2 children in Scope
/*73823*/         OPC_MoveChild1,
/*73824*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73827*/         OPC_RecordChild0, // #1 = $Vm
/*73828*/         OPC_CheckChild0Type, MVT::v2i32,
/*73830*/         OPC_RecordChild1, // #2 = $lane
/*73831*/         OPC_MoveChild1,
/*73832*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73835*/         OPC_MoveParent,
/*73836*/         OPC_MoveParent,
/*73837*/         OPC_CheckType, MVT::v2i64,
/*73839*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73841*/         OPC_EmitConvertToTarget, 2,
/*73843*/         OPC_EmitInteger, MVT::i32, 14, 
/*73846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73849*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*73860*/       /*Scope*/ 21, /*->73882*/
/*73861*/         OPC_RecordChild1, // #1 = $Vm
/*73862*/         OPC_CheckType, MVT::v2i64,
/*73864*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73866*/         OPC_EmitInteger, MVT::i32, 14, 
/*73869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73872*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73882*/       0, /*End of Scope*/
/*73883*/     /*Scope*/ 23, /*->73907*/
/*73884*/       OPC_CheckChild0Type, MVT::v8i8,
/*73886*/       OPC_RecordChild1, // #1 = $Vm
/*73887*/       OPC_CheckType, MVT::v8i16,
/*73889*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73891*/       OPC_EmitInteger, MVT::i32, 14, 
/*73894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73897*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73907*/     0, /*End of Scope*/
/*73908*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VRSHRN),// ->74013
/*73911*/     OPC_RecordChild0, // #0 = $Vm
/*73912*/     OPC_Scope, 32, /*->73946*/ // 3 children in Scope
/*73914*/       OPC_CheckChild0Type, MVT::v8i16,
/*73916*/       OPC_RecordChild1, // #1 = $SIMM
/*73917*/       OPC_MoveChild1,
/*73918*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73921*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*73923*/       OPC_MoveParent,
/*73924*/       OPC_CheckType, MVT::v8i8,
/*73926*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73928*/       OPC_EmitConvertToTarget, 1,
/*73930*/       OPC_EmitInteger, MVT::i32, 14, 
/*73933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73936*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73946*/     /*Scope*/ 32, /*->73979*/
/*73947*/       OPC_CheckChild0Type, MVT::v4i32,
/*73949*/       OPC_RecordChild1, // #1 = $SIMM
/*73950*/       OPC_MoveChild1,
/*73951*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73954*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*73956*/       OPC_MoveParent,
/*73957*/       OPC_CheckType, MVT::v4i16,
/*73959*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73961*/       OPC_EmitConvertToTarget, 1,
/*73963*/       OPC_EmitInteger, MVT::i32, 14, 
/*73966*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73969*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73979*/     /*Scope*/ 32, /*->74012*/
/*73980*/       OPC_CheckChild0Type, MVT::v2i64,
/*73982*/       OPC_RecordChild1, // #1 = $SIMM
/*73983*/       OPC_MoveChild1,
/*73984*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73987*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*73989*/       OPC_MoveParent,
/*73990*/       OPC_CheckType, MVT::v2i32,
/*73992*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73994*/       OPC_EmitConvertToTarget, 1,
/*73996*/       OPC_EmitInteger, MVT::i32, 14, 
/*73999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74002*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74012*/     0, /*End of Scope*/
/*74013*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNs),// ->74118
/*74016*/     OPC_RecordChild0, // #0 = $Vm
/*74017*/     OPC_Scope, 32, /*->74051*/ // 3 children in Scope
/*74019*/       OPC_CheckChild0Type, MVT::v8i16,
/*74021*/       OPC_RecordChild1, // #1 = $SIMM
/*74022*/       OPC_MoveChild1,
/*74023*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74026*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74028*/       OPC_MoveParent,
/*74029*/       OPC_CheckType, MVT::v8i8,
/*74031*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74033*/       OPC_EmitConvertToTarget, 1,
/*74035*/       OPC_EmitInteger, MVT::i32, 14, 
/*74038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74041*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74051*/     /*Scope*/ 32, /*->74084*/
/*74052*/       OPC_CheckChild0Type, MVT::v4i32,
/*74054*/       OPC_RecordChild1, // #1 = $SIMM
/*74055*/       OPC_MoveChild1,
/*74056*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74059*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74061*/       OPC_MoveParent,
/*74062*/       OPC_CheckType, MVT::v4i16,
/*74064*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74066*/       OPC_EmitConvertToTarget, 1,
/*74068*/       OPC_EmitInteger, MVT::i32, 14, 
/*74071*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74074*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74084*/     /*Scope*/ 32, /*->74117*/
/*74085*/       OPC_CheckChild0Type, MVT::v2i64,
/*74087*/       OPC_RecordChild1, // #1 = $SIMM
/*74088*/       OPC_MoveChild1,
/*74089*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74092*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74094*/       OPC_MoveParent,
/*74095*/       OPC_CheckType, MVT::v2i32,
/*74097*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74099*/       OPC_EmitConvertToTarget, 1,
/*74101*/       OPC_EmitInteger, MVT::i32, 14, 
/*74104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74107*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74117*/     0, /*End of Scope*/
/*74118*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNu),// ->74223
/*74121*/     OPC_RecordChild0, // #0 = $Vm
/*74122*/     OPC_Scope, 32, /*->74156*/ // 3 children in Scope
/*74124*/       OPC_CheckChild0Type, MVT::v8i16,
/*74126*/       OPC_RecordChild1, // #1 = $SIMM
/*74127*/       OPC_MoveChild1,
/*74128*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74131*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74133*/       OPC_MoveParent,
/*74134*/       OPC_CheckType, MVT::v8i8,
/*74136*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74138*/       OPC_EmitConvertToTarget, 1,
/*74140*/       OPC_EmitInteger, MVT::i32, 14, 
/*74143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74146*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74156*/     /*Scope*/ 32, /*->74189*/
/*74157*/       OPC_CheckChild0Type, MVT::v4i32,
/*74159*/       OPC_RecordChild1, // #1 = $SIMM
/*74160*/       OPC_MoveChild1,
/*74161*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74164*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74166*/       OPC_MoveParent,
/*74167*/       OPC_CheckType, MVT::v4i16,
/*74169*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74171*/       OPC_EmitConvertToTarget, 1,
/*74173*/       OPC_EmitInteger, MVT::i32, 14, 
/*74176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74179*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74189*/     /*Scope*/ 32, /*->74222*/
/*74190*/       OPC_CheckChild0Type, MVT::v2i64,
/*74192*/       OPC_RecordChild1, // #1 = $SIMM
/*74193*/       OPC_MoveChild1,
/*74194*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74197*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74199*/       OPC_MoveParent,
/*74200*/       OPC_CheckType, MVT::v2i32,
/*74202*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74204*/       OPC_EmitConvertToTarget, 1,
/*74206*/       OPC_EmitInteger, MVT::i32, 14, 
/*74209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74212*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74222*/     0, /*End of Scope*/
/*74223*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNsu),// ->74328
/*74226*/     OPC_RecordChild0, // #0 = $Vm
/*74227*/     OPC_Scope, 32, /*->74261*/ // 3 children in Scope
/*74229*/       OPC_CheckChild0Type, MVT::v8i16,
/*74231*/       OPC_RecordChild1, // #1 = $SIMM
/*74232*/       OPC_MoveChild1,
/*74233*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74236*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74238*/       OPC_MoveParent,
/*74239*/       OPC_CheckType, MVT::v8i8,
/*74241*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74243*/       OPC_EmitConvertToTarget, 1,
/*74245*/       OPC_EmitInteger, MVT::i32, 14, 
/*74248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74251*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74261*/     /*Scope*/ 32, /*->74294*/
/*74262*/       OPC_CheckChild0Type, MVT::v4i32,
/*74264*/       OPC_RecordChild1, // #1 = $SIMM
/*74265*/       OPC_MoveChild1,
/*74266*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74269*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74271*/       OPC_MoveParent,
/*74272*/       OPC_CheckType, MVT::v4i16,
/*74274*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74276*/       OPC_EmitConvertToTarget, 1,
/*74278*/       OPC_EmitInteger, MVT::i32, 14, 
/*74281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74284*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74294*/     /*Scope*/ 32, /*->74327*/
/*74295*/       OPC_CheckChild0Type, MVT::v2i64,
/*74297*/       OPC_RecordChild1, // #1 = $SIMM
/*74298*/       OPC_MoveChild1,
/*74299*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74302*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74304*/       OPC_MoveParent,
/*74305*/       OPC_CheckType, MVT::v2i32,
/*74307*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74309*/       OPC_EmitConvertToTarget, 1,
/*74311*/       OPC_EmitInteger, MVT::i32, 14, 
/*74314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74317*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74327*/     0, /*End of Scope*/
/*74328*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNs),// ->74433
/*74331*/     OPC_RecordChild0, // #0 = $Vm
/*74332*/     OPC_Scope, 32, /*->74366*/ // 3 children in Scope
/*74334*/       OPC_CheckChild0Type, MVT::v8i16,
/*74336*/       OPC_RecordChild1, // #1 = $SIMM
/*74337*/       OPC_MoveChild1,
/*74338*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74341*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74343*/       OPC_MoveParent,
/*74344*/       OPC_CheckType, MVT::v8i8,
/*74346*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74348*/       OPC_EmitConvertToTarget, 1,
/*74350*/       OPC_EmitInteger, MVT::i32, 14, 
/*74353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74356*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74366*/     /*Scope*/ 32, /*->74399*/
/*74367*/       OPC_CheckChild0Type, MVT::v4i32,
/*74369*/       OPC_RecordChild1, // #1 = $SIMM
/*74370*/       OPC_MoveChild1,
/*74371*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74374*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74376*/       OPC_MoveParent,
/*74377*/       OPC_CheckType, MVT::v4i16,
/*74379*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74381*/       OPC_EmitConvertToTarget, 1,
/*74383*/       OPC_EmitInteger, MVT::i32, 14, 
/*74386*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74389*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74399*/     /*Scope*/ 32, /*->74432*/
/*74400*/       OPC_CheckChild0Type, MVT::v2i64,
/*74402*/       OPC_RecordChild1, // #1 = $SIMM
/*74403*/       OPC_MoveChild1,
/*74404*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74407*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74409*/       OPC_MoveParent,
/*74410*/       OPC_CheckType, MVT::v2i32,
/*74412*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74414*/       OPC_EmitConvertToTarget, 1,
/*74416*/       OPC_EmitInteger, MVT::i32, 14, 
/*74419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74422*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74432*/     0, /*End of Scope*/
/*74433*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNu),// ->74538
/*74436*/     OPC_RecordChild0, // #0 = $Vm
/*74437*/     OPC_Scope, 32, /*->74471*/ // 3 children in Scope
/*74439*/       OPC_CheckChild0Type, MVT::v8i16,
/*74441*/       OPC_RecordChild1, // #1 = $SIMM
/*74442*/       OPC_MoveChild1,
/*74443*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74446*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74448*/       OPC_MoveParent,
/*74449*/       OPC_CheckType, MVT::v8i8,
/*74451*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74453*/       OPC_EmitConvertToTarget, 1,
/*74455*/       OPC_EmitInteger, MVT::i32, 14, 
/*74458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74461*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74471*/     /*Scope*/ 32, /*->74504*/
/*74472*/       OPC_CheckChild0Type, MVT::v4i32,
/*74474*/       OPC_RecordChild1, // #1 = $SIMM
/*74475*/       OPC_MoveChild1,
/*74476*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74479*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74481*/       OPC_MoveParent,
/*74482*/       OPC_CheckType, MVT::v4i16,
/*74484*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74486*/       OPC_EmitConvertToTarget, 1,
/*74488*/       OPC_EmitInteger, MVT::i32, 14, 
/*74491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74494*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74504*/     /*Scope*/ 32, /*->74537*/
/*74505*/       OPC_CheckChild0Type, MVT::v2i64,
/*74507*/       OPC_RecordChild1, // #1 = $SIMM
/*74508*/       OPC_MoveChild1,
/*74509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74512*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74514*/       OPC_MoveParent,
/*74515*/       OPC_CheckType, MVT::v2i32,
/*74517*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74519*/       OPC_EmitConvertToTarget, 1,
/*74521*/       OPC_EmitInteger, MVT::i32, 14, 
/*74524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74527*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74537*/     0, /*End of Scope*/
/*74538*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNsu),// ->74643
/*74541*/     OPC_RecordChild0, // #0 = $Vm
/*74542*/     OPC_Scope, 32, /*->74576*/ // 3 children in Scope
/*74544*/       OPC_CheckChild0Type, MVT::v8i16,
/*74546*/       OPC_RecordChild1, // #1 = $SIMM
/*74547*/       OPC_MoveChild1,
/*74548*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74551*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74553*/       OPC_MoveParent,
/*74554*/       OPC_CheckType, MVT::v8i8,
/*74556*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74558*/       OPC_EmitConvertToTarget, 1,
/*74560*/       OPC_EmitInteger, MVT::i32, 14, 
/*74563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74566*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74576*/     /*Scope*/ 32, /*->74609*/
/*74577*/       OPC_CheckChild0Type, MVT::v4i32,
/*74579*/       OPC_RecordChild1, // #1 = $SIMM
/*74580*/       OPC_MoveChild1,
/*74581*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74584*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74586*/       OPC_MoveParent,
/*74587*/       OPC_CheckType, MVT::v4i16,
/*74589*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74591*/       OPC_EmitConvertToTarget, 1,
/*74593*/       OPC_EmitInteger, MVT::i32, 14, 
/*74596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74599*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74609*/     /*Scope*/ 32, /*->74642*/
/*74610*/       OPC_CheckChild0Type, MVT::v2i64,
/*74612*/       OPC_RecordChild1, // #1 = $SIMM
/*74613*/       OPC_MoveChild1,
/*74614*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74617*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74619*/       OPC_MoveParent,
/*74620*/       OPC_CheckType, MVT::v2i32,
/*74622*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74624*/       OPC_EmitConvertToTarget, 1,
/*74626*/       OPC_EmitInteger, MVT::i32, 14, 
/*74629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74632*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74642*/     0, /*End of Scope*/
/*74643*/   /*SwitchOpcode*/ 30|128,3/*414*/, TARGET_VAL(ARMISD::VDUPLANE),// ->75061
/*74647*/     OPC_RecordChild0, // #0 = $Vm
/*74648*/     OPC_Scope, 59, /*->74709*/ // 8 children in Scope
/*74650*/       OPC_CheckChild0Type, MVT::v8i8,
/*74652*/       OPC_RecordChild1, // #1 = $lane
/*74653*/       OPC_MoveChild1,
/*74654*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74657*/       OPC_Scope, 25, /*->74684*/ // 2 children in Scope
/*74659*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*74661*/         OPC_MoveParent,
/*74662*/         OPC_CheckType, MVT::v16i8,
/*74664*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74666*/         OPC_EmitConvertToTarget, 1,
/*74668*/         OPC_EmitInteger, MVT::i32, 14, 
/*74671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74674*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74684*/       /*Scope*/ 23, /*->74708*/
/*74685*/         OPC_MoveParent,
/*74686*/         OPC_CheckType, MVT::v8i8,
/*74688*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74690*/         OPC_EmitConvertToTarget, 1,
/*74692*/         OPC_EmitInteger, MVT::i32, 14, 
/*74695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74698*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8d), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74708*/       0, /*End of Scope*/
/*74709*/     /*Scope*/ 59, /*->74769*/
/*74710*/       OPC_CheckChild0Type, MVT::v4i16,
/*74712*/       OPC_RecordChild1, // #1 = $lane
/*74713*/       OPC_MoveChild1,
/*74714*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74717*/       OPC_Scope, 25, /*->74744*/ // 2 children in Scope
/*74719*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*74721*/         OPC_MoveParent,
/*74722*/         OPC_CheckType, MVT::v8i16,
/*74724*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74726*/         OPC_EmitConvertToTarget, 1,
/*74728*/         OPC_EmitInteger, MVT::i32, 14, 
/*74731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74734*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74744*/       /*Scope*/ 23, /*->74768*/
/*74745*/         OPC_MoveParent,
/*74746*/         OPC_CheckType, MVT::v4i16,
/*74748*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74750*/         OPC_EmitConvertToTarget, 1,
/*74752*/         OPC_EmitInteger, MVT::i32, 14, 
/*74755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74758*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16d), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74768*/       0, /*End of Scope*/
/*74769*/     /*Scope*/ 59, /*->74829*/
/*74770*/       OPC_CheckChild0Type, MVT::v2i32,
/*74772*/       OPC_RecordChild1, // #1 = $lane
/*74773*/       OPC_MoveChild1,
/*74774*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74777*/       OPC_Scope, 25, /*->74804*/ // 2 children in Scope
/*74779*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*74781*/         OPC_MoveParent,
/*74782*/         OPC_CheckType, MVT::v4i32,
/*74784*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74786*/         OPC_EmitConvertToTarget, 1,
/*74788*/         OPC_EmitInteger, MVT::i32, 14, 
/*74791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74794*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*74804*/       /*Scope*/ 23, /*->74828*/
/*74805*/         OPC_MoveParent,
/*74806*/         OPC_CheckType, MVT::v2i32,
/*74808*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74810*/         OPC_EmitConvertToTarget, 1,
/*74812*/         OPC_EmitInteger, MVT::i32, 14, 
/*74815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74818*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*74828*/       0, /*End of Scope*/
/*74829*/     /*Scope*/ 44, /*->74874*/
/*74830*/       OPC_CheckChild0Type, MVT::v16i8,
/*74832*/       OPC_RecordChild1, // #1 = $lane
/*74833*/       OPC_MoveChild1,
/*74834*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74837*/       OPC_MoveParent,
/*74838*/       OPC_CheckType, MVT::v16i8,
/*74840*/       OPC_EmitConvertToTarget, 1,
/*74842*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*74845*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*74853*/       OPC_EmitConvertToTarget, 1,
/*74855*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*74858*/       OPC_EmitInteger, MVT::i32, 14, 
/*74861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74864*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                    MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*74874*/     /*Scope*/ 44, /*->74919*/
/*74875*/       OPC_CheckChild0Type, MVT::v8i16,
/*74877*/       OPC_RecordChild1, // #1 = $lane
/*74878*/       OPC_MoveChild1,
/*74879*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74882*/       OPC_MoveParent,
/*74883*/       OPC_CheckType, MVT::v8i16,
/*74885*/       OPC_EmitConvertToTarget, 1,
/*74887*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*74890*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*74898*/       OPC_EmitConvertToTarget, 1,
/*74900*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*74903*/       OPC_EmitInteger, MVT::i32, 14, 
/*74906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74909*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                    MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*74919*/     /*Scope*/ 44, /*->74964*/
/*74920*/       OPC_CheckChild0Type, MVT::v4i32,
/*74922*/       OPC_RecordChild1, // #1 = $lane
/*74923*/       OPC_MoveChild1,
/*74924*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74927*/       OPC_MoveParent,
/*74928*/       OPC_CheckType, MVT::v4i32,
/*74930*/       OPC_EmitConvertToTarget, 1,
/*74932*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*74935*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74943*/       OPC_EmitConvertToTarget, 1,
/*74945*/       OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*74948*/       OPC_EmitInteger, MVT::i32, 14, 
/*74951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74954*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*74964*/     /*Scope*/ 50, /*->75015*/
/*74965*/       OPC_CheckChild0Type, MVT::v2f32,
/*74967*/       OPC_RecordChild1, // #1 = $lane
/*74968*/       OPC_MoveChild1,
/*74969*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74972*/       OPC_MoveParent,
/*74973*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->74994
/*74976*/         OPC_EmitConvertToTarget, 1,
/*74978*/         OPC_EmitInteger, MVT::i32, 14, 
/*74981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74984*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*74994*/       /*SwitchType*/ 18, MVT::v4f32,// ->75014
/*74996*/         OPC_EmitConvertToTarget, 1,
/*74998*/         OPC_EmitInteger, MVT::i32, 14, 
/*75001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75004*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*75014*/       0, // EndSwitchType
/*75015*/     /*Scope*/ 44, /*->75060*/
/*75016*/       OPC_CheckChild0Type, MVT::v4f32,
/*75018*/       OPC_RecordChild1, // #1 = $lane
/*75019*/       OPC_MoveChild1,
/*75020*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75023*/       OPC_MoveParent,
/*75024*/       OPC_CheckType, MVT::v4f32,
/*75026*/       OPC_EmitConvertToTarget, 1,
/*75028*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*75031*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*75039*/       OPC_EmitConvertToTarget, 1,
/*75041*/       OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*75044*/       OPC_EmitInteger, MVT::i32, 14, 
/*75047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75050*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*75060*/     0, /*End of Scope*/
/*75061*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VORRIMM),// ->75153
/*75064*/     OPC_RecordChild0, // #0 = $src
/*75065*/     OPC_RecordChild1, // #1 = $SIMM
/*75066*/     OPC_MoveChild1,
/*75067*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*75070*/     OPC_MoveParent,
/*75071*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->75092
/*75074*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75076*/       OPC_EmitInteger, MVT::i32, 14, 
/*75079*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75082*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*75092*/     /*SwitchType*/ 18, MVT::v2i32,// ->75112
/*75094*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75096*/       OPC_EmitInteger, MVT::i32, 14, 
/*75099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75102*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*75112*/     /*SwitchType*/ 18, MVT::v8i16,// ->75132
/*75114*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75116*/       OPC_EmitInteger, MVT::i32, 14, 
/*75119*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75122*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*75132*/     /*SwitchType*/ 18, MVT::v4i32,// ->75152
/*75134*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75136*/       OPC_EmitInteger, MVT::i32, 14, 
/*75139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75142*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*75152*/     0, // EndSwitchType
/*75153*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VBICIMM),// ->75245
/*75156*/     OPC_RecordChild0, // #0 = $src
/*75157*/     OPC_RecordChild1, // #1 = $SIMM
/*75158*/     OPC_MoveChild1,
/*75159*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*75162*/     OPC_MoveParent,
/*75163*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->75184
/*75166*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75168*/       OPC_EmitInteger, MVT::i32, 14, 
/*75171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75174*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*75184*/     /*SwitchType*/ 18, MVT::v2i32,// ->75204
/*75186*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75188*/       OPC_EmitInteger, MVT::i32, 14, 
/*75191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75194*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*75204*/     /*SwitchType*/ 18, MVT::v8i16,// ->75224
/*75206*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75208*/       OPC_EmitInteger, MVT::i32, 14, 
/*75211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75214*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*75224*/     /*SwitchType*/ 18, MVT::v4i32,// ->75244
/*75226*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75228*/       OPC_EmitInteger, MVT::i32, 14, 
/*75231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75234*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*75244*/     0, // EndSwitchType
/*75245*/   /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMVNIMM),// ->75332
/*75248*/     OPC_RecordChild0, // #0 = $SIMM
/*75249*/     OPC_MoveChild0,
/*75250*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*75253*/     OPC_MoveParent,
/*75254*/     OPC_SwitchType /*4 cases */, 17, MVT::v4i16,// ->75274
/*75257*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75259*/       OPC_EmitInteger, MVT::i32, 14, 
/*75262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75265*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*75274*/     /*SwitchType*/ 17, MVT::v8i16,// ->75293
/*75276*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75278*/       OPC_EmitInteger, MVT::i32, 14, 
/*75281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75284*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*75293*/     /*SwitchType*/ 17, MVT::v2i32,// ->75312
/*75295*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75297*/       OPC_EmitInteger, MVT::i32, 14, 
/*75300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75303*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*75312*/     /*SwitchType*/ 17, MVT::v4i32,// ->75331
/*75314*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75316*/       OPC_EmitInteger, MVT::i32, 14, 
/*75319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75322*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*75331*/     0, // EndSwitchType
/*75332*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRs),// ->75521
/*75336*/     OPC_RecordChild0, // #0 = $Vm
/*75337*/     OPC_RecordChild1, // #1 = $SIMM
/*75338*/     OPC_MoveChild1,
/*75339*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75342*/     OPC_MoveParent,
/*75343*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75366
/*75346*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75348*/       OPC_EmitConvertToTarget, 1,
/*75350*/       OPC_EmitInteger, MVT::i32, 14, 
/*75353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75356*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75366*/     /*SwitchType*/ 20, MVT::v4i16,// ->75388
/*75368*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75370*/       OPC_EmitConvertToTarget, 1,
/*75372*/       OPC_EmitInteger, MVT::i32, 14, 
/*75375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75378*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75388*/     /*SwitchType*/ 20, MVT::v2i32,// ->75410
/*75390*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75392*/       OPC_EmitConvertToTarget, 1,
/*75394*/       OPC_EmitInteger, MVT::i32, 14, 
/*75397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75400*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75410*/     /*SwitchType*/ 20, MVT::v1i64,// ->75432
/*75412*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75414*/       OPC_EmitConvertToTarget, 1,
/*75416*/       OPC_EmitInteger, MVT::i32, 14, 
/*75419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75422*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75432*/     /*SwitchType*/ 20, MVT::v16i8,// ->75454
/*75434*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75436*/       OPC_EmitConvertToTarget, 1,
/*75438*/       OPC_EmitInteger, MVT::i32, 14, 
/*75441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75444*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75454*/     /*SwitchType*/ 20, MVT::v8i16,// ->75476
/*75456*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75458*/       OPC_EmitConvertToTarget, 1,
/*75460*/       OPC_EmitInteger, MVT::i32, 14, 
/*75463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75466*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75476*/     /*SwitchType*/ 20, MVT::v4i32,// ->75498
/*75478*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75480*/       OPC_EmitConvertToTarget, 1,
/*75482*/       OPC_EmitInteger, MVT::i32, 14, 
/*75485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75488*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75498*/     /*SwitchType*/ 20, MVT::v2i64,// ->75520
/*75500*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75502*/       OPC_EmitConvertToTarget, 1,
/*75504*/       OPC_EmitInteger, MVT::i32, 14, 
/*75507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75510*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75520*/     0, // EndSwitchType
/*75521*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRu),// ->75710
/*75525*/     OPC_RecordChild0, // #0 = $Vm
/*75526*/     OPC_RecordChild1, // #1 = $SIMM
/*75527*/     OPC_MoveChild1,
/*75528*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75531*/     OPC_MoveParent,
/*75532*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75555
/*75535*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75537*/       OPC_EmitConvertToTarget, 1,
/*75539*/       OPC_EmitInteger, MVT::i32, 14, 
/*75542*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75545*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75555*/     /*SwitchType*/ 20, MVT::v4i16,// ->75577
/*75557*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75559*/       OPC_EmitConvertToTarget, 1,
/*75561*/       OPC_EmitInteger, MVT::i32, 14, 
/*75564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75567*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75577*/     /*SwitchType*/ 20, MVT::v2i32,// ->75599
/*75579*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75581*/       OPC_EmitConvertToTarget, 1,
/*75583*/       OPC_EmitInteger, MVT::i32, 14, 
/*75586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75589*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75599*/     /*SwitchType*/ 20, MVT::v1i64,// ->75621
/*75601*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75603*/       OPC_EmitConvertToTarget, 1,
/*75605*/       OPC_EmitInteger, MVT::i32, 14, 
/*75608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75611*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75621*/     /*SwitchType*/ 20, MVT::v16i8,// ->75643
/*75623*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75625*/       OPC_EmitConvertToTarget, 1,
/*75627*/       OPC_EmitInteger, MVT::i32, 14, 
/*75630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75633*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75643*/     /*SwitchType*/ 20, MVT::v8i16,// ->75665
/*75645*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75647*/       OPC_EmitConvertToTarget, 1,
/*75649*/       OPC_EmitInteger, MVT::i32, 14, 
/*75652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75655*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75665*/     /*SwitchType*/ 20, MVT::v4i32,// ->75687
/*75667*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75669*/       OPC_EmitConvertToTarget, 1,
/*75671*/       OPC_EmitInteger, MVT::i32, 14, 
/*75674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75677*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75687*/     /*SwitchType*/ 20, MVT::v2i64,// ->75709
/*75689*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75691*/       OPC_EmitConvertToTarget, 1,
/*75693*/       OPC_EmitInteger, MVT::i32, 14, 
/*75696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75699*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75709*/     0, // EndSwitchType
/*75710*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRs),// ->75899
/*75714*/     OPC_RecordChild0, // #0 = $Vm
/*75715*/     OPC_RecordChild1, // #1 = $SIMM
/*75716*/     OPC_MoveChild1,
/*75717*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75720*/     OPC_MoveParent,
/*75721*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75744
/*75724*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75726*/       OPC_EmitConvertToTarget, 1,
/*75728*/       OPC_EmitInteger, MVT::i32, 14, 
/*75731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75734*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75744*/     /*SwitchType*/ 20, MVT::v4i16,// ->75766
/*75746*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75748*/       OPC_EmitConvertToTarget, 1,
/*75750*/       OPC_EmitInteger, MVT::i32, 14, 
/*75753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75756*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75766*/     /*SwitchType*/ 20, MVT::v2i32,// ->75788
/*75768*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75770*/       OPC_EmitConvertToTarget, 1,
/*75772*/       OPC_EmitInteger, MVT::i32, 14, 
/*75775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75778*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75788*/     /*SwitchType*/ 20, MVT::v1i64,// ->75810
/*75790*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75792*/       OPC_EmitConvertToTarget, 1,
/*75794*/       OPC_EmitInteger, MVT::i32, 14, 
/*75797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75800*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75810*/     /*SwitchType*/ 20, MVT::v16i8,// ->75832
/*75812*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75814*/       OPC_EmitConvertToTarget, 1,
/*75816*/       OPC_EmitInteger, MVT::i32, 14, 
/*75819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75822*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75832*/     /*SwitchType*/ 20, MVT::v8i16,// ->75854
/*75834*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75836*/       OPC_EmitConvertToTarget, 1,
/*75838*/       OPC_EmitInteger, MVT::i32, 14, 
/*75841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75844*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75854*/     /*SwitchType*/ 20, MVT::v4i32,// ->75876
/*75856*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75858*/       OPC_EmitConvertToTarget, 1,
/*75860*/       OPC_EmitInteger, MVT::i32, 14, 
/*75863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75866*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75876*/     /*SwitchType*/ 20, MVT::v2i64,// ->75898
/*75878*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75880*/       OPC_EmitConvertToTarget, 1,
/*75882*/       OPC_EmitInteger, MVT::i32, 14, 
/*75885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75888*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75898*/     0, // EndSwitchType
/*75899*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRu),// ->76088
/*75903*/     OPC_RecordChild0, // #0 = $Vm
/*75904*/     OPC_RecordChild1, // #1 = $SIMM
/*75905*/     OPC_MoveChild1,
/*75906*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75909*/     OPC_MoveParent,
/*75910*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75933
/*75913*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75915*/       OPC_EmitConvertToTarget, 1,
/*75917*/       OPC_EmitInteger, MVT::i32, 14, 
/*75920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75923*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75933*/     /*SwitchType*/ 20, MVT::v4i16,// ->75955
/*75935*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75937*/       OPC_EmitConvertToTarget, 1,
/*75939*/       OPC_EmitInteger, MVT::i32, 14, 
/*75942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75945*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75955*/     /*SwitchType*/ 20, MVT::v2i32,// ->75977
/*75957*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75959*/       OPC_EmitConvertToTarget, 1,
/*75961*/       OPC_EmitInteger, MVT::i32, 14, 
/*75964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75967*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75977*/     /*SwitchType*/ 20, MVT::v1i64,// ->75999
/*75979*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75981*/       OPC_EmitConvertToTarget, 1,
/*75983*/       OPC_EmitInteger, MVT::i32, 14, 
/*75986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75989*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75999*/     /*SwitchType*/ 20, MVT::v16i8,// ->76021
/*76001*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76003*/       OPC_EmitConvertToTarget, 1,
/*76005*/       OPC_EmitInteger, MVT::i32, 14, 
/*76008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76011*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76021*/     /*SwitchType*/ 20, MVT::v8i16,// ->76043
/*76023*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76025*/       OPC_EmitConvertToTarget, 1,
/*76027*/       OPC_EmitInteger, MVT::i32, 14, 
/*76030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76033*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76043*/     /*SwitchType*/ 20, MVT::v4i32,// ->76065
/*76045*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76047*/       OPC_EmitConvertToTarget, 1,
/*76049*/       OPC_EmitInteger, MVT::i32, 14, 
/*76052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76055*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76065*/     /*SwitchType*/ 20, MVT::v2i64,// ->76087
/*76067*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76069*/       OPC_EmitConvertToTarget, 1,
/*76071*/       OPC_EmitInteger, MVT::i32, 14, 
/*76074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76077*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76087*/     0, // EndSwitchType
/*76088*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLs),// ->76277
/*76092*/     OPC_RecordChild0, // #0 = $Vm
/*76093*/     OPC_RecordChild1, // #1 = $SIMM
/*76094*/     OPC_MoveChild1,
/*76095*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76098*/     OPC_MoveParent,
/*76099*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76122
/*76102*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76104*/       OPC_EmitConvertToTarget, 1,
/*76106*/       OPC_EmitInteger, MVT::i32, 14, 
/*76109*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76112*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76122*/     /*SwitchType*/ 20, MVT::v4i16,// ->76144
/*76124*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76126*/       OPC_EmitConvertToTarget, 1,
/*76128*/       OPC_EmitInteger, MVT::i32, 14, 
/*76131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76134*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76144*/     /*SwitchType*/ 20, MVT::v2i32,// ->76166
/*76146*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76148*/       OPC_EmitConvertToTarget, 1,
/*76150*/       OPC_EmitInteger, MVT::i32, 14, 
/*76153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76156*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76166*/     /*SwitchType*/ 20, MVT::v1i64,// ->76188
/*76168*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76170*/       OPC_EmitConvertToTarget, 1,
/*76172*/       OPC_EmitInteger, MVT::i32, 14, 
/*76175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76178*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76188*/     /*SwitchType*/ 20, MVT::v16i8,// ->76210
/*76190*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76192*/       OPC_EmitConvertToTarget, 1,
/*76194*/       OPC_EmitInteger, MVT::i32, 14, 
/*76197*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76200*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76210*/     /*SwitchType*/ 20, MVT::v8i16,// ->76232
/*76212*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76214*/       OPC_EmitConvertToTarget, 1,
/*76216*/       OPC_EmitInteger, MVT::i32, 14, 
/*76219*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76222*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76232*/     /*SwitchType*/ 20, MVT::v4i32,// ->76254
/*76234*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76236*/       OPC_EmitConvertToTarget, 1,
/*76238*/       OPC_EmitInteger, MVT::i32, 14, 
/*76241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76244*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76254*/     /*SwitchType*/ 20, MVT::v2i64,// ->76276
/*76256*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76258*/       OPC_EmitConvertToTarget, 1,
/*76260*/       OPC_EmitInteger, MVT::i32, 14, 
/*76263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76266*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76276*/     0, // EndSwitchType
/*76277*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLu),// ->76466
/*76281*/     OPC_RecordChild0, // #0 = $Vm
/*76282*/     OPC_RecordChild1, // #1 = $SIMM
/*76283*/     OPC_MoveChild1,
/*76284*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76287*/     OPC_MoveParent,
/*76288*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76311
/*76291*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76293*/       OPC_EmitConvertToTarget, 1,
/*76295*/       OPC_EmitInteger, MVT::i32, 14, 
/*76298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76301*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76311*/     /*SwitchType*/ 20, MVT::v4i16,// ->76333
/*76313*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76315*/       OPC_EmitConvertToTarget, 1,
/*76317*/       OPC_EmitInteger, MVT::i32, 14, 
/*76320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76323*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76333*/     /*SwitchType*/ 20, MVT::v2i32,// ->76355
/*76335*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76337*/       OPC_EmitConvertToTarget, 1,
/*76339*/       OPC_EmitInteger, MVT::i32, 14, 
/*76342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76345*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76355*/     /*SwitchType*/ 20, MVT::v1i64,// ->76377
/*76357*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76359*/       OPC_EmitConvertToTarget, 1,
/*76361*/       OPC_EmitInteger, MVT::i32, 14, 
/*76364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76367*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76377*/     /*SwitchType*/ 20, MVT::v16i8,// ->76399
/*76379*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76381*/       OPC_EmitConvertToTarget, 1,
/*76383*/       OPC_EmitInteger, MVT::i32, 14, 
/*76386*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76389*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76399*/     /*SwitchType*/ 20, MVT::v8i16,// ->76421
/*76401*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76403*/       OPC_EmitConvertToTarget, 1,
/*76405*/       OPC_EmitInteger, MVT::i32, 14, 
/*76408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76411*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76421*/     /*SwitchType*/ 20, MVT::v4i32,// ->76443
/*76423*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76425*/       OPC_EmitConvertToTarget, 1,
/*76427*/       OPC_EmitInteger, MVT::i32, 14, 
/*76430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76433*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76443*/     /*SwitchType*/ 20, MVT::v2i64,// ->76465
/*76445*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76447*/       OPC_EmitConvertToTarget, 1,
/*76449*/       OPC_EmitInteger, MVT::i32, 14, 
/*76452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76455*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76465*/     0, // EndSwitchType
/*76466*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLsu),// ->76655
/*76470*/     OPC_RecordChild0, // #0 = $Vm
/*76471*/     OPC_RecordChild1, // #1 = $SIMM
/*76472*/     OPC_MoveChild1,
/*76473*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76476*/     OPC_MoveParent,
/*76477*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76500
/*76480*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76482*/       OPC_EmitConvertToTarget, 1,
/*76484*/       OPC_EmitInteger, MVT::i32, 14, 
/*76487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76490*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76500*/     /*SwitchType*/ 20, MVT::v4i16,// ->76522
/*76502*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76504*/       OPC_EmitConvertToTarget, 1,
/*76506*/       OPC_EmitInteger, MVT::i32, 14, 
/*76509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76512*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76522*/     /*SwitchType*/ 20, MVT::v2i32,// ->76544
/*76524*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76526*/       OPC_EmitConvertToTarget, 1,
/*76528*/       OPC_EmitInteger, MVT::i32, 14, 
/*76531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76534*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76544*/     /*SwitchType*/ 20, MVT::v1i64,// ->76566
/*76546*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76548*/       OPC_EmitConvertToTarget, 1,
/*76550*/       OPC_EmitInteger, MVT::i32, 14, 
/*76553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76556*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76566*/     /*SwitchType*/ 20, MVT::v16i8,// ->76588
/*76568*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76570*/       OPC_EmitConvertToTarget, 1,
/*76572*/       OPC_EmitInteger, MVT::i32, 14, 
/*76575*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76578*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76588*/     /*SwitchType*/ 20, MVT::v8i16,// ->76610
/*76590*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76592*/       OPC_EmitConvertToTarget, 1,
/*76594*/       OPC_EmitInteger, MVT::i32, 14, 
/*76597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76600*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76610*/     /*SwitchType*/ 20, MVT::v4i32,// ->76632
/*76612*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76614*/       OPC_EmitConvertToTarget, 1,
/*76616*/       OPC_EmitInteger, MVT::i32, 14, 
/*76619*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76622*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76632*/     /*SwitchType*/ 20, MVT::v2i64,// ->76654
/*76634*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76636*/       OPC_EmitConvertToTarget, 1,
/*76638*/       OPC_EmitInteger, MVT::i32, 14, 
/*76641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76644*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76654*/     0, // EndSwitchType
/*76655*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSLI),// ->76853
/*76659*/     OPC_RecordChild0, // #0 = $src1
/*76660*/     OPC_RecordChild1, // #1 = $Vm
/*76661*/     OPC_RecordChild2, // #2 = $SIMM
/*76662*/     OPC_MoveChild2,
/*76663*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76666*/     OPC_MoveParent,
/*76667*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->76691
/*76670*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76672*/       OPC_EmitConvertToTarget, 2,
/*76674*/       OPC_EmitInteger, MVT::i32, 14, 
/*76677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76680*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76691*/     /*SwitchType*/ 21, MVT::v4i16,// ->76714
/*76693*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76695*/       OPC_EmitConvertToTarget, 2,
/*76697*/       OPC_EmitInteger, MVT::i32, 14, 
/*76700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76703*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76714*/     /*SwitchType*/ 21, MVT::v2i32,// ->76737
/*76716*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76718*/       OPC_EmitConvertToTarget, 2,
/*76720*/       OPC_EmitInteger, MVT::i32, 14, 
/*76723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76726*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76737*/     /*SwitchType*/ 21, MVT::v1i64,// ->76760
/*76739*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76741*/       OPC_EmitConvertToTarget, 2,
/*76743*/       OPC_EmitInteger, MVT::i32, 14, 
/*76746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76749*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76760*/     /*SwitchType*/ 21, MVT::v16i8,// ->76783
/*76762*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76764*/       OPC_EmitConvertToTarget, 2,
/*76766*/       OPC_EmitInteger, MVT::i32, 14, 
/*76769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76772*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76783*/     /*SwitchType*/ 21, MVT::v8i16,// ->76806
/*76785*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76787*/       OPC_EmitConvertToTarget, 2,
/*76789*/       OPC_EmitInteger, MVT::i32, 14, 
/*76792*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76795*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76806*/     /*SwitchType*/ 21, MVT::v4i32,// ->76829
/*76808*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76810*/       OPC_EmitConvertToTarget, 2,
/*76812*/       OPC_EmitInteger, MVT::i32, 14, 
/*76815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76818*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76829*/     /*SwitchType*/ 21, MVT::v2i64,// ->76852
/*76831*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76833*/       OPC_EmitConvertToTarget, 2,
/*76835*/       OPC_EmitInteger, MVT::i32, 14, 
/*76838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76841*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76852*/     0, // EndSwitchType
/*76853*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSRI),// ->77051
/*76857*/     OPC_RecordChild0, // #0 = $src1
/*76858*/     OPC_RecordChild1, // #1 = $Vm
/*76859*/     OPC_RecordChild2, // #2 = $SIMM
/*76860*/     OPC_MoveChild2,
/*76861*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76864*/     OPC_MoveParent,
/*76865*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->76889
/*76868*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76870*/       OPC_EmitConvertToTarget, 2,
/*76872*/       OPC_EmitInteger, MVT::i32, 14, 
/*76875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76878*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76889*/     /*SwitchType*/ 21, MVT::v4i16,// ->76912
/*76891*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76893*/       OPC_EmitConvertToTarget, 2,
/*76895*/       OPC_EmitInteger, MVT::i32, 14, 
/*76898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76901*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76912*/     /*SwitchType*/ 21, MVT::v2i32,// ->76935
/*76914*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76916*/       OPC_EmitConvertToTarget, 2,
/*76918*/       OPC_EmitInteger, MVT::i32, 14, 
/*76921*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76924*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76935*/     /*SwitchType*/ 21, MVT::v1i64,// ->76958
/*76937*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76939*/       OPC_EmitConvertToTarget, 2,
/*76941*/       OPC_EmitInteger, MVT::i32, 14, 
/*76944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76947*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76958*/     /*SwitchType*/ 21, MVT::v16i8,// ->76981
/*76960*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76962*/       OPC_EmitConvertToTarget, 2,
/*76964*/       OPC_EmitInteger, MVT::i32, 14, 
/*76967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76970*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76981*/     /*SwitchType*/ 21, MVT::v8i16,// ->77004
/*76983*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76985*/       OPC_EmitConvertToTarget, 2,
/*76987*/       OPC_EmitInteger, MVT::i32, 14, 
/*76990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76993*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77004*/     /*SwitchType*/ 21, MVT::v4i32,// ->77027
/*77006*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77008*/       OPC_EmitConvertToTarget, 2,
/*77010*/       OPC_EmitInteger, MVT::i32, 14, 
/*77013*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77016*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77027*/     /*SwitchType*/ 21, MVT::v2i64,// ->77050
/*77029*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77031*/       OPC_EmitConvertToTarget, 2,
/*77033*/       OPC_EmitInteger, MVT::i32, 14, 
/*77036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77039*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77050*/     0, // EndSwitchType
/*77051*/   /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->77188
/*77055*/     OPC_RecordChild0, // #0 = $src
/*77056*/     OPC_Scope, 25, /*->77083*/ // 5 children in Scope
/*77058*/       OPC_CheckChild0Type, MVT::v16i8,
/*77060*/       OPC_RecordChild1, // #1 = $start
/*77061*/       OPC_MoveChild1,
/*77062*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77065*/       OPC_CheckType, MVT::i32,
/*77067*/       OPC_MoveParent,
/*77068*/       OPC_CheckType, MVT::v8i8,
/*77070*/       OPC_EmitConvertToTarget, 1,
/*77072*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*77075*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*77083*/     /*Scope*/ 25, /*->77109*/
/*77084*/       OPC_CheckChild0Type, MVT::v8i16,
/*77086*/       OPC_RecordChild1, // #1 = $start
/*77087*/       OPC_MoveChild1,
/*77088*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77091*/       OPC_CheckType, MVT::i32,
/*77093*/       OPC_MoveParent,
/*77094*/       OPC_CheckType, MVT::v4i16,
/*77096*/       OPC_EmitConvertToTarget, 1,
/*77098*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*77101*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*77109*/     /*Scope*/ 25, /*->77135*/
/*77110*/       OPC_CheckChild0Type, MVT::v4i32,
/*77112*/       OPC_RecordChild1, // #1 = $start
/*77113*/       OPC_MoveChild1,
/*77114*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77117*/       OPC_CheckType, MVT::i32,
/*77119*/       OPC_MoveParent,
/*77120*/       OPC_CheckType, MVT::v2i32,
/*77122*/       OPC_EmitConvertToTarget, 1,
/*77124*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*77127*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*77135*/     /*Scope*/ 25, /*->77161*/
/*77136*/       OPC_CheckChild0Type, MVT::v2i64,
/*77138*/       OPC_RecordChild1, // #1 = $start
/*77139*/       OPC_MoveChild1,
/*77140*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77143*/       OPC_CheckType, MVT::i32,
/*77145*/       OPC_MoveParent,
/*77146*/       OPC_CheckType, MVT::v1i64,
/*77148*/       OPC_EmitConvertToTarget, 1,
/*77150*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*77153*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*77161*/     /*Scope*/ 25, /*->77187*/
/*77162*/       OPC_CheckChild0Type, MVT::v4f32,
/*77164*/       OPC_RecordChild1, // #1 = $start
/*77165*/       OPC_MoveChild1,
/*77166*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77169*/       OPC_CheckType, MVT::i32,
/*77171*/       OPC_MoveParent,
/*77172*/       OPC_CheckType, MVT::v2f32,
/*77174*/       OPC_EmitConvertToTarget, 1,
/*77176*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*77179*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*77187*/     0, /*End of Scope*/
/*77188*/   /*SwitchOpcode*/ 85|128,1/*213*/, TARGET_VAL(ARMISD::VEXT),// ->77405
/*77192*/     OPC_RecordChild0, // #0 = $Vn
/*77193*/     OPC_RecordChild1, // #1 = $Vm
/*77194*/     OPC_RecordChild2, // #2 = $index
/*77195*/     OPC_MoveChild2,
/*77196*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77199*/     OPC_MoveParent,
/*77200*/     OPC_SwitchType /*9 cases */, 21, MVT::v8i8,// ->77224
/*77203*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77205*/       OPC_EmitConvertToTarget, 2,
/*77207*/       OPC_EmitInteger, MVT::i32, 14, 
/*77210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77213*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*77224*/     /*SwitchType*/ 21, MVT::v4i16,// ->77247
/*77226*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77228*/       OPC_EmitConvertToTarget, 2,
/*77230*/       OPC_EmitInteger, MVT::i32, 14, 
/*77233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77236*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*77247*/     /*SwitchType*/ 21, MVT::v2i32,// ->77270
/*77249*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77251*/       OPC_EmitConvertToTarget, 2,
/*77253*/       OPC_EmitInteger, MVT::i32, 14, 
/*77256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77259*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*77270*/     /*SwitchType*/ 21, MVT::v16i8,// ->77293
/*77272*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77274*/       OPC_EmitConvertToTarget, 2,
/*77276*/       OPC_EmitInteger, MVT::i32, 14, 
/*77279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77282*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*77293*/     /*SwitchType*/ 21, MVT::v8i16,// ->77316
/*77295*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77297*/       OPC_EmitConvertToTarget, 2,
/*77299*/       OPC_EmitInteger, MVT::i32, 14, 
/*77302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77305*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*77316*/     /*SwitchType*/ 21, MVT::v4i32,// ->77339
/*77318*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77320*/       OPC_EmitConvertToTarget, 2,
/*77322*/       OPC_EmitInteger, MVT::i32, 14, 
/*77325*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77328*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*77339*/     /*SwitchType*/ 21, MVT::v2i64,// ->77362
/*77341*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77343*/       OPC_EmitConvertToTarget, 2,
/*77345*/       OPC_EmitInteger, MVT::i32, 14, 
/*77348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77351*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*77362*/     /*SwitchType*/ 19, MVT::v2f32,// ->77383
/*77364*/       OPC_EmitConvertToTarget, 2,
/*77366*/       OPC_EmitInteger, MVT::i32, 14, 
/*77369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77372*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*77383*/     /*SwitchType*/ 19, MVT::v4f32,// ->77404
/*77385*/       OPC_EmitConvertToTarget, 2,
/*77387*/       OPC_EmitInteger, MVT::i32, 14, 
/*77390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77393*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*77404*/     0, // EndSwitchType
/*77405*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCEQ),// ->77650
/*77409*/     OPC_RecordChild0, // #0 = $Vn
/*77410*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->77434
/*77413*/       OPC_CheckChild0Type, MVT::v8i8,
/*77415*/       OPC_RecordChild1, // #1 = $Vm
/*77416*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77418*/       OPC_EmitInteger, MVT::i32, 14, 
/*77421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77424*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77434*/     /*SwitchType*/ 46, MVT::v4i16,// ->77482
/*77436*/       OPC_Scope, 21, /*->77459*/ // 2 children in Scope
/*77438*/         OPC_CheckChild0Type, MVT::v4i16,
/*77440*/         OPC_RecordChild1, // #1 = $Vm
/*77441*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77443*/         OPC_EmitInteger, MVT::i32, 14, 
/*77446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77449*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77459*/       /*Scope*/ 21, /*->77481*/
/*77460*/         OPC_CheckChild0Type, MVT::v4f16,
/*77462*/         OPC_RecordChild1, // #1 = $Vm
/*77463*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77465*/         OPC_EmitInteger, MVT::i32, 14, 
/*77468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77471*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*77481*/       0, /*End of Scope*/
/*77482*/     /*SwitchType*/ 46, MVT::v2i32,// ->77530
/*77484*/       OPC_Scope, 21, /*->77507*/ // 2 children in Scope
/*77486*/         OPC_CheckChild0Type, MVT::v2i32,
/*77488*/         OPC_RecordChild1, // #1 = $Vm
/*77489*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77491*/         OPC_EmitInteger, MVT::i32, 14, 
/*77494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77497*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77507*/       /*Scope*/ 21, /*->77529*/
/*77508*/         OPC_CheckChild0Type, MVT::v2f32,
/*77510*/         OPC_RecordChild1, // #1 = $Vm
/*77511*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77513*/         OPC_EmitInteger, MVT::i32, 14, 
/*77516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77519*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*77529*/       0, /*End of Scope*/
/*77530*/     /*SwitchType*/ 21, MVT::v16i8,// ->77553
/*77532*/       OPC_CheckChild0Type, MVT::v16i8,
/*77534*/       OPC_RecordChild1, // #1 = $Vm
/*77535*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77537*/       OPC_EmitInteger, MVT::i32, 14, 
/*77540*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77543*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77553*/     /*SwitchType*/ 46, MVT::v8i16,// ->77601
/*77555*/       OPC_Scope, 21, /*->77578*/ // 2 children in Scope
/*77557*/         OPC_CheckChild0Type, MVT::v8i16,
/*77559*/         OPC_RecordChild1, // #1 = $Vm
/*77560*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77562*/         OPC_EmitInteger, MVT::i32, 14, 
/*77565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77568*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77578*/       /*Scope*/ 21, /*->77600*/
/*77579*/         OPC_CheckChild0Type, MVT::v8f16,
/*77581*/         OPC_RecordChild1, // #1 = $Vm
/*77582*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77584*/         OPC_EmitInteger, MVT::i32, 14, 
/*77587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77590*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*77600*/       0, /*End of Scope*/
/*77601*/     /*SwitchType*/ 46, MVT::v4i32,// ->77649
/*77603*/       OPC_Scope, 21, /*->77626*/ // 2 children in Scope
/*77605*/         OPC_CheckChild0Type, MVT::v4i32,
/*77607*/         OPC_RecordChild1, // #1 = $Vm
/*77608*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77610*/         OPC_EmitInteger, MVT::i32, 14, 
/*77613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77616*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77626*/       /*Scope*/ 21, /*->77648*/
/*77627*/         OPC_CheckChild0Type, MVT::v4f32,
/*77629*/         OPC_RecordChild1, // #1 = $Vm
/*77630*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77632*/         OPC_EmitInteger, MVT::i32, 14, 
/*77635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77638*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*77648*/       0, /*End of Scope*/
/*77649*/     0, // EndSwitchType
/*77650*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCEQZ),// ->77875
/*77654*/     OPC_RecordChild0, // #0 = $Vm
/*77655*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->77677
/*77658*/       OPC_CheckChild0Type, MVT::v8i8,
/*77660*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77662*/       OPC_EmitInteger, MVT::i32, 14, 
/*77665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77668*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*77677*/     /*SwitchType*/ 42, MVT::v4i16,// ->77721
/*77679*/       OPC_Scope, 19, /*->77700*/ // 2 children in Scope
/*77681*/         OPC_CheckChild0Type, MVT::v4i16,
/*77683*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77685*/         OPC_EmitInteger, MVT::i32, 14, 
/*77688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77691*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*77700*/       /*Scope*/ 19, /*->77720*/
/*77701*/         OPC_CheckChild0Type, MVT::v4f16,
/*77703*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77705*/         OPC_EmitInteger, MVT::i32, 14, 
/*77708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77711*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f16:v4i16 DPR:v4f16:$Vm)
/*77720*/       0, /*End of Scope*/
/*77721*/     /*SwitchType*/ 42, MVT::v2i32,// ->77765
/*77723*/       OPC_Scope, 19, /*->77744*/ // 2 children in Scope
/*77725*/         OPC_CheckChild0Type, MVT::v2i32,
/*77727*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77729*/         OPC_EmitInteger, MVT::i32, 14, 
/*77732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77735*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*77744*/       /*Scope*/ 19, /*->77764*/
/*77745*/         OPC_CheckChild0Type, MVT::v2f32,
/*77747*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77749*/         OPC_EmitInteger, MVT::i32, 14, 
/*77752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77755*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*77764*/       0, /*End of Scope*/
/*77765*/     /*SwitchType*/ 19, MVT::v16i8,// ->77786
/*77767*/       OPC_CheckChild0Type, MVT::v16i8,
/*77769*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77771*/       OPC_EmitInteger, MVT::i32, 14, 
/*77774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77777*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*77786*/     /*SwitchType*/ 42, MVT::v8i16,// ->77830
/*77788*/       OPC_Scope, 19, /*->77809*/ // 2 children in Scope
/*77790*/         OPC_CheckChild0Type, MVT::v8i16,
/*77792*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77794*/         OPC_EmitInteger, MVT::i32, 14, 
/*77797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77800*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*77809*/       /*Scope*/ 19, /*->77829*/
/*77810*/         OPC_CheckChild0Type, MVT::v8f16,
/*77812*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77814*/         OPC_EmitInteger, MVT::i32, 14, 
/*77817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77820*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8f16:v8i16 QPR:v8f16:$Vm)
/*77829*/       0, /*End of Scope*/
/*77830*/     /*SwitchType*/ 42, MVT::v4i32,// ->77874
/*77832*/       OPC_Scope, 19, /*->77853*/ // 2 children in Scope
/*77834*/         OPC_CheckChild0Type, MVT::v4i32,
/*77836*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77838*/         OPC_EmitInteger, MVT::i32, 14, 
/*77841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77844*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*77853*/       /*Scope*/ 19, /*->77873*/
/*77854*/         OPC_CheckChild0Type, MVT::v4f32,
/*77856*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77858*/         OPC_EmitInteger, MVT::i32, 14, 
/*77861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77864*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*77873*/       0, /*End of Scope*/
/*77874*/     0, // EndSwitchType
/*77875*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGE),// ->78120
/*77879*/     OPC_RecordChild0, // #0 = $Vn
/*77880*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->77904
/*77883*/       OPC_CheckChild0Type, MVT::v8i8,
/*77885*/       OPC_RecordChild1, // #1 = $Vm
/*77886*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77888*/       OPC_EmitInteger, MVT::i32, 14, 
/*77891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77894*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77904*/     /*SwitchType*/ 46, MVT::v4i16,// ->77952
/*77906*/       OPC_Scope, 21, /*->77929*/ // 2 children in Scope
/*77908*/         OPC_CheckChild0Type, MVT::v4i16,
/*77910*/         OPC_RecordChild1, // #1 = $Vm
/*77911*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77913*/         OPC_EmitInteger, MVT::i32, 14, 
/*77916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77919*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77929*/       /*Scope*/ 21, /*->77951*/
/*77930*/         OPC_CheckChild0Type, MVT::v4f16,
/*77932*/         OPC_RecordChild1, // #1 = $Vm
/*77933*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77935*/         OPC_EmitInteger, MVT::i32, 14, 
/*77938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77941*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*77951*/       0, /*End of Scope*/
/*77952*/     /*SwitchType*/ 46, MVT::v2i32,// ->78000
/*77954*/       OPC_Scope, 21, /*->77977*/ // 2 children in Scope
/*77956*/         OPC_CheckChild0Type, MVT::v2i32,
/*77958*/         OPC_RecordChild1, // #1 = $Vm
/*77959*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77961*/         OPC_EmitInteger, MVT::i32, 14, 
/*77964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77967*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77977*/       /*Scope*/ 21, /*->77999*/
/*77978*/         OPC_CheckChild0Type, MVT::v2f32,
/*77980*/         OPC_RecordChild1, // #1 = $Vm
/*77981*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77983*/         OPC_EmitInteger, MVT::i32, 14, 
/*77986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77989*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*77999*/       0, /*End of Scope*/
/*78000*/     /*SwitchType*/ 21, MVT::v16i8,// ->78023
/*78002*/       OPC_CheckChild0Type, MVT::v16i8,
/*78004*/       OPC_RecordChild1, // #1 = $Vm
/*78005*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78007*/       OPC_EmitInteger, MVT::i32, 14, 
/*78010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78013*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78023*/     /*SwitchType*/ 46, MVT::v8i16,// ->78071
/*78025*/       OPC_Scope, 21, /*->78048*/ // 2 children in Scope
/*78027*/         OPC_CheckChild0Type, MVT::v8i16,
/*78029*/         OPC_RecordChild1, // #1 = $Vm
/*78030*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78032*/         OPC_EmitInteger, MVT::i32, 14, 
/*78035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78038*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78048*/       /*Scope*/ 21, /*->78070*/
/*78049*/         OPC_CheckChild0Type, MVT::v8f16,
/*78051*/         OPC_RecordChild1, // #1 = $Vm
/*78052*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78054*/         OPC_EmitInteger, MVT::i32, 14, 
/*78057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78060*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*78070*/       0, /*End of Scope*/
/*78071*/     /*SwitchType*/ 46, MVT::v4i32,// ->78119
/*78073*/       OPC_Scope, 21, /*->78096*/ // 2 children in Scope
/*78075*/         OPC_CheckChild0Type, MVT::v4i32,
/*78077*/         OPC_RecordChild1, // #1 = $Vm
/*78078*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78080*/         OPC_EmitInteger, MVT::i32, 14, 
/*78083*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78086*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78096*/       /*Scope*/ 21, /*->78118*/
/*78097*/         OPC_CheckChild0Type, MVT::v4f32,
/*78099*/         OPC_RecordChild1, // #1 = $Vm
/*78100*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78102*/         OPC_EmitInteger, MVT::i32, 14, 
/*78105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78108*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*78118*/       0, /*End of Scope*/
/*78119*/     0, // EndSwitchType
/*78120*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGEU),// ->78265
/*78124*/     OPC_RecordChild0, // #0 = $Vn
/*78125*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78149
/*78128*/       OPC_CheckChild0Type, MVT::v8i8,
/*78130*/       OPC_RecordChild1, // #1 = $Vm
/*78131*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78133*/       OPC_EmitInteger, MVT::i32, 14, 
/*78136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78139*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78149*/     /*SwitchType*/ 21, MVT::v4i16,// ->78172
/*78151*/       OPC_CheckChild0Type, MVT::v4i16,
/*78153*/       OPC_RecordChild1, // #1 = $Vm
/*78154*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78156*/       OPC_EmitInteger, MVT::i32, 14, 
/*78159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78162*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78172*/     /*SwitchType*/ 21, MVT::v2i32,// ->78195
/*78174*/       OPC_CheckChild0Type, MVT::v2i32,
/*78176*/       OPC_RecordChild1, // #1 = $Vm
/*78177*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78179*/       OPC_EmitInteger, MVT::i32, 14, 
/*78182*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78185*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78195*/     /*SwitchType*/ 21, MVT::v16i8,// ->78218
/*78197*/       OPC_CheckChild0Type, MVT::v16i8,
/*78199*/       OPC_RecordChild1, // #1 = $Vm
/*78200*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78202*/       OPC_EmitInteger, MVT::i32, 14, 
/*78205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78208*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78218*/     /*SwitchType*/ 21, MVT::v8i16,// ->78241
/*78220*/       OPC_CheckChild0Type, MVT::v8i16,
/*78222*/       OPC_RecordChild1, // #1 = $Vm
/*78223*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78225*/       OPC_EmitInteger, MVT::i32, 14, 
/*78228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78231*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78241*/     /*SwitchType*/ 21, MVT::v4i32,// ->78264
/*78243*/       OPC_CheckChild0Type, MVT::v4i32,
/*78245*/       OPC_RecordChild1, // #1 = $Vm
/*78246*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78248*/       OPC_EmitInteger, MVT::i32, 14, 
/*78251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78254*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78264*/     0, // EndSwitchType
/*78265*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGEZ),// ->78490
/*78269*/     OPC_RecordChild0, // #0 = $Vm
/*78270*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78292
/*78273*/       OPC_CheckChild0Type, MVT::v8i8,
/*78275*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78277*/       OPC_EmitInteger, MVT::i32, 14, 
/*78280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78283*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*78292*/     /*SwitchType*/ 42, MVT::v4i16,// ->78336
/*78294*/       OPC_Scope, 19, /*->78315*/ // 2 children in Scope
/*78296*/         OPC_CheckChild0Type, MVT::v4i16,
/*78298*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78300*/         OPC_EmitInteger, MVT::i32, 14, 
/*78303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78306*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*78315*/       /*Scope*/ 19, /*->78335*/
/*78316*/         OPC_CheckChild0Type, MVT::v4f16,
/*78318*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78320*/         OPC_EmitInteger, MVT::i32, 14, 
/*78323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78326*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f16:v4i16 DPR:v4f16:$Vm)
/*78335*/       0, /*End of Scope*/
/*78336*/     /*SwitchType*/ 42, MVT::v2i32,// ->78380
/*78338*/       OPC_Scope, 19, /*->78359*/ // 2 children in Scope
/*78340*/         OPC_CheckChild0Type, MVT::v2i32,
/*78342*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78344*/         OPC_EmitInteger, MVT::i32, 14, 
/*78347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78350*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*78359*/       /*Scope*/ 19, /*->78379*/
/*78360*/         OPC_CheckChild0Type, MVT::v2f32,
/*78362*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78364*/         OPC_EmitInteger, MVT::i32, 14, 
/*78367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78370*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*78379*/       0, /*End of Scope*/
/*78380*/     /*SwitchType*/ 19, MVT::v16i8,// ->78401
/*78382*/       OPC_CheckChild0Type, MVT::v16i8,
/*78384*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78386*/       OPC_EmitInteger, MVT::i32, 14, 
/*78389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78392*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*78401*/     /*SwitchType*/ 42, MVT::v8i16,// ->78445
/*78403*/       OPC_Scope, 19, /*->78424*/ // 2 children in Scope
/*78405*/         OPC_CheckChild0Type, MVT::v8i16,
/*78407*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78409*/         OPC_EmitInteger, MVT::i32, 14, 
/*78412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78415*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*78424*/       /*Scope*/ 19, /*->78444*/
/*78425*/         OPC_CheckChild0Type, MVT::v8f16,
/*78427*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78429*/         OPC_EmitInteger, MVT::i32, 14, 
/*78432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78435*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8f16:v8i16 QPR:v8f16:$Vm)
/*78444*/       0, /*End of Scope*/
/*78445*/     /*SwitchType*/ 42, MVT::v4i32,// ->78489
/*78447*/       OPC_Scope, 19, /*->78468*/ // 2 children in Scope
/*78449*/         OPC_CheckChild0Type, MVT::v4i32,
/*78451*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78453*/         OPC_EmitInteger, MVT::i32, 14, 
/*78456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78459*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78468*/       /*Scope*/ 19, /*->78488*/
/*78469*/         OPC_CheckChild0Type, MVT::v4f32,
/*78471*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78473*/         OPC_EmitInteger, MVT::i32, 14, 
/*78476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78479*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*78488*/       0, /*End of Scope*/
/*78489*/     0, // EndSwitchType
/*78490*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLEZ),// ->78715
/*78494*/     OPC_RecordChild0, // #0 = $Vm
/*78495*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78517
/*78498*/       OPC_CheckChild0Type, MVT::v8i8,
/*78500*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78502*/       OPC_EmitInteger, MVT::i32, 14, 
/*78505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78508*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*78517*/     /*SwitchType*/ 42, MVT::v4i16,// ->78561
/*78519*/       OPC_Scope, 19, /*->78540*/ // 2 children in Scope
/*78521*/         OPC_CheckChild0Type, MVT::v4i16,
/*78523*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78525*/         OPC_EmitInteger, MVT::i32, 14, 
/*78528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*78540*/       /*Scope*/ 19, /*->78560*/
/*78541*/         OPC_CheckChild0Type, MVT::v4f16,
/*78543*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78545*/         OPC_EmitInteger, MVT::i32, 14, 
/*78548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78551*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f16:v4i16 DPR:v4f16:$Vm)
/*78560*/       0, /*End of Scope*/
/*78561*/     /*SwitchType*/ 42, MVT::v2i32,// ->78605
/*78563*/       OPC_Scope, 19, /*->78584*/ // 2 children in Scope
/*78565*/         OPC_CheckChild0Type, MVT::v2i32,
/*78567*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78569*/         OPC_EmitInteger, MVT::i32, 14, 
/*78572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78575*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*78584*/       /*Scope*/ 19, /*->78604*/
/*78585*/         OPC_CheckChild0Type, MVT::v2f32,
/*78587*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78589*/         OPC_EmitInteger, MVT::i32, 14, 
/*78592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78595*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*78604*/       0, /*End of Scope*/
/*78605*/     /*SwitchType*/ 19, MVT::v16i8,// ->78626
/*78607*/       OPC_CheckChild0Type, MVT::v16i8,
/*78609*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78611*/       OPC_EmitInteger, MVT::i32, 14, 
/*78614*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78617*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*78626*/     /*SwitchType*/ 42, MVT::v8i16,// ->78670
/*78628*/       OPC_Scope, 19, /*->78649*/ // 2 children in Scope
/*78630*/         OPC_CheckChild0Type, MVT::v8i16,
/*78632*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78634*/         OPC_EmitInteger, MVT::i32, 14, 
/*78637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78640*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*78649*/       /*Scope*/ 19, /*->78669*/
/*78650*/         OPC_CheckChild0Type, MVT::v8f16,
/*78652*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78654*/         OPC_EmitInteger, MVT::i32, 14, 
/*78657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78660*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8f16:v8i16 QPR:v8f16:$Vm)
/*78669*/       0, /*End of Scope*/
/*78670*/     /*SwitchType*/ 42, MVT::v4i32,// ->78714
/*78672*/       OPC_Scope, 19, /*->78693*/ // 2 children in Scope
/*78674*/         OPC_CheckChild0Type, MVT::v4i32,
/*78676*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78678*/         OPC_EmitInteger, MVT::i32, 14, 
/*78681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78684*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78693*/       /*Scope*/ 19, /*->78713*/
/*78694*/         OPC_CheckChild0Type, MVT::v4f32,
/*78696*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78698*/         OPC_EmitInteger, MVT::i32, 14, 
/*78701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78704*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*78713*/       0, /*End of Scope*/
/*78714*/     0, // EndSwitchType
/*78715*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGT),// ->78960
/*78719*/     OPC_RecordChild0, // #0 = $Vn
/*78720*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78744
/*78723*/       OPC_CheckChild0Type, MVT::v8i8,
/*78725*/       OPC_RecordChild1, // #1 = $Vm
/*78726*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78728*/       OPC_EmitInteger, MVT::i32, 14, 
/*78731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78734*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78744*/     /*SwitchType*/ 46, MVT::v4i16,// ->78792
/*78746*/       OPC_Scope, 21, /*->78769*/ // 2 children in Scope
/*78748*/         OPC_CheckChild0Type, MVT::v4i16,
/*78750*/         OPC_RecordChild1, // #1 = $Vm
/*78751*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78753*/         OPC_EmitInteger, MVT::i32, 14, 
/*78756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78759*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78769*/       /*Scope*/ 21, /*->78791*/
/*78770*/         OPC_CheckChild0Type, MVT::v4f16,
/*78772*/         OPC_RecordChild1, // #1 = $Vm
/*78773*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78775*/         OPC_EmitInteger, MVT::i32, 14, 
/*78778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78781*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*78791*/       0, /*End of Scope*/
/*78792*/     /*SwitchType*/ 46, MVT::v2i32,// ->78840
/*78794*/       OPC_Scope, 21, /*->78817*/ // 2 children in Scope
/*78796*/         OPC_CheckChild0Type, MVT::v2i32,
/*78798*/         OPC_RecordChild1, // #1 = $Vm
/*78799*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78801*/         OPC_EmitInteger, MVT::i32, 14, 
/*78804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78807*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78817*/       /*Scope*/ 21, /*->78839*/
/*78818*/         OPC_CheckChild0Type, MVT::v2f32,
/*78820*/         OPC_RecordChild1, // #1 = $Vm
/*78821*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78823*/         OPC_EmitInteger, MVT::i32, 14, 
/*78826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78829*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*78839*/       0, /*End of Scope*/
/*78840*/     /*SwitchType*/ 21, MVT::v16i8,// ->78863
/*78842*/       OPC_CheckChild0Type, MVT::v16i8,
/*78844*/       OPC_RecordChild1, // #1 = $Vm
/*78845*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78847*/       OPC_EmitInteger, MVT::i32, 14, 
/*78850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78853*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78863*/     /*SwitchType*/ 46, MVT::v8i16,// ->78911
/*78865*/       OPC_Scope, 21, /*->78888*/ // 2 children in Scope
/*78867*/         OPC_CheckChild0Type, MVT::v8i16,
/*78869*/         OPC_RecordChild1, // #1 = $Vm
/*78870*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78872*/         OPC_EmitInteger, MVT::i32, 14, 
/*78875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78878*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78888*/       /*Scope*/ 21, /*->78910*/
/*78889*/         OPC_CheckChild0Type, MVT::v8f16,
/*78891*/         OPC_RecordChild1, // #1 = $Vm
/*78892*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78894*/         OPC_EmitInteger, MVT::i32, 14, 
/*78897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78900*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGThq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*78910*/       0, /*End of Scope*/
/*78911*/     /*SwitchType*/ 46, MVT::v4i32,// ->78959
/*78913*/       OPC_Scope, 21, /*->78936*/ // 2 children in Scope
/*78915*/         OPC_CheckChild0Type, MVT::v4i32,
/*78917*/         OPC_RecordChild1, // #1 = $Vm
/*78918*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78920*/         OPC_EmitInteger, MVT::i32, 14, 
/*78923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78926*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78936*/       /*Scope*/ 21, /*->78958*/
/*78937*/         OPC_CheckChild0Type, MVT::v4f32,
/*78939*/         OPC_RecordChild1, // #1 = $Vm
/*78940*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78942*/         OPC_EmitInteger, MVT::i32, 14, 
/*78945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78948*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*78958*/       0, /*End of Scope*/
/*78959*/     0, // EndSwitchType
/*78960*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGTU),// ->79105
/*78964*/     OPC_RecordChild0, // #0 = $Vn
/*78965*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78989
/*78968*/       OPC_CheckChild0Type, MVT::v8i8,
/*78970*/       OPC_RecordChild1, // #1 = $Vm
/*78971*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78973*/       OPC_EmitInteger, MVT::i32, 14, 
/*78976*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78979*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78989*/     /*SwitchType*/ 21, MVT::v4i16,// ->79012
/*78991*/       OPC_CheckChild0Type, MVT::v4i16,
/*78993*/       OPC_RecordChild1, // #1 = $Vm
/*78994*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78996*/       OPC_EmitInteger, MVT::i32, 14, 
/*78999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79002*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79012*/     /*SwitchType*/ 21, MVT::v2i32,// ->79035
/*79014*/       OPC_CheckChild0Type, MVT::v2i32,
/*79016*/       OPC_RecordChild1, // #1 = $Vm
/*79017*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79019*/       OPC_EmitInteger, MVT::i32, 14, 
/*79022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79025*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79035*/     /*SwitchType*/ 21, MVT::v16i8,// ->79058
/*79037*/       OPC_CheckChild0Type, MVT::v16i8,
/*79039*/       OPC_RecordChild1, // #1 = $Vm
/*79040*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79042*/       OPC_EmitInteger, MVT::i32, 14, 
/*79045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79048*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79058*/     /*SwitchType*/ 21, MVT::v8i16,// ->79081
/*79060*/       OPC_CheckChild0Type, MVT::v8i16,
/*79062*/       OPC_RecordChild1, // #1 = $Vm
/*79063*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79065*/       OPC_EmitInteger, MVT::i32, 14, 
/*79068*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79071*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79081*/     /*SwitchType*/ 21, MVT::v4i32,// ->79104
/*79083*/       OPC_CheckChild0Type, MVT::v4i32,
/*79085*/       OPC_RecordChild1, // #1 = $Vm
/*79086*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79088*/       OPC_EmitInteger, MVT::i32, 14, 
/*79091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79094*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79104*/     0, // EndSwitchType
/*79105*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGTZ),// ->79330
/*79109*/     OPC_RecordChild0, // #0 = $Vm
/*79110*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->79132
/*79113*/       OPC_CheckChild0Type, MVT::v8i8,
/*79115*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79117*/       OPC_EmitInteger, MVT::i32, 14, 
/*79120*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79123*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*79132*/     /*SwitchType*/ 42, MVT::v4i16,// ->79176
/*79134*/       OPC_Scope, 19, /*->79155*/ // 2 children in Scope
/*79136*/         OPC_CheckChild0Type, MVT::v4i16,
/*79138*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79140*/         OPC_EmitInteger, MVT::i32, 14, 
/*79143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79146*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*79155*/       /*Scope*/ 19, /*->79175*/
/*79156*/         OPC_CheckChild0Type, MVT::v4f16,
/*79158*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79160*/         OPC_EmitInteger, MVT::i32, 14, 
/*79163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79166*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f16:v4i16 DPR:v4f16:$Vm)
/*79175*/       0, /*End of Scope*/
/*79176*/     /*SwitchType*/ 42, MVT::v2i32,// ->79220
/*79178*/       OPC_Scope, 19, /*->79199*/ // 2 children in Scope
/*79180*/         OPC_CheckChild0Type, MVT::v2i32,
/*79182*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79184*/         OPC_EmitInteger, MVT::i32, 14, 
/*79187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79190*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*79199*/       /*Scope*/ 19, /*->79219*/
/*79200*/         OPC_CheckChild0Type, MVT::v2f32,
/*79202*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79204*/         OPC_EmitInteger, MVT::i32, 14, 
/*79207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79210*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*79219*/       0, /*End of Scope*/
/*79220*/     /*SwitchType*/ 19, MVT::v16i8,// ->79241
/*79222*/       OPC_CheckChild0Type, MVT::v16i8,
/*79224*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79226*/       OPC_EmitInteger, MVT::i32, 14, 
/*79229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79232*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*79241*/     /*SwitchType*/ 42, MVT::v8i16,// ->79285
/*79243*/       OPC_Scope, 19, /*->79264*/ // 2 children in Scope
/*79245*/         OPC_CheckChild0Type, MVT::v8i16,
/*79247*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79249*/         OPC_EmitInteger, MVT::i32, 14, 
/*79252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79255*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*79264*/       /*Scope*/ 19, /*->79284*/
/*79265*/         OPC_CheckChild0Type, MVT::v8f16,
/*79267*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79269*/         OPC_EmitInteger, MVT::i32, 14, 
/*79272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79275*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8f16:v8i16 QPR:v8f16:$Vm)
/*79284*/       0, /*End of Scope*/
/*79285*/     /*SwitchType*/ 42, MVT::v4i32,// ->79329
/*79287*/       OPC_Scope, 19, /*->79308*/ // 2 children in Scope
/*79289*/         OPC_CheckChild0Type, MVT::v4i32,
/*79291*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79293*/         OPC_EmitInteger, MVT::i32, 14, 
/*79296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79299*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*79308*/       /*Scope*/ 19, /*->79328*/
/*79309*/         OPC_CheckChild0Type, MVT::v4f32,
/*79311*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79313*/         OPC_EmitInteger, MVT::i32, 14, 
/*79316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79319*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*79328*/       0, /*End of Scope*/
/*79329*/     0, // EndSwitchType
/*79330*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLTZ),// ->79555
/*79334*/     OPC_RecordChild0, // #0 = $Vm
/*79335*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->79357
/*79338*/       OPC_CheckChild0Type, MVT::v8i8,
/*79340*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79342*/       OPC_EmitInteger, MVT::i32, 14, 
/*79345*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79348*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*79357*/     /*SwitchType*/ 42, MVT::v4i16,// ->79401
/*79359*/       OPC_Scope, 19, /*->79380*/ // 2 children in Scope
/*79361*/         OPC_CheckChild0Type, MVT::v4i16,
/*79363*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79365*/         OPC_EmitInteger, MVT::i32, 14, 
/*79368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79371*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*79380*/       /*Scope*/ 19, /*->79400*/
/*79381*/         OPC_CheckChild0Type, MVT::v4f16,
/*79383*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79385*/         OPC_EmitInteger, MVT::i32, 14, 
/*79388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79391*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f16:v4i16 DPR:v4f16:$Vm)
/*79400*/       0, /*End of Scope*/
/*79401*/     /*SwitchType*/ 42, MVT::v2i32,// ->79445
/*79403*/       OPC_Scope, 19, /*->79424*/ // 2 children in Scope
/*79405*/         OPC_CheckChild0Type, MVT::v2i32,
/*79407*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79409*/         OPC_EmitInteger, MVT::i32, 14, 
/*79412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79415*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*79424*/       /*Scope*/ 19, /*->79444*/
/*79425*/         OPC_CheckChild0Type, MVT::v2f32,
/*79427*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79429*/         OPC_EmitInteger, MVT::i32, 14, 
/*79432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79435*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*79444*/       0, /*End of Scope*/
/*79445*/     /*SwitchType*/ 19, MVT::v16i8,// ->79466
/*79447*/       OPC_CheckChild0Type, MVT::v16i8,
/*79449*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79451*/       OPC_EmitInteger, MVT::i32, 14, 
/*79454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79457*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*79466*/     /*SwitchType*/ 42, MVT::v8i16,// ->79510
/*79468*/       OPC_Scope, 19, /*->79489*/ // 2 children in Scope
/*79470*/         OPC_CheckChild0Type, MVT::v8i16,
/*79472*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79474*/         OPC_EmitInteger, MVT::i32, 14, 
/*79477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79480*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*79489*/       /*Scope*/ 19, /*->79509*/
/*79490*/         OPC_CheckChild0Type, MVT::v8f16,
/*79492*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79494*/         OPC_EmitInteger, MVT::i32, 14, 
/*79497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79500*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8f16:v8i16 QPR:v8f16:$Vm)
/*79509*/       0, /*End of Scope*/
/*79510*/     /*SwitchType*/ 42, MVT::v4i32,// ->79554
/*79512*/       OPC_Scope, 19, /*->79533*/ // 2 children in Scope
/*79514*/         OPC_CheckChild0Type, MVT::v4i32,
/*79516*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79518*/         OPC_EmitInteger, MVT::i32, 14, 
/*79521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79524*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*79533*/       /*Scope*/ 19, /*->79553*/
/*79534*/         OPC_CheckChild0Type, MVT::v4f32,
/*79536*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79538*/         OPC_EmitInteger, MVT::i32, 14, 
/*79541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79544*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*79553*/       0, /*End of Scope*/
/*79554*/     0, // EndSwitchType
/*79555*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VTST),// ->79700
/*79559*/     OPC_RecordChild0, // #0 = $Vn
/*79560*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->79584
/*79563*/       OPC_CheckChild0Type, MVT::v8i8,
/*79565*/       OPC_RecordChild1, // #1 = $Vm
/*79566*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79568*/       OPC_EmitInteger, MVT::i32, 14, 
/*79571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79574*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79584*/     /*SwitchType*/ 21, MVT::v4i16,// ->79607
/*79586*/       OPC_CheckChild0Type, MVT::v4i16,
/*79588*/       OPC_RecordChild1, // #1 = $Vm
/*79589*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79591*/       OPC_EmitInteger, MVT::i32, 14, 
/*79594*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79597*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79607*/     /*SwitchType*/ 21, MVT::v2i32,// ->79630
/*79609*/       OPC_CheckChild0Type, MVT::v2i32,
/*79611*/       OPC_RecordChild1, // #1 = $Vm
/*79612*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79614*/       OPC_EmitInteger, MVT::i32, 14, 
/*79617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79620*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79630*/     /*SwitchType*/ 21, MVT::v16i8,// ->79653
/*79632*/       OPC_CheckChild0Type, MVT::v16i8,
/*79634*/       OPC_RecordChild1, // #1 = $Vm
/*79635*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79637*/       OPC_EmitInteger, MVT::i32, 14, 
/*79640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79643*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79653*/     /*SwitchType*/ 21, MVT::v8i16,// ->79676
/*79655*/       OPC_CheckChild0Type, MVT::v8i16,
/*79657*/       OPC_RecordChild1, // #1 = $Vm
/*79658*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79660*/       OPC_EmitInteger, MVT::i32, 14, 
/*79663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79666*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79676*/     /*SwitchType*/ 21, MVT::v4i32,// ->79699
/*79678*/       OPC_CheckChild0Type, MVT::v4i32,
/*79680*/       OPC_RecordChild1, // #1 = $Vm
/*79681*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79683*/       OPC_EmitInteger, MVT::i32, 14, 
/*79686*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79689*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79699*/     0, // EndSwitchType
/*79700*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::VBSL),// ->79750
/*79703*/     OPC_RecordChild0, // #0 = $src1
/*79704*/     OPC_RecordChild1, // #1 = $Vn
/*79705*/     OPC_RecordChild2, // #2 = $Vm
/*79706*/     OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->79728
/*79709*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79711*/       OPC_EmitInteger, MVT::i32, 14, 
/*79714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79717*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79728*/     /*SwitchType*/ 19, MVT::v4i32,// ->79749
/*79730*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79732*/       OPC_EmitInteger, MVT::i32, 14, 
/*79735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79738*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79749*/     0, // EndSwitchType
/*79750*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMAX),// ->79877
/*79753*/     OPC_RecordChild0, // #0 = $Vn
/*79754*/     OPC_RecordChild1, // #1 = $Vm
/*79755*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->79776
/*79758*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79760*/       OPC_EmitInteger, MVT::i32, 14, 
/*79763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79766*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79776*/     /*SwitchType*/ 18, MVT::v2i32,// ->79796
/*79778*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79780*/       OPC_EmitInteger, MVT::i32, 14, 
/*79783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79786*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79796*/     /*SwitchType*/ 18, MVT::v8i16,// ->79816
/*79798*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79800*/       OPC_EmitInteger, MVT::i32, 14, 
/*79803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79806*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79816*/     /*SwitchType*/ 18, MVT::v4i32,// ->79836
/*79818*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79820*/       OPC_EmitInteger, MVT::i32, 14, 
/*79823*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79826*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79836*/     /*SwitchType*/ 18, MVT::v8i8,// ->79856
/*79838*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79840*/       OPC_EmitInteger, MVT::i32, 14, 
/*79843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79846*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79856*/     /*SwitchType*/ 18, MVT::v16i8,// ->79876
/*79858*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79860*/       OPC_EmitInteger, MVT::i32, 14, 
/*79863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79866*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79876*/     0, // EndSwitchType
/*79877*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMAX),// ->80004
/*79880*/     OPC_RecordChild0, // #0 = $Vn
/*79881*/     OPC_RecordChild1, // #1 = $Vm
/*79882*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->79903
/*79885*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79887*/       OPC_EmitInteger, MVT::i32, 14, 
/*79890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79893*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79903*/     /*SwitchType*/ 18, MVT::v2i32,// ->79923
/*79905*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79907*/       OPC_EmitInteger, MVT::i32, 14, 
/*79910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79913*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79923*/     /*SwitchType*/ 18, MVT::v8i16,// ->79943
/*79925*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79927*/       OPC_EmitInteger, MVT::i32, 14, 
/*79930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79933*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79943*/     /*SwitchType*/ 18, MVT::v4i32,// ->79963
/*79945*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79947*/       OPC_EmitInteger, MVT::i32, 14, 
/*79950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79953*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79963*/     /*SwitchType*/ 18, MVT::v8i8,// ->79983
/*79965*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79967*/       OPC_EmitInteger, MVT::i32, 14, 
/*79970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79973*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79983*/     /*SwitchType*/ 18, MVT::v16i8,// ->80003
/*79985*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79987*/       OPC_EmitInteger, MVT::i32, 14, 
/*79990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79993*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80003*/     0, // EndSwitchType
/*80004*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMIN),// ->80131
/*80007*/     OPC_RecordChild0, // #0 = $Vn
/*80008*/     OPC_RecordChild1, // #1 = $Vm
/*80009*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->80030
/*80012*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80014*/       OPC_EmitInteger, MVT::i32, 14, 
/*80017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80020*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80030*/     /*SwitchType*/ 18, MVT::v2i32,// ->80050
/*80032*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80034*/       OPC_EmitInteger, MVT::i32, 14, 
/*80037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80040*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80050*/     /*SwitchType*/ 18, MVT::v8i16,// ->80070
/*80052*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80054*/       OPC_EmitInteger, MVT::i32, 14, 
/*80057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80060*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80070*/     /*SwitchType*/ 18, MVT::v4i32,// ->80090
/*80072*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80074*/       OPC_EmitInteger, MVT::i32, 14, 
/*80077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80080*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80090*/     /*SwitchType*/ 18, MVT::v8i8,// ->80110
/*80092*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80094*/       OPC_EmitInteger, MVT::i32, 14, 
/*80097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80100*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80110*/     /*SwitchType*/ 18, MVT::v16i8,// ->80130
/*80112*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80114*/       OPC_EmitInteger, MVT::i32, 14, 
/*80117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80120*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80130*/     0, // EndSwitchType
/*80131*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMIN),// ->80258
/*80134*/     OPC_RecordChild0, // #0 = $Vn
/*80135*/     OPC_RecordChild1, // #1 = $Vm
/*80136*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->80157
/*80139*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80141*/       OPC_EmitInteger, MVT::i32, 14, 
/*80144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80147*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80157*/     /*SwitchType*/ 18, MVT::v2i32,// ->80177
/*80159*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80161*/       OPC_EmitInteger, MVT::i32, 14, 
/*80164*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80167*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80177*/     /*SwitchType*/ 18, MVT::v8i16,// ->80197
/*80179*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80181*/       OPC_EmitInteger, MVT::i32, 14, 
/*80184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80187*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80197*/     /*SwitchType*/ 18, MVT::v4i32,// ->80217
/*80199*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80201*/       OPC_EmitInteger, MVT::i32, 14, 
/*80204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80207*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80217*/     /*SwitchType*/ 18, MVT::v8i8,// ->80237
/*80219*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80221*/       OPC_EmitInteger, MVT::i32, 14, 
/*80224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80227*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80237*/     /*SwitchType*/ 18, MVT::v16i8,// ->80257
/*80239*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80241*/       OPC_EmitInteger, MVT::i32, 14, 
/*80244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80247*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80257*/     0, // EndSwitchType
/*80258*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::CTPOP),// ->80302
/*80261*/     OPC_RecordChild0, // #0 = $Vm
/*80262*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->80282
/*80265*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80267*/       OPC_EmitInteger, MVT::i32, 14, 
/*80270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80273*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTd), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*80282*/     /*SwitchType*/ 17, MVT::v16i8,// ->80301
/*80284*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80286*/       OPC_EmitInteger, MVT::i32, 14, 
/*80289*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80292*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTq), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*80301*/     0, // EndSwitchType
/*80302*/   /*SwitchOpcode*/ 66, TARGET_VAL(ISD::SIGN_EXTEND),// ->80371
/*80305*/     OPC_RecordChild0, // #0 = $Vm
/*80306*/     OPC_SwitchType /*3 cases */, 19, MVT::v8i16,// ->80328
/*80309*/       OPC_CheckChild0Type, MVT::v8i8,
/*80311*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80313*/       OPC_EmitInteger, MVT::i32, 14, 
/*80316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80319*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*80328*/     /*SwitchType*/ 19, MVT::v4i32,// ->80349
/*80330*/       OPC_CheckChild0Type, MVT::v4i16,
/*80332*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80334*/       OPC_EmitInteger, MVT::i32, 14, 
/*80337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80340*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*80349*/     /*SwitchType*/ 19, MVT::v2i64,// ->80370
/*80351*/       OPC_CheckChild0Type, MVT::v2i32,
/*80353*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80355*/       OPC_EmitInteger, MVT::i32, 14, 
/*80358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80361*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*80370*/     0, // EndSwitchType
/*80371*/   /*SwitchOpcode*/ 60, TARGET_VAL(ISD::ANY_EXTEND),// ->80434
/*80374*/     OPC_RecordChild0, // #0 = $Vm
/*80375*/     OPC_SwitchType /*3 cases */, 17, MVT::v8i16,// ->80395
/*80378*/       OPC_CheckChild0Type, MVT::v8i8,
/*80380*/       OPC_EmitInteger, MVT::i32, 14, 
/*80383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80386*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*80395*/     /*SwitchType*/ 17, MVT::v4i32,// ->80414
/*80397*/       OPC_CheckChild0Type, MVT::v4i16,
/*80399*/       OPC_EmitInteger, MVT::i32, 14, 
/*80402*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80405*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*80414*/     /*SwitchType*/ 17, MVT::v2i64,// ->80433
/*80416*/       OPC_CheckChild0Type, MVT::v2i32,
/*80418*/       OPC_EmitInteger, MVT::i32, 14, 
/*80421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80424*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*80433*/     0, // EndSwitchType
/*80434*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ARMISD::VREV64),// ->80589
/*80438*/     OPC_RecordChild0, // #0 = $Vm
/*80439*/     OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->80459
/*80442*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80444*/       OPC_EmitInteger, MVT::i32, 14, 
/*80447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80450*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*80459*/     /*SwitchType*/ 17, MVT::v4i16,// ->80478
/*80461*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80463*/       OPC_EmitInteger, MVT::i32, 14, 
/*80466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80469*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*80478*/     /*SwitchType*/ 17, MVT::v2i32,// ->80497
/*80480*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80482*/       OPC_EmitInteger, MVT::i32, 14, 
/*80485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80488*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*80497*/     /*SwitchType*/ 17, MVT::v16i8,// ->80516
/*80499*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80501*/       OPC_EmitInteger, MVT::i32, 14, 
/*80504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80507*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*80516*/     /*SwitchType*/ 17, MVT::v8i16,// ->80535
/*80518*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80520*/       OPC_EmitInteger, MVT::i32, 14, 
/*80523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80526*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*80535*/     /*SwitchType*/ 17, MVT::v4i32,// ->80554
/*80537*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80539*/       OPC_EmitInteger, MVT::i32, 14, 
/*80542*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80545*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*80554*/     /*SwitchType*/ 15, MVT::v2f32,// ->80571
/*80556*/       OPC_EmitInteger, MVT::i32, 14, 
/*80559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80562*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*80571*/     /*SwitchType*/ 15, MVT::v4f32,// ->80588
/*80573*/       OPC_EmitInteger, MVT::i32, 14, 
/*80576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80579*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*80588*/     0, // EndSwitchType
/*80589*/   /*SwitchOpcode*/ 79, TARGET_VAL(ARMISD::VREV32),// ->80671
/*80592*/     OPC_RecordChild0, // #0 = $Vm
/*80593*/     OPC_SwitchType /*4 cases */, 17, MVT::v8i8,// ->80613
/*80596*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80598*/       OPC_EmitInteger, MVT::i32, 14, 
/*80601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80604*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*80613*/     /*SwitchType*/ 17, MVT::v4i16,// ->80632
/*80615*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80617*/       OPC_EmitInteger, MVT::i32, 14, 
/*80620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80623*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*80632*/     /*SwitchType*/ 17, MVT::v16i8,// ->80651
/*80634*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80636*/       OPC_EmitInteger, MVT::i32, 14, 
/*80639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80642*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*80651*/     /*SwitchType*/ 17, MVT::v8i16,// ->80670
/*80653*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80655*/       OPC_EmitInteger, MVT::i32, 14, 
/*80658*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80661*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*80670*/     0, // EndSwitchType
/*80671*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::VREV16),// ->80715
/*80674*/     OPC_RecordChild0, // #0 = $Vm
/*80675*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->80695
/*80678*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80680*/       OPC_EmitInteger, MVT::i32, 14, 
/*80683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80686*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*80695*/     /*SwitchType*/ 17, MVT::v16i8,// ->80714
/*80697*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80699*/       OPC_EmitInteger, MVT::i32, 14, 
/*80702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80705*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*80714*/     0, // EndSwitchType
/*80715*/   /*SwitchOpcode*/ 43|128,2/*299*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->81018
/*80719*/     OPC_RecordChild0, // #0 = $src
/*80720*/     OPC_Scope, 98|128,1/*226*/, /*->80949*/ // 3 children in Scope
/*80723*/       OPC_CheckChild0Type, MVT::i32,
/*80725*/       OPC_SwitchType /*6 cases */, 26, MVT::v8i8,// ->80754
/*80728*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*80734*/         OPC_EmitInteger, MVT::i32, 0, 
/*80737*/         OPC_EmitInteger, MVT::i32, 14, 
/*80740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80743*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*80754*/       /*SwitchType*/ 26, MVT::v4i16,// ->80782
/*80756*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*80762*/         OPC_EmitInteger, MVT::i32, 0, 
/*80765*/         OPC_EmitInteger, MVT::i32, 14, 
/*80768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80771*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*80782*/       /*SwitchType*/ 26, MVT::v2i32,// ->80810
/*80784*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*80790*/         OPC_EmitInteger, MVT::i32, 0, 
/*80793*/         OPC_EmitInteger, MVT::i32, 14, 
/*80796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80799*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*80810*/       /*SwitchType*/ 44, MVT::v16i8,// ->80856
/*80812*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*80818*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*80824*/         OPC_EmitInteger, MVT::i32, 0, 
/*80827*/         OPC_EmitInteger, MVT::i32, 14, 
/*80830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80833*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*80844*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80847*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*80856*/       /*SwitchType*/ 44, MVT::v8i16,// ->80902
/*80858*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*80864*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*80870*/         OPC_EmitInteger, MVT::i32, 0, 
/*80873*/         OPC_EmitInteger, MVT::i32, 14, 
/*80876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80879*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*80890*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80893*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*80902*/       /*SwitchType*/ 44, MVT::v4i32,// ->80948
/*80904*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*80910*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*80916*/         OPC_EmitInteger, MVT::i32, 0, 
/*80919*/         OPC_EmitInteger, MVT::i32, 14, 
/*80922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80925*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*80936*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80939*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*80948*/       0, // EndSwitchType
/*80949*/     /*Scope*/ 44, /*->80994*/
/*80950*/       OPC_CheckChild0Type, MVT::f32,
/*80952*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->80973
/*80955*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*80961*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*80964*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*80973*/       /*SwitchType*/ 18, MVT::v4f32,// ->80993
/*80975*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*80981*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*80984*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*80993*/       0, // EndSwitchType
/*80994*/     /*Scope*/ 22, /*->81017*/
/*80995*/       OPC_CheckChild0Type, MVT::f64,
/*80997*/       OPC_CheckType, MVT::v2f64,
/*80999*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*81005*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81008*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*81017*/     0, /*End of Scope*/
/*81018*/   /*SwitchOpcode*/ 46, TARGET_VAL(ARMISD::VMOVFPIMM),// ->81067
/*81021*/     OPC_RecordChild0, // #0 = $SIMM
/*81022*/     OPC_MoveChild0,
/*81023*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*81026*/     OPC_MoveParent,
/*81027*/     OPC_SwitchType /*2 cases */, 17, MVT::v2f32,// ->81047
/*81030*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81032*/       OPC_EmitInteger, MVT::i32, 14, 
/*81035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81038*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2f32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*81047*/     /*SwitchType*/ 17, MVT::v4f32,// ->81066
/*81049*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81051*/       OPC_EmitInteger, MVT::i32, 14, 
/*81054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81057*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4f32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*81066*/     0, // EndSwitchType
/*81067*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 81069 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 761
  // #OPC_RecordNode                     = 50
  // #OPC_RecordChild                    = 2259
  // #OPC_RecordMemRef                   = 13
  // #OPC_CaptureGlueInput               = 14
  // #OPC_MoveChild                      = 1364
  // #OPC_MoveParent                     = 1991
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 159
  // #OPC_CheckPatternPredicate          = 2343
  // #OPC_CheckPredicate                 = 807
  // #OPC_CheckOpcode                    = 1224
  // #OPC_SwitchOpcode                   = 63
  // #OPC_CheckType                      = 1118
  // #OPC_SwitchType                     = 266
  // #OPC_CheckChildType                 = 1438
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 349
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 44
  // #OPC_CheckComplexPat                = 472
  // #OPC_CheckAndImm                    = 82
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2561
  // #OPC_EmitStringInteger              = 197
  // #OPC_EmitRegister                   = 2629
  // #OPC_EmitConvertToTarget            = 829
  // #OPC_EmitMergeInputChains           = 451
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 512
  // #OPC_EmitNodeXForm                  = 223
  // #OPC_CompleteMatch                  = 95
  // #OPC_MorphNodeTo                    = 2528

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
  return nullptr;
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb());
  case 1: return (Subtarget->isThumb2());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (Subtarget->hasNEON());
  case 8: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 9: return (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 10: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 11: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 12: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 13: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 14: return (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 15: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2());
  case 16: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2());
  case 17: return (Subtarget->hasVFP2());
  case 18: return (MF->getDataLayout().isLittleEndian());
  case 19: return (MF->getDataLayout().isBigEndian());
  case 20: return (!Subtarget->hasV8Ops());
  case 21: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 22: return (Subtarget->hasV6MOps()) && (Subtarget->isThumb());
  case 23: return (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 24: return (Subtarget->isThumb());
  case 25: return (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb());
  case 26: return (Subtarget->hasDataBarrier()) && (Subtarget->isThumb());
  case 27: return (Subtarget->hasV6KOps()) && (!Subtarget->isThumb());
  case 28: return (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 29: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 30: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 31: return (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 32: return (Subtarget->hasFPARMv8());
  case 33: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8());
  case 34: return (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb());
  case 35: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 36: return (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 37: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb());
  case 38: return (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2());
  case 39: return (Subtarget->hasV5TOps()) && (!Subtarget->isThumb());
  case 40: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb());
  case 41: return (Subtarget->hasDSP()) && (Subtarget->isThumb2());
  case 42: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 43: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 44: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb());
  case 45: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2());
  case 46: return (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps());
  case 47: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON());
  case 48: return (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops());
  case 49: return (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 50: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 51: return (Subtarget->hasFP16()) && (Subtarget->hasNEON());
  case 52: return (!Subtarget->isMClass()) && (Subtarget->isThumb2());
  case 53: return (Subtarget->hasV5TOps()) && (Subtarget->isThumb());
  case 54: return (Subtarget->hasV4TOps()) && (!Subtarget->isThumb());
  case 55: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 56: return (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb());
  case 57: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 58: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 59: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2());
  case 60: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32());
  case 61: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON());
  case 62: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 63: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 64: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 65: return (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb());
  case 66: return (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb());
  case 67: return (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 68: return (!Subtarget->isTargetWindows()) && (Subtarget->isThumb());
  case 69: return (Subtarget->isThumb()) && (Subtarget->isTargetWindows());
  case 70: return (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP());
  case 71: return (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON());
  case 72: return (Subtarget->hasVFP2()) && (!Subtarget->isThumb());
  case 73: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 74: return (Subtarget->hasVFP2()) && (Subtarget->isThumb2());
  case 75: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 76: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 77: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 78: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 79: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 80: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 81: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 82: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 83: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 84: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 85: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 86: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 87: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 88: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4());
  case 89: return (Subtarget->hasVFP4());
  case 90: return (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath());
  case 91: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 92: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3());
  case 93: return (Subtarget->hasVFP3());
  case 94: return (Subtarget->hasZeroCycleZeroing());
  case 95: return (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON());
  case 96: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 1: { 
    // Predicate_pkh_asr_amt
    // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 2: { 
    // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 3: { 
    // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 4: { 
    // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 5: { 
    // Predicate_lo16AllZero
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 6: { 
    // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 7: { 
    // Predicate_mod_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 8: { 
    // Predicate_t2_so_imm_not
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 9: { 
    // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 10: { 
    // Predicate_rot_imm
    auto *N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 11: { 
    // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 12: { 
    // Predicate_sext_16_node
    SDNode *N = Node;

  if (CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17)
    return true;

  if (N->getOpcode() != ISD::SRA)
    return false;
  if (N->getOperand(0).getOpcode() != ISD::SHL)
    return false;

  auto *ShiftVal = dyn_cast<ConstantSDNode>(N->getOperand(1));
  if (!ShiftVal || ShiftVal->getZExtValue() != 16)
    return false;

  ShiftVal = dyn_cast<ConstantSDNode>(N->getOperand(0)->getOperand(1));
  if (!ShiftVal || ShiftVal->getZExtValue() != 16)
    return false;

  return true;

  }
  case 13: { 
    // Predicate_imm1_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 14: { 
    // Predicate_mod_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 15: { 
    // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 16: { 
    // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 17: { 
    // Predicate_imm0_7_neg
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 18: { 
    // Predicate_imm8_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 19: { 
    // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 20: { 
    // Predicate_t2_so_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 21: { 
    // Predicate_imm0_4095_neg
    auto *N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 22: { 
    // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 23: { 
    // Predicate_ldrex_1
    // Predicate_ldaex_1
    // Predicate_strex_1
    // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { 
    // Predicate_ldrex_2
    // Predicate_ldaex_2
    // Predicate_strex_2
    // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { 
    // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 26: { 
    // Predicate_t2_so_imm_notSext
    auto *N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 27: { 
    // Predicate_bf_inv_mask_imm
    auto *N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 28: { 
    // Predicate_mod_imm_not
    auto *N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 29: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 30: { 
    // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 31: { 
    // Predicate_extloadi16
    // Predicate_zextloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 32: { 
    // Predicate_imm_sr
    auto *N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 33: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 34: { 
    // Predicate_truncstore
    // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 35: { 
    // Predicate_truncstorei16
    // Predicate_post_truncsti16
    // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 36: { 
    // Predicate_post_truncst
    // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 37: { 
    // Predicate_post_truncsti8
    // Predicate_truncstorei8
    // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 38: { 
    // Predicate_istore
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { 
    // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 40: { 
    // Predicate_pre_store
    // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 41: { 
    // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 42: { 
    // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 43: { 
    // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 44: { 
    // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 45: { 
    // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 46: { 
    // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 47: { 
    // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 48: { 
    // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 49: { 
    // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 50: { 
    // Predicate_and_su
    // Predicate_xor_su
    // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 51: { 
    // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 52: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 53: { 
    // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 54: { 
    // Predicate_zextloadi8
    // Predicate_sextloadi8
    // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 55: { 
    // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 56: { 
    // Predicate_zextloadi1
    // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 57: { 
    // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 58: { 
    // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 59: { 
    // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 60: { 
    // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 61: { 
    // Predicate_extloadvi8
    // Predicate_zextloadvi8
    // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 62: { 
    // Predicate_extloadvi16
    // Predicate_zextloadvi16
    // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 63: { 
    // Predicate_extloadvi32
    // Predicate_zextloadvi32
    // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 64: { 
    // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 65: { 
    // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 66: { 
    // Predicate_strex_4
    // Predicate_stlex_4
    // Predicate_ldrex_4
    // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 67: { 
    // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 68: { 
    // Predicate_atomic_load_acquire_8
    // Predicate_atomic_load_acquire_16
    // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAcquireOrStronger(Ordering);

  }
  case 69: { 
    // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 70: { 
    // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 71: { 
    // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 72: { 
    // Predicate_atomic_store_release_8
    // Predicate_atomic_store_release_16
    // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isReleaseOrStronger(Ordering);

  }
  case 73: { 
    // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 74: { 
    // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 75: { 
    // Predicate_lo5AllOne
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 76: { 
    // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 77: { 
    // Predicate_imm0_255_not
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 78: { 
    // Predicate_imm1_32
    auto *N = cast<ConstantSDNode>(Node);

   uint64_t Imm = N->getZExtValue();
   return Imm > 0 && Imm <= 32;
 
  }
  case 79: { 
    // Predicate_arm_i32imm
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 80: { 
    // Predicate_thumb_immshifted
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 81: { 
    // Predicate_imm0_255_comp
    auto *N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 82: { 
    // Predicate_imm256_510
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 256 && Imm < 511;

  }
  case 83: { 
    // Predicate_fadd_mlx
    // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 84: { 
    // Predicate_vfp_f64imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 85: { 
    // Predicate_vfp_f32imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 86: { 
    // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 87: { 
    // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 88: { 
    // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 89: { 
    // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 90: { 
    // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, SDLoc(N),
                                   MVT::i32);

  }
  case 1: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 2: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, SDLoc(N), MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, SDLoc(N), MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, SDLoc(N), MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, SDLoc(N), MVT::i32);
  }

  }
  case 3: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 4: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 5: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, SDLoc(N), MVT::i32);

  }
  case 7: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, SDLoc(N),
                                   MVT::i32);

  }
  case 8: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, SDLoc(N), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, SDLoc(N), MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), SDLoc(N), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 13: {  // imm1_32_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((int)N->getZExtValue() - 1, SDLoc(N),
                                   MVT::i32);

  }
  case 14: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, SDLoc(N),
                                   MVT::i32);

  }
  case 15: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, SDLoc(N), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 17: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 18: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 19: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 20: {  // thumb_imm256_510_addend
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() - 255, SDLoc(N), MVT::i32);

  }
  case 21: {  // anonymous_4174
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  case 22: {  // anonymous_4173
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  }
}

