Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: integer_datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "integer_datapath.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "integer_datapath"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : integer_datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\home\Documents\CECS440Lab3\MPY_32.v" into library work
Parsing module <MPY_32>.
Analyzing Verilog file "\\mac\home\Documents\CECS440Lab3\MIPS_32.v" into library work
Parsing module <MIPS_32>.
Analyzing Verilog file "\\mac\home\Documents\CECS440Lab3\DIV_32.v" into library work
Parsing module <DIV_32>.
Analyzing Verilog file "\\mac\home\Documents\CECS440Lab3\regfile32.v" into library work
Parsing module <regfile32>.
Analyzing Verilog file "\\mac\home\Documents\CECS440Lab3\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "\\mac\home\Documents\CECS440Lab3\integer_datapath.v" into library work
Parsing module <integer_datapath>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <integer_datapath>.

Elaborating module <regfile32>.

Elaborating module <ALU>.

Elaborating module <MPY_32>.

Elaborating module <DIV_32>.

Elaborating module <MIPS_32>.
WARNING:HDLCompiler:413 - "\\mac\home\Documents\CECS440Lab3\integer_datapath.v" Line 144: Result of 32-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <integer_datapath>.
    Related source file is "\\mac\home\Documents\CECS440Lab3\integer_datapath.v".
    Found 32-bit register for signal <HI>.
    Found 32-bit register for signal <RegS>.
    Found 32-bit register for signal <D_Out>.
    Found 32-bit register for signal <ALU_Reg>.
    Found 32-bit register for signal <DY_Reg>.
    Found 32-bit register for signal <LO>.
    Found 32-bit 4-to-1 multiplexer for signal <n0042> created at line 144.
    Found 32-bit 7-to-1 multiplexer for signal <ALU_out> created at line 67.
    Summary:
	inferred 192 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <integer_datapath> synthesized.

Synthesizing Unit <regfile32>.
    Related source file is "\\mac\home\Documents\CECS440Lab3\regfile32.v".
    Found 1-bit register for signal <REG<0><30>>.
    Found 1-bit register for signal <REG<0><29>>.
    Found 1-bit register for signal <REG<0><28>>.
    Found 1-bit register for signal <REG<0><27>>.
    Found 1-bit register for signal <REG<0><26>>.
    Found 1-bit register for signal <REG<0><25>>.
    Found 1-bit register for signal <REG<0><24>>.
    Found 1-bit register for signal <REG<0><23>>.
    Found 1-bit register for signal <REG<0><22>>.
    Found 1-bit register for signal <REG<0><21>>.
    Found 1-bit register for signal <REG<0><20>>.
    Found 1-bit register for signal <REG<0><19>>.
    Found 1-bit register for signal <REG<0><18>>.
    Found 1-bit register for signal <REG<0><17>>.
    Found 1-bit register for signal <REG<0><16>>.
    Found 1-bit register for signal <REG<0><15>>.
    Found 1-bit register for signal <REG<0><14>>.
    Found 1-bit register for signal <REG<0><13>>.
    Found 1-bit register for signal <REG<0><12>>.
    Found 1-bit register for signal <REG<0><11>>.
    Found 1-bit register for signal <REG<0><10>>.
    Found 1-bit register for signal <REG<0><9>>.
    Found 1-bit register for signal <REG<0><8>>.
    Found 1-bit register for signal <REG<0><7>>.
    Found 1-bit register for signal <REG<0><6>>.
    Found 1-bit register for signal <REG<0><5>>.
    Found 1-bit register for signal <REG<0><4>>.
    Found 1-bit register for signal <REG<0><3>>.
    Found 1-bit register for signal <REG<0><2>>.
    Found 1-bit register for signal <REG<0><1>>.
    Found 1-bit register for signal <REG<0><0>>.
    Found 1-bit register for signal <REG<0><31>>.
    Found 1-bit register for signal <REG<1><31>>.
    Found 1-bit register for signal <REG<1><30>>.
    Found 1-bit register for signal <REG<1><29>>.
    Found 1-bit register for signal <REG<1><28>>.
    Found 1-bit register for signal <REG<1><27>>.
    Found 1-bit register for signal <REG<1><26>>.
    Found 1-bit register for signal <REG<1><25>>.
    Found 1-bit register for signal <REG<1><24>>.
    Found 1-bit register for signal <REG<1><23>>.
    Found 1-bit register for signal <REG<1><22>>.
    Found 1-bit register for signal <REG<1><21>>.
    Found 1-bit register for signal <REG<1><20>>.
    Found 1-bit register for signal <REG<1><19>>.
    Found 1-bit register for signal <REG<1><18>>.
    Found 1-bit register for signal <REG<1><17>>.
    Found 1-bit register for signal <REG<1><16>>.
    Found 1-bit register for signal <REG<1><15>>.
    Found 1-bit register for signal <REG<1><14>>.
    Found 1-bit register for signal <REG<1><13>>.
    Found 1-bit register for signal <REG<1><12>>.
    Found 1-bit register for signal <REG<1><11>>.
    Found 1-bit register for signal <REG<1><10>>.
    Found 1-bit register for signal <REG<1><9>>.
    Found 1-bit register for signal <REG<1><8>>.
    Found 1-bit register for signal <REG<1><7>>.
    Found 1-bit register for signal <REG<1><6>>.
    Found 1-bit register for signal <REG<1><5>>.
    Found 1-bit register for signal <REG<1><4>>.
    Found 1-bit register for signal <REG<1><3>>.
    Found 1-bit register for signal <REG<1><2>>.
    Found 1-bit register for signal <REG<1><1>>.
    Found 1-bit register for signal <REG<1><0>>.
    Found 1-bit register for signal <REG<2><31>>.
    Found 1-bit register for signal <REG<2><30>>.
    Found 1-bit register for signal <REG<2><29>>.
    Found 1-bit register for signal <REG<2><28>>.
    Found 1-bit register for signal <REG<2><27>>.
    Found 1-bit register for signal <REG<2><26>>.
    Found 1-bit register for signal <REG<2><25>>.
    Found 1-bit register for signal <REG<2><24>>.
    Found 1-bit register for signal <REG<2><23>>.
    Found 1-bit register for signal <REG<2><22>>.
    Found 1-bit register for signal <REG<2><21>>.
    Found 1-bit register for signal <REG<2><20>>.
    Found 1-bit register for signal <REG<2><19>>.
    Found 1-bit register for signal <REG<2><18>>.
    Found 1-bit register for signal <REG<2><17>>.
    Found 1-bit register for signal <REG<2><16>>.
    Found 1-bit register for signal <REG<2><15>>.
    Found 1-bit register for signal <REG<2><14>>.
    Found 1-bit register for signal <REG<2><13>>.
    Found 1-bit register for signal <REG<2><12>>.
    Found 1-bit register for signal <REG<2><11>>.
    Found 1-bit register for signal <REG<2><10>>.
    Found 1-bit register for signal <REG<2><9>>.
    Found 1-bit register for signal <REG<2><8>>.
    Found 1-bit register for signal <REG<2><7>>.
    Found 1-bit register for signal <REG<2><6>>.
    Found 1-bit register for signal <REG<2><5>>.
    Found 1-bit register for signal <REG<2><4>>.
    Found 1-bit register for signal <REG<2><3>>.
    Found 1-bit register for signal <REG<2><2>>.
    Found 1-bit register for signal <REG<2><1>>.
    Found 1-bit register for signal <REG<2><0>>.
    Found 1-bit register for signal <REG<3><31>>.
    Found 1-bit register for signal <REG<3><30>>.
    Found 1-bit register for signal <REG<3><29>>.
    Found 1-bit register for signal <REG<3><28>>.
    Found 1-bit register for signal <REG<3><27>>.
    Found 1-bit register for signal <REG<3><26>>.
    Found 1-bit register for signal <REG<3><25>>.
    Found 1-bit register for signal <REG<3><24>>.
    Found 1-bit register for signal <REG<3><23>>.
    Found 1-bit register for signal <REG<3><22>>.
    Found 1-bit register for signal <REG<3><21>>.
    Found 1-bit register for signal <REG<3><20>>.
    Found 1-bit register for signal <REG<3><19>>.
    Found 1-bit register for signal <REG<3><18>>.
    Found 1-bit register for signal <REG<3><17>>.
    Found 1-bit register for signal <REG<3><16>>.
    Found 1-bit register for signal <REG<3><15>>.
    Found 1-bit register for signal <REG<3><14>>.
    Found 1-bit register for signal <REG<3><13>>.
    Found 1-bit register for signal <REG<3><12>>.
    Found 1-bit register for signal <REG<3><11>>.
    Found 1-bit register for signal <REG<3><10>>.
    Found 1-bit register for signal <REG<3><9>>.
    Found 1-bit register for signal <REG<3><8>>.
    Found 1-bit register for signal <REG<3><7>>.
    Found 1-bit register for signal <REG<3><6>>.
    Found 1-bit register for signal <REG<3><5>>.
    Found 1-bit register for signal <REG<3><4>>.
    Found 1-bit register for signal <REG<3><3>>.
    Found 1-bit register for signal <REG<3><2>>.
    Found 1-bit register for signal <REG<3><1>>.
    Found 1-bit register for signal <REG<3><0>>.
    Found 1-bit register for signal <REG<4><31>>.
    Found 1-bit register for signal <REG<4><30>>.
    Found 1-bit register for signal <REG<4><29>>.
    Found 1-bit register for signal <REG<4><28>>.
    Found 1-bit register for signal <REG<4><27>>.
    Found 1-bit register for signal <REG<4><26>>.
    Found 1-bit register for signal <REG<4><25>>.
    Found 1-bit register for signal <REG<4><24>>.
    Found 1-bit register for signal <REG<4><23>>.
    Found 1-bit register for signal <REG<4><22>>.
    Found 1-bit register for signal <REG<4><21>>.
    Found 1-bit register for signal <REG<4><20>>.
    Found 1-bit register for signal <REG<4><19>>.
    Found 1-bit register for signal <REG<4><18>>.
    Found 1-bit register for signal <REG<4><17>>.
    Found 1-bit register for signal <REG<4><16>>.
    Found 1-bit register for signal <REG<4><15>>.
    Found 1-bit register for signal <REG<4><14>>.
    Found 1-bit register for signal <REG<4><13>>.
    Found 1-bit register for signal <REG<4><12>>.
    Found 1-bit register for signal <REG<4><11>>.
    Found 1-bit register for signal <REG<4><10>>.
    Found 1-bit register for signal <REG<4><9>>.
    Found 1-bit register for signal <REG<4><8>>.
    Found 1-bit register for signal <REG<4><7>>.
    Found 1-bit register for signal <REG<4><6>>.
    Found 1-bit register for signal <REG<4><5>>.
    Found 1-bit register for signal <REG<4><4>>.
    Found 1-bit register for signal <REG<4><3>>.
    Found 1-bit register for signal <REG<4><2>>.
    Found 1-bit register for signal <REG<4><1>>.
    Found 1-bit register for signal <REG<4><0>>.
    Found 1-bit register for signal <REG<5><31>>.
    Found 1-bit register for signal <REG<5><30>>.
    Found 1-bit register for signal <REG<5><29>>.
    Found 1-bit register for signal <REG<5><28>>.
    Found 1-bit register for signal <REG<5><27>>.
    Found 1-bit register for signal <REG<5><26>>.
    Found 1-bit register for signal <REG<5><25>>.
    Found 1-bit register for signal <REG<5><24>>.
    Found 1-bit register for signal <REG<5><23>>.
    Found 1-bit register for signal <REG<5><22>>.
    Found 1-bit register for signal <REG<5><21>>.
    Found 1-bit register for signal <REG<5><20>>.
    Found 1-bit register for signal <REG<5><19>>.
    Found 1-bit register for signal <REG<5><18>>.
    Found 1-bit register for signal <REG<5><17>>.
    Found 1-bit register for signal <REG<5><16>>.
    Found 1-bit register for signal <REG<5><15>>.
    Found 1-bit register for signal <REG<5><14>>.
    Found 1-bit register for signal <REG<5><13>>.
    Found 1-bit register for signal <REG<5><12>>.
    Found 1-bit register for signal <REG<5><11>>.
    Found 1-bit register for signal <REG<5><10>>.
    Found 1-bit register for signal <REG<5><9>>.
    Found 1-bit register for signal <REG<5><8>>.
    Found 1-bit register for signal <REG<5><7>>.
    Found 1-bit register for signal <REG<5><6>>.
    Found 1-bit register for signal <REG<5><5>>.
    Found 1-bit register for signal <REG<5><4>>.
    Found 1-bit register for signal <REG<5><3>>.
    Found 1-bit register for signal <REG<5><2>>.
    Found 1-bit register for signal <REG<5><1>>.
    Found 1-bit register for signal <REG<5><0>>.
    Found 1-bit register for signal <REG<6><31>>.
    Found 1-bit register for signal <REG<6><30>>.
    Found 1-bit register for signal <REG<6><29>>.
    Found 1-bit register for signal <REG<6><28>>.
    Found 1-bit register for signal <REG<6><27>>.
    Found 1-bit register for signal <REG<6><26>>.
    Found 1-bit register for signal <REG<6><25>>.
    Found 1-bit register for signal <REG<6><24>>.
    Found 1-bit register for signal <REG<6><23>>.
    Found 1-bit register for signal <REG<6><22>>.
    Found 1-bit register for signal <REG<6><21>>.
    Found 1-bit register for signal <REG<6><20>>.
    Found 1-bit register for signal <REG<6><19>>.
    Found 1-bit register for signal <REG<6><18>>.
    Found 1-bit register for signal <REG<6><17>>.
    Found 1-bit register for signal <REG<6><16>>.
    Found 1-bit register for signal <REG<6><15>>.
    Found 1-bit register for signal <REG<6><14>>.
    Found 1-bit register for signal <REG<6><13>>.
    Found 1-bit register for signal <REG<6><12>>.
    Found 1-bit register for signal <REG<6><11>>.
    Found 1-bit register for signal <REG<6><10>>.
    Found 1-bit register for signal <REG<6><9>>.
    Found 1-bit register for signal <REG<6><8>>.
    Found 1-bit register for signal <REG<6><7>>.
    Found 1-bit register for signal <REG<6><6>>.
    Found 1-bit register for signal <REG<6><5>>.
    Found 1-bit register for signal <REG<6><4>>.
    Found 1-bit register for signal <REG<6><3>>.
    Found 1-bit register for signal <REG<6><2>>.
    Found 1-bit register for signal <REG<6><1>>.
    Found 1-bit register for signal <REG<6><0>>.
    Found 1-bit register for signal <REG<7><31>>.
    Found 1-bit register for signal <REG<7><30>>.
    Found 1-bit register for signal <REG<7><29>>.
    Found 1-bit register for signal <REG<7><28>>.
    Found 1-bit register for signal <REG<7><27>>.
    Found 1-bit register for signal <REG<7><26>>.
    Found 1-bit register for signal <REG<7><25>>.
    Found 1-bit register for signal <REG<7><24>>.
    Found 1-bit register for signal <REG<7><23>>.
    Found 1-bit register for signal <REG<7><22>>.
    Found 1-bit register for signal <REG<7><21>>.
    Found 1-bit register for signal <REG<7><20>>.
    Found 1-bit register for signal <REG<7><19>>.
    Found 1-bit register for signal <REG<7><18>>.
    Found 1-bit register for signal <REG<7><17>>.
    Found 1-bit register for signal <REG<7><16>>.
    Found 1-bit register for signal <REG<7><15>>.
    Found 1-bit register for signal <REG<7><14>>.
    Found 1-bit register for signal <REG<7><13>>.
    Found 1-bit register for signal <REG<7><12>>.
    Found 1-bit register for signal <REG<7><11>>.
    Found 1-bit register for signal <REG<7><10>>.
    Found 1-bit register for signal <REG<7><9>>.
    Found 1-bit register for signal <REG<7><8>>.
    Found 1-bit register for signal <REG<7><7>>.
    Found 1-bit register for signal <REG<7><6>>.
    Found 1-bit register for signal <REG<7><5>>.
    Found 1-bit register for signal <REG<7><4>>.
    Found 1-bit register for signal <REG<7><3>>.
    Found 1-bit register for signal <REG<7><2>>.
    Found 1-bit register for signal <REG<7><1>>.
    Found 1-bit register for signal <REG<7><0>>.
    Found 1-bit register for signal <REG<8><31>>.
    Found 1-bit register for signal <REG<8><30>>.
    Found 1-bit register for signal <REG<8><29>>.
    Found 1-bit register for signal <REG<8><28>>.
    Found 1-bit register for signal <REG<8><27>>.
    Found 1-bit register for signal <REG<8><26>>.
    Found 1-bit register for signal <REG<8><25>>.
    Found 1-bit register for signal <REG<8><24>>.
    Found 1-bit register for signal <REG<8><23>>.
    Found 1-bit register for signal <REG<8><22>>.
    Found 1-bit register for signal <REG<8><21>>.
    Found 1-bit register for signal <REG<8><20>>.
    Found 1-bit register for signal <REG<8><19>>.
    Found 1-bit register for signal <REG<8><18>>.
    Found 1-bit register for signal <REG<8><17>>.
    Found 1-bit register for signal <REG<8><16>>.
    Found 1-bit register for signal <REG<8><15>>.
    Found 1-bit register for signal <REG<8><14>>.
    Found 1-bit register for signal <REG<8><13>>.
    Found 1-bit register for signal <REG<8><12>>.
    Found 1-bit register for signal <REG<8><11>>.
    Found 1-bit register for signal <REG<8><10>>.
    Found 1-bit register for signal <REG<8><9>>.
    Found 1-bit register for signal <REG<8><8>>.
    Found 1-bit register for signal <REG<8><7>>.
    Found 1-bit register for signal <REG<8><6>>.
    Found 1-bit register for signal <REG<8><5>>.
    Found 1-bit register for signal <REG<8><4>>.
    Found 1-bit register for signal <REG<8><3>>.
    Found 1-bit register for signal <REG<8><2>>.
    Found 1-bit register for signal <REG<8><1>>.
    Found 1-bit register for signal <REG<8><0>>.
    Found 1-bit register for signal <REG<9><31>>.
    Found 1-bit register for signal <REG<9><30>>.
    Found 1-bit register for signal <REG<9><29>>.
    Found 1-bit register for signal <REG<9><28>>.
    Found 1-bit register for signal <REG<9><27>>.
    Found 1-bit register for signal <REG<9><26>>.
    Found 1-bit register for signal <REG<9><25>>.
    Found 1-bit register for signal <REG<9><24>>.
    Found 1-bit register for signal <REG<9><23>>.
    Found 1-bit register for signal <REG<9><22>>.
    Found 1-bit register for signal <REG<9><21>>.
    Found 1-bit register for signal <REG<9><20>>.
    Found 1-bit register for signal <REG<9><19>>.
    Found 1-bit register for signal <REG<9><18>>.
    Found 1-bit register for signal <REG<9><17>>.
    Found 1-bit register for signal <REG<9><16>>.
    Found 1-bit register for signal <REG<9><15>>.
    Found 1-bit register for signal <REG<9><14>>.
    Found 1-bit register for signal <REG<9><13>>.
    Found 1-bit register for signal <REG<9><12>>.
    Found 1-bit register for signal <REG<9><11>>.
    Found 1-bit register for signal <REG<9><10>>.
    Found 1-bit register for signal <REG<9><9>>.
    Found 1-bit register for signal <REG<9><8>>.
    Found 1-bit register for signal <REG<9><7>>.
    Found 1-bit register for signal <REG<9><6>>.
    Found 1-bit register for signal <REG<9><5>>.
    Found 1-bit register for signal <REG<9><4>>.
    Found 1-bit register for signal <REG<9><3>>.
    Found 1-bit register for signal <REG<9><2>>.
    Found 1-bit register for signal <REG<9><1>>.
    Found 1-bit register for signal <REG<9><0>>.
    Found 1-bit register for signal <REG<10><31>>.
    Found 1-bit register for signal <REG<10><30>>.
    Found 1-bit register for signal <REG<10><29>>.
    Found 1-bit register for signal <REG<10><28>>.
    Found 1-bit register for signal <REG<10><27>>.
    Found 1-bit register for signal <REG<10><26>>.
    Found 1-bit register for signal <REG<10><25>>.
    Found 1-bit register for signal <REG<10><24>>.
    Found 1-bit register for signal <REG<10><23>>.
    Found 1-bit register for signal <REG<10><22>>.
    Found 1-bit register for signal <REG<10><21>>.
    Found 1-bit register for signal <REG<10><20>>.
    Found 1-bit register for signal <REG<10><19>>.
    Found 1-bit register for signal <REG<10><18>>.
    Found 1-bit register for signal <REG<10><17>>.
    Found 1-bit register for signal <REG<10><16>>.
    Found 1-bit register for signal <REG<10><15>>.
    Found 1-bit register for signal <REG<10><14>>.
    Found 1-bit register for signal <REG<10><13>>.
    Found 1-bit register for signal <REG<10><12>>.
    Found 1-bit register for signal <REG<10><11>>.
    Found 1-bit register for signal <REG<10><10>>.
    Found 1-bit register for signal <REG<10><9>>.
    Found 1-bit register for signal <REG<10><8>>.
    Found 1-bit register for signal <REG<10><7>>.
    Found 1-bit register for signal <REG<10><6>>.
    Found 1-bit register for signal <REG<10><5>>.
    Found 1-bit register for signal <REG<10><4>>.
    Found 1-bit register for signal <REG<10><3>>.
    Found 1-bit register for signal <REG<10><2>>.
    Found 1-bit register for signal <REG<10><1>>.
    Found 1-bit register for signal <REG<10><0>>.
    Found 1-bit register for signal <REG<11><31>>.
    Found 1-bit register for signal <REG<11><30>>.
    Found 1-bit register for signal <REG<11><29>>.
    Found 1-bit register for signal <REG<11><28>>.
    Found 1-bit register for signal <REG<11><27>>.
    Found 1-bit register for signal <REG<11><26>>.
    Found 1-bit register for signal <REG<11><25>>.
    Found 1-bit register for signal <REG<11><24>>.
    Found 1-bit register for signal <REG<11><23>>.
    Found 1-bit register for signal <REG<11><22>>.
    Found 1-bit register for signal <REG<11><21>>.
    Found 1-bit register for signal <REG<11><20>>.
    Found 1-bit register for signal <REG<11><19>>.
    Found 1-bit register for signal <REG<11><18>>.
    Found 1-bit register for signal <REG<11><17>>.
    Found 1-bit register for signal <REG<11><16>>.
    Found 1-bit register for signal <REG<11><15>>.
    Found 1-bit register for signal <REG<11><14>>.
    Found 1-bit register for signal <REG<11><13>>.
    Found 1-bit register for signal <REG<11><12>>.
    Found 1-bit register for signal <REG<11><11>>.
    Found 1-bit register for signal <REG<11><10>>.
    Found 1-bit register for signal <REG<11><9>>.
    Found 1-bit register for signal <REG<11><8>>.
    Found 1-bit register for signal <REG<11><7>>.
    Found 1-bit register for signal <REG<11><6>>.
    Found 1-bit register for signal <REG<11><5>>.
    Found 1-bit register for signal <REG<11><4>>.
    Found 1-bit register for signal <REG<11><3>>.
    Found 1-bit register for signal <REG<11><2>>.
    Found 1-bit register for signal <REG<11><1>>.
    Found 1-bit register for signal <REG<11><0>>.
    Found 1-bit register for signal <REG<12><31>>.
    Found 1-bit register for signal <REG<12><30>>.
    Found 1-bit register for signal <REG<12><29>>.
    Found 1-bit register for signal <REG<12><28>>.
    Found 1-bit register for signal <REG<12><27>>.
    Found 1-bit register for signal <REG<12><26>>.
    Found 1-bit register for signal <REG<12><25>>.
    Found 1-bit register for signal <REG<12><24>>.
    Found 1-bit register for signal <REG<12><23>>.
    Found 1-bit register for signal <REG<12><22>>.
    Found 1-bit register for signal <REG<12><21>>.
    Found 1-bit register for signal <REG<12><20>>.
    Found 1-bit register for signal <REG<12><19>>.
    Found 1-bit register for signal <REG<12><18>>.
    Found 1-bit register for signal <REG<12><17>>.
    Found 1-bit register for signal <REG<12><16>>.
    Found 1-bit register for signal <REG<12><15>>.
    Found 1-bit register for signal <REG<12><14>>.
    Found 1-bit register for signal <REG<12><13>>.
    Found 1-bit register for signal <REG<12><12>>.
    Found 1-bit register for signal <REG<12><11>>.
    Found 1-bit register for signal <REG<12><10>>.
    Found 1-bit register for signal <REG<12><9>>.
    Found 1-bit register for signal <REG<12><8>>.
    Found 1-bit register for signal <REG<12><7>>.
    Found 1-bit register for signal <REG<12><6>>.
    Found 1-bit register for signal <REG<12><5>>.
    Found 1-bit register for signal <REG<12><4>>.
    Found 1-bit register for signal <REG<12><3>>.
    Found 1-bit register for signal <REG<12><2>>.
    Found 1-bit register for signal <REG<12><1>>.
    Found 1-bit register for signal <REG<12><0>>.
    Found 1-bit register for signal <REG<13><31>>.
    Found 1-bit register for signal <REG<13><30>>.
    Found 1-bit register for signal <REG<13><29>>.
    Found 1-bit register for signal <REG<13><28>>.
    Found 1-bit register for signal <REG<13><27>>.
    Found 1-bit register for signal <REG<13><26>>.
    Found 1-bit register for signal <REG<13><25>>.
    Found 1-bit register for signal <REG<13><24>>.
    Found 1-bit register for signal <REG<13><23>>.
    Found 1-bit register for signal <REG<13><22>>.
    Found 1-bit register for signal <REG<13><21>>.
    Found 1-bit register for signal <REG<13><20>>.
    Found 1-bit register for signal <REG<13><19>>.
    Found 1-bit register for signal <REG<13><18>>.
    Found 1-bit register for signal <REG<13><17>>.
    Found 1-bit register for signal <REG<13><16>>.
    Found 1-bit register for signal <REG<13><15>>.
    Found 1-bit register for signal <REG<13><14>>.
    Found 1-bit register for signal <REG<13><13>>.
    Found 1-bit register for signal <REG<13><12>>.
    Found 1-bit register for signal <REG<13><11>>.
    Found 1-bit register for signal <REG<13><10>>.
    Found 1-bit register for signal <REG<13><9>>.
    Found 1-bit register for signal <REG<13><8>>.
    Found 1-bit register for signal <REG<13><7>>.
    Found 1-bit register for signal <REG<13><6>>.
    Found 1-bit register for signal <REG<13><5>>.
    Found 1-bit register for signal <REG<13><4>>.
    Found 1-bit register for signal <REG<13><3>>.
    Found 1-bit register for signal <REG<13><2>>.
    Found 1-bit register for signal <REG<13><1>>.
    Found 1-bit register for signal <REG<13><0>>.
    Found 1-bit register for signal <REG<14><31>>.
    Found 1-bit register for signal <REG<14><30>>.
    Found 1-bit register for signal <REG<14><29>>.
    Found 1-bit register for signal <REG<14><28>>.
    Found 1-bit register for signal <REG<14><27>>.
    Found 1-bit register for signal <REG<14><26>>.
    Found 1-bit register for signal <REG<14><25>>.
    Found 1-bit register for signal <REG<14><24>>.
    Found 1-bit register for signal <REG<14><23>>.
    Found 1-bit register for signal <REG<14><22>>.
    Found 1-bit register for signal <REG<14><21>>.
    Found 1-bit register for signal <REG<14><20>>.
    Found 1-bit register for signal <REG<14><19>>.
    Found 1-bit register for signal <REG<14><18>>.
    Found 1-bit register for signal <REG<14><17>>.
    Found 1-bit register for signal <REG<14><16>>.
    Found 1-bit register for signal <REG<14><15>>.
    Found 1-bit register for signal <REG<14><14>>.
    Found 1-bit register for signal <REG<14><13>>.
    Found 1-bit register for signal <REG<14><12>>.
    Found 1-bit register for signal <REG<14><11>>.
    Found 1-bit register for signal <REG<14><10>>.
    Found 1-bit register for signal <REG<14><9>>.
    Found 1-bit register for signal <REG<14><8>>.
    Found 1-bit register for signal <REG<14><7>>.
    Found 1-bit register for signal <REG<14><6>>.
    Found 1-bit register for signal <REG<14><5>>.
    Found 1-bit register for signal <REG<14><4>>.
    Found 1-bit register for signal <REG<14><3>>.
    Found 1-bit register for signal <REG<14><2>>.
    Found 1-bit register for signal <REG<14><1>>.
    Found 1-bit register for signal <REG<14><0>>.
    Found 1-bit register for signal <REG<15><31>>.
    Found 1-bit register for signal <REG<15><30>>.
    Found 1-bit register for signal <REG<15><29>>.
    Found 1-bit register for signal <REG<15><28>>.
    Found 1-bit register for signal <REG<15><27>>.
    Found 1-bit register for signal <REG<15><26>>.
    Found 1-bit register for signal <REG<15><25>>.
    Found 1-bit register for signal <REG<15><24>>.
    Found 1-bit register for signal <REG<15><23>>.
    Found 1-bit register for signal <REG<15><22>>.
    Found 1-bit register for signal <REG<15><21>>.
    Found 1-bit register for signal <REG<15><20>>.
    Found 1-bit register for signal <REG<15><19>>.
    Found 1-bit register for signal <REG<15><18>>.
    Found 1-bit register for signal <REG<15><17>>.
    Found 1-bit register for signal <REG<15><16>>.
    Found 1-bit register for signal <REG<15><15>>.
    Found 1-bit register for signal <REG<15><14>>.
    Found 1-bit register for signal <REG<15><13>>.
    Found 1-bit register for signal <REG<15><12>>.
    Found 1-bit register for signal <REG<15><11>>.
    Found 1-bit register for signal <REG<15><10>>.
    Found 1-bit register for signal <REG<15><9>>.
    Found 1-bit register for signal <REG<15><8>>.
    Found 1-bit register for signal <REG<15><7>>.
    Found 1-bit register for signal <REG<15><6>>.
    Found 1-bit register for signal <REG<15><5>>.
    Found 1-bit register for signal <REG<15><4>>.
    Found 1-bit register for signal <REG<15><3>>.
    Found 1-bit register for signal <REG<15><2>>.
    Found 1-bit register for signal <REG<15><1>>.
    Found 1-bit register for signal <REG<15><0>>.
    Found 1-bit register for signal <REG<16><31>>.
    Found 1-bit register for signal <REG<16><30>>.
    Found 1-bit register for signal <REG<16><29>>.
    Found 1-bit register for signal <REG<16><28>>.
    Found 1-bit register for signal <REG<16><27>>.
    Found 1-bit register for signal <REG<16><26>>.
    Found 1-bit register for signal <REG<16><25>>.
    Found 1-bit register for signal <REG<16><24>>.
    Found 1-bit register for signal <REG<16><23>>.
    Found 1-bit register for signal <REG<16><22>>.
    Found 1-bit register for signal <REG<16><21>>.
    Found 1-bit register for signal <REG<16><20>>.
    Found 1-bit register for signal <REG<16><19>>.
    Found 1-bit register for signal <REG<16><18>>.
    Found 1-bit register for signal <REG<16><17>>.
    Found 1-bit register for signal <REG<16><16>>.
    Found 1-bit register for signal <REG<16><15>>.
    Found 1-bit register for signal <REG<16><14>>.
    Found 1-bit register for signal <REG<16><13>>.
    Found 1-bit register for signal <REG<16><12>>.
    Found 1-bit register for signal <REG<16><11>>.
    Found 1-bit register for signal <REG<16><10>>.
    Found 1-bit register for signal <REG<16><9>>.
    Found 1-bit register for signal <REG<16><8>>.
    Found 1-bit register for signal <REG<16><7>>.
    Found 1-bit register for signal <REG<16><6>>.
    Found 1-bit register for signal <REG<16><5>>.
    Found 1-bit register for signal <REG<16><4>>.
    Found 1-bit register for signal <REG<16><3>>.
    Found 1-bit register for signal <REG<16><2>>.
    Found 1-bit register for signal <REG<16><1>>.
    Found 1-bit register for signal <REG<16><0>>.
    Found 1-bit register for signal <REG<17><31>>.
    Found 1-bit register for signal <REG<17><30>>.
    Found 1-bit register for signal <REG<17><29>>.
    Found 1-bit register for signal <REG<17><28>>.
    Found 1-bit register for signal <REG<17><27>>.
    Found 1-bit register for signal <REG<17><26>>.
    Found 1-bit register for signal <REG<17><25>>.
    Found 1-bit register for signal <REG<17><24>>.
    Found 1-bit register for signal <REG<17><23>>.
    Found 1-bit register for signal <REG<17><22>>.
    Found 1-bit register for signal <REG<17><21>>.
    Found 1-bit register for signal <REG<17><20>>.
    Found 1-bit register for signal <REG<17><19>>.
    Found 1-bit register for signal <REG<17><18>>.
    Found 1-bit register for signal <REG<17><17>>.
    Found 1-bit register for signal <REG<17><16>>.
    Found 1-bit register for signal <REG<17><15>>.
    Found 1-bit register for signal <REG<17><14>>.
    Found 1-bit register for signal <REG<17><13>>.
    Found 1-bit register for signal <REG<17><12>>.
    Found 1-bit register for signal <REG<17><11>>.
    Found 1-bit register for signal <REG<17><10>>.
    Found 1-bit register for signal <REG<17><9>>.
    Found 1-bit register for signal <REG<17><8>>.
    Found 1-bit register for signal <REG<17><7>>.
    Found 1-bit register for signal <REG<17><6>>.
    Found 1-bit register for signal <REG<17><5>>.
    Found 1-bit register for signal <REG<17><4>>.
    Found 1-bit register for signal <REG<17><3>>.
    Found 1-bit register for signal <REG<17><2>>.
    Found 1-bit register for signal <REG<17><1>>.
    Found 1-bit register for signal <REG<17><0>>.
    Found 1-bit register for signal <REG<18><31>>.
    Found 1-bit register for signal <REG<18><30>>.
    Found 1-bit register for signal <REG<18><29>>.
    Found 1-bit register for signal <REG<18><28>>.
    Found 1-bit register for signal <REG<18><27>>.
    Found 1-bit register for signal <REG<18><26>>.
    Found 1-bit register for signal <REG<18><25>>.
    Found 1-bit register for signal <REG<18><24>>.
    Found 1-bit register for signal <REG<18><23>>.
    Found 1-bit register for signal <REG<18><22>>.
    Found 1-bit register for signal <REG<18><21>>.
    Found 1-bit register for signal <REG<18><20>>.
    Found 1-bit register for signal <REG<18><19>>.
    Found 1-bit register for signal <REG<18><18>>.
    Found 1-bit register for signal <REG<18><17>>.
    Found 1-bit register for signal <REG<18><16>>.
    Found 1-bit register for signal <REG<18><15>>.
    Found 1-bit register for signal <REG<18><14>>.
    Found 1-bit register for signal <REG<18><13>>.
    Found 1-bit register for signal <REG<18><12>>.
    Found 1-bit register for signal <REG<18><11>>.
    Found 1-bit register for signal <REG<18><10>>.
    Found 1-bit register for signal <REG<18><9>>.
    Found 1-bit register for signal <REG<18><8>>.
    Found 1-bit register for signal <REG<18><7>>.
    Found 1-bit register for signal <REG<18><6>>.
    Found 1-bit register for signal <REG<18><5>>.
    Found 1-bit register for signal <REG<18><4>>.
    Found 1-bit register for signal <REG<18><3>>.
    Found 1-bit register for signal <REG<18><2>>.
    Found 1-bit register for signal <REG<18><1>>.
    Found 1-bit register for signal <REG<18><0>>.
    Found 1-bit register for signal <REG<19><31>>.
    Found 1-bit register for signal <REG<19><30>>.
    Found 1-bit register for signal <REG<19><29>>.
    Found 1-bit register for signal <REG<19><28>>.
    Found 1-bit register for signal <REG<19><27>>.
    Found 1-bit register for signal <REG<19><26>>.
    Found 1-bit register for signal <REG<19><25>>.
    Found 1-bit register for signal <REG<19><24>>.
    Found 1-bit register for signal <REG<19><23>>.
    Found 1-bit register for signal <REG<19><22>>.
    Found 1-bit register for signal <REG<19><21>>.
    Found 1-bit register for signal <REG<19><20>>.
    Found 1-bit register for signal <REG<19><19>>.
    Found 1-bit register for signal <REG<19><18>>.
    Found 1-bit register for signal <REG<19><17>>.
    Found 1-bit register for signal <REG<19><16>>.
    Found 1-bit register for signal <REG<19><15>>.
    Found 1-bit register for signal <REG<19><14>>.
    Found 1-bit register for signal <REG<19><13>>.
    Found 1-bit register for signal <REG<19><12>>.
    Found 1-bit register for signal <REG<19><11>>.
    Found 1-bit register for signal <REG<19><10>>.
    Found 1-bit register for signal <REG<19><9>>.
    Found 1-bit register for signal <REG<19><8>>.
    Found 1-bit register for signal <REG<19><7>>.
    Found 1-bit register for signal <REG<19><6>>.
    Found 1-bit register for signal <REG<19><5>>.
    Found 1-bit register for signal <REG<19><4>>.
    Found 1-bit register for signal <REG<19><3>>.
    Found 1-bit register for signal <REG<19><2>>.
    Found 1-bit register for signal <REG<19><1>>.
    Found 1-bit register for signal <REG<19><0>>.
    Found 1-bit register for signal <REG<20><31>>.
    Found 1-bit register for signal <REG<20><30>>.
    Found 1-bit register for signal <REG<20><29>>.
    Found 1-bit register for signal <REG<20><28>>.
    Found 1-bit register for signal <REG<20><27>>.
    Found 1-bit register for signal <REG<20><26>>.
    Found 1-bit register for signal <REG<20><25>>.
    Found 1-bit register for signal <REG<20><24>>.
    Found 1-bit register for signal <REG<20><23>>.
    Found 1-bit register for signal <REG<20><22>>.
    Found 1-bit register for signal <REG<20><21>>.
    Found 1-bit register for signal <REG<20><20>>.
    Found 1-bit register for signal <REG<20><19>>.
    Found 1-bit register for signal <REG<20><18>>.
    Found 1-bit register for signal <REG<20><17>>.
    Found 1-bit register for signal <REG<20><16>>.
    Found 1-bit register for signal <REG<20><15>>.
    Found 1-bit register for signal <REG<20><14>>.
    Found 1-bit register for signal <REG<20><13>>.
    Found 1-bit register for signal <REG<20><12>>.
    Found 1-bit register for signal <REG<20><11>>.
    Found 1-bit register for signal <REG<20><10>>.
    Found 1-bit register for signal <REG<20><9>>.
    Found 1-bit register for signal <REG<20><8>>.
    Found 1-bit register for signal <REG<20><7>>.
    Found 1-bit register for signal <REG<20><6>>.
    Found 1-bit register for signal <REG<20><5>>.
    Found 1-bit register for signal <REG<20><4>>.
    Found 1-bit register for signal <REG<20><3>>.
    Found 1-bit register for signal <REG<20><2>>.
    Found 1-bit register for signal <REG<20><1>>.
    Found 1-bit register for signal <REG<20><0>>.
    Found 1-bit register for signal <REG<21><31>>.
    Found 1-bit register for signal <REG<21><30>>.
    Found 1-bit register for signal <REG<21><29>>.
    Found 1-bit register for signal <REG<21><28>>.
    Found 1-bit register for signal <REG<21><27>>.
    Found 1-bit register for signal <REG<21><26>>.
    Found 1-bit register for signal <REG<21><25>>.
    Found 1-bit register for signal <REG<21><24>>.
    Found 1-bit register for signal <REG<21><23>>.
    Found 1-bit register for signal <REG<21><22>>.
    Found 1-bit register for signal <REG<21><21>>.
    Found 1-bit register for signal <REG<21><20>>.
    Found 1-bit register for signal <REG<21><19>>.
    Found 1-bit register for signal <REG<21><18>>.
    Found 1-bit register for signal <REG<21><17>>.
    Found 1-bit register for signal <REG<21><16>>.
    Found 1-bit register for signal <REG<21><15>>.
    Found 1-bit register for signal <REG<21><14>>.
    Found 1-bit register for signal <REG<21><13>>.
    Found 1-bit register for signal <REG<21><12>>.
    Found 1-bit register for signal <REG<21><11>>.
    Found 1-bit register for signal <REG<21><10>>.
    Found 1-bit register for signal <REG<21><9>>.
    Found 1-bit register for signal <REG<21><8>>.
    Found 1-bit register for signal <REG<21><7>>.
    Found 1-bit register for signal <REG<21><6>>.
    Found 1-bit register for signal <REG<21><5>>.
    Found 1-bit register for signal <REG<21><4>>.
    Found 1-bit register for signal <REG<21><3>>.
    Found 1-bit register for signal <REG<21><2>>.
    Found 1-bit register for signal <REG<21><1>>.
    Found 1-bit register for signal <REG<21><0>>.
    Found 1-bit register for signal <REG<22><31>>.
    Found 1-bit register for signal <REG<22><30>>.
    Found 1-bit register for signal <REG<22><29>>.
    Found 1-bit register for signal <REG<22><28>>.
    Found 1-bit register for signal <REG<22><27>>.
    Found 1-bit register for signal <REG<22><26>>.
    Found 1-bit register for signal <REG<22><25>>.
    Found 1-bit register for signal <REG<22><24>>.
    Found 1-bit register for signal <REG<22><23>>.
    Found 1-bit register for signal <REG<22><22>>.
    Found 1-bit register for signal <REG<22><21>>.
    Found 1-bit register for signal <REG<22><20>>.
    Found 1-bit register for signal <REG<22><19>>.
    Found 1-bit register for signal <REG<22><18>>.
    Found 1-bit register for signal <REG<22><17>>.
    Found 1-bit register for signal <REG<22><16>>.
    Found 1-bit register for signal <REG<22><15>>.
    Found 1-bit register for signal <REG<22><14>>.
    Found 1-bit register for signal <REG<22><13>>.
    Found 1-bit register for signal <REG<22><12>>.
    Found 1-bit register for signal <REG<22><11>>.
    Found 1-bit register for signal <REG<22><10>>.
    Found 1-bit register for signal <REG<22><9>>.
    Found 1-bit register for signal <REG<22><8>>.
    Found 1-bit register for signal <REG<22><7>>.
    Found 1-bit register for signal <REG<22><6>>.
    Found 1-bit register for signal <REG<22><5>>.
    Found 1-bit register for signal <REG<22><4>>.
    Found 1-bit register for signal <REG<22><3>>.
    Found 1-bit register for signal <REG<22><2>>.
    Found 1-bit register for signal <REG<22><1>>.
    Found 1-bit register for signal <REG<22><0>>.
    Found 1-bit register for signal <REG<23><31>>.
    Found 1-bit register for signal <REG<23><30>>.
    Found 1-bit register for signal <REG<23><29>>.
    Found 1-bit register for signal <REG<23><28>>.
    Found 1-bit register for signal <REG<23><27>>.
    Found 1-bit register for signal <REG<23><26>>.
    Found 1-bit register for signal <REG<23><25>>.
    Found 1-bit register for signal <REG<23><24>>.
    Found 1-bit register for signal <REG<23><23>>.
    Found 1-bit register for signal <REG<23><22>>.
    Found 1-bit register for signal <REG<23><21>>.
    Found 1-bit register for signal <REG<23><20>>.
    Found 1-bit register for signal <REG<23><19>>.
    Found 1-bit register for signal <REG<23><18>>.
    Found 1-bit register for signal <REG<23><17>>.
    Found 1-bit register for signal <REG<23><16>>.
    Found 1-bit register for signal <REG<23><15>>.
    Found 1-bit register for signal <REG<23><14>>.
    Found 1-bit register for signal <REG<23><13>>.
    Found 1-bit register for signal <REG<23><12>>.
    Found 1-bit register for signal <REG<23><11>>.
    Found 1-bit register for signal <REG<23><10>>.
    Found 1-bit register for signal <REG<23><9>>.
    Found 1-bit register for signal <REG<23><8>>.
    Found 1-bit register for signal <REG<23><7>>.
    Found 1-bit register for signal <REG<23><6>>.
    Found 1-bit register for signal <REG<23><5>>.
    Found 1-bit register for signal <REG<23><4>>.
    Found 1-bit register for signal <REG<23><3>>.
    Found 1-bit register for signal <REG<23><2>>.
    Found 1-bit register for signal <REG<23><1>>.
    Found 1-bit register for signal <REG<23><0>>.
    Found 1-bit register for signal <REG<24><31>>.
    Found 1-bit register for signal <REG<24><30>>.
    Found 1-bit register for signal <REG<24><29>>.
    Found 1-bit register for signal <REG<24><28>>.
    Found 1-bit register for signal <REG<24><27>>.
    Found 1-bit register for signal <REG<24><26>>.
    Found 1-bit register for signal <REG<24><25>>.
    Found 1-bit register for signal <REG<24><24>>.
    Found 1-bit register for signal <REG<24><23>>.
    Found 1-bit register for signal <REG<24><22>>.
    Found 1-bit register for signal <REG<24><21>>.
    Found 1-bit register for signal <REG<24><20>>.
    Found 1-bit register for signal <REG<24><19>>.
    Found 1-bit register for signal <REG<24><18>>.
    Found 1-bit register for signal <REG<24><17>>.
    Found 1-bit register for signal <REG<24><16>>.
    Found 1-bit register for signal <REG<24><15>>.
    Found 1-bit register for signal <REG<24><14>>.
    Found 1-bit register for signal <REG<24><13>>.
    Found 1-bit register for signal <REG<24><12>>.
    Found 1-bit register for signal <REG<24><11>>.
    Found 1-bit register for signal <REG<24><10>>.
    Found 1-bit register for signal <REG<24><9>>.
    Found 1-bit register for signal <REG<24><8>>.
    Found 1-bit register for signal <REG<24><7>>.
    Found 1-bit register for signal <REG<24><6>>.
    Found 1-bit register for signal <REG<24><5>>.
    Found 1-bit register for signal <REG<24><4>>.
    Found 1-bit register for signal <REG<24><3>>.
    Found 1-bit register for signal <REG<24><2>>.
    Found 1-bit register for signal <REG<24><1>>.
    Found 1-bit register for signal <REG<24><0>>.
    Found 1-bit register for signal <REG<25><31>>.
    Found 1-bit register for signal <REG<25><30>>.
    Found 1-bit register for signal <REG<25><29>>.
    Found 1-bit register for signal <REG<25><28>>.
    Found 1-bit register for signal <REG<25><27>>.
    Found 1-bit register for signal <REG<25><26>>.
    Found 1-bit register for signal <REG<25><25>>.
    Found 1-bit register for signal <REG<25><24>>.
    Found 1-bit register for signal <REG<25><23>>.
    Found 1-bit register for signal <REG<25><22>>.
    Found 1-bit register for signal <REG<25><21>>.
    Found 1-bit register for signal <REG<25><20>>.
    Found 1-bit register for signal <REG<25><19>>.
    Found 1-bit register for signal <REG<25><18>>.
    Found 1-bit register for signal <REG<25><17>>.
    Found 1-bit register for signal <REG<25><16>>.
    Found 1-bit register for signal <REG<25><15>>.
    Found 1-bit register for signal <REG<25><14>>.
    Found 1-bit register for signal <REG<25><13>>.
    Found 1-bit register for signal <REG<25><12>>.
    Found 1-bit register for signal <REG<25><11>>.
    Found 1-bit register for signal <REG<25><10>>.
    Found 1-bit register for signal <REG<25><9>>.
    Found 1-bit register for signal <REG<25><8>>.
    Found 1-bit register for signal <REG<25><7>>.
    Found 1-bit register for signal <REG<25><6>>.
    Found 1-bit register for signal <REG<25><5>>.
    Found 1-bit register for signal <REG<25><4>>.
    Found 1-bit register for signal <REG<25><3>>.
    Found 1-bit register for signal <REG<25><2>>.
    Found 1-bit register for signal <REG<25><1>>.
    Found 1-bit register for signal <REG<25><0>>.
    Found 1-bit register for signal <REG<26><31>>.
    Found 1-bit register for signal <REG<26><30>>.
    Found 1-bit register for signal <REG<26><29>>.
    Found 1-bit register for signal <REG<26><28>>.
    Found 1-bit register for signal <REG<26><27>>.
    Found 1-bit register for signal <REG<26><26>>.
    Found 1-bit register for signal <REG<26><25>>.
    Found 1-bit register for signal <REG<26><24>>.
    Found 1-bit register for signal <REG<26><23>>.
    Found 1-bit register for signal <REG<26><22>>.
    Found 1-bit register for signal <REG<26><21>>.
    Found 1-bit register for signal <REG<26><20>>.
    Found 1-bit register for signal <REG<26><19>>.
    Found 1-bit register for signal <REG<26><18>>.
    Found 1-bit register for signal <REG<26><17>>.
    Found 1-bit register for signal <REG<26><16>>.
    Found 1-bit register for signal <REG<26><15>>.
    Found 1-bit register for signal <REG<26><14>>.
    Found 1-bit register for signal <REG<26><13>>.
    Found 1-bit register for signal <REG<26><12>>.
    Found 1-bit register for signal <REG<26><11>>.
    Found 1-bit register for signal <REG<26><10>>.
    Found 1-bit register for signal <REG<26><9>>.
    Found 1-bit register for signal <REG<26><8>>.
    Found 1-bit register for signal <REG<26><7>>.
    Found 1-bit register for signal <REG<26><6>>.
    Found 1-bit register for signal <REG<26><5>>.
    Found 1-bit register for signal <REG<26><4>>.
    Found 1-bit register for signal <REG<26><3>>.
    Found 1-bit register for signal <REG<26><2>>.
    Found 1-bit register for signal <REG<26><1>>.
    Found 1-bit register for signal <REG<26><0>>.
    Found 1-bit register for signal <REG<27><31>>.
    Found 1-bit register for signal <REG<27><30>>.
    Found 1-bit register for signal <REG<27><29>>.
    Found 1-bit register for signal <REG<27><28>>.
    Found 1-bit register for signal <REG<27><27>>.
    Found 1-bit register for signal <REG<27><26>>.
    Found 1-bit register for signal <REG<27><25>>.
    Found 1-bit register for signal <REG<27><24>>.
    Found 1-bit register for signal <REG<27><23>>.
    Found 1-bit register for signal <REG<27><22>>.
    Found 1-bit register for signal <REG<27><21>>.
    Found 1-bit register for signal <REG<27><20>>.
    Found 1-bit register for signal <REG<27><19>>.
    Found 1-bit register for signal <REG<27><18>>.
    Found 1-bit register for signal <REG<27><17>>.
    Found 1-bit register for signal <REG<27><16>>.
    Found 1-bit register for signal <REG<27><15>>.
    Found 1-bit register for signal <REG<27><14>>.
    Found 1-bit register for signal <REG<27><13>>.
    Found 1-bit register for signal <REG<27><12>>.
    Found 1-bit register for signal <REG<27><11>>.
    Found 1-bit register for signal <REG<27><10>>.
    Found 1-bit register for signal <REG<27><9>>.
    Found 1-bit register for signal <REG<27><8>>.
    Found 1-bit register for signal <REG<27><7>>.
    Found 1-bit register for signal <REG<27><6>>.
    Found 1-bit register for signal <REG<27><5>>.
    Found 1-bit register for signal <REG<27><4>>.
    Found 1-bit register for signal <REG<27><3>>.
    Found 1-bit register for signal <REG<27><2>>.
    Found 1-bit register for signal <REG<27><1>>.
    Found 1-bit register for signal <REG<27><0>>.
    Found 1-bit register for signal <REG<28><31>>.
    Found 1-bit register for signal <REG<28><30>>.
    Found 1-bit register for signal <REG<28><29>>.
    Found 1-bit register for signal <REG<28><28>>.
    Found 1-bit register for signal <REG<28><27>>.
    Found 1-bit register for signal <REG<28><26>>.
    Found 1-bit register for signal <REG<28><25>>.
    Found 1-bit register for signal <REG<28><24>>.
    Found 1-bit register for signal <REG<28><23>>.
    Found 1-bit register for signal <REG<28><22>>.
    Found 1-bit register for signal <REG<28><21>>.
    Found 1-bit register for signal <REG<28><20>>.
    Found 1-bit register for signal <REG<28><19>>.
    Found 1-bit register for signal <REG<28><18>>.
    Found 1-bit register for signal <REG<28><17>>.
    Found 1-bit register for signal <REG<28><16>>.
    Found 1-bit register for signal <REG<28><15>>.
    Found 1-bit register for signal <REG<28><14>>.
    Found 1-bit register for signal <REG<28><13>>.
    Found 1-bit register for signal <REG<28><12>>.
    Found 1-bit register for signal <REG<28><11>>.
    Found 1-bit register for signal <REG<28><10>>.
    Found 1-bit register for signal <REG<28><9>>.
    Found 1-bit register for signal <REG<28><8>>.
    Found 1-bit register for signal <REG<28><7>>.
    Found 1-bit register for signal <REG<28><6>>.
    Found 1-bit register for signal <REG<28><5>>.
    Found 1-bit register for signal <REG<28><4>>.
    Found 1-bit register for signal <REG<28><3>>.
    Found 1-bit register for signal <REG<28><2>>.
    Found 1-bit register for signal <REG<28><1>>.
    Found 1-bit register for signal <REG<28><0>>.
    Found 1-bit register for signal <REG<29><31>>.
    Found 1-bit register for signal <REG<29><30>>.
    Found 1-bit register for signal <REG<29><29>>.
    Found 1-bit register for signal <REG<29><28>>.
    Found 1-bit register for signal <REG<29><27>>.
    Found 1-bit register for signal <REG<29><26>>.
    Found 1-bit register for signal <REG<29><25>>.
    Found 1-bit register for signal <REG<29><24>>.
    Found 1-bit register for signal <REG<29><23>>.
    Found 1-bit register for signal <REG<29><22>>.
    Found 1-bit register for signal <REG<29><21>>.
    Found 1-bit register for signal <REG<29><20>>.
    Found 1-bit register for signal <REG<29><19>>.
    Found 1-bit register for signal <REG<29><18>>.
    Found 1-bit register for signal <REG<29><17>>.
    Found 1-bit register for signal <REG<29><16>>.
    Found 1-bit register for signal <REG<29><15>>.
    Found 1-bit register for signal <REG<29><14>>.
    Found 1-bit register for signal <REG<29><13>>.
    Found 1-bit register for signal <REG<29><12>>.
    Found 1-bit register for signal <REG<29><11>>.
    Found 1-bit register for signal <REG<29><10>>.
    Found 1-bit register for signal <REG<29><9>>.
    Found 1-bit register for signal <REG<29><8>>.
    Found 1-bit register for signal <REG<29><7>>.
    Found 1-bit register for signal <REG<29><6>>.
    Found 1-bit register for signal <REG<29><5>>.
    Found 1-bit register for signal <REG<29><4>>.
    Found 1-bit register for signal <REG<29><3>>.
    Found 1-bit register for signal <REG<29><2>>.
    Found 1-bit register for signal <REG<29><1>>.
    Found 1-bit register for signal <REG<29><0>>.
    Found 1-bit register for signal <REG<30><31>>.
    Found 1-bit register for signal <REG<30><30>>.
    Found 1-bit register for signal <REG<30><29>>.
    Found 1-bit register for signal <REG<30><28>>.
    Found 1-bit register for signal <REG<30><27>>.
    Found 1-bit register for signal <REG<30><26>>.
    Found 1-bit register for signal <REG<30><25>>.
    Found 1-bit register for signal <REG<30><24>>.
    Found 1-bit register for signal <REG<30><23>>.
    Found 1-bit register for signal <REG<30><22>>.
    Found 1-bit register for signal <REG<30><21>>.
    Found 1-bit register for signal <REG<30><20>>.
    Found 1-bit register for signal <REG<30><19>>.
    Found 1-bit register for signal <REG<30><18>>.
    Found 1-bit register for signal <REG<30><17>>.
    Found 1-bit register for signal <REG<30><16>>.
    Found 1-bit register for signal <REG<30><15>>.
    Found 1-bit register for signal <REG<30><14>>.
    Found 1-bit register for signal <REG<30><13>>.
    Found 1-bit register for signal <REG<30><12>>.
    Found 1-bit register for signal <REG<30><11>>.
    Found 1-bit register for signal <REG<30><10>>.
    Found 1-bit register for signal <REG<30><9>>.
    Found 1-bit register for signal <REG<30><8>>.
    Found 1-bit register for signal <REG<30><7>>.
    Found 1-bit register for signal <REG<30><6>>.
    Found 1-bit register for signal <REG<30><5>>.
    Found 1-bit register for signal <REG<30><4>>.
    Found 1-bit register for signal <REG<30><3>>.
    Found 1-bit register for signal <REG<30><2>>.
    Found 1-bit register for signal <REG<30><1>>.
    Found 1-bit register for signal <REG<30><0>>.
    Found 1-bit register for signal <REG<31><31>>.
    Found 1-bit register for signal <REG<31><30>>.
    Found 1-bit register for signal <REG<31><29>>.
    Found 1-bit register for signal <REG<31><28>>.
    Found 1-bit register for signal <REG<31><27>>.
    Found 1-bit register for signal <REG<31><26>>.
    Found 1-bit register for signal <REG<31><25>>.
    Found 1-bit register for signal <REG<31><24>>.
    Found 1-bit register for signal <REG<31><23>>.
    Found 1-bit register for signal <REG<31><22>>.
    Found 1-bit register for signal <REG<31><21>>.
    Found 1-bit register for signal <REG<31><20>>.
    Found 1-bit register for signal <REG<31><19>>.
    Found 1-bit register for signal <REG<31><18>>.
    Found 1-bit register for signal <REG<31><17>>.
    Found 1-bit register for signal <REG<31><16>>.
    Found 1-bit register for signal <REG<31><15>>.
    Found 1-bit register for signal <REG<31><14>>.
    Found 1-bit register for signal <REG<31><13>>.
    Found 1-bit register for signal <REG<31><12>>.
    Found 1-bit register for signal <REG<31><11>>.
    Found 1-bit register for signal <REG<31><10>>.
    Found 1-bit register for signal <REG<31><9>>.
    Found 1-bit register for signal <REG<31><8>>.
    Found 1-bit register for signal <REG<31><7>>.
    Found 1-bit register for signal <REG<31><6>>.
    Found 1-bit register for signal <REG<31><5>>.
    Found 1-bit register for signal <REG<31><4>>.
    Found 1-bit register for signal <REG<31><3>>.
    Found 1-bit register for signal <REG<31><2>>.
    Found 1-bit register for signal <REG<31><1>>.
    Found 1-bit register for signal <REG<31><0>>.
    Found 32-bit 32-to-1 multiplexer for signal <S> created at line 41.
    Found 32-bit 32-to-1 multiplexer for signal <T> created at line 42.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[31]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[30]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[29]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[28]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[27]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[26]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[25]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[24]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[23]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[22]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[21]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[20]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[19]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[18]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[17]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[16]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[15]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[14]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[13]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[12]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[11]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[10]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[9]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[8]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[7]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[6]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[5]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[4]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[3]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[2]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[1]> created at line 54.
    Found 1-bit 32-to-1 multiplexer for signal <D_Addr[4]_REG[31][31]_wide_mux_37_OUT[0]> created at line 54.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  66 Multiplexer(s).
Unit <regfile32> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "\\mac\home\Documents\CECS440Lab3\ALU.v".
    Found 1-bit tristate buffer for signal <Z> created at line 72
    Summary:
	inferred   8 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <ALU> synthesized.

Synthesizing Unit <MPY_32>.
    Related source file is "\\mac\home\Documents\CECS440Lab3\MPY_32.v".
    Found 32x32-bit multiplier for signal <n0005> created at line 34.
    Summary:
	inferred   1 Multiplier(s).
Unit <MPY_32> synthesized.

Synthesizing Unit <DIV_32>.
    Related source file is "\\mac\home\Documents\CECS440Lab3\DIV_32.v".
    Summary:
	no macro.
Unit <DIV_32> synthesized.

Synthesizing Unit <div_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3514> created at line 0.
    Found 64-bit adder for signal <GND_8_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3518> created at line 0.
    Found 63-bit adder for signal <GND_8_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3522> created at line 0.
    Found 62-bit adder for signal <GND_8_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3526> created at line 0.
    Found 61-bit adder for signal <GND_8_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3530> created at line 0.
    Found 60-bit adder for signal <GND_8_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3534> created at line 0.
    Found 59-bit adder for signal <GND_8_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3538> created at line 0.
    Found 58-bit adder for signal <GND_8_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3542> created at line 0.
    Found 57-bit adder for signal <GND_8_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3546> created at line 0.
    Found 56-bit adder for signal <GND_8_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3550> created at line 0.
    Found 55-bit adder for signal <GND_8_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3554> created at line 0.
    Found 54-bit adder for signal <GND_8_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3558> created at line 0.
    Found 53-bit adder for signal <GND_8_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3562> created at line 0.
    Found 52-bit adder for signal <GND_8_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3566> created at line 0.
    Found 51-bit adder for signal <GND_8_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3570> created at line 0.
    Found 50-bit adder for signal <GND_8_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3574> created at line 0.
    Found 49-bit adder for signal <GND_8_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3578> created at line 0.
    Found 48-bit adder for signal <GND_8_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3582> created at line 0.
    Found 47-bit adder for signal <GND_8_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3586> created at line 0.
    Found 46-bit adder for signal <GND_8_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3590> created at line 0.
    Found 45-bit adder for signal <GND_8_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3594> created at line 0.
    Found 44-bit adder for signal <GND_8_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3598> created at line 0.
    Found 43-bit adder for signal <GND_8_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3602> created at line 0.
    Found 42-bit adder for signal <GND_8_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3606> created at line 0.
    Found 41-bit adder for signal <GND_8_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3610> created at line 0.
    Found 40-bit adder for signal <GND_8_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3614> created at line 0.
    Found 39-bit adder for signal <GND_8_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3618> created at line 0.
    Found 38-bit adder for signal <GND_8_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3622> created at line 0.
    Found 37-bit adder for signal <GND_8_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3626> created at line 0.
    Found 36-bit adder for signal <GND_8_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3630> created at line 0.
    Found 35-bit adder for signal <GND_8_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3634> created at line 0.
    Found 34-bit adder for signal <GND_8_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3638> created at line 0.
    Found 33-bit adder for signal <GND_8_o_b[31]_add_67_OUT> created at line 0.
    Found 33-bit adder for signal <GND_8_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 64-bit comparator greater for signal <BUS_0001_INV_1753_o> created at line 0
    Found 63-bit comparator greater for signal <BUS_0002_INV_1752_o> created at line 0
    Found 62-bit comparator greater for signal <BUS_0003_INV_1751_o> created at line 0
    Found 61-bit comparator greater for signal <BUS_0004_INV_1750_o> created at line 0
    Found 60-bit comparator greater for signal <BUS_0005_INV_1749_o> created at line 0
    Found 59-bit comparator greater for signal <BUS_0006_INV_1748_o> created at line 0
    Found 58-bit comparator greater for signal <BUS_0007_INV_1747_o> created at line 0
    Found 57-bit comparator greater for signal <BUS_0008_INV_1746_o> created at line 0
    Found 56-bit comparator greater for signal <BUS_0009_INV_1745_o> created at line 0
    Found 55-bit comparator greater for signal <BUS_0010_INV_1744_o> created at line 0
    Found 54-bit comparator greater for signal <BUS_0011_INV_1743_o> created at line 0
    Found 53-bit comparator greater for signal <BUS_0012_INV_1742_o> created at line 0
    Found 52-bit comparator greater for signal <BUS_0013_INV_1741_o> created at line 0
    Found 51-bit comparator greater for signal <BUS_0014_INV_1740_o> created at line 0
    Found 50-bit comparator greater for signal <BUS_0015_INV_1739_o> created at line 0
    Found 49-bit comparator greater for signal <BUS_0016_INV_1738_o> created at line 0
    Found 48-bit comparator greater for signal <BUS_0017_INV_1737_o> created at line 0
    Found 47-bit comparator greater for signal <BUS_0018_INV_1736_o> created at line 0
    Found 46-bit comparator greater for signal <BUS_0019_INV_1735_o> created at line 0
    Found 45-bit comparator greater for signal <BUS_0020_INV_1734_o> created at line 0
    Found 44-bit comparator greater for signal <BUS_0021_INV_1733_o> created at line 0
    Found 43-bit comparator greater for signal <BUS_0022_INV_1732_o> created at line 0
    Found 42-bit comparator greater for signal <BUS_0023_INV_1731_o> created at line 0
    Found 41-bit comparator greater for signal <BUS_0024_INV_1730_o> created at line 0
    Found 40-bit comparator greater for signal <BUS_0025_INV_1729_o> created at line 0
    Found 39-bit comparator greater for signal <BUS_0026_INV_1728_o> created at line 0
    Found 38-bit comparator greater for signal <BUS_0027_INV_1727_o> created at line 0
    Found 37-bit comparator greater for signal <BUS_0028_INV_1726_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0029_INV_1725_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0030_INV_1724_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0031_INV_1723_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0032_INV_1722_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_1721_o> created at line 0
    Summary:
	inferred  67 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 996 Multiplexer(s).
Unit <div_32s_32s> synthesized.

Synthesizing Unit <rem_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3511> created at line 0.
    Found 64-bit adder for signal <GND_10_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3515> created at line 0.
    Found 63-bit adder for signal <GND_10_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3519> created at line 0.
    Found 62-bit adder for signal <GND_10_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3523> created at line 0.
    Found 61-bit adder for signal <GND_10_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3527> created at line 0.
    Found 60-bit adder for signal <GND_10_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3531> created at line 0.
    Found 59-bit adder for signal <GND_10_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3535> created at line 0.
    Found 58-bit adder for signal <GND_10_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3539> created at line 0.
    Found 57-bit adder for signal <GND_10_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3543> created at line 0.
    Found 56-bit adder for signal <GND_10_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3547> created at line 0.
    Found 55-bit adder for signal <GND_10_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3551> created at line 0.
    Found 54-bit adder for signal <GND_10_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3555> created at line 0.
    Found 53-bit adder for signal <GND_10_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3559> created at line 0.
    Found 52-bit adder for signal <GND_10_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3563> created at line 0.
    Found 51-bit adder for signal <GND_10_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3567> created at line 0.
    Found 50-bit adder for signal <GND_10_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3571> created at line 0.
    Found 49-bit adder for signal <GND_10_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3575> created at line 0.
    Found 48-bit adder for signal <GND_10_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3579> created at line 0.
    Found 47-bit adder for signal <GND_10_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3583> created at line 0.
    Found 46-bit adder for signal <GND_10_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3587> created at line 0.
    Found 45-bit adder for signal <GND_10_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3591> created at line 0.
    Found 44-bit adder for signal <GND_10_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3595> created at line 0.
    Found 43-bit adder for signal <GND_10_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3599> created at line 0.
    Found 42-bit adder for signal <GND_10_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3603> created at line 0.
    Found 41-bit adder for signal <GND_10_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3607> created at line 0.
    Found 40-bit adder for signal <GND_10_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3611> created at line 0.
    Found 39-bit adder for signal <GND_10_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3615> created at line 0.
    Found 38-bit adder for signal <GND_10_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3619> created at line 0.
    Found 37-bit adder for signal <GND_10_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3623> created at line 0.
    Found 36-bit adder for signal <GND_10_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3627> created at line 0.
    Found 35-bit adder for signal <GND_10_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3631> created at line 0.
    Found 34-bit adder for signal <GND_10_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3635> created at line 0.
    Found 33-bit adder for signal <GND_10_o_b[31]_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n3639> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_69_OUT> created at line 0.
    Found 32-bit adder for signal <GND_10_o_a[31]_add_70_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1059 Multiplexer(s).
Unit <rem_32s_32s> synthesized.

Synthesizing Unit <MIPS_32>.
    Related source file is "\\mac\home\Documents\CECS440Lab3\MIPS_32.v".
        PASS_S = 5'b00000
        PASS_T = 5'b00001
        ADD = 5'b00010
        ADDU = 5'b00011
        SUB = 5'b00100
        SUBU = 5'b00101
        SLT = 5'b00110
        SLTU = 5'b00111
        AND = 5'b01000
        OR = 5'b01001
        XOR = 5'b01010
        NOR = 5'b01011
        SLL = 5'b01100
        SRL = 5'b01101
        SRA = 5'b01110
        ANDI = 5'b10110
        ORI = 5'b10111
        XORI = 5'b11000
        LUI = 5'b11001
        INC = 5'b01111
        DEC = 5'b10000
        INC4 = 5'b10001
        DEC4 = 5'b10010
        ZEROS = 5'b10011
        ONES = 5'b10100
        SP_INIT = 5'b10101
    Found 33-bit subtractor for signal <n0050> created at line 102.
    Found 33-bit subtractor for signal <GND_11_o_GND_11_o_sub_27_OUT> created at line 172.
    Found 33-bit subtractor for signal <GND_11_o_GND_11_o_sub_33_OUT> created at line 186.
    Found 33-bit adder for signal <n0079> created at line 86.
    Found 33-bit adder for signal <n0081> created at line 165.
    Found 33-bit adder for signal <n0083> created at line 179.
    Found 32-bit 26-to-1 multiplexer for signal <Y_lo> created at line 69.
    Found 1-bit comparator not equal for signal <n0007> created at line 80
    Found 1-bit comparator equal for signal <T[31]_S[31]_equal_7_o> created at line 80
    Found 32-bit comparator greater for signal <T[31]_S[31]_LessThan_14_o> created at line 111
    Found 32-bit comparator greater for signal <S[31]_T[31]_LessThan_15_o> created at line 115
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  24 Multiplexer(s).
Unit <MIPS_32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 142
 32-bit adder                                          : 3
 32-bit subtractor                                     : 4
 33-bit adder                                          : 8
 33-bit subtractor                                     : 3
 34-bit adder                                          : 4
 35-bit adder                                          : 4
 36-bit adder                                          : 4
 37-bit adder                                          : 4
 38-bit adder                                          : 4
 39-bit adder                                          : 4
 40-bit adder                                          : 4
 41-bit adder                                          : 4
 42-bit adder                                          : 4
 43-bit adder                                          : 4
 44-bit adder                                          : 4
 45-bit adder                                          : 4
 46-bit adder                                          : 4
 47-bit adder                                          : 4
 48-bit adder                                          : 4
 49-bit adder                                          : 4
 50-bit adder                                          : 4
 51-bit adder                                          : 4
 52-bit adder                                          : 4
 53-bit adder                                          : 4
 54-bit adder                                          : 4
 55-bit adder                                          : 4
 56-bit adder                                          : 4
 57-bit adder                                          : 4
 58-bit adder                                          : 4
 59-bit adder                                          : 4
 60-bit adder                                          : 4
 61-bit adder                                          : 4
 62-bit adder                                          : 4
 63-bit adder                                          : 4
 64-bit adder                                          : 4
# Registers                                            : 69
 1-bit register                                        : 32
 32-bit register                                       : 37
# Comparators                                          : 70
 1-bit comparator equal                                : 1
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 1
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 1
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 1
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 1
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 1
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 1
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 1
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 2156
 1-bit 2-to-1 multiplexer                              : 2107
 1-bit 32-to-1 multiplexer                             : 32
 32-bit 2-to-1 multiplexer                             : 11
 32-bit 26-to-1 multiplexer                            : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 77
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 65
 32-bit subtractor                                     : 4
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
# Registers                                            : 1216
 Flip-Flops                                            : 1216
# Comparators                                          : 70
 1-bit comparator equal                                : 1
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 1
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 1
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 1
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 1
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 1
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 1
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 1
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 2156
 1-bit 2-to-1 multiplexer                              : 2107
 1-bit 32-to-1 multiplexer                             : 32
 32-bit 2-to-1 multiplexer                             : 11
 32-bit 26-to-1 multiplexer                            : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 4
 1-bit xor2                                            : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <integer_datapath> ...

Optimizing unit <regfile32> ...

Optimizing unit <MIPS_32> ...
WARNING:Xst:1710 - FF/Latch <regfile/REG_0_28> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_29> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_27> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_26> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_25> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_24> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_23> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_22> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_21> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_20> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_19> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_18> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_17> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_16> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_15> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_14> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_13> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_12> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_11> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_10> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_9> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_8> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_7> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_6> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_5> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_4> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_3> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_2> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_1> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_0> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_31> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile/REG_0_30> (without init value) has a constant value of 0 in block <integer_datapath>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block integer_datapath, actual ratio is 11.
FlipFlop D_Out_0 has been replicated 3 time(s)
FlipFlop D_Out_1 has been replicated 3 time(s)
FlipFlop D_Out_10 has been replicated 1 time(s)
FlipFlop D_Out_11 has been replicated 1 time(s)
FlipFlop D_Out_12 has been replicated 1 time(s)
FlipFlop D_Out_13 has been replicated 1 time(s)
FlipFlop D_Out_14 has been replicated 1 time(s)
FlipFlop D_Out_15 has been replicated 1 time(s)
FlipFlop D_Out_16 has been replicated 1 time(s)
FlipFlop D_Out_17 has been replicated 1 time(s)
FlipFlop D_Out_18 has been replicated 1 time(s)
FlipFlop D_Out_19 has been replicated 1 time(s)
FlipFlop D_Out_2 has been replicated 2 time(s)
FlipFlop D_Out_20 has been replicated 1 time(s)
FlipFlop D_Out_21 has been replicated 1 time(s)
FlipFlop D_Out_24 has been replicated 1 time(s)
FlipFlop D_Out_28 has been replicated 1 time(s)
FlipFlop D_Out_29 has been replicated 3 time(s)
FlipFlop D_Out_3 has been replicated 2 time(s)
FlipFlop D_Out_30 has been replicated 3 time(s)
FlipFlop D_Out_31 has been replicated 3 time(s)
FlipFlop D_Out_4 has been replicated 3 time(s)
FlipFlop D_Out_5 has been replicated 1 time(s)
FlipFlop D_Out_6 has been replicated 1 time(s)
FlipFlop D_Out_7 has been replicated 1 time(s)
FlipFlop D_Out_8 has been replicated 1 time(s)
FlipFlop D_Out_9 has been replicated 1 time(s)
FlipFlop RegS_10 has been replicated 1 time(s)
FlipFlop RegS_11 has been replicated 1 time(s)
FlipFlop RegS_12 has been replicated 1 time(s)
FlipFlop RegS_13 has been replicated 1 time(s)
FlipFlop RegS_14 has been replicated 1 time(s)
FlipFlop RegS_15 has been replicated 1 time(s)
FlipFlop RegS_16 has been replicated 1 time(s)
FlipFlop RegS_17 has been replicated 1 time(s)
FlipFlop RegS_18 has been replicated 1 time(s)
FlipFlop RegS_19 has been replicated 1 time(s)
FlipFlop RegS_2 has been replicated 1 time(s)
FlipFlop RegS_20 has been replicated 1 time(s)
FlipFlop RegS_21 has been replicated 1 time(s)
FlipFlop RegS_22 has been replicated 1 time(s)
FlipFlop RegS_23 has been replicated 1 time(s)
FlipFlop RegS_24 has been replicated 1 time(s)
FlipFlop RegS_25 has been replicated 1 time(s)
FlipFlop RegS_26 has been replicated 1 time(s)
FlipFlop RegS_27 has been replicated 1 time(s)
FlipFlop RegS_28 has been replicated 1 time(s)
FlipFlop RegS_29 has been replicated 1 time(s)
FlipFlop RegS_3 has been replicated 1 time(s)
FlipFlop RegS_30 has been replicated 2 time(s)
FlipFlop RegS_31 has been replicated 3 time(s)
FlipFlop RegS_4 has been replicated 1 time(s)
FlipFlop RegS_5 has been replicated 1 time(s)
FlipFlop RegS_6 has been replicated 1 time(s)
FlipFlop RegS_7 has been replicated 1 time(s)
FlipFlop RegS_8 has been replicated 1 time(s)
FlipFlop RegS_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1258
 Flip-Flops                                            : 1258

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : integer_datapath.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10081
#      GND                         : 1
#      INV                         : 243
#      LUT1                        : 64
#      LUT2                        : 109
#      LUT3                        : 709
#      LUT4                        : 1240
#      LUT5                        : 1334
#      LUT6                        : 2804
#      MUXCY                       : 2125
#      MUXF7                       : 74
#      VCC                         : 1
#      XORCY                       : 1377
# FlipFlops/Latches                : 1258
#      FDC                         : 202
#      FDCE                        : 64
#      FDE                         : 992
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 193
#      IBUF                        : 125
#      OBUF                        : 67
#      OBUFT                       : 1
# DSPs                             : 4
#      DSP48E1                     : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1258  out of  126800     0%  
 Number of Slice LUTs:                 6503  out of  63400    10%  
    Number used as Logic:              6503  out of  63400    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7518
   Number with an unused Flip Flop:    6260  out of   7518    83%  
   Number with an unused LUT:          1015  out of   7518    13%  
   Number of fully used LUT-FF pairs:   243  out of   7518     3%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                         194
 Number of bonded IOBs:                 194  out of    210    92%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      4  out of    240     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1258  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 71.701ns (Maximum Frequency: 13.947MHz)
   Minimum input arrival time before clock: 3.890ns
   Maximum output required time after clock: 73.966ns
   Maximum combinational path delay: 5.259ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 71.701ns (frequency: 13.947MHz)
  Total number of paths / destination ports: 820773994192929810000000000000000000000000000000000000 / 1226
-------------------------------------------------------------------------
Delay:               71.701ns (Levels of Logic = 519)
  Source:            RegS_0 (FF)
  Destination:       HI_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: RegS_0 to HI_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.361   0.374  RegS_0 (RegS_0)
     INV:I->O              1   0.113   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_lut<0>_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<15> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<16> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<17> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<18> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<19> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<20> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<21> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<22> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<23> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<24> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<25> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<26> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<27> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<28> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<29> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<30> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<30>)
     XORCY:CI->O           6   0.370   0.318  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_xor<31> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_unary_minus_1_OUT<31>)
     LUT2:I1->O            3   0.097   0.389  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5313_o)
     LUT5:I3->O            1   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_lut<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<5>)
     MUXCY:CI->O          14   0.253   0.355  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0002_INV_1819_o)
     LUT6:I5->O            5   0.097   0.575  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o1325 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5376_o)
     LUT5:I1->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<5>)
     MUXCY:CI->O          20   0.023   0.383  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0003_INV_1883_o)
     LUT5:I4->O            5   0.097   0.575  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o1654 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5439_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<6>)
     MUXCY:CI->O          31   0.023   0.402  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0004_INV_1946_o)
     LUT5:I4->O            3   0.097   0.566  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o19810 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5501_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<6>)
     MUXCY:CI->O          30   0.023   0.402  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0005_INV_2008_o)
     LUT5:I4->O            4   0.097   0.570  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o11311 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5562_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<6>)
     MUXCY:CI->O           9   0.023   0.316  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0006_INV_2069_o)
     INV:I->O             26   0.113   0.401  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<7>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<7>_inv)
     LUT5:I4->O            3   0.097   0.566  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o11641 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5622_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<6>)
     MUXCY:CI->O          40   0.253   0.403  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0007_INV_2129_o)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5738_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5738_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<7>)
     MUXCY:CI->O           9   0.023   0.316  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0008_INV_2188_o)
     INV:I->O             39   0.113   0.403  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<8>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<8>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5795_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5795_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<7>)
     MUXCY:CI->O          50   0.023   0.405  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0009_INV_2246_o)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5851_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5851_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<7>)
     MUXCY:CI->O           2   0.023   0.284  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0010_INV_2303_o)
     INV:I->O             47   0.113   0.404  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<8>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<8>_inv)
     LUT5:I4->O            4   0.097   0.309  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0010_INV_2303_o4423 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0010_INV_2303_o442)
     LUT5:I4->O            6   0.097   0.534  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o12911 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5847_o)
     LUT4:I1->O            1   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_lut<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_lut<3>)
     MUXCY:S->O            1   0.353   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<8>)
     MUXCY:CI->O          28   0.023   0.385  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0011_INV_2359_o)
     INV:I->O             53   0.113   0.405  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<9>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<9>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5960_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5960_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<8>)
     MUXCY:CI->O          33   0.023   0.386  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0012_INV_2414_o)
     INV:I->O             80   0.113   0.409  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<9>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<9>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6013_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6013_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<8>)
     MUXCY:CI->O           7   0.023   0.307  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0013_INV_2468_o)
     INV:I->O             81   0.113   0.410  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<9>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<9>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o13951 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6014_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<9>)
     MUXCY:CI->O           8   0.023   0.312  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0014_INV_2521_o)
     INV:I->O             84   0.113   0.410  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<10>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<10>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6116_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6116_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<9>)
     MUXCY:CI->O          30   0.023   0.386  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0015_INV_2573_o)
     INV:I->O             84   0.113   0.410  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<10>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<10>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6166_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6166_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<9>)
     MUXCY:CI->O          24   0.023   0.382  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0016_INV_2624_o)
     INV:I->O             82   0.113   0.410  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<10>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<10>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6215_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6215_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<9>)
     MUXCY:CI->O         117   0.023   0.415  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0017_INV_2674_o)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6263_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6263_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<10>)
     MUXCY:CI->O          37   0.023   0.387  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0018_INV_2723_o)
     INV:I->O             87   0.113   0.411  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<11>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<11>_inv)
     LUT5:I4->O            4   0.097   0.570  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o15601 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6264_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<10>)
     MUXCY:CI->O         126   0.023   0.416  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0019_INV_2771_o)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6356_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6356_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<10>)
     MUXCY:CI->O          21   0.023   0.370  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0020_INV_2818_o)
     INV:I->O            114   0.113   0.415  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<11>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<11>_inv)
     LUT3:I2->O            2   0.097   0.560  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o162611 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6357_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<11>)
     MUXCY:CI->O          10   0.023   0.321  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0021_INV_2864_o)
     INV:I->O            118   0.113   0.415  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<12>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<12>_inv)
     LUT5:I4->O            3   0.097   0.566  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o16591 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6402_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<11>)
     MUXCY:CI->O          32   0.023   0.386  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0022_INV_2909_o)
     INV:I->O            101   0.113   0.413  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<12>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<12>_inv)
     LUT5:I4->O            4   0.097   0.570  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o1756_SW1 (N290)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<11>)
     MUXCY:CI->O          39   0.023   0.387  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0023_INV_2953_o)
     INV:I->O            138   0.113   0.418  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<12>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<12>_inv)
     LUT5:I4->O            3   0.097   0.566  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o17251 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6489_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<12>)
     MUXCY:CI->O          48   0.023   0.389  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0024_INV_2996_o)
     INV:I->O            117   0.113   0.415  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<13>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<13>_inv)
     LUT5:I4->O            4   0.097   0.570  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o1756 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6529_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_lutdi1 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<12>)
     MUXCY:CI->O          36   0.023   0.387  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0025_INV_3038_o)
     INV:I->O            123   0.113   0.416  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<13>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<13>_inv)
     LUT5:I4->O            2   0.097   0.560  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o17871 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6568_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_lutdi2 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_lutdi2)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<12>)
     MUXCY:CI->O         157   0.023   0.421  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0026_INV_3079_o)
     LUT3:I2->O            3   0.097   0.566  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o18241 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6612_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<12>)
     MUXCY:CI->O          39   0.023   0.387  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0027_INV_3119_o)
     INV:I->O            126   0.113   0.416  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<13>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<13>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6688_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6688_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<13>)
     MUXCY:CI->O          45   0.023   0.388  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0028_INV_3158_o)
     INV:I->O            136   0.113   0.418  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<14>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<14>_inv)
     LUT3:I2->O            4   0.097   0.570  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o18901 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6689_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<13>)
     MUXCY:CI->O          44   0.023   0.388  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0029_INV_3196_o)
     INV:I->O            132   0.113   0.417  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<14>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<14>_inv)
     LUT5:I4->O            2   0.097   0.561  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o19231 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6726_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<13>)
     MUXCY:CI->O          38   0.023   0.387  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0030_INV_3233_o)
     INV:I->O            131   0.113   0.417  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<14>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<14>_inv)
     LUT5:I4->O            2   0.097   0.561  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6762_o1 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6762_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<14>)
     MUXCY:CI->O          43   0.023   0.388  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<15> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0031_INV_3269_o)
     INV:I->O            116   0.113   0.415  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<15>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<15>_inv)
     LUT5:I4->O            2   0.097   0.561  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o19891 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6797_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<14>)
     MUXCY:CI->O          38   0.023   0.387  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<15> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0032_INV_3304_o)
     INV:I->O            103   0.113   0.413  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<15>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<15>_inv)
     LUT5:I4->O            2   0.097   0.561  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o110221 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6831_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<14>)
     MUXCY:CI->O          82   0.023   0.410  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<15> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0033_INV_3338_o)
     LUT3:I2->O            1   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_lut<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<15> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<16> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<17> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<18> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<19> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<20> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<21> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<22> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<23> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<24> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<25> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<26> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<27> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<28> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<29> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<30> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<30>)
     XORCY:CI->O           2   0.370   0.299  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_xor<31> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/GND_10_o_a[31]_add_70_OUT[31:0]<31>)
     LUT6:I5->O            1   0.097   0.000  ALU/Mmux_Y_hi251 (Y_hi<31>)
     FDCE:D                    0.008          HI_31
    ----------------------------------------
    Total                     71.701ns (31.228ns logic, 40.473ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 139512 / 2580
-------------------------------------------------------------------------
Offset:              3.890ns (Levels of Logic = 7)
  Source:            FS<1> (PAD)
  Destination:       ALU_Reg_31 (FF)
  Destination Clock: clk rising

  Data Path: FS<1> to ALU_Reg_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           178   0.001   0.508  FS_1_IBUF (FS_1_IBUF)
     LUT2:I0->O            9   0.097   0.720  ALU/MIPS_32/FS[4]_FS[4]_OR_42_o11 (ALU/MIPS_32/FS[4]_FS[4]_OR_42_o1)
     LUT6:I1->O            1   0.097   0.693  ALU/MIPS_32/Mmux_Y_lo1234 (ALU/MIPS_32/Mmux_Y_lo1233)
     LUT6:I0->O            1   0.097   0.556  ALU/MIPS_32/Mmux_Y_lo1235 (ALU/MIPS_32/Mmux_Y_lo1234)
     LUT4:I0->O            4   0.097   0.309  ALU/MIPS_32/Mmux_Y_lo12310 (ALU/Ylo_mips<31>)
     LUT4:I3->O            1   0.097   0.511  ALU/DIV_32/S_int[31]_T_int[31]_div_0/Mmux_o251_SW1 (N983)
     LUT6:I3->O            2   0.097   0.000  ALU/Mmux_Y_lo251 (Y_lo<31>)
     FDC:D                     0.008          ALU_Reg_31
    ----------------------------------------
    Total                      3.890ns (0.591ns logic, 3.299ns route)
                                       (15.2% logic, 84.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 777175181283034460000000000000000000000000000000000000 / 68
-------------------------------------------------------------------------
Offset:              73.966ns (Levels of Logic = 497)
  Source:            RegS_0 (FF)
  Destination:       Z (PAD)
  Source Clock:      clk rising

  Data Path: RegS_0 to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.361   0.374  RegS_0 (RegS_0)
     INV:I->O              1   0.113   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_lut<0>_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<15> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<16> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<17> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<18> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<19> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<20> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<21> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<22> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<23> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<24> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<25> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<26> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<27> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<28> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<29> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<30> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_cy<30>)
     XORCY:CI->O           6   0.370   0.318  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Msub_a[31]_unary_minus_1_OUT_xor<31> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_unary_minus_1_OUT<31>)
     LUT2:I1->O            3   0.097   0.389  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5313_o)
     LUT5:I3->O            1   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_lut<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<5>)
     MUXCY:CI->O          14   0.253   0.355  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0002_INV_1819_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0002_INV_1819_o)
     LUT6:I5->O            5   0.097   0.575  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o1325 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5376_o)
     LUT5:I1->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<5>)
     MUXCY:CI->O          20   0.023   0.383  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0003_INV_1883_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0003_INV_1883_o)
     LUT5:I4->O            5   0.097   0.575  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o1654 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5439_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<6>)
     MUXCY:CI->O          31   0.023   0.402  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0004_INV_1946_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0004_INV_1946_o)
     LUT5:I4->O            3   0.097   0.566  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o19810 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5501_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<6>)
     MUXCY:CI->O          30   0.023   0.402  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0005_INV_2008_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0005_INV_2008_o)
     LUT5:I4->O            4   0.097   0.570  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o11311 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5562_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<6>)
     MUXCY:CI->O           9   0.023   0.316  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0006_INV_2069_o)
     INV:I->O             26   0.113   0.401  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<7>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0006_INV_2069_o_cy<7>_inv)
     LUT5:I4->O            3   0.097   0.566  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o11641 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5622_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<6>)
     MUXCY:CI->O          40   0.253   0.403  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0007_INV_2129_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0007_INV_2129_o)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5738_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5738_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<7>)
     MUXCY:CI->O           9   0.023   0.316  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0008_INV_2188_o)
     INV:I->O             39   0.113   0.403  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<8>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0008_INV_2188_o_cy<8>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5795_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5795_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<7>)
     MUXCY:CI->O          50   0.023   0.405  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0009_INV_2246_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0009_INV_2246_o)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5851_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5851_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<7>)
     MUXCY:CI->O           2   0.023   0.284  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0010_INV_2303_o)
     INV:I->O             47   0.113   0.404  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<8>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0010_INV_2303_o_cy<8>_inv)
     LUT5:I4->O            4   0.097   0.309  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0010_INV_2303_o4423 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0010_INV_2303_o442)
     LUT5:I4->O            6   0.097   0.534  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o12911 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5847_o)
     LUT4:I1->O            1   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_lut<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_lut<3>)
     MUXCY:S->O            1   0.353   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<8>)
     MUXCY:CI->O          28   0.023   0.385  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0011_INV_2359_o)
     INV:I->O             53   0.113   0.405  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<9>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0011_INV_2359_o_cy<9>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5960_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_5960_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<8>)
     MUXCY:CI->O          33   0.023   0.386  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0012_INV_2414_o)
     INV:I->O             80   0.113   0.409  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<9>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0012_INV_2414_o_cy<9>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6013_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6013_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<8>)
     MUXCY:CI->O           7   0.023   0.307  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0013_INV_2468_o)
     INV:I->O             81   0.113   0.410  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<9>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0013_INV_2468_o_cy<9>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o13951 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6014_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<9>)
     MUXCY:CI->O           8   0.023   0.312  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0014_INV_2521_o)
     INV:I->O             84   0.113   0.410  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<10>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0014_INV_2521_o_cy<10>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6116_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6116_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<9>)
     MUXCY:CI->O          30   0.023   0.386  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0015_INV_2573_o)
     INV:I->O             84   0.113   0.410  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<10>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0015_INV_2573_o_cy<10>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6166_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6166_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<9>)
     MUXCY:CI->O          24   0.023   0.382  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0016_INV_2624_o)
     INV:I->O             82   0.113   0.410  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<10>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0016_INV_2624_o_cy<10>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6215_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6215_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<9>)
     MUXCY:CI->O         117   0.023   0.415  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0017_INV_2674_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0017_INV_2674_o)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6263_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6263_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<10>)
     MUXCY:CI->O          37   0.023   0.387  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0018_INV_2723_o)
     INV:I->O             87   0.113   0.411  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<11>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0018_INV_2723_o_cy<11>_inv)
     LUT5:I4->O            4   0.097   0.570  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o15601 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6264_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<10>)
     MUXCY:CI->O         126   0.023   0.416  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0019_INV_2771_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0019_INV_2771_o)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6356_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6356_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<10>)
     MUXCY:CI->O          21   0.023   0.370  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0020_INV_2818_o)
     INV:I->O            114   0.113   0.415  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<11>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0020_INV_2818_o_cy<11>_inv)
     LUT3:I2->O            2   0.097   0.561  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o162611 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6357_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<11>)
     MUXCY:CI->O          10   0.023   0.321  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0021_INV_2864_o)
     INV:I->O            118   0.113   0.415  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<12>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0021_INV_2864_o_cy<12>_inv)
     LUT5:I4->O            3   0.097   0.566  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o16591 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6402_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<11>)
     MUXCY:CI->O          32   0.023   0.386  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0022_INV_2909_o)
     INV:I->O            101   0.113   0.413  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<12>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0022_INV_2909_o_cy<12>_inv)
     LUT5:I4->O            4   0.097   0.570  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o1756_SW1 (N290)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<11>)
     MUXCY:CI->O          39   0.023   0.387  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0023_INV_2953_o)
     INV:I->O            138   0.113   0.418  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<12>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0023_INV_2953_o_cy<12>_inv)
     LUT5:I4->O            3   0.097   0.566  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o17251 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6489_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<12>)
     MUXCY:CI->O          48   0.023   0.389  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0024_INV_2996_o)
     INV:I->O            117   0.113   0.415  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<13>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0024_INV_2996_o_cy<13>_inv)
     LUT5:I4->O            4   0.097   0.570  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o1756 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6529_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_lutdi1 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_lutdi1)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<12>)
     MUXCY:CI->O          36   0.023   0.387  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0025_INV_3038_o)
     INV:I->O            123   0.113   0.416  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<13>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0025_INV_3038_o_cy<13>_inv)
     LUT5:I4->O            2   0.097   0.560  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o17871 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6568_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_lutdi2 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_lutdi2)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<12>)
     MUXCY:CI->O         157   0.023   0.421  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0026_INV_3079_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0026_INV_3079_o)
     LUT3:I2->O            3   0.097   0.566  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o18241 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6612_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<12>)
     MUXCY:CI->O          39   0.023   0.387  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0027_INV_3119_o)
     INV:I->O            126   0.113   0.416  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<13>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0027_INV_3119_o_cy<13>_inv)
     LUT5:I4->O            6   0.097   0.579  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6688_o11 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6688_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<13>)
     MUXCY:CI->O          45   0.023   0.388  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0028_INV_3158_o)
     INV:I->O            136   0.113   0.418  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<14>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0028_INV_3158_o_cy<14>_inv)
     LUT3:I2->O            4   0.097   0.570  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o18901 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6689_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<13>)
     MUXCY:CI->O          44   0.023   0.388  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0029_INV_3196_o)
     INV:I->O            132   0.113   0.417  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<14>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0029_INV_3196_o_cy<14>_inv)
     LUT5:I4->O            2   0.097   0.561  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o19231 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6726_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<13>)
     MUXCY:CI->O          38   0.023   0.387  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0030_INV_3233_o)
     INV:I->O            131   0.113   0.417  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<14>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0030_INV_3233_o_cy<14>_inv)
     LUT5:I4->O            2   0.097   0.561  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6762_o1 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6762_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<14>)
     MUXCY:CI->O          43   0.023   0.388  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<15> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0031_INV_3269_o)
     INV:I->O            116   0.113   0.415  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<15>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0031_INV_3269_o_cy<15>_inv)
     LUT5:I4->O            2   0.097   0.560  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o19891 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6797_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<14>)
     MUXCY:CI->O          38   0.023   0.387  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<15> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0032_INV_3304_o)
     INV:I->O            103   0.113   0.413  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<15>_inv_INV_0 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0032_INV_3304_o_cy<15>_inv)
     LUT5:I4->O            2   0.097   0.561  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o110221 (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/a[31]_GND_10_o_MUX_6831_o)
     LUT4:I0->O            0   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_lutdi (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<5> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<6> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<7> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<8> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<9> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<10> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<11> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<12> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<13> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<14> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<14>)
     MUXCY:CI->O          82   0.023   0.410  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mcompar_BUS_0033_INV_3338_o_cy<15> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/BUS_0033_INV_3338_o)
     LUT3:I2->O            1   0.097   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_lut<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<0> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<1> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<2> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<3> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_cy<3>)
     XORCY:CI->O           2   0.370   0.299  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Madd_GND_10_o_a[31]_add_70_OUT[31:0]_xor<4> (ALU/DIV_32/S_int[31]_T_int[31]_rem_1/GND_10_o_a[31]_add_70_OUT[31:0]<4>)
     LUT6:I5->O            1   0.097   0.511  ALU/DIV_32/S_int[31]_T_int[31]_rem_1/Mmux_a[31]_GND_10_o_MUX_5313_o111144 (ALU/Yhi_div<4>)
     LUT3:I0->O            1   0.097   0.693  ALU/Mmux_Z_mips_Yhi_div[31]_MUX_6920_o149_SW0 (N1240)
     LUT6:I0->O            1   0.097   0.511  ALU/Mmux_Z_mips_Yhi_div[31]_MUX_6920_o149 (ALU/Mmux_Z_mips_Yhi_div[31]_MUX_6920_o148)
     LUT6:I3->O            1   0.097   0.511  ALU/Mmux_Z_mips_Yhi_div[31]_MUX_6920_o150 (ALU/Mmux_Z_mips_Yhi_div[31]_MUX_6920_o149)
     LUT5:I2->O            1   0.097   0.279  ALU/Mmux_Z_mips_Yhi_div[31]_MUX_6920_o151 (Z_OBUFT)
     OBUFT:I->O                0.000          Z_OBUFT (Z)
    ----------------------------------------
    Total                     73.966ns (30.987ns logic, 42.979ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1351 / 36
-------------------------------------------------------------------------
Delay:               5.259ns (Levels of Logic = 11)
  Source:            FS<1> (PAD)
  Destination:       Z (PAD)

  Data Path: FS<1> to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           178   0.001   0.812  FS_1_IBUF (FS_1_IBUF)
     LUT5:I0->O            1   0.097   0.683  ALU/MIPS_32/Mmux_Y_lo1582 (ALU/MIPS_32/Mmux_Y_lo1581)
     LUT5:I0->O            1   0.097   0.000  ALU/MIPS_32/Mmux_Y_lo1584_F (N1292)
     MUXF7:I0->O           1   0.277   0.295  ALU/MIPS_32/Mmux_Y_lo1584 (ALU/MIPS_32/Mmux_Y_lo1583)
     LUT6:I5->O            1   0.097   0.295  ALU/MIPS_32/Mmux_Y_lo15810_SW0 (N1246)
     LUT5:I4->O            3   0.097   0.521  ALU/MIPS_32/Mmux_Y_lo15810 (ALU/Ylo_mips<9>)
     LUT6:I3->O            1   0.097   0.511  ALU/Mmux_Z_mips_Yhi_div[31]_MUX_6920_o11 (ALU/Mmux_Z_mips_Yhi_div[31]_MUX_6920_o1)
     LUT6:I3->O            1   0.097   0.511  ALU/Mmux_Z_mips_Yhi_div[31]_MUX_6920_o12 (ALU/Mmux_Z_mips_Yhi_div[31]_MUX_6920_o11)
     LUT6:I3->O            1   0.097   0.295  ALU/Mmux_Z_mips_Yhi_div[31]_MUX_6920_o18 (ALU/Mmux_Z_mips_Yhi_div[31]_MUX_6920_o18)
     LUT5:I4->O            1   0.097   0.279  ALU/Mmux_Z_mips_Yhi_div[31]_MUX_6920_o151 (Z_OBUFT)
     OBUFT:I->O                0.000          Z_OBUFT (Z)
    ----------------------------------------
    Total                      5.259ns (1.054ns logic, 4.205ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   71.701|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 73.00 secs
Total CPU time to Xst completion: 72.94 secs
 
--> 

Total memory usage is 536308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    0 (   0 filtered)

