<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: USB High-Speed Interface</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>USB High-Speed Interface<br/>
<small>
[<a class="el" href="group__software__api__definitions.html">Software API Definitions</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p><div class="dynheader">
Collaboration diagram for USB High-Speed Interface:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_a_m_e70___u_s_b_h_s.gif" border="0" alt="" usemap="#group______s__a__m__e70______u__s__b__h__s"/>
<map name="group______s__a__m__e70______u__s__b__h__s" id="group______s__a__m__e70______u__s__b__h__s">
<area shape="rect" id="node2" href="group__software__api__definitions.html" title="Software API Definitions" alt="" coords="5,5,205,37"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs_devdma.html">UsbhsDevdma</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_usbhs_devdma.html" title="UsbhsDevdma hardware registers.">UsbhsDevdma</a> hardware registers.  <a href="struct_usbhs_devdma.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs_hstdma.html">UsbhsHstdma</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_usbhs_hstdma.html" title="UsbhsHstdma hardware registers.">UsbhsHstdma</a> hardware registers.  <a href="struct_usbhs_hstdma.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.html">Usbhs</a></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1eaa94d02aee9562190980394b21191"></a><!-- doxytag: member="SAME70_USBHS::USBHSDEVDMA_NUMBER" ref="gaa1eaa94d02aee9562190980394b21191" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa1eaa94d02aee9562190980394b21191">USBHSDEVDMA_NUMBER</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_usbhs.html">Usbhs</a> hardware registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga617d824b33e8a04a790c2791dac17151"></a><!-- doxytag: member="SAME70_USBHS::USBHSHSTDMA_NUMBER" ref="ga617d824b33e8a04a790c2791dac17151" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHSHSTDMA_NUMBER</b>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf841d627ae67e51e035da293ad9cf9f0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_UADD_Pos" ref="gaf841d627ae67e51e035da293ad9cf9f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVCTRL_UADD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5da650ff8001574fc9f7fd6215b663d0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_UADD_Msk" ref="ga5da650ff8001574fc9f7fd6215b663d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5da650ff8001574fc9f7fd6215b663d0">USBHS_DEVCTRL_UADD_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; USBHS_DEVCTRL_UADD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) USB Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51e6a5dd570baaa27f3fc33f91359c72"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_UADD" ref="ga51e6a5dd570baaa27f3fc33f91359c72" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVCTRL_UADD</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_DEVCTRL_UADD_Msk &amp; ((value) &lt;&lt; USBHS_DEVCTRL_UADD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ddc7fcd509e3d57e8c295c63377a2ee"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_ADDEN" ref="ga7ddc7fcd509e3d57e8c295c63377a2ee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7ddc7fcd509e3d57e8c295c63377a2ee">USBHS_DEVCTRL_ADDEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) Address Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78f395dde9c2419db6d003d640b3ff3d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_DETACH" ref="ga78f395dde9c2419db6d003d640b3ff3d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga78f395dde9c2419db6d003d640b3ff3d">USBHS_DEVCTRL_DETACH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) Detach <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf87a097bd3f20a3c6440cef11fdea5ec"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_RMWKUP" ref="gaf87a097bd3f20a3c6440cef11fdea5ec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf87a097bd3f20a3c6440cef11fdea5ec">USBHS_DEVCTRL_RMWKUP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) Remote Wake-Up <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf62478a4c4517850a67209c903a8f9e9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_SPDCONF_Pos" ref="gaf62478a4c4517850a67209c903a8f9e9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVCTRL_SPDCONF_Pos</b>&nbsp;&nbsp;&nbsp;10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64a383ab4d768e9b4ef6f222682e32e3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_SPDCONF_Msk" ref="ga64a383ab4d768e9b4ef6f222682e32e3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga64a383ab4d768e9b4ef6f222682e32e3">USBHS_DEVCTRL_SPDCONF_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_DEVCTRL_SPDCONF_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) Mode Configuration <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf795da92ac7466d6a873c3024e0c7cd2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_SPDCONF" ref="gaf795da92ac7466d6a873c3024e0c7cd2" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVCTRL_SPDCONF</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_DEVCTRL_SPDCONF_Msk &amp; ((value) &lt;&lt; USBHS_DEVCTRL_SPDCONF_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8aeda232c83e31425d34f20b500a0d42"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_SPDCONF_NORMAL" ref="ga8aeda232c83e31425d34f20b500a0d42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8aeda232c83e31425d34f20b500a0d42">USBHS_DEVCTRL_SPDCONF_NORMAL</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) The peripheral starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the host is high-speed-capable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab54274fdc81182035ae7a3b747062872"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_SPDCONF_LOW_POWER" ref="gab54274fdc81182035ae7a3b747062872" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab54274fdc81182035ae7a3b747062872">USBHS_DEVCTRL_SPDCONF_LOW_POWER</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) For a better consumption, if high speed is not needed. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36fde54725122e91aab3b6aa02b8ead3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_SPDCONF_HIGH_SPEED" ref="ga36fde54725122e91aab3b6aa02b8ead3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga36fde54725122e91aab3b6aa02b8ead3">USBHS_DEVCTRL_SPDCONF_HIGH_SPEED</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) Forced high speed. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab584d8e60762259d587abf0b0a2750e0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_SPDCONF_FORCED_FS" ref="gab584d8e60762259d587abf0b0a2750e0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab584d8e60762259d587abf0b0a2750e0">USBHS_DEVCTRL_SPDCONF_FORCED_FS</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) The peripheral remains in Full-speed mode whatever the host speed capability. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7853e3d068370111f7b402923d007cb6"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_LS" ref="ga7853e3d068370111f7b402923d007cb6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7853e3d068370111f7b402923d007cb6">USBHS_DEVCTRL_LS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) Low-Speed Mode Force <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b16d5f723c4580320ae47b542bae4f0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_TSTJ" ref="ga6b16d5f723c4580320ae47b542bae4f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6b16d5f723c4580320ae47b542bae4f0">USBHS_DEVCTRL_TSTJ</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) Test mode J <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f697e50e0d55330daf8d816908f97d2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_TSTK" ref="ga1f697e50e0d55330daf8d816908f97d2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1f697e50e0d55330daf8d816908f97d2">USBHS_DEVCTRL_TSTK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) Test mode K <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga639e969520aa072986c08bc4f8b2ba51"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_TSTPCKT" ref="ga639e969520aa072986c08bc4f8b2ba51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga639e969520aa072986c08bc4f8b2ba51">USBHS_DEVCTRL_TSTPCKT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) Test packet mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad410d69fab3a2bc647c684e1910d4ddf"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVCTRL_OPMODE2" ref="gad410d69fab3a2bc647c684e1910d4ddf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad410d69fab3a2bc647c684e1910d4ddf">USBHS_DEVCTRL_OPMODE2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVCTRL) Specific Operational mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11c329d117afc4166245219feb2dafbb"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_SUSP" ref="ga11c329d117afc4166245219feb2dafbb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga11c329d117afc4166245219feb2dafbb">USBHS_DEVISR_SUSP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) Suspend Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b7567410810731c87760f2a2e5f3763"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_MSOF" ref="ga8b7567410810731c87760f2a2e5f3763" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8b7567410810731c87760f2a2e5f3763">USBHS_DEVISR_MSOF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) Micro Start of Frame Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f2ea15bda05a4f2d4ff02dffff40e8c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_SOF" ref="ga3f2ea15bda05a4f2d4ff02dffff40e8c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3f2ea15bda05a4f2d4ff02dffff40e8c">USBHS_DEVISR_SOF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) Start of Frame Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa522b11a2976db4bae35f282e29e033f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_EORST" ref="gaa522b11a2976db4bae35f282e29e033f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa522b11a2976db4bae35f282e29e033f">USBHS_DEVISR_EORST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) End of Reset Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26789a96cbd9b97ff9c15a1f47f7b58c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_WAKEUP" ref="ga26789a96cbd9b97ff9c15a1f47f7b58c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga26789a96cbd9b97ff9c15a1f47f7b58c">USBHS_DEVISR_WAKEUP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) Wake-Up Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc3e8ecbd2d67d14c5a2166b1ac8b0cd"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_EORSM" ref="gacc3e8ecbd2d67d14c5a2166b1ac8b0cd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gacc3e8ecbd2d67d14c5a2166b1ac8b0cd">USBHS_DEVISR_EORSM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) End of Resume Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf888278280758a1d066109e9f8728b8d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_UPRSM" ref="gaf888278280758a1d066109e9f8728b8d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf888278280758a1d066109e9f8728b8d">USBHS_DEVISR_UPRSM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) Upstream Resume Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1c55f407682832d960812c3c497c6fe"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_PEP_0" ref="gab1c55f407682832d960812c3c497c6fe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab1c55f407682832d960812c3c497c6fe">USBHS_DEVISR_PEP_0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.html">Endpoint</a> 0 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga345d60ae5fbb8b49e41a2683d10441bc"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_PEP_1" ref="ga345d60ae5fbb8b49e41a2683d10441bc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga345d60ae5fbb8b49e41a2683d10441bc">USBHS_DEVISR_PEP_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.html">Endpoint</a> 1 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a38367a8545f2bf724d27f571b76b51"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_PEP_2" ref="ga2a38367a8545f2bf724d27f571b76b51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2a38367a8545f2bf724d27f571b76b51">USBHS_DEVISR_PEP_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.html">Endpoint</a> 2 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee2002bc42efc064ad362756f2e5a662"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_PEP_3" ref="gaee2002bc42efc064ad362756f2e5a662" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaee2002bc42efc064ad362756f2e5a662">USBHS_DEVISR_PEP_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.html">Endpoint</a> 3 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb9cfdfcb42105fde79a159efd6d3175"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_PEP_4" ref="gadb9cfdfcb42105fde79a159efd6d3175" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadb9cfdfcb42105fde79a159efd6d3175">USBHS_DEVISR_PEP_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.html">Endpoint</a> 4 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga834ec84fbf0e965e4c8e6e042d75c50e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_PEP_5" ref="ga834ec84fbf0e965e4c8e6e042d75c50e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga834ec84fbf0e965e4c8e6e042d75c50e">USBHS_DEVISR_PEP_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.html">Endpoint</a> 5 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8ef950a363593c5700b3d0d62af4452"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_PEP_6" ref="gaf8ef950a363593c5700b3d0d62af4452" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf8ef950a363593c5700b3d0d62af4452">USBHS_DEVISR_PEP_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.html">Endpoint</a> 6 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac11cbbc5d94a2bd715d969843c88665e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_PEP_7" ref="gac11cbbc5d94a2bd715d969843c88665e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac11cbbc5d94a2bd715d969843c88665e">USBHS_DEVISR_PEP_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.html">Endpoint</a> 7 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd2e04daebd8938958130c9be64cba6b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_PEP_8" ref="gabd2e04daebd8938958130c9be64cba6b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gabd2e04daebd8938958130c9be64cba6b">USBHS_DEVISR_PEP_8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.html">Endpoint</a> 8 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1291f98e59760928a51528e71b5cef5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_PEP_9" ref="gad1291f98e59760928a51528e71b5cef5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad1291f98e59760928a51528e71b5cef5">USBHS_DEVISR_PEP_9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.html">Endpoint</a> 9 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac41f2f6fa5907d3068322508c01cb2d6"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_PEP_10" ref="gac41f2f6fa5907d3068322508c01cb2d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac41f2f6fa5907d3068322508c01cb2d6">USBHS_DEVISR_PEP_10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.html">Endpoint</a> 10 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa076254224944e9314194407c1f4a30b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_PEP_11" ref="gaa076254224944e9314194407c1f4a30b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa076254224944e9314194407c1f4a30b">USBHS_DEVISR_PEP_11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.html">Endpoint</a> 11 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga075f29a764e75c4f158b232dba4e93c1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_DMA_1" ref="ga075f29a764e75c4f158b232dba4e93c1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga075f29a764e75c4f158b232dba4e93c1">USBHS_DEVISR_DMA_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 1 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91fe73904a6a1da2fc0cb3b5aaaf1f6e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_DMA_2" ref="ga91fe73904a6a1da2fc0cb3b5aaaf1f6e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga91fe73904a6a1da2fc0cb3b5aaaf1f6e">USBHS_DEVISR_DMA_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 2 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8c631662feee15c14d60d38d44c7d88"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_DMA_3" ref="gae8c631662feee15c14d60d38d44c7d88" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae8c631662feee15c14d60d38d44c7d88">USBHS_DEVISR_DMA_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 3 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6ca63d05ec206ab5c6bdb900a56143d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_DMA_4" ref="gac6ca63d05ec206ab5c6bdb900a56143d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac6ca63d05ec206ab5c6bdb900a56143d">USBHS_DEVISR_DMA_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 4 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafaa3187461761534a58264179fc9e76c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_DMA_5" ref="gafaa3187461761534a58264179fc9e76c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gafaa3187461761534a58264179fc9e76c">USBHS_DEVISR_DMA_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 5 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27613764636a9e15d4140ad5bf440774"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_DMA_6" ref="ga27613764636a9e15d4140ad5bf440774" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga27613764636a9e15d4140ad5bf440774">USBHS_DEVISR_DMA_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 30)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 6 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e90562dc53a50c599f9d12f10fb3563"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVISR_DMA_7" ref="ga6e90562dc53a50c599f9d12f10fb3563" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6e90562dc53a50c599f9d12f10fb3563">USBHS_DEVISR_DMA_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 31)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 7 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e2ea299b3e4a3f7ec15edbd5def56d9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVICR_SUSPC" ref="ga9e2ea299b3e4a3f7ec15edbd5def56d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9e2ea299b3e4a3f7ec15edbd5def56d9">USBHS_DEVICR_SUSPC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVICR) Suspend Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2486ae0dbcb8cd35efc0aa238a766d4f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVICR_MSOFC" ref="ga2486ae0dbcb8cd35efc0aa238a766d4f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2486ae0dbcb8cd35efc0aa238a766d4f">USBHS_DEVICR_MSOFC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVICR) Micro Start of Frame Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffa039519be07398014a73c69f85f5ba"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVICR_SOFC" ref="gaffa039519be07398014a73c69f85f5ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaffa039519be07398014a73c69f85f5ba">USBHS_DEVICR_SOFC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVICR) Start of Frame Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74ab01c2fc258f8624d8ef2258a234a6"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVICR_EORSTC" ref="ga74ab01c2fc258f8624d8ef2258a234a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga74ab01c2fc258f8624d8ef2258a234a6">USBHS_DEVICR_EORSTC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVICR) End of Reset Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fecdd7991b62569cb29696878645573"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVICR_WAKEUPC" ref="ga8fecdd7991b62569cb29696878645573" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8fecdd7991b62569cb29696878645573">USBHS_DEVICR_WAKEUPC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVICR) Wake-Up Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7715c7114ce70e74380d322a88fafb8a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVICR_EORSMC" ref="ga7715c7114ce70e74380d322a88fafb8a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7715c7114ce70e74380d322a88fafb8a">USBHS_DEVICR_EORSMC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVICR) End of Resume Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac23a533c39c6388e41f0a25dcd7a8c0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVICR_UPRSMC" ref="gaac23a533c39c6388e41f0a25dcd7a8c0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaac23a533c39c6388e41f0a25dcd7a8c0">USBHS_DEVICR_UPRSMC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVICR) Upstream Resume Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27f0c3bc31daabc51e7d1b971d0ff4fc"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_SUSPS" ref="ga27f0c3bc31daabc51e7d1b971d0ff4fc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga27f0c3bc31daabc51e7d1b971d0ff4fc">USBHS_DEVIFR_SUSPS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) Suspend Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga390190ef8fba6d4050e12809ffabba2e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_MSOFS" ref="ga390190ef8fba6d4050e12809ffabba2e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga390190ef8fba6d4050e12809ffabba2e">USBHS_DEVIFR_MSOFS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) Micro Start of Frame Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53e27c25908037e90d9ca36c899e7213"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_SOFS" ref="ga53e27c25908037e90d9ca36c899e7213" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga53e27c25908037e90d9ca36c899e7213">USBHS_DEVIFR_SOFS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) Start of Frame Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79aa13ea2a4855984669dde0915b9d77"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_EORSTS" ref="ga79aa13ea2a4855984669dde0915b9d77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga79aa13ea2a4855984669dde0915b9d77">USBHS_DEVIFR_EORSTS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) End of Reset Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga316c8c18a74cd8c3478e9bb4154e4d1e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_WAKEUPS" ref="ga316c8c18a74cd8c3478e9bb4154e4d1e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga316c8c18a74cd8c3478e9bb4154e4d1e">USBHS_DEVIFR_WAKEUPS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) Wake-Up Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c8bcb32f8cb39d4eafe0f4ea28986c5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_EORSMS" ref="ga1c8bcb32f8cb39d4eafe0f4ea28986c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1c8bcb32f8cb39d4eafe0f4ea28986c5">USBHS_DEVIFR_EORSMS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) End of Resume Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada5dd4dbfaa3bb231d06272c0834e756"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_UPRSMS" ref="gada5dd4dbfaa3bb231d06272c0834e756" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gada5dd4dbfaa3bb231d06272c0834e756">USBHS_DEVIFR_UPRSMS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) Upstream Resume Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5569c75eca3a6b0948f66efeb6d4106"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_DMA_1" ref="gab5569c75eca3a6b0948f66efeb6d4106" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab5569c75eca3a6b0948f66efeb6d4106">USBHS_DEVIFR_DMA_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 1 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f827b97dbe7dff7d554b7f37e6aa813"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_DMA_2" ref="ga0f827b97dbe7dff7d554b7f37e6aa813" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0f827b97dbe7dff7d554b7f37e6aa813">USBHS_DEVIFR_DMA_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 2 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf66bef1e7538546cab2e2801601f3c08"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_DMA_3" ref="gaf66bef1e7538546cab2e2801601f3c08" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf66bef1e7538546cab2e2801601f3c08">USBHS_DEVIFR_DMA_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 3 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c95cdd8ee93ef8dfc817fd28088e474"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_DMA_4" ref="ga3c95cdd8ee93ef8dfc817fd28088e474" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3c95cdd8ee93ef8dfc817fd28088e474">USBHS_DEVIFR_DMA_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 4 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga763b06726988c3b3e4a011714464e47a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_DMA_5" ref="ga763b06726988c3b3e4a011714464e47a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga763b06726988c3b3e4a011714464e47a">USBHS_DEVIFR_DMA_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 5 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf361f8016b9317bd2976526758f54895"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_DMA_6" ref="gaf361f8016b9317bd2976526758f54895" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf361f8016b9317bd2976526758f54895">USBHS_DEVIFR_DMA_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 30)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 6 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e33ec37429d0441a3d46125108d437d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIFR_DMA_7" ref="ga8e33ec37429d0441a3d46125108d437d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8e33ec37429d0441a3d46125108d437d">USBHS_DEVIFR_DMA_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 31)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 7 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cad62f9cbcbb886e23b1afa808ae7a9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_SUSPE" ref="ga6cad62f9cbcbb886e23b1afa808ae7a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6cad62f9cbcbb886e23b1afa808ae7a9">USBHS_DEVIMR_SUSPE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) Suspend Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b635d3a0409b1e34b2a626b3e9a422c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_MSOFE" ref="ga9b635d3a0409b1e34b2a626b3e9a422c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9b635d3a0409b1e34b2a626b3e9a422c">USBHS_DEVIMR_MSOFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) Micro Start of Frame Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6fac3da3ab8b9b63dec5a96dbcec2e8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_SOFE" ref="gac6fac3da3ab8b9b63dec5a96dbcec2e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac6fac3da3ab8b9b63dec5a96dbcec2e8">USBHS_DEVIMR_SOFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) Start of Frame Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad86797cc93ab56e2445a55f4d769eaa1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_EORSTE" ref="gad86797cc93ab56e2445a55f4d769eaa1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad86797cc93ab56e2445a55f4d769eaa1">USBHS_DEVIMR_EORSTE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) End of Reset Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99cd4f9266d65efc4097c163f3439dad"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_WAKEUPE" ref="ga99cd4f9266d65efc4097c163f3439dad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga99cd4f9266d65efc4097c163f3439dad">USBHS_DEVIMR_WAKEUPE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) Wake-Up Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc8a3a7f073910a033ea65f5e06e0fec"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_EORSME" ref="gadc8a3a7f073910a033ea65f5e06e0fec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadc8a3a7f073910a033ea65f5e06e0fec">USBHS_DEVIMR_EORSME</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) End of Resume Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac502a3594ef496d4cd67b6e38ae4cc0b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_UPRSME" ref="gac502a3594ef496d4cd67b6e38ae4cc0b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac502a3594ef496d4cd67b6e38ae4cc0b">USBHS_DEVIMR_UPRSME</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) Upstream Resume Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb66ec7c71c5ba927205c8008461613d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_PEP_0" ref="gafb66ec7c71c5ba927205c8008461613d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gafb66ec7c71c5ba927205c8008461613d">USBHS_DEVIMR_PEP_0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.html">Endpoint</a> 0 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd7c055d72a3b712824629fc13f667b7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_PEP_1" ref="gafd7c055d72a3b712824629fc13f667b7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gafd7c055d72a3b712824629fc13f667b7">USBHS_DEVIMR_PEP_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.html">Endpoint</a> 1 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b92bd3a3336e03c84847ddd249dcd64"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_PEP_2" ref="ga2b92bd3a3336e03c84847ddd249dcd64" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2b92bd3a3336e03c84847ddd249dcd64">USBHS_DEVIMR_PEP_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.html">Endpoint</a> 2 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac31020d4157f7f06551bee1e1b982166"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_PEP_3" ref="gac31020d4157f7f06551bee1e1b982166" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac31020d4157f7f06551bee1e1b982166">USBHS_DEVIMR_PEP_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.html">Endpoint</a> 3 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42e100b990f972d7dc54483b1aa8462a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_PEP_4" ref="ga42e100b990f972d7dc54483b1aa8462a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga42e100b990f972d7dc54483b1aa8462a">USBHS_DEVIMR_PEP_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.html">Endpoint</a> 4 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a689d341cf92739cd753c87e9d4c37a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_PEP_5" ref="ga0a689d341cf92739cd753c87e9d4c37a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0a689d341cf92739cd753c87e9d4c37a">USBHS_DEVIMR_PEP_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.html">Endpoint</a> 5 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2daf6a675d98da260df1647c31a6649"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_PEP_6" ref="gaf2daf6a675d98da260df1647c31a6649" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf2daf6a675d98da260df1647c31a6649">USBHS_DEVIMR_PEP_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.html">Endpoint</a> 6 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa388c7e97ef7d81bc8080fb440273785"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_PEP_7" ref="gaa388c7e97ef7d81bc8080fb440273785" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa388c7e97ef7d81bc8080fb440273785">USBHS_DEVIMR_PEP_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.html">Endpoint</a> 7 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c8704094858d52eea2afa2793403877"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_PEP_8" ref="ga7c8704094858d52eea2afa2793403877" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7c8704094858d52eea2afa2793403877">USBHS_DEVIMR_PEP_8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.html">Endpoint</a> 8 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga870c505db29e638559d066668532a7a5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_PEP_9" ref="ga870c505db29e638559d066668532a7a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga870c505db29e638559d066668532a7a5">USBHS_DEVIMR_PEP_9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.html">Endpoint</a> 9 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf5dcbb079ec3e4ec394ab4d1ec2e3f5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_PEP_10" ref="gacf5dcbb079ec3e4ec394ab4d1ec2e3f5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gacf5dcbb079ec3e4ec394ab4d1ec2e3f5">USBHS_DEVIMR_PEP_10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.html">Endpoint</a> 10 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga555e0be777ded08b48792e9b30baebd8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_PEP_11" ref="ga555e0be777ded08b48792e9b30baebd8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga555e0be777ded08b48792e9b30baebd8">USBHS_DEVIMR_PEP_11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.html">Endpoint</a> 11 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec1f297e81c46ad2484071b0bf34e859"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_DMA_1" ref="gaec1f297e81c46ad2484071b0bf34e859" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaec1f297e81c46ad2484071b0bf34e859">USBHS_DEVIMR_DMA_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 1 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8198e72dfb6ca7599705881f83faaaa5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_DMA_2" ref="ga8198e72dfb6ca7599705881f83faaaa5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8198e72dfb6ca7599705881f83faaaa5">USBHS_DEVIMR_DMA_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 2 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd1f31de85c1824a45c7343b3b44b9f8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_DMA_3" ref="gadd1f31de85c1824a45c7343b3b44b9f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadd1f31de85c1824a45c7343b3b44b9f8">USBHS_DEVIMR_DMA_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 3 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44ff54a55e96e54ca71d01810b3cc576"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_DMA_4" ref="ga44ff54a55e96e54ca71d01810b3cc576" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga44ff54a55e96e54ca71d01810b3cc576">USBHS_DEVIMR_DMA_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 4 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga698199b88949840066b914c986b97a7b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_DMA_5" ref="ga698199b88949840066b914c986b97a7b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga698199b88949840066b914c986b97a7b">USBHS_DEVIMR_DMA_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 5 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae71f0d6b648cad590fb65603f7bec108"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_DMA_6" ref="gae71f0d6b648cad590fb65603f7bec108" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae71f0d6b648cad590fb65603f7bec108">USBHS_DEVIMR_DMA_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 30)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 6 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3973a81d48f489133495ba39a48b2097"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIMR_DMA_7" ref="ga3973a81d48f489133495ba39a48b2097" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3973a81d48f489133495ba39a48b2097">USBHS_DEVIMR_DMA_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 31)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 7 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15233bc488b1a9ab603613128263300a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_SUSPEC" ref="ga15233bc488b1a9ab603613128263300a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga15233bc488b1a9ab603613128263300a">USBHS_DEVIDR_SUSPEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) Suspend Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga463765e6f846cb2333272893532e77e2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_MSOFEC" ref="ga463765e6f846cb2333272893532e77e2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga463765e6f846cb2333272893532e77e2">USBHS_DEVIDR_MSOFEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) Micro Start of Frame Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5e52159956a6ef8f360b50acd959301"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_SOFEC" ref="gad5e52159956a6ef8f360b50acd959301" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad5e52159956a6ef8f360b50acd959301">USBHS_DEVIDR_SOFEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) Start of Frame Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac38f7ffa38403f8160b392490c620a18"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_EORSTEC" ref="gac38f7ffa38403f8160b392490c620a18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac38f7ffa38403f8160b392490c620a18">USBHS_DEVIDR_EORSTEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) End of Reset Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58b300fb668b6a6c4caf00cd36a0dbc8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_WAKEUPEC" ref="ga58b300fb668b6a6c4caf00cd36a0dbc8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga58b300fb668b6a6c4caf00cd36a0dbc8">USBHS_DEVIDR_WAKEUPEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) Wake-Up Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70444ef92493dfca180499e8510b2fc7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_EORSMEC" ref="ga70444ef92493dfca180499e8510b2fc7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga70444ef92493dfca180499e8510b2fc7">USBHS_DEVIDR_EORSMEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) End of Resume Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09aec79ff3dfda039ef5686ca7d1eaa3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_UPRSMEC" ref="ga09aec79ff3dfda039ef5686ca7d1eaa3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga09aec79ff3dfda039ef5686ca7d1eaa3">USBHS_DEVIDR_UPRSMEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) Upstream Resume Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d786bb6a453f549dee7c43ca99e73a1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_PEP_0" ref="ga4d786bb6a453f549dee7c43ca99e73a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4d786bb6a453f549dee7c43ca99e73a1">USBHS_DEVIDR_PEP_0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.html">Endpoint</a> 0 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d895e9bfbc5570ddca744f009cd5fc7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_PEP_1" ref="ga0d895e9bfbc5570ddca744f009cd5fc7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0d895e9bfbc5570ddca744f009cd5fc7">USBHS_DEVIDR_PEP_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.html">Endpoint</a> 1 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade1490357edec0e625b63ce3394b84a5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_PEP_2" ref="gade1490357edec0e625b63ce3394b84a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gade1490357edec0e625b63ce3394b84a5">USBHS_DEVIDR_PEP_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.html">Endpoint</a> 2 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a74174e1a0ef142393f6185ddd6154d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_PEP_3" ref="ga2a74174e1a0ef142393f6185ddd6154d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2a74174e1a0ef142393f6185ddd6154d">USBHS_DEVIDR_PEP_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.html">Endpoint</a> 3 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0c4d5faf32123d5991bcc666405b3ac"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_PEP_4" ref="gac0c4d5faf32123d5991bcc666405b3ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac0c4d5faf32123d5991bcc666405b3ac">USBHS_DEVIDR_PEP_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.html">Endpoint</a> 4 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42b3d46dd0360b7b04e8b9720e20e0d3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_PEP_5" ref="ga42b3d46dd0360b7b04e8b9720e20e0d3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga42b3d46dd0360b7b04e8b9720e20e0d3">USBHS_DEVIDR_PEP_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.html">Endpoint</a> 5 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga912ad39def28280cdca92ee560903840"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_PEP_6" ref="ga912ad39def28280cdca92ee560903840" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga912ad39def28280cdca92ee560903840">USBHS_DEVIDR_PEP_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.html">Endpoint</a> 6 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf61a4b6512d0323db5856191eb1d7e2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_PEP_7" ref="gabf61a4b6512d0323db5856191eb1d7e2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gabf61a4b6512d0323db5856191eb1d7e2">USBHS_DEVIDR_PEP_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.html">Endpoint</a> 7 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabee37bd25c27890b903be07ff1dfdaf7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_PEP_8" ref="gabee37bd25c27890b903be07ff1dfdaf7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gabee37bd25c27890b903be07ff1dfdaf7">USBHS_DEVIDR_PEP_8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.html">Endpoint</a> 8 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f436caa84b23e3557076939b318208d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_PEP_9" ref="ga6f436caa84b23e3557076939b318208d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6f436caa84b23e3557076939b318208d">USBHS_DEVIDR_PEP_9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.html">Endpoint</a> 9 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4831b9fcec7930a4fb9df2501d52778d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_PEP_10" ref="ga4831b9fcec7930a4fb9df2501d52778d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4831b9fcec7930a4fb9df2501d52778d">USBHS_DEVIDR_PEP_10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.html">Endpoint</a> 10 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacdc5bcf9d54308b8ec5df538a2ae9ea3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_PEP_11" ref="gacdc5bcf9d54308b8ec5df538a2ae9ea3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gacdc5bcf9d54308b8ec5df538a2ae9ea3">USBHS_DEVIDR_PEP_11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.html">Endpoint</a> 11 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadcd3995bafb2db8f1026725ab01d497d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_DMA_1" ref="gadcd3995bafb2db8f1026725ab01d497d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadcd3995bafb2db8f1026725ab01d497d">USBHS_DEVIDR_DMA_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 1 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga884d75af63ba998db6d8f636a0583c75"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_DMA_2" ref="ga884d75af63ba998db6d8f636a0583c75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga884d75af63ba998db6d8f636a0583c75">USBHS_DEVIDR_DMA_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 2 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad447f7973e83a2cf9f5e58e5192e7472"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_DMA_3" ref="gad447f7973e83a2cf9f5e58e5192e7472" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad447f7973e83a2cf9f5e58e5192e7472">USBHS_DEVIDR_DMA_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 3 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf3c1efa98e84b78bb7d7d0191936406"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_DMA_4" ref="gaaf3c1efa98e84b78bb7d7d0191936406" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaaf3c1efa98e84b78bb7d7d0191936406">USBHS_DEVIDR_DMA_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 4 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4cb9a975fc02e8ff3ebce0943b7d99ce"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_DMA_5" ref="ga4cb9a975fc02e8ff3ebce0943b7d99ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4cb9a975fc02e8ff3ebce0943b7d99ce">USBHS_DEVIDR_DMA_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 5 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7c9b7dc9158c83a2f29c2da518cd04d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_DMA_6" ref="gae7c9b7dc9158c83a2f29c2da518cd04d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae7c9b7dc9158c83a2f29c2da518cd04d">USBHS_DEVIDR_DMA_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 30)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 6 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47114c490f9c49872eaec366836ae82a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIDR_DMA_7" ref="ga47114c490f9c49872eaec366836ae82a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga47114c490f9c49872eaec366836ae82a">USBHS_DEVIDR_DMA_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 31)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 7 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ad81ac99d74f1231b972e9750d6cb4a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_SUSPES" ref="ga5ad81ac99d74f1231b972e9750d6cb4a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5ad81ac99d74f1231b972e9750d6cb4a">USBHS_DEVIER_SUSPES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) Suspend Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga225a9e428f65224fb3d621a95dcd4b83"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_MSOFES" ref="ga225a9e428f65224fb3d621a95dcd4b83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga225a9e428f65224fb3d621a95dcd4b83">USBHS_DEVIER_MSOFES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) Micro Start of Frame Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7de30665df3c266939e6d925de57990a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_SOFES" ref="ga7de30665df3c266939e6d925de57990a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7de30665df3c266939e6d925de57990a">USBHS_DEVIER_SOFES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) Start of Frame Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafca5592f127b2370fa403d94589ccc00"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_EORSTES" ref="gafca5592f127b2370fa403d94589ccc00" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gafca5592f127b2370fa403d94589ccc00">USBHS_DEVIER_EORSTES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) End of Reset Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e2be40cd44f9f28021fe1a0f0474160"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_WAKEUPES" ref="ga5e2be40cd44f9f28021fe1a0f0474160" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5e2be40cd44f9f28021fe1a0f0474160">USBHS_DEVIER_WAKEUPES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) Wake-Up Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac482d6665434c2b43ebad538db574d17"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_EORSMES" ref="gac482d6665434c2b43ebad538db574d17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac482d6665434c2b43ebad538db574d17">USBHS_DEVIER_EORSMES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) End of Resume Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd02bb18fa0063b65700ab20d8528da0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_UPRSMES" ref="gabd02bb18fa0063b65700ab20d8528da0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gabd02bb18fa0063b65700ab20d8528da0">USBHS_DEVIER_UPRSMES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) Upstream Resume Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95c2321fc7ba013fe2c613838aa9d24a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_PEP_0" ref="ga95c2321fc7ba013fe2c613838aa9d24a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga95c2321fc7ba013fe2c613838aa9d24a">USBHS_DEVIER_PEP_0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.html">Endpoint</a> 0 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade04c79b70b6413c9c5afb6cba95c952"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_PEP_1" ref="gade04c79b70b6413c9c5afb6cba95c952" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gade04c79b70b6413c9c5afb6cba95c952">USBHS_DEVIER_PEP_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.html">Endpoint</a> 1 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab814860997596c62b61ab99523636f55"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_PEP_2" ref="gab814860997596c62b61ab99523636f55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab814860997596c62b61ab99523636f55">USBHS_DEVIER_PEP_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.html">Endpoint</a> 2 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga037577d8bbcd341584240bddc8eabb6c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_PEP_3" ref="ga037577d8bbcd341584240bddc8eabb6c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga037577d8bbcd341584240bddc8eabb6c">USBHS_DEVIER_PEP_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.html">Endpoint</a> 3 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62de7f4d4ad1162b9b2fd33bd6e0519d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_PEP_4" ref="ga62de7f4d4ad1162b9b2fd33bd6e0519d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga62de7f4d4ad1162b9b2fd33bd6e0519d">USBHS_DEVIER_PEP_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.html">Endpoint</a> 4 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad5b4ecda884e5a30f447da4a57a5b09"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_PEP_5" ref="gaad5b4ecda884e5a30f447da4a57a5b09" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaad5b4ecda884e5a30f447da4a57a5b09">USBHS_DEVIER_PEP_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.html">Endpoint</a> 5 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1e6852eb17483b0a88793b4224e9bfa"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_PEP_6" ref="gab1e6852eb17483b0a88793b4224e9bfa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab1e6852eb17483b0a88793b4224e9bfa">USBHS_DEVIER_PEP_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.html">Endpoint</a> 6 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69639d539ccbec8775cc4fd4a97c3c5f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_PEP_7" ref="ga69639d539ccbec8775cc4fd4a97c3c5f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga69639d539ccbec8775cc4fd4a97c3c5f">USBHS_DEVIER_PEP_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.html">Endpoint</a> 7 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31087c3b3d3c78d034e7a277f13e85da"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_PEP_8" ref="ga31087c3b3d3c78d034e7a277f13e85da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga31087c3b3d3c78d034e7a277f13e85da">USBHS_DEVIER_PEP_8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.html">Endpoint</a> 8 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35c6c650e417e85c0e102c2eb98c1d21"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_PEP_9" ref="ga35c6c650e417e85c0e102c2eb98c1d21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga35c6c650e417e85c0e102c2eb98c1d21">USBHS_DEVIER_PEP_9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.html">Endpoint</a> 9 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21412998dd56cc4408626fb2c98cadd8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_PEP_10" ref="ga21412998dd56cc4408626fb2c98cadd8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga21412998dd56cc4408626fb2c98cadd8">USBHS_DEVIER_PEP_10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.html">Endpoint</a> 10 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef695cfb4079c68f92a05817e9885dec"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_PEP_11" ref="gaef695cfb4079c68f92a05817e9885dec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaef695cfb4079c68f92a05817e9885dec">USBHS_DEVIER_PEP_11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.html">Endpoint</a> 11 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga818377ea55b0df1a3425ecd4a75d93b3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_DMA_1" ref="ga818377ea55b0df1a3425ecd4a75d93b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga818377ea55b0df1a3425ecd4a75d93b3">USBHS_DEVIER_DMA_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 1 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77e6f737a9a0d19a659faebd731f5efe"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_DMA_2" ref="ga77e6f737a9a0d19a659faebd731f5efe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga77e6f737a9a0d19a659faebd731f5efe">USBHS_DEVIER_DMA_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 2 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6022a0b8ecbc042bd7efd4d85460946a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_DMA_3" ref="ga6022a0b8ecbc042bd7efd4d85460946a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6022a0b8ecbc042bd7efd4d85460946a">USBHS_DEVIER_DMA_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 3 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9178945c2ec5b054a9fd64561189b413"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_DMA_4" ref="ga9178945c2ec5b054a9fd64561189b413" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9178945c2ec5b054a9fd64561189b413">USBHS_DEVIER_DMA_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 4 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44eeff27bff5b15f577c4fe9962a3fdc"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_DMA_5" ref="ga44eeff27bff5b15f577c4fe9962a3fdc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga44eeff27bff5b15f577c4fe9962a3fdc">USBHS_DEVIER_DMA_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 5 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaeecbf6bd179bec87833b4d9297ab7d9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_DMA_6" ref="gaaeecbf6bd179bec87833b4d9297ab7d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaaeecbf6bd179bec87833b4d9297ab7d9">USBHS_DEVIER_DMA_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 30)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 6 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5022ffc26a0de3a7e15f0f83771b0c5e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVIER_DMA_7" ref="ga5022ffc26a0de3a7e15f0f83771b0c5e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5022ffc26a0de3a7e15f0f83771b0c5e">USBHS_DEVIER_DMA_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 31)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 7 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga495c810232976aa41c14bac75311c001"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPEN0" ref="ga495c810232976aa41c14bac75311c001" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga495c810232976aa41c14bac75311c001">USBHS_DEVEPT_EPEN0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 0 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7278c56cef90735da6dc2727d2a01265"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPEN1" ref="ga7278c56cef90735da6dc2727d2a01265" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7278c56cef90735da6dc2727d2a01265">USBHS_DEVEPT_EPEN1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 1 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1b6125c82a6a1e00ccca17eba98b146"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPEN2" ref="gaf1b6125c82a6a1e00ccca17eba98b146" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf1b6125c82a6a1e00ccca17eba98b146">USBHS_DEVEPT_EPEN2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 2 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab43e7662a85e71511c9ce4a3a8ac628e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPEN3" ref="gab43e7662a85e71511c9ce4a3a8ac628e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab43e7662a85e71511c9ce4a3a8ac628e">USBHS_DEVEPT_EPEN3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 3 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga061bc8d4b4b15d911b06a560b6734978"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPEN4" ref="ga061bc8d4b4b15d911b06a560b6734978" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga061bc8d4b4b15d911b06a560b6734978">USBHS_DEVEPT_EPEN4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 4 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga129a8c5968a36f6a8c95fe96a9ba69bb"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPEN5" ref="ga129a8c5968a36f6a8c95fe96a9ba69bb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga129a8c5968a36f6a8c95fe96a9ba69bb">USBHS_DEVEPT_EPEN5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 5 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf558bdac0b92e81eb1efa72b184c9fbb"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPEN6" ref="gaf558bdac0b92e81eb1efa72b184c9fbb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf558bdac0b92e81eb1efa72b184c9fbb">USBHS_DEVEPT_EPEN6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 6 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab90a8c74e8571613e2e42b2058569e12"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPEN7" ref="gab90a8c74e8571613e2e42b2058569e12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab90a8c74e8571613e2e42b2058569e12">USBHS_DEVEPT_EPEN7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 7 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a373963e79552b55d5c58576acd26e8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPEN8" ref="ga3a373963e79552b55d5c58576acd26e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3a373963e79552b55d5c58576acd26e8">USBHS_DEVEPT_EPEN8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 8 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1dded3e04fd3b1b0bb6974490c7eeb4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPRST0" ref="gaa1dded3e04fd3b1b0bb6974490c7eeb4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa1dded3e04fd3b1b0bb6974490c7eeb4">USBHS_DEVEPT_EPRST0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 0 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64ccf2f6332cb69a6bcd437af4aa8de8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPRST1" ref="ga64ccf2f6332cb69a6bcd437af4aa8de8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga64ccf2f6332cb69a6bcd437af4aa8de8">USBHS_DEVEPT_EPRST1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 1 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe64f2436583cfadfcb6f9ea4615a793"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPRST2" ref="gabe64f2436583cfadfcb6f9ea4615a793" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gabe64f2436583cfadfcb6f9ea4615a793">USBHS_DEVEPT_EPRST2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 2 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa53657d7905f8b1def9da56935a73c87"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPRST3" ref="gaa53657d7905f8b1def9da56935a73c87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa53657d7905f8b1def9da56935a73c87">USBHS_DEVEPT_EPRST3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 3 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fc2be8154c74313a16be3080dc5e995"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPRST4" ref="ga9fc2be8154c74313a16be3080dc5e995" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9fc2be8154c74313a16be3080dc5e995">USBHS_DEVEPT_EPRST4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 4 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c82b1cb26f34d93d6a0a9b5c284e5a9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPRST5" ref="ga2c82b1cb26f34d93d6a0a9b5c284e5a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2c82b1cb26f34d93d6a0a9b5c284e5a9">USBHS_DEVEPT_EPRST5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 5 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga835b6246c121bfb9f26785a8e646ccd2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPRST6" ref="ga835b6246c121bfb9f26785a8e646ccd2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga835b6246c121bfb9f26785a8e646ccd2">USBHS_DEVEPT_EPRST6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 6 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa15b70824287596c6684c0649746115"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPRST7" ref="gaaa15b70824287596c6684c0649746115" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaaa15b70824287596c6684c0649746115">USBHS_DEVEPT_EPRST7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 7 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3663936abe9f7d7cc8df94bd87d1e795"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPT_EPRST8" ref="ga3663936abe9f7d7cc8df94bd87d1e795" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3663936abe9f7d7cc8df94bd87d1e795">USBHS_DEVEPT_EPRST8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.html">Endpoint</a> 8 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga873923e4c9c51d208ae5cba2e3278c1a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVFNUM_MFNUM_Pos" ref="ga873923e4c9c51d208ae5cba2e3278c1a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVFNUM_MFNUM_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9cf1a9f4f20449528d26d4e5aae98e8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVFNUM_MFNUM_Msk" ref="gab9cf1a9f4f20449528d26d4e5aae98e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab9cf1a9f4f20449528d26d4e5aae98e8">USBHS_DEVFNUM_MFNUM_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; USBHS_DEVFNUM_MFNUM_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVFNUM) Micro Frame Number <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0f513a49d74d6f2c5320712ebe32771"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVFNUM_FNUM_Pos" ref="gaa0f513a49d74d6f2c5320712ebe32771" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVFNUM_FNUM_Pos</b>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab99a382c8e0f0a7fe07ff224d0e1bd68"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVFNUM_FNUM_Msk" ref="gab99a382c8e0f0a7fe07ff224d0e1bd68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab99a382c8e0f0a7fe07ff224d0e1bd68">USBHS_DEVFNUM_FNUM_Msk</a>&nbsp;&nbsp;&nbsp;(0x7ffu &lt;&lt; USBHS_DEVFNUM_FNUM_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVFNUM) Frame Number <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4df9554cc274588bae10e6e109461aa3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVFNUM_FNCERR" ref="ga4df9554cc274588bae10e6e109461aa3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4df9554cc274588bae10e6e109461aa3">USBHS_DEVFNUM_FNCERR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVFNUM) Frame Number CRC Error <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca800bdf4e2d323dcf1455b8c6b77941"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_ALLOC" ref="gaca800bdf4e2d323dcf1455b8c6b77941" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaca800bdf4e2d323dcf1455b8c6b77941">USBHS_DEVEPTCFG_ALLOC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) <a class="el" href="struct_endpoint.html">Endpoint</a> Memory Allocate <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c204c7785eb0c1f229018919cdd962d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPBK_Pos" ref="ga9c204c7785eb0c1f229018919cdd962d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVEPTCFG_EPBK_Pos</b>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21ff629a9b5ae6ea0e8255180ca92df3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPBK_Msk" ref="ga21ff629a9b5ae6ea0e8255180ca92df3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga21ff629a9b5ae6ea0e8255180ca92df3">USBHS_DEVEPTCFG_EPBK_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_DEVEPTCFG_EPBK_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) <a class="el" href="struct_endpoint.html">Endpoint</a> Banks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bef4082a7cfc52ef17b3b669a605829"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPBK" ref="ga9bef4082a7cfc52ef17b3b669a605829" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVEPTCFG_EPBK</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_DEVEPTCFG_EPBK_Msk &amp; ((value) &lt;&lt; USBHS_DEVEPTCFG_EPBK_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad917d30d65138878950a81c136360142"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPBK_1_BANK" ref="gad917d30d65138878950a81c136360142" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad917d30d65138878950a81c136360142">USBHS_DEVEPTCFG_EPBK_1_BANK</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Single-bank endpoint <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga007501247a16b5f40536efe67c660458"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPBK_2_BANK" ref="ga007501247a16b5f40536efe67c660458" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga007501247a16b5f40536efe67c660458">USBHS_DEVEPTCFG_EPBK_2_BANK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Double-bank endpoint <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacf793331bc0eb223c5ed1a5e8712165"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPBK_3_BANK" ref="gaacf793331bc0eb223c5ed1a5e8712165" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaacf793331bc0eb223c5ed1a5e8712165">USBHS_DEVEPTCFG_EPBK_3_BANK</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Triple-bank endpoint <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9680371b4a34336747267e14d1f6bf4c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPSIZE_Pos" ref="ga9680371b4a34336747267e14d1f6bf4c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVEPTCFG_EPSIZE_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e7d8a83079e1c65a44d5028003969e0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPSIZE_Msk" ref="ga5e7d8a83079e1c65a44d5028003969e0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5e7d8a83079e1c65a44d5028003969e0">USBHS_DEVEPTCFG_EPSIZE_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) <a class="el" href="struct_endpoint.html">Endpoint</a> Size <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00d0483c92acda760b06343a5291bc53"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPSIZE" ref="ga00d0483c92acda760b06343a5291bc53" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVEPTCFG_EPSIZE</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_DEVEPTCFG_EPSIZE_Msk &amp; ((value) &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76ef3637dc2e686e84af8f8a8dd47c75"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPSIZE_8_BYTE" ref="ga76ef3637dc2e686e84af8f8a8dd47c75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga76ef3637dc2e686e84af8f8a8dd47c75">USBHS_DEVEPTCFG_EPSIZE_8_BYTE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 8 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga028f507272a99734cc04ae02211133f4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPSIZE_16_BYTE" ref="ga028f507272a99734cc04ae02211133f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga028f507272a99734cc04ae02211133f4">USBHS_DEVEPTCFG_EPSIZE_16_BYTE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 16 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2e727848abe36c82c1ed5ab621a68a1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPSIZE_32_BYTE" ref="gab2e727848abe36c82c1ed5ab621a68a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab2e727848abe36c82c1ed5ab621a68a1">USBHS_DEVEPTCFG_EPSIZE_32_BYTE</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 32 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga801cd9c63c16350a53e9bc2d92872980"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPSIZE_64_BYTE" ref="ga801cd9c63c16350a53e9bc2d92872980" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga801cd9c63c16350a53e9bc2d92872980">USBHS_DEVEPTCFG_EPSIZE_64_BYTE</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 64 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaada6b4c339fd81152ebf6b88657ce678"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPSIZE_128_BYTE" ref="gaada6b4c339fd81152ebf6b88657ce678" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaada6b4c339fd81152ebf6b88657ce678">USBHS_DEVEPTCFG_EPSIZE_128_BYTE</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 128 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65463bfd966add42c50286017402b044"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPSIZE_256_BYTE" ref="ga65463bfd966add42c50286017402b044" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga65463bfd966add42c50286017402b044">USBHS_DEVEPTCFG_EPSIZE_256_BYTE</a>&nbsp;&nbsp;&nbsp;(0x5u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 256 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d333b468cf7268f13cf096b3fab2467"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPSIZE_512_BYTE" ref="ga2d333b468cf7268f13cf096b3fab2467" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2d333b468cf7268f13cf096b3fab2467">USBHS_DEVEPTCFG_EPSIZE_512_BYTE</a>&nbsp;&nbsp;&nbsp;(0x6u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 512 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22733ae82f074ec9b79dc1d573ada90d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPSIZE_1024_BYTE" ref="ga22733ae82f074ec9b79dc1d573ada90d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga22733ae82f074ec9b79dc1d573ada90d">USBHS_DEVEPTCFG_EPSIZE_1024_BYTE</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 1024 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ecea3cab7098eb72284e7764de66b99"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPDIR" ref="ga0ecea3cab7098eb72284e7764de66b99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0ecea3cab7098eb72284e7764de66b99">USBHS_DEVEPTCFG_EPDIR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) <a class="el" href="struct_endpoint.html">Endpoint</a> Direction <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1a02d73157950451d7a5264a081bd58"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPDIR_OUT" ref="gaa1a02d73157950451d7a5264a081bd58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa1a02d73157950451d7a5264a081bd58">USBHS_DEVEPTCFG_EPDIR_OUT</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) The endpoint direction is OUT. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ba830969571ea8556bc92f33d94c456"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPDIR_IN" ref="ga1ba830969571ea8556bc92f33d94c456" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1ba830969571ea8556bc92f33d94c456">USBHS_DEVEPTCFG_EPDIR_IN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) The endpoint direction is IN (nor for control endpoints). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa52c2089b535eb7388ab6de35109624c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_AUTOSW" ref="gaa52c2089b535eb7388ab6de35109624c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa52c2089b535eb7388ab6de35109624c">USBHS_DEVEPTCFG_AUTOSW</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Automatic Switch <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5e514510978a9282eb52ca583ffbc46"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPTYPE_Pos" ref="gab5e514510978a9282eb52ca583ffbc46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVEPTCFG_EPTYPE_Pos</b>&nbsp;&nbsp;&nbsp;11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d958ff9ac36dece0834fdbc705fe4dc"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPTYPE_Msk" ref="ga1d958ff9ac36dece0834fdbc705fe4dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1d958ff9ac36dece0834fdbc705fe4dc">USBHS_DEVEPTCFG_EPTYPE_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_DEVEPTCFG_EPTYPE_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) <a class="el" href="struct_endpoint.html">Endpoint</a> Type <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad59c403a7daeaa04dbaf5d2b56b5bf5b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPTYPE" ref="gad59c403a7daeaa04dbaf5d2b56b5bf5b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVEPTCFG_EPTYPE</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_DEVEPTCFG_EPTYPE_Msk &amp; ((value) &lt;&lt; USBHS_DEVEPTCFG_EPTYPE_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad3788fed33d8c54c856093e2f45258f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPTYPE_CTRL" ref="gaad3788fed33d8c54c856093e2f45258f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaad3788fed33d8c54c856093e2f45258f">USBHS_DEVEPTCFG_EPTYPE_CTRL</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87d13f79eb203b988827d920c0fb3fb5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPTYPE_ISO" ref="ga87d13f79eb203b988827d920c0fb3fb5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga87d13f79eb203b988827d920c0fb3fb5">USBHS_DEVEPTCFG_EPTYPE_ISO</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Isochronous <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e7b543add6ac23998dae0d7eb75a5d5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPTYPE_BLK" ref="ga0e7b543add6ac23998dae0d7eb75a5d5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0e7b543add6ac23998dae0d7eb75a5d5">USBHS_DEVEPTCFG_EPTYPE_BLK</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Bulk <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ebf575146574754d0803f2fe597888d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_EPTYPE_INTRPT" ref="ga7ebf575146574754d0803f2fe597888d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7ebf575146574754d0803f2fe597888d">USBHS_DEVEPTCFG_EPTYPE_INTRPT</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6c3134ced9c4452ebe91f53567813b7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_NBTRANS_Pos" ref="gae6c3134ced9c4452ebe91f53567813b7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVEPTCFG_NBTRANS_Pos</b>&nbsp;&nbsp;&nbsp;13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab90c7fa9a6197762b7b552d39b9e71f2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_NBTRANS_Msk" ref="gab90c7fa9a6197762b7b552d39b9e71f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab90c7fa9a6197762b7b552d39b9e71f2">USBHS_DEVEPTCFG_NBTRANS_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_DEVEPTCFG_NBTRANS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Number of transactions per microframe for isochronous endpoint <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb8cd28dc4bff779aea27ad425d9b82e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_NBTRANS" ref="gacb8cd28dc4bff779aea27ad425d9b82e" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVEPTCFG_NBTRANS</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_DEVEPTCFG_NBTRANS_Msk &amp; ((value) &lt;&lt; USBHS_DEVEPTCFG_NBTRANS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43b2db530b01ee6470bfc7054287b538"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_NBTRANS_0_TRANS" ref="ga43b2db530b01ee6470bfc7054287b538" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga43b2db530b01ee6470bfc7054287b538">USBHS_DEVEPTCFG_NBTRANS_0_TRANS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Reserved to endpoint that does not have the high-bandwidth isochronous capability. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6db69fd65f655a87942c2302b78e888c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_NBTRANS_1_TRANS" ref="ga6db69fd65f655a87942c2302b78e888c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6db69fd65f655a87942c2302b78e888c">USBHS_DEVEPTCFG_NBTRANS_1_TRANS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Default value: one transaction per microframe. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga344108e9f3093a59992c4b40dcf55d85"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_NBTRANS_2_TRANS" ref="ga344108e9f3093a59992c4b40dcf55d85" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga344108e9f3093a59992c4b40dcf55d85">USBHS_DEVEPTCFG_NBTRANS_2_TRANS</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Two transactions per microframe. This endpoint should be configured as double-bank. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga668cdeba374eaa8796bc36556b33d305"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTCFG_NBTRANS_3_TRANS" ref="ga668cdeba374eaa8796bc36556b33d305" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga668cdeba374eaa8796bc36556b33d305">USBHS_DEVEPTCFG_NBTRANS_3_TRANS</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Three transactions per microframe. This endpoint should be configured as triple-bank. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90f3eb46b67012a13277f7fa34a433d9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_TXINI" ref="ga90f3eb46b67012a13277f7fa34a433d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga90f3eb46b67012a13277f7fa34a433d9">USBHS_DEVEPTISR_TXINI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Transmitted IN Data Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cb192d6efb653c28e962175c389896a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_RXOUTI" ref="ga0cb192d6efb653c28e962175c389896a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0cb192d6efb653c28e962175c389896a">USBHS_DEVEPTISR_RXOUTI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Received OUT Data Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga612669600cec1778ab5e97f869aee53b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_RXSTPI" ref="ga612669600cec1778ab5e97f869aee53b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga612669600cec1778ab5e97f869aee53b">USBHS_DEVEPTISR_RXSTPI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Received SETUP Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9b85a13a7b3e767ea4ff4480ffc4aa4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_NAKOUTI" ref="gae9b85a13a7b3e767ea4ff4480ffc4aa4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae9b85a13a7b3e767ea4ff4480ffc4aa4">USBHS_DEVEPTISR_NAKOUTI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) NAKed OUT Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga529fa6ed28b70b37d2fe4ab6e84f172a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_NAKINI" ref="ga529fa6ed28b70b37d2fe4ab6e84f172a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga529fa6ed28b70b37d2fe4ab6e84f172a">USBHS_DEVEPTISR_NAKINI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) NAKed IN Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb8f42f7eb36900d7a54ab563c416d79"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_OVERFI" ref="gacb8f42f7eb36900d7a54ab563c416d79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gacb8f42f7eb36900d7a54ab563c416d79">USBHS_DEVEPTISR_OVERFI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Overflow Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c7202988532c09acf4906a50eb93b1e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_STALLEDI" ref="ga8c7202988532c09acf4906a50eb93b1e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8c7202988532c09acf4906a50eb93b1e">USBHS_DEVEPTISR_STALLEDI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) STALLed Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga772ac931e2e8399d48549904ea66137c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_SHORTPACKET" ref="ga772ac931e2e8399d48549904ea66137c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga772ac931e2e8399d48549904ea66137c">USBHS_DEVEPTISR_SHORTPACKET</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Short Packet Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0b20e7f751dce14b2a533e177695489"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_DTSEQ_Pos" ref="gac0b20e7f751dce14b2a533e177695489" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVEPTISR_DTSEQ_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab87a693003d1be232a36df45a45d35fa"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_DTSEQ_Msk" ref="gab87a693003d1be232a36df45a45d35fa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab87a693003d1be232a36df45a45d35fa">USBHS_DEVEPTISR_DTSEQ_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_DEVEPTISR_DTSEQ_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Data Toggle Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga686110b80786155ed941911f7bf7bac0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_DTSEQ_DATA0" ref="ga686110b80786155ed941911f7bf7bac0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga686110b80786155ed941911f7bf7bac0">USBHS_DEVEPTISR_DTSEQ_DATA0</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Data0 toggle sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80408964fc89b049ba2ba0d502597d9d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_DTSEQ_DATA1" ref="ga80408964fc89b049ba2ba0d502597d9d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga80408964fc89b049ba2ba0d502597d9d">USBHS_DEVEPTISR_DTSEQ_DATA1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Data1 toggle sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad21f23dbbe4b746cb9b0bbf10ee091f0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_DTSEQ_DATA2" ref="gad21f23dbbe4b746cb9b0bbf10ee091f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad21f23dbbe4b746cb9b0bbf10ee091f0">USBHS_DEVEPTISR_DTSEQ_DATA2</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Reserved for high-bandwidth isochronous endpoint <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga568eb6f4113642173ebcf3c303ad086e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_DTSEQ_MDATA" ref="ga568eb6f4113642173ebcf3c303ad086e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga568eb6f4113642173ebcf3c303ad086e">USBHS_DEVEPTISR_DTSEQ_MDATA</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Reserved for high-bandwidth isochronous endpoint <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa83d9b1cf59f18b0740871ce1541b398"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_NBUSYBK_Pos" ref="gaa83d9b1cf59f18b0740871ce1541b398" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVEPTISR_NBUSYBK_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4119a6fbd21e0fa7cdc7260da0996337"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_NBUSYBK_Msk" ref="ga4119a6fbd21e0fa7cdc7260da0996337" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4119a6fbd21e0fa7cdc7260da0996337">USBHS_DEVEPTISR_NBUSYBK_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_DEVEPTISR_NBUSYBK_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Number of Busy Banks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d6f576b3dd9ea1df914ac0f6955a12e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_NBUSYBK_0_BUSY" ref="ga1d6f576b3dd9ea1df914ac0f6955a12e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1d6f576b3dd9ea1df914ac0f6955a12e">USBHS_DEVEPTISR_NBUSYBK_0_BUSY</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) 0 busy bank (all banks free) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa68c69091069c73fd28083895e80d878"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_NBUSYBK_1_BUSY" ref="gaa68c69091069c73fd28083895e80d878" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa68c69091069c73fd28083895e80d878">USBHS_DEVEPTISR_NBUSYBK_1_BUSY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) 1 busy bank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad73f58e4156b8dd35070b4a14408aa20"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_NBUSYBK_2_BUSY" ref="gad73f58e4156b8dd35070b4a14408aa20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad73f58e4156b8dd35070b4a14408aa20">USBHS_DEVEPTISR_NBUSYBK_2_BUSY</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) 2 busy banks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa39743799ddb041a3cb76d050d638892"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_NBUSYBK_3_BUSY" ref="gaa39743799ddb041a3cb76d050d638892" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa39743799ddb041a3cb76d050d638892">USBHS_DEVEPTISR_NBUSYBK_3_BUSY</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) 3 busy banks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1040327b8d8ee4bfc63394aa1f9b0d7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_CURRBK_Pos" ref="gaf1040327b8d8ee4bfc63394aa1f9b0d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVEPTISR_CURRBK_Pos</b>&nbsp;&nbsp;&nbsp;14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c73d2b3727580bd7efba8f42386146a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_CURRBK_Msk" ref="ga7c73d2b3727580bd7efba8f42386146a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7c73d2b3727580bd7efba8f42386146a">USBHS_DEVEPTISR_CURRBK_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_DEVEPTISR_CURRBK_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Current Bank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69452e2ef35a964e9d9565a530992986"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_CURRBK_BANK0" ref="ga69452e2ef35a964e9d9565a530992986" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga69452e2ef35a964e9d9565a530992986">USBHS_DEVEPTISR_CURRBK_BANK0</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Current bank is bank0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8469b25586b51f7157353843faee46a5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_CURRBK_BANK1" ref="ga8469b25586b51f7157353843faee46a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8469b25586b51f7157353843faee46a5">USBHS_DEVEPTISR_CURRBK_BANK1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Current bank is bank1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4b7b4890cb24cf67ab983ea62bb76bd"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_CURRBK_BANK2" ref="gac4b7b4890cb24cf67ab983ea62bb76bd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac4b7b4890cb24cf67ab983ea62bb76bd">USBHS_DEVEPTISR_CURRBK_BANK2</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Current bank is bank2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2222730ead1f5af9fbc5c3759d7b887"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_RWALL" ref="gac2222730ead1f5af9fbc5c3759d7b887" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac2222730ead1f5af9fbc5c3759d7b887">USBHS_DEVEPTISR_RWALL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Read/Write Allowed <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga771d902b6fdb7b43ba20de29e7a14b8a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_CTRLDIR" ref="ga771d902b6fdb7b43ba20de29e7a14b8a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga771d902b6fdb7b43ba20de29e7a14b8a">USBHS_DEVEPTISR_CTRLDIR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Control Direction <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab11ea1f5bd0a35cb8ba91d188561bd13"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_CFGOK" ref="gab11ea1f5bd0a35cb8ba91d188561bd13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab11ea1f5bd0a35cb8ba91d188561bd13">USBHS_DEVEPTISR_CFGOK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Configuration OK Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6c9e40343f3741743d60f17568c13e0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_BYCT_Pos" ref="gad6c9e40343f3741743d60f17568c13e0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVEPTISR_BYCT_Pos</b>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e48723f821a7a4a14d06945389604f1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_BYCT_Msk" ref="ga2e48723f821a7a4a14d06945389604f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2e48723f821a7a4a14d06945389604f1">USBHS_DEVEPTISR_BYCT_Msk</a>&nbsp;&nbsp;&nbsp;(0x7ffu &lt;&lt; USBHS_DEVEPTISR_BYCT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Byte Count <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3402a7aff01b4227937cf65febb10cd1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_UNDERFI" ref="ga3402a7aff01b4227937cf65febb10cd1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3402a7aff01b4227937cf65febb10cd1">USBHS_DEVEPTISR_UNDERFI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Underflow Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb464c9795a551ffbc5f8caf82a300f4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_HBISOINERRI" ref="gadb464c9795a551ffbc5f8caf82a300f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadb464c9795a551ffbc5f8caf82a300f4">USBHS_DEVEPTISR_HBISOINERRI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) High Bandwidth Isochronous IN Underflow Error Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4cf329754c5659a3cfe71ea3bd88e139"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_HBISOFLUSHI" ref="ga4cf329754c5659a3cfe71ea3bd88e139" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4cf329754c5659a3cfe71ea3bd88e139">USBHS_DEVEPTISR_HBISOFLUSHI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) High Bandwidth Isochronous IN Flush Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac26c5077582903d5f4fe4cc7e73d9c0e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_CRCERRI" ref="gac26c5077582903d5f4fe4cc7e73d9c0e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac26c5077582903d5f4fe4cc7e73d9c0e">USBHS_DEVEPTISR_CRCERRI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) CRC Error Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6dcbd03569ad3f323f84088229ac719"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTISR_ERRORTRANS" ref="gab6dcbd03569ad3f323f84088229ac719" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab6dcbd03569ad3f323f84088229ac719">USBHS_DEVEPTISR_ERRORTRANS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) High-bandwidth Isochronous OUT <a class="el" href="struct_endpoint.html">Endpoint</a> Transaction Error Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga072e1451366eb7e0bc4ee7dd308464a8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTICR_TXINIC" ref="ga072e1451366eb7e0bc4ee7dd308464a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga072e1451366eb7e0bc4ee7dd308464a8">USBHS_DEVEPTICR_TXINIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) Transmitted IN Data Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac17c69b4ae3937824710fad3af2af8c2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTICR_RXOUTIC" ref="gac17c69b4ae3937824710fad3af2af8c2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac17c69b4ae3937824710fad3af2af8c2">USBHS_DEVEPTICR_RXOUTIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) Received OUT Data Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74aaf10c3b3f9a3c561430e1948f2177"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTICR_RXSTPIC" ref="ga74aaf10c3b3f9a3c561430e1948f2177" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga74aaf10c3b3f9a3c561430e1948f2177">USBHS_DEVEPTICR_RXSTPIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) Received SETUP Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3659c5fa83d6311cf6972873abab8175"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTICR_NAKOUTIC" ref="ga3659c5fa83d6311cf6972873abab8175" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3659c5fa83d6311cf6972873abab8175">USBHS_DEVEPTICR_NAKOUTIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) NAKed OUT Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7765091e9bc91c9256e0970fd461c910"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTICR_NAKINIC" ref="ga7765091e9bc91c9256e0970fd461c910" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7765091e9bc91c9256e0970fd461c910">USBHS_DEVEPTICR_NAKINIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) NAKed IN Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86269e7c828e6f56daa4d6d164cba205"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTICR_OVERFIC" ref="ga86269e7c828e6f56daa4d6d164cba205" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga86269e7c828e6f56daa4d6d164cba205">USBHS_DEVEPTICR_OVERFIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) Overflow Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8e26b5bde4aa55a5ccbf652d66eb58c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTICR_STALLEDIC" ref="gaa8e26b5bde4aa55a5ccbf652d66eb58c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa8e26b5bde4aa55a5ccbf652d66eb58c">USBHS_DEVEPTICR_STALLEDIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) STALLed Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga157a85d1247175cdabb46c823d30dcc7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTICR_SHORTPACKETC" ref="ga157a85d1247175cdabb46c823d30dcc7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga157a85d1247175cdabb46c823d30dcc7">USBHS_DEVEPTICR_SHORTPACKETC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) Short Packet Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62fa84e30ca3a2de864ec235f99b1fb2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTICR_UNDERFIC" ref="ga62fa84e30ca3a2de864ec235f99b1fb2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga62fa84e30ca3a2de864ec235f99b1fb2">USBHS_DEVEPTICR_UNDERFIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) Underflow Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga545da4a14b5d0a1116acefa6b9f9ef06"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTICR_HBISOINERRIC" ref="ga545da4a14b5d0a1116acefa6b9f9ef06" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga545da4a14b5d0a1116acefa6b9f9ef06">USBHS_DEVEPTICR_HBISOINERRIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) High Bandwidth Isochronous IN Underflow Error Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7a950038e2e41020695d1a43f25593b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTICR_HBISOFLUSHIC" ref="gaf7a950038e2e41020695d1a43f25593b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf7a950038e2e41020695d1a43f25593b">USBHS_DEVEPTICR_HBISOFLUSHIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) High Bandwidth Isochronous IN Flush Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga113daf9e53959a559925a35d5e5fd7cd"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTICR_CRCERRIC" ref="ga113daf9e53959a559925a35d5e5fd7cd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga113daf9e53959a559925a35d5e5fd7cd">USBHS_DEVEPTICR_CRCERRIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) CRC Error Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5da0b534cb39cd8d5476f606569a6d6"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIFR_TXINIS" ref="gad5da0b534cb39cd8d5476f606569a6d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad5da0b534cb39cd8d5476f606569a6d6">USBHS_DEVEPTIFR_TXINIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Transmitted IN Data Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef3d6bfad543d172ba059744c175190e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIFR_RXOUTIS" ref="gaef3d6bfad543d172ba059744c175190e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaef3d6bfad543d172ba059744c175190e">USBHS_DEVEPTIFR_RXOUTIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Received OUT Data Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga974795f10c7e14d470d001c948a74803"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIFR_RXSTPIS" ref="ga974795f10c7e14d470d001c948a74803" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga974795f10c7e14d470d001c948a74803">USBHS_DEVEPTIFR_RXSTPIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Received SETUP Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a7af5d0054bf3e037f35ccc1c952906"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIFR_NAKOUTIS" ref="ga7a7af5d0054bf3e037f35ccc1c952906" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7a7af5d0054bf3e037f35ccc1c952906">USBHS_DEVEPTIFR_NAKOUTIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) NAKed OUT Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga053fa6b866c9381fa1de30765cbd3408"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIFR_NAKINIS" ref="ga053fa6b866c9381fa1de30765cbd3408" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga053fa6b866c9381fa1de30765cbd3408">USBHS_DEVEPTIFR_NAKINIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) NAKed IN Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f6aa026b3b128a93676d9c9d91d18ef"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIFR_OVERFIS" ref="ga5f6aa026b3b128a93676d9c9d91d18ef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5f6aa026b3b128a93676d9c9d91d18ef">USBHS_DEVEPTIFR_OVERFIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Overflow Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga846303c6eec66e5d8173a46e59853b49"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIFR_STALLEDIS" ref="ga846303c6eec66e5d8173a46e59853b49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga846303c6eec66e5d8173a46e59853b49">USBHS_DEVEPTIFR_STALLEDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) STALLed Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0296712d52b09beb0817d8f5c62cb452"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIFR_SHORTPACKETS" ref="ga0296712d52b09beb0817d8f5c62cb452" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0296712d52b09beb0817d8f5c62cb452">USBHS_DEVEPTIFR_SHORTPACKETS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Short Packet Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75f18604fd51b2f10dd5cc994437ec13"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIFR_NBUSYBKS" ref="ga75f18604fd51b2f10dd5cc994437ec13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga75f18604fd51b2f10dd5cc994437ec13">USBHS_DEVEPTIFR_NBUSYBKS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Number of Busy Banks Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ebbb91c6cde6340f9472320d19a88f2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIFR_UNDERFIS" ref="ga4ebbb91c6cde6340f9472320d19a88f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4ebbb91c6cde6340f9472320d19a88f2">USBHS_DEVEPTIFR_UNDERFIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Underflow Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf573d3bfe9120072b6b2fe3c9615de63"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIFR_HBISOINERRIS" ref="gaf573d3bfe9120072b6b2fe3c9615de63" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf573d3bfe9120072b6b2fe3c9615de63">USBHS_DEVEPTIFR_HBISOINERRIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) High Bandwidth Isochronous IN Underflow Error Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf811824e1de2fe6e7b76c578ceff076"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIFR_HBISOFLUSHIS" ref="gabf811824e1de2fe6e7b76c578ceff076" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gabf811824e1de2fe6e7b76c578ceff076">USBHS_DEVEPTIFR_HBISOFLUSHIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) High Bandwidth Isochronous IN Flush Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5623b30feb810c965bbcb7ffe738409"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIFR_CRCERRIS" ref="gaa5623b30feb810c965bbcb7ffe738409" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa5623b30feb810c965bbcb7ffe738409">USBHS_DEVEPTIFR_CRCERRIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) CRC Error Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5018fe01400b305ff6086d4005ff507"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_TXINE" ref="gac5018fe01400b305ff6086d4005ff507" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac5018fe01400b305ff6086d4005ff507">USBHS_DEVEPTIMR_TXINE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Transmitted IN Data Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46724001992bdc99d1f5a177bcbbb210"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_RXOUTE" ref="ga46724001992bdc99d1f5a177bcbbb210" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga46724001992bdc99d1f5a177bcbbb210">USBHS_DEVEPTIMR_RXOUTE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Received OUT Data Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga141de560807a878d246c69cc444e9c55"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_RXSTPE" ref="ga141de560807a878d246c69cc444e9c55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga141de560807a878d246c69cc444e9c55">USBHS_DEVEPTIMR_RXSTPE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Received SETUP Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a77d73c670056fb0de1f3ebc76d0f01"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_NAKOUTE" ref="ga2a77d73c670056fb0de1f3ebc76d0f01" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2a77d73c670056fb0de1f3ebc76d0f01">USBHS_DEVEPTIMR_NAKOUTE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) NAKed OUT Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab957c542cda90bafce4132da398b452b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_NAKINE" ref="gab957c542cda90bafce4132da398b452b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab957c542cda90bafce4132da398b452b">USBHS_DEVEPTIMR_NAKINE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) NAKed IN Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1a07f350ef3b4d16358ed09df3501c6"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_OVERFE" ref="gaa1a07f350ef3b4d16358ed09df3501c6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa1a07f350ef3b4d16358ed09df3501c6">USBHS_DEVEPTIMR_OVERFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Overflow Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82e3b7630ee9295aa721592245766104"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_STALLEDE" ref="ga82e3b7630ee9295aa721592245766104" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga82e3b7630ee9295aa721592245766104">USBHS_DEVEPTIMR_STALLEDE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) STALLed Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa2955dd02075653c70924a17e086e06"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_SHORTPACKETE" ref="gafa2955dd02075653c70924a17e086e06" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gafa2955dd02075653c70924a17e086e06">USBHS_DEVEPTIMR_SHORTPACKETE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Short Packet Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80f2dc9129bff47fff3b1b5232ea08d5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_NBUSYBKE" ref="ga80f2dc9129bff47fff3b1b5232ea08d5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga80f2dc9129bff47fff3b1b5232ea08d5">USBHS_DEVEPTIMR_NBUSYBKE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Number of Busy Banks Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1deaf9781f1fad44ea4877a95185d40"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_KILLBK" ref="gad1deaf9781f1fad44ea4877a95185d40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad1deaf9781f1fad44ea4877a95185d40">USBHS_DEVEPTIMR_KILLBK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Kill IN Bank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga186ba487e59f7aa7e67c7a47ea3c4273"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_FIFOCON" ref="ga186ba487e59f7aa7e67c7a47ea3c4273" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga186ba487e59f7aa7e67c7a47ea3c4273">USBHS_DEVEPTIMR_FIFOCON</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) FIFO Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33be39f8b06f32cf860d783b0d60e591"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_EPDISHDMA" ref="ga33be39f8b06f32cf860d783b0d60e591" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga33be39f8b06f32cf860d783b0d60e591">USBHS_DEVEPTIMR_EPDISHDMA</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) <a class="el" href="struct_endpoint.html">Endpoint</a> Interrupts Disable HDMA Request <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b8ab726559173db686c4ed894e4d675"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_NYETDIS" ref="ga2b8ab726559173db686c4ed894e4d675" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2b8ab726559173db686c4ed894e4d675">USBHS_DEVEPTIMR_NYETDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) NYET Token Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga857d36877d31b2b9b4674812680e0127"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_RSTDT" ref="ga857d36877d31b2b9b4674812680e0127" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga857d36877d31b2b9b4674812680e0127">USBHS_DEVEPTIMR_RSTDT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Reset Data Toggle <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9303a4c0d94535f879eec79d44321a5f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_STALLRQ" ref="ga9303a4c0d94535f879eec79d44321a5f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9303a4c0d94535f879eec79d44321a5f">USBHS_DEVEPTIMR_STALLRQ</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) STALL Request <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36687100163c9ee32cdf3da0cd3d1bb8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_UNDERFE" ref="ga36687100163c9ee32cdf3da0cd3d1bb8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga36687100163c9ee32cdf3da0cd3d1bb8">USBHS_DEVEPTIMR_UNDERFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Underflow Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54e551347b283a2baeaf23522e7eacab"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_HBISOINERRE" ref="ga54e551347b283a2baeaf23522e7eacab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga54e551347b283a2baeaf23522e7eacab">USBHS_DEVEPTIMR_HBISOINERRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) High Bandwidth Isochronous IN Error Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaed6d79e76bd673a011e23626c594991"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_HBISOFLUSHE" ref="gaaed6d79e76bd673a011e23626c594991" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaaed6d79e76bd673a011e23626c594991">USBHS_DEVEPTIMR_HBISOFLUSHE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) High Bandwidth Isochronous IN Flush Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf11b63faa3c81681651d1c618d4a8896"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_CRCERRE" ref="gaf11b63faa3c81681651d1c618d4a8896" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf11b63faa3c81681651d1c618d4a8896">USBHS_DEVEPTIMR_CRCERRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) CRC Error Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8dbb85f27a0c6b5f6ddf2d3f7aee3c10"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_MDATAE" ref="ga8dbb85f27a0c6b5f6ddf2d3f7aee3c10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8dbb85f27a0c6b5f6ddf2d3f7aee3c10">USBHS_DEVEPTIMR_MDATAE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) MData Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3e4e1efe7661d24c3cb60e370824a04"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_DATAXE" ref="gaf3e4e1efe7661d24c3cb60e370824a04" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf3e4e1efe7661d24c3cb60e370824a04">USBHS_DEVEPTIMR_DATAXE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) DataX Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39d2bc9137a99d759e889e72b20d5784"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIMR_ERRORTRANSE" ref="ga39d2bc9137a99d759e889e72b20d5784" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga39d2bc9137a99d759e889e72b20d5784">USBHS_DEVEPTIMR_ERRORTRANSE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Transaction Error Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadaf4a6b6fc4cd4f3ccb9f038c0dd961c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_TXINES" ref="gadaf4a6b6fc4cd4f3ccb9f038c0dd961c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadaf4a6b6fc4cd4f3ccb9f038c0dd961c">USBHS_DEVEPTIER_TXINES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Transmitted IN Data Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c5b287a879e1d4f9a02bbe5a17c8114"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_RXOUTES" ref="ga4c5b287a879e1d4f9a02bbe5a17c8114" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4c5b287a879e1d4f9a02bbe5a17c8114">USBHS_DEVEPTIER_RXOUTES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Received OUT Data Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a663a7ed6edeebe0935d7497d01b728"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_RXSTPES" ref="ga5a663a7ed6edeebe0935d7497d01b728" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5a663a7ed6edeebe0935d7497d01b728">USBHS_DEVEPTIER_RXSTPES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Received SETUP Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24822d471dea7d8a4be842541b6ef704"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_NAKOUTES" ref="ga24822d471dea7d8a4be842541b6ef704" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga24822d471dea7d8a4be842541b6ef704">USBHS_DEVEPTIER_NAKOUTES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) NAKed OUT Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga931a5b704dfa8cfeee1cb5650f32d991"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_NAKINES" ref="ga931a5b704dfa8cfeee1cb5650f32d991" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga931a5b704dfa8cfeee1cb5650f32d991">USBHS_DEVEPTIER_NAKINES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) NAKed IN Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa14069bf434d86010c9be8ef0a8bc863"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_OVERFES" ref="gaa14069bf434d86010c9be8ef0a8bc863" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa14069bf434d86010c9be8ef0a8bc863">USBHS_DEVEPTIER_OVERFES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Overflow Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9e15525c309dcb99a26f07281736ce4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_STALLEDES" ref="gac9e15525c309dcb99a26f07281736ce4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac9e15525c309dcb99a26f07281736ce4">USBHS_DEVEPTIER_STALLEDES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) STALLed Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa960603e0e96ba2e7507de62afef68e2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_SHORTPACKETES" ref="gaa960603e0e96ba2e7507de62afef68e2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa960603e0e96ba2e7507de62afef68e2">USBHS_DEVEPTIER_SHORTPACKETES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Short Packet Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada8952e10d17b2bc867d3f37b3cb8bd8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_NBUSYBKES" ref="gada8952e10d17b2bc867d3f37b3cb8bd8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gada8952e10d17b2bc867d3f37b3cb8bd8">USBHS_DEVEPTIER_NBUSYBKES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Number of Busy Banks Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gababd2e02f6d5b902c91d6d68efbd63d5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_KILLBKS" ref="gababd2e02f6d5b902c91d6d68efbd63d5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gababd2e02f6d5b902c91d6d68efbd63d5">USBHS_DEVEPTIER_KILLBKS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Kill IN Bank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf47ff868ad3b4e13fa73918958606212"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_FIFOCONS" ref="gaf47ff868ad3b4e13fa73918958606212" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf47ff868ad3b4e13fa73918958606212">USBHS_DEVEPTIER_FIFOCONS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) FIFO Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f603e41800a5ef025f8b06cb7a6db0b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_EPDISHDMAS" ref="ga8f603e41800a5ef025f8b06cb7a6db0b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8f603e41800a5ef025f8b06cb7a6db0b">USBHS_DEVEPTIER_EPDISHDMAS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) <a class="el" href="struct_endpoint.html">Endpoint</a> Interrupts Disable HDMA Request Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f63a311e8256d18b622d9902b1784b2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_NYETDISS" ref="ga2f63a311e8256d18b622d9902b1784b2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2f63a311e8256d18b622d9902b1784b2">USBHS_DEVEPTIER_NYETDISS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) NYET Token Disable Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1dc5b6381fc4d54e9e06e58b5cfd8908"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_RSTDTS" ref="ga1dc5b6381fc4d54e9e06e58b5cfd8908" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1dc5b6381fc4d54e9e06e58b5cfd8908">USBHS_DEVEPTIER_RSTDTS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Reset Data Toggle Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a2127e0a1829e78eba8cad848855b0b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_STALLRQS" ref="ga1a2127e0a1829e78eba8cad848855b0b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1a2127e0a1829e78eba8cad848855b0b">USBHS_DEVEPTIER_STALLRQS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) STALL Request Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8665bfa8bb0933d916c146a65be36cd5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_UNDERFES" ref="ga8665bfa8bb0933d916c146a65be36cd5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8665bfa8bb0933d916c146a65be36cd5">USBHS_DEVEPTIER_UNDERFES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Underflow Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga621edff4072d689f694edf11a284f770"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_HBISOINERRES" ref="ga621edff4072d689f694edf11a284f770" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga621edff4072d689f694edf11a284f770">USBHS_DEVEPTIER_HBISOINERRES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) High Bandwidth Isochronous IN Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ac4802b3713504a790b8f10c62f1a89"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_HBISOFLUSHES" ref="ga4ac4802b3713504a790b8f10c62f1a89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4ac4802b3713504a790b8f10c62f1a89">USBHS_DEVEPTIER_HBISOFLUSHES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) High Bandwidth Isochronous IN Flush Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07e37d9a679da1fba5def79ccf2a498e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_CRCERRES" ref="ga07e37d9a679da1fba5def79ccf2a498e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga07e37d9a679da1fba5def79ccf2a498e">USBHS_DEVEPTIER_CRCERRES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) CRC Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fbb7b3cdc6a6fd2701ace359856cee9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_MDATAES" ref="ga4fbb7b3cdc6a6fd2701ace359856cee9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4fbb7b3cdc6a6fd2701ace359856cee9">USBHS_DEVEPTIER_MDATAES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) MData Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0162e1889ef91809937c8e0bd91d1a68"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_DATAXES" ref="ga0162e1889ef91809937c8e0bd91d1a68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0162e1889ef91809937c8e0bd91d1a68">USBHS_DEVEPTIER_DATAXES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) DataX Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8a4312a4fef51e62f9bc659228378e2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIER_ERRORTRANSES" ref="gab8a4312a4fef51e62f9bc659228378e2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab8a4312a4fef51e62f9bc659228378e2">USBHS_DEVEPTIER_ERRORTRANSES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Transaction Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b395bca7982f0492694c66539197454"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_TXINEC" ref="ga7b395bca7982f0492694c66539197454" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7b395bca7982f0492694c66539197454">USBHS_DEVEPTIDR_TXINEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Transmitted IN Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b95dfd74fd8bec25a27705437795a3c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_RXOUTEC" ref="ga3b95dfd74fd8bec25a27705437795a3c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3b95dfd74fd8bec25a27705437795a3c">USBHS_DEVEPTIDR_RXOUTEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Received OUT Data Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18068a537cfad8da0c67350f65957253"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_RXSTPEC" ref="ga18068a537cfad8da0c67350f65957253" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga18068a537cfad8da0c67350f65957253">USBHS_DEVEPTIDR_RXSTPEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Received SETUP Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga129076516fd5a8e9f0067f014ac39e12"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_NAKOUTEC" ref="ga129076516fd5a8e9f0067f014ac39e12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga129076516fd5a8e9f0067f014ac39e12">USBHS_DEVEPTIDR_NAKOUTEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) NAKed OUT Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga421f5227963f7f012335278589732375"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_NAKINEC" ref="ga421f5227963f7f012335278589732375" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga421f5227963f7f012335278589732375">USBHS_DEVEPTIDR_NAKINEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) NAKed IN Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb9709b9f1946dd48901e2a9a7b6ce9f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_OVERFEC" ref="gabb9709b9f1946dd48901e2a9a7b6ce9f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gabb9709b9f1946dd48901e2a9a7b6ce9f">USBHS_DEVEPTIDR_OVERFEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Overflow Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cea648181f2c3156e6032c654e37c3f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_STALLEDEC" ref="ga5cea648181f2c3156e6032c654e37c3f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5cea648181f2c3156e6032c654e37c3f">USBHS_DEVEPTIDR_STALLEDEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) STALLed Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96d9c09a63e83aaddcd44de4b3bf5850"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_SHORTPACKETEC" ref="ga96d9c09a63e83aaddcd44de4b3bf5850" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga96d9c09a63e83aaddcd44de4b3bf5850">USBHS_DEVEPTIDR_SHORTPACKETEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Shortpacket Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e2f76ccd5459ef8b5cfb351aced0739"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_NBUSYBKEC" ref="ga4e2f76ccd5459ef8b5cfb351aced0739" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4e2f76ccd5459ef8b5cfb351aced0739">USBHS_DEVEPTIDR_NBUSYBKEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Number of Busy Banks Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5e288e661689315f4117ff53ee0d480"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_FIFOCONC" ref="gac5e288e661689315f4117ff53ee0d480" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac5e288e661689315f4117ff53ee0d480">USBHS_DEVEPTIDR_FIFOCONC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) FIFO Control Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e9c8bb6c459044f908e16ad2aef1126"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_EPDISHDMAC" ref="ga7e9c8bb6c459044f908e16ad2aef1126" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7e9c8bb6c459044f908e16ad2aef1126">USBHS_DEVEPTIDR_EPDISHDMAC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) <a class="el" href="struct_endpoint.html">Endpoint</a> Interrupts Disable HDMA Request Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa4e371d23a6435ba1b8a8f9a3e4ce70"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_NYETDISC" ref="gafa4e371d23a6435ba1b8a8f9a3e4ce70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gafa4e371d23a6435ba1b8a8f9a3e4ce70">USBHS_DEVEPTIDR_NYETDISC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) NYET Token Disable Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81141d3f3ccca1357df2c39bfe225361"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_STALLRQC" ref="ga81141d3f3ccca1357df2c39bfe225361" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga81141d3f3ccca1357df2c39bfe225361">USBHS_DEVEPTIDR_STALLRQC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) STALL Request Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6fe55fbde9518c54e00e56313b47494"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_UNDERFEC" ref="gad6fe55fbde9518c54e00e56313b47494" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad6fe55fbde9518c54e00e56313b47494">USBHS_DEVEPTIDR_UNDERFEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Underflow Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae31522016bd125a523534dd7c553271e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_HBISOINERREC" ref="gae31522016bd125a523534dd7c553271e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae31522016bd125a523534dd7c553271e">USBHS_DEVEPTIDR_HBISOINERREC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) High Bandwidth Isochronous IN Error Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90dbdd59adbda71ac7694f08b8be186f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_HBISOFLUSHEC" ref="ga90dbdd59adbda71ac7694f08b8be186f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga90dbdd59adbda71ac7694f08b8be186f">USBHS_DEVEPTIDR_HBISOFLUSHEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) High Bandwidth Isochronous IN Flush Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd885c0cea5be8cc8537d20d45d3210a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_CRCERREC" ref="gafd885c0cea5be8cc8537d20d45d3210a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gafd885c0cea5be8cc8537d20d45d3210a">USBHS_DEVEPTIDR_CRCERREC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) CRC Error Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81431fa866cee1e9b3a5e8c5cd69688d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_MDATEC" ref="ga81431fa866cee1e9b3a5e8c5cd69688d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga81431fa866cee1e9b3a5e8c5cd69688d">USBHS_DEVEPTIDR_MDATEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) MData Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacabde3dafd4f65069cd51b19b9596d1a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_DATAXEC" ref="gacabde3dafd4f65069cd51b19b9596d1a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gacabde3dafd4f65069cd51b19b9596d1a">USBHS_DEVEPTIDR_DATAXEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) DataX Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c42e0218e778390bbf2d4b53cd7d6bb"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVEPTIDR_ERRORTRANSEC" ref="ga0c42e0218e778390bbf2d4b53cd7d6bb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0c42e0218e778390bbf2d4b53cd7d6bb">USBHS_DEVEPTIDR_ERRORTRANSEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Transaction Error Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f98cc37560215ee6b2a8bd6c868c558"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos" ref="ga0f98cc37560215ee6b2a8bd6c868c558" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c6bf973de08b2632d2d3a23b19c5171"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk" ref="ga2c6bf973de08b2632d2d3a23b19c5171" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2c6bf973de08b2632d2d3a23b19c5171">USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMANXTDSC) Next Descriptor Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac66553c4922affd8b916af735846296f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMANXTDSC_NXT_DSC_ADD" ref="gac66553c4922affd8b916af735846296f" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVDMANXTDSC_NXT_DSC_ADD</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk &amp; ((value) &lt;&lt; USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac772a3680418456eafef51ea774320a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMAADDRESS_BUFF_ADD_Pos" ref="gaac772a3680418456eafef51ea774320a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVDMAADDRESS_BUFF_ADD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga379c376b6bcff645f7960a5086854f03"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMAADDRESS_BUFF_ADD_Msk" ref="ga379c376b6bcff645f7960a5086854f03" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga379c376b6bcff645f7960a5086854f03">USBHS_DEVDMAADDRESS_BUFF_ADD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; USBHS_DEVDMAADDRESS_BUFF_ADD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMAADDRESS) Buffer Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97ea8206c20f15d27b490e7071645c66"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMAADDRESS_BUFF_ADD" ref="ga97ea8206c20f15d27b490e7071645c66" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVDMAADDRESS_BUFF_ADD</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_DEVDMAADDRESS_BUFF_ADD_Msk &amp; ((value) &lt;&lt; USBHS_DEVDMAADDRESS_BUFF_ADD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc5eaec12bce454e6829bdfc4c4594a5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMACONTROL_CHANN_ENB" ref="gafc5eaec12bce454e6829bdfc4c4594a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gafc5eaec12bce454e6829bdfc4c4594a5">USBHS_DEVDMACONTROL_CHANN_ENB</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) Channel Enable Command <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90c878919619dac6d5c5042f75a54653"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMACONTROL_LDNXT_DSC" ref="ga90c878919619dac6d5c5042f75a54653" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga90c878919619dac6d5c5042f75a54653">USBHS_DEVDMACONTROL_LDNXT_DSC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) Load Next Channel <a class="el" href="struct_transfer.html">Transfer</a> Descriptor Enable Command <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a472d5573d59ca01ab998d35fe42134"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMACONTROL_END_TR_EN" ref="ga4a472d5573d59ca01ab998d35fe42134" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4a472d5573d59ca01ab998d35fe42134">USBHS_DEVDMACONTROL_END_TR_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) End of <a class="el" href="struct_transfer.html">Transfer</a> Enable Control (OUT transfers only) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36a6018ba094d2c25e1e5d43fbf81725"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMACONTROL_END_B_EN" ref="ga36a6018ba094d2c25e1e5d43fbf81725" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga36a6018ba094d2c25e1e5d43fbf81725">USBHS_DEVDMACONTROL_END_B_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) End of Buffer Enable Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a52e66b770dc75e0bd3fa0306a56292"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMACONTROL_END_TR_IT" ref="ga3a52e66b770dc75e0bd3fa0306a56292" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3a52e66b770dc75e0bd3fa0306a56292">USBHS_DEVDMACONTROL_END_TR_IT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) End of <a class="el" href="struct_transfer.html">Transfer</a> Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86c6fe730699f43a24dc19e6c7f2ac66"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMACONTROL_END_BUFFIT" ref="ga86c6fe730699f43a24dc19e6c7f2ac66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga86c6fe730699f43a24dc19e6c7f2ac66">USBHS_DEVDMACONTROL_END_BUFFIT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) End of Buffer Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86a14d59330c7ea07601a2b61ac6529e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMACONTROL_DESC_LD_IT" ref="ga86a14d59330c7ea07601a2b61ac6529e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga86a14d59330c7ea07601a2b61ac6529e">USBHS_DEVDMACONTROL_DESC_LD_IT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) Descriptor Loaded Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga943997858212b2d56ab97dda52ffeb58"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMACONTROL_BURST_LCK" ref="ga943997858212b2d56ab97dda52ffeb58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga943997858212b2d56ab97dda52ffeb58">USBHS_DEVDMACONTROL_BURST_LCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) Burst Lock Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad173b16d3590fafce3d5e59024be02c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos" ref="gaad173b16d3590fafce3d5e59024be02c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7cc3056aeb7d9b49c34b00988756993"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk" ref="gab7cc3056aeb7d9b49c34b00988756993" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab7cc3056aeb7d9b49c34b00988756993">USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) Buffer Byte Length (Write-only) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeeee9e744d9b3b4e0d05fdee54fa1ba3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMACONTROL_BUFF_LENGTH" ref="gaeeee9e744d9b3b4e0d05fdee54fa1ba3" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVDMACONTROL_BUFF_LENGTH</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk &amp; ((value) &lt;&lt; USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4102378a0925234238961d88caa949b1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMASTATUS_CHANN_ENB" ref="ga4102378a0925234238961d88caa949b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4102378a0925234238961d88caa949b1">USBHS_DEVDMASTATUS_CHANN_ENB</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMASTATUS) Channel Enable Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga982a52b634020ac48449b7a15532abcc"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMASTATUS_CHANN_ACT" ref="ga982a52b634020ac48449b7a15532abcc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga982a52b634020ac48449b7a15532abcc">USBHS_DEVDMASTATUS_CHANN_ACT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMASTATUS) Channel Active Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga425d05279c0c14944268728e346015b0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMASTATUS_END_TR_ST" ref="ga425d05279c0c14944268728e346015b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga425d05279c0c14944268728e346015b0">USBHS_DEVDMASTATUS_END_TR_ST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMASTATUS) End of Channel <a class="el" href="struct_transfer.html">Transfer</a> Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga132996c11225849c258ce9718acb6ac9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMASTATUS_END_BF_ST" ref="ga132996c11225849c258ce9718acb6ac9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga132996c11225849c258ce9718acb6ac9">USBHS_DEVDMASTATUS_END_BF_ST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMASTATUS) End of Channel Buffer Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35b0093e492bed9ea99e21a1cbd3d2ad"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMASTATUS_DESC_LDST" ref="ga35b0093e492bed9ea99e21a1cbd3d2ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga35b0093e492bed9ea99e21a1cbd3d2ad">USBHS_DEVDMASTATUS_DESC_LDST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMASTATUS) Descriptor Loaded Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga988543f1a187b28d82e02a88465a023b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMASTATUS_BUFF_COUNT_Pos" ref="ga988543f1a187b28d82e02a88465a023b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVDMASTATUS_BUFF_COUNT_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6441367716baec1f6e76bb93f74fde59"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMASTATUS_BUFF_COUNT_Msk" ref="ga6441367716baec1f6e76bb93f74fde59" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6441367716baec1f6e76bb93f74fde59">USBHS_DEVDMASTATUS_BUFF_COUNT_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; USBHS_DEVDMASTATUS_BUFF_COUNT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_DEVDMASTATUS) Buffer Byte Count <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6299edf554c36e9fb1beb29b8a55b08a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_DEVDMASTATUS_BUFF_COUNT" ref="ga6299edf554c36e9fb1beb29b8a55b08a" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_DEVDMASTATUS_BUFF_COUNT</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_DEVDMASTATUS_BUFF_COUNT_Msk &amp; ((value) &lt;&lt; USBHS_DEVDMASTATUS_BUFF_COUNT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09aa0f04e6a75533e7bf8062fdb0ef5a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTCTRL_SOFE" ref="ga09aa0f04e6a75533e7bf8062fdb0ef5a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga09aa0f04e6a75533e7bf8062fdb0ef5a">USBHS_HSTCTRL_SOFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTCTRL) Start of Frame Generation Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf14d017526803c9e24ead6001d3aa65e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTCTRL_RESET" ref="gaf14d017526803c9e24ead6001d3aa65e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf14d017526803c9e24ead6001d3aa65e">USBHS_HSTCTRL_RESET</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTCTRL) Send USB Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c41b3b0eb74877bcc83503849a3833b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTCTRL_RESUME" ref="ga5c41b3b0eb74877bcc83503849a3833b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5c41b3b0eb74877bcc83503849a3833b">USBHS_HSTCTRL_RESUME</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTCTRL) Send USB Resume <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3dbc1f0e1a120ea37ac7e126e5048c18"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTCTRL_SPDCONF_Pos" ref="ga3dbc1f0e1a120ea37ac7e126e5048c18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTCTRL_SPDCONF_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7ec7fd901405a233ec5fc86a4c8cf33"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTCTRL_SPDCONF_Msk" ref="gac7ec7fd901405a233ec5fc86a4c8cf33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac7ec7fd901405a233ec5fc86a4c8cf33">USBHS_HSTCTRL_SPDCONF_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_HSTCTRL_SPDCONF_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTCTRL) Mode Configuration <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa93266fe4a5db3f21621b544b3fcbf0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTCTRL_SPDCONF" ref="gafa93266fe4a5db3f21621b544b3fcbf0" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTCTRL_SPDCONF</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTCTRL_SPDCONF_Msk &amp; ((value) &lt;&lt; USBHS_HSTCTRL_SPDCONF_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64e316d861e4536eeef786752d54af55"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTCTRL_SPDCONF_NORMAL" ref="ga64e316d861e4536eeef786752d54af55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga64e316d861e4536eeef786752d54af55">USBHS_HSTCTRL_SPDCONF_NORMAL</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTCTRL) The host starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the downstream peripheral is high-speed capable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf2f66676fae0988982122a3832dda2a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTCTRL_SPDCONF_LOW_POWER" ref="gadf2f66676fae0988982122a3832dda2a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadf2f66676fae0988982122a3832dda2a">USBHS_HSTCTRL_SPDCONF_LOW_POWER</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTCTRL) For a better consumption, if high speed is not needed. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f671e6b568ee3e943dfe0aff644c495"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTCTRL_SPDCONF_HIGH_SPEED" ref="ga3f671e6b568ee3e943dfe0aff644c495" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3f671e6b568ee3e943dfe0aff644c495">USBHS_HSTCTRL_SPDCONF_HIGH_SPEED</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTCTRL) Forced high speed. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e559a40a175b3cc826aa84a5bb485a5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTCTRL_SPDCONF_FORCED_FS" ref="ga7e559a40a175b3cc826aa84a5bb485a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7e559a40a175b3cc826aa84a5bb485a5">USBHS_HSTCTRL_SPDCONF_FORCED_FS</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTCTRL) The host remains in Full-speed mode whatever the peripheral speed capability. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26736532c2bf0a1896b0623528e638f9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_DCONNI" ref="ga26736532c2bf0a1896b0623528e638f9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga26736532c2bf0a1896b0623528e638f9">USBHS_HSTISR_DCONNI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Device Connection Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bf0cbe3f438eb0ab5d55527be1666bb"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_DDISCI" ref="ga9bf0cbe3f438eb0ab5d55527be1666bb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9bf0cbe3f438eb0ab5d55527be1666bb">USBHS_HSTISR_DDISCI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Device Disconnection Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf84113b919c558bfeb00a82f0b34ceaa"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_RSTI" ref="gaf84113b919c558bfeb00a82f0b34ceaa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf84113b919c558bfeb00a82f0b34ceaa">USBHS_HSTISR_RSTI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) USB Reset Sent Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09c9fce8f7ee07463c038713026e71a3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_RSMEDI" ref="ga09c9fce8f7ee07463c038713026e71a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga09c9fce8f7ee07463c038713026e71a3">USBHS_HSTISR_RSMEDI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Downstream Resume Sent Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6e204fe65d4c73c987271638fcdfdb6"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_RXRSMI" ref="gab6e204fe65d4c73c987271638fcdfdb6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab6e204fe65d4c73c987271638fcdfdb6">USBHS_HSTISR_RXRSMI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Upstream Resume Received Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e72394c9c97ef664be053cbd2c76bc5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_HSOFI" ref="ga2e72394c9c97ef664be053cbd2c76bc5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2e72394c9c97ef664be053cbd2c76bc5">USBHS_HSTISR_HSOFI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Host Start of Frame Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbd5ce141cbeda44deeeb8803154192b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_HWUPI" ref="gafbd5ce141cbeda44deeeb8803154192b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gafbd5ce141cbeda44deeeb8803154192b">USBHS_HSTISR_HWUPI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Host Wake-Up Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d551b0793867638a6420df8f4a25645"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_PEP_0" ref="ga1d551b0793867638a6420df8f4a25645" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1d551b0793867638a6420df8f4a25645">USBHS_HSTISR_PEP_0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 0 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5edb873128c0048654135ac51a4d9b0a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_PEP_1" ref="ga5edb873128c0048654135ac51a4d9b0a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5edb873128c0048654135ac51a4d9b0a">USBHS_HSTISR_PEP_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 1 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga461b2c6b064c0598a325c453934b9b1a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_PEP_2" ref="ga461b2c6b064c0598a325c453934b9b1a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga461b2c6b064c0598a325c453934b9b1a">USBHS_HSTISR_PEP_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 2 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac98e3e9598d0c0a054482c1ab99b67c3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_PEP_3" ref="gac98e3e9598d0c0a054482c1ab99b67c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac98e3e9598d0c0a054482c1ab99b67c3">USBHS_HSTISR_PEP_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 3 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga802d50d6cd815190e49c85d15bb756de"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_PEP_4" ref="ga802d50d6cd815190e49c85d15bb756de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga802d50d6cd815190e49c85d15bb756de">USBHS_HSTISR_PEP_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 4 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf084a4111ab96f3b4735efd9db47f0c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_PEP_5" ref="gadf084a4111ab96f3b4735efd9db47f0c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadf084a4111ab96f3b4735efd9db47f0c">USBHS_HSTISR_PEP_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 5 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae699148b334bf40e6a735502f700398"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_PEP_6" ref="gaae699148b334bf40e6a735502f700398" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaae699148b334bf40e6a735502f700398">USBHS_HSTISR_PEP_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 6 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd73c0d3978efbd250532250d72b1016"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_PEP_7" ref="gacd73c0d3978efbd250532250d72b1016" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gacd73c0d3978efbd250532250d72b1016">USBHS_HSTISR_PEP_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 7 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4e883a503835731f7719534b455560c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_PEP_8" ref="gad4e883a503835731f7719534b455560c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad4e883a503835731f7719534b455560c">USBHS_HSTISR_PEP_8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 8 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1b98d4261f02c234ecef07686ec814f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_PEP_9" ref="gaf1b98d4261f02c234ecef07686ec814f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf1b98d4261f02c234ecef07686ec814f">USBHS_HSTISR_PEP_9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 9 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3edeb390c47bd11351a88bd21bd37fbb"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_PEP_10" ref="ga3edeb390c47bd11351a88bd21bd37fbb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3edeb390c47bd11351a88bd21bd37fbb">USBHS_HSTISR_PEP_10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 10 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga328dc807c6a17858f0ef7c0ebad45a4e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_PEP_11" ref="ga328dc807c6a17858f0ef7c0ebad45a4e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga328dc807c6a17858f0ef7c0ebad45a4e">USBHS_HSTISR_PEP_11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 11 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ee89d916fbd2f900cc36c2b9ad1afa8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_DMA_1" ref="ga3ee89d916fbd2f900cc36c2b9ad1afa8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3ee89d916fbd2f900cc36c2b9ad1afa8">USBHS_HSTISR_DMA_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 1 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3f9d3b959cd003b4a776886a18ea4f1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_DMA_2" ref="gab3f9d3b959cd003b4a776886a18ea4f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab3f9d3b959cd003b4a776886a18ea4f1">USBHS_HSTISR_DMA_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 2 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2635d3ce3f79939b4bd49adc86c8cb5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_DMA_3" ref="gaa2635d3ce3f79939b4bd49adc86c8cb5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa2635d3ce3f79939b4bd49adc86c8cb5">USBHS_HSTISR_DMA_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 3 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed42ea806678b1da3552cfaea2dd4d60"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_DMA_4" ref="gaed42ea806678b1da3552cfaea2dd4d60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaed42ea806678b1da3552cfaea2dd4d60">USBHS_HSTISR_DMA_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 4 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0dbc9654f5ac451ec8bf9dcd61f4ba0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_DMA_5" ref="gaf0dbc9654f5ac451ec8bf9dcd61f4ba0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf0dbc9654f5ac451ec8bf9dcd61f4ba0">USBHS_HSTISR_DMA_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 5 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b43811bc4572ab7cb7fc1399f71a7b3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_DMA_6" ref="ga7b43811bc4572ab7cb7fc1399f71a7b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7b43811bc4572ab7cb7fc1399f71a7b3">USBHS_HSTISR_DMA_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 30)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 6 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f49c8777ee76e4e23a0ea56235cdc9a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTISR_DMA_7" ref="ga8f49c8777ee76e4e23a0ea56235cdc9a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8f49c8777ee76e4e23a0ea56235cdc9a">USBHS_HSTISR_DMA_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 31)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 7 Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0fb7643d5be82c2ea2172850b38484e2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTICR_DCONNIC" ref="ga0fb7643d5be82c2ea2172850b38484e2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0fb7643d5be82c2ea2172850b38484e2">USBHS_HSTICR_DCONNIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTICR) Device Connection Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23995ee5d7ddabec341170ca98b6d624"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTICR_DDISCIC" ref="ga23995ee5d7ddabec341170ca98b6d624" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga23995ee5d7ddabec341170ca98b6d624">USBHS_HSTICR_DDISCIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTICR) Device Disconnection Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84df2c9bc871c6336be81958fe823f08"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTICR_RSTIC" ref="ga84df2c9bc871c6336be81958fe823f08" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga84df2c9bc871c6336be81958fe823f08">USBHS_HSTICR_RSTIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTICR) USB Reset Sent Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0051eb6033ce6b61620c7ef787defcf3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTICR_RSMEDIC" ref="ga0051eb6033ce6b61620c7ef787defcf3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0051eb6033ce6b61620c7ef787defcf3">USBHS_HSTICR_RSMEDIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTICR) Downstream Resume Sent Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga566346848e44c880a71dd89abcedd6ce"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTICR_RXRSMIC" ref="ga566346848e44c880a71dd89abcedd6ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga566346848e44c880a71dd89abcedd6ce">USBHS_HSTICR_RXRSMIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTICR) Upstream Resume Received Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6df5ae7bc42d5c5a48f7780451ccd57"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTICR_HSOFIC" ref="gaa6df5ae7bc42d5c5a48f7780451ccd57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa6df5ae7bc42d5c5a48f7780451ccd57">USBHS_HSTICR_HSOFIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTICR) Host Start of Frame Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63908e82e8d8280a53314644efcda9ba"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTICR_HWUPIC" ref="ga63908e82e8d8280a53314644efcda9ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga63908e82e8d8280a53314644efcda9ba">USBHS_HSTICR_HWUPIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTICR) Host Wake-Up Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f5c69a7b49bc8926d9f8d275945e043"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_DCONNIS" ref="ga8f5c69a7b49bc8926d9f8d275945e043" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8f5c69a7b49bc8926d9f8d275945e043">USBHS_HSTIFR_DCONNIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) Device Connection Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3321538a1390a9a9525af429a00b471"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_DDISCIS" ref="gac3321538a1390a9a9525af429a00b471" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac3321538a1390a9a9525af429a00b471">USBHS_HSTIFR_DDISCIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) Device Disconnection Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48da5d3e5cad30fa8fac9652f7584594"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_RSTIS" ref="ga48da5d3e5cad30fa8fac9652f7584594" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga48da5d3e5cad30fa8fac9652f7584594">USBHS_HSTIFR_RSTIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) USB Reset Sent Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18272cc7c4f5f26e98dfccfc97bf59d6"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_RSMEDIS" ref="ga18272cc7c4f5f26e98dfccfc97bf59d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga18272cc7c4f5f26e98dfccfc97bf59d6">USBHS_HSTIFR_RSMEDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) Downstream Resume Sent Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30bc239e13c9189a98b21b67f4240fe9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_RXRSMIS" ref="ga30bc239e13c9189a98b21b67f4240fe9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga30bc239e13c9189a98b21b67f4240fe9">USBHS_HSTIFR_RXRSMIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) Upstream Resume Received Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga058eec9cbe60b84e56a33cb97ad48712"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_HSOFIS" ref="ga058eec9cbe60b84e56a33cb97ad48712" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga058eec9cbe60b84e56a33cb97ad48712">USBHS_HSTIFR_HSOFIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) Host Start of Frame Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfdb08e9e4fe591cd781dd845c9b7712"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_HWUPIS" ref="gabfdb08e9e4fe591cd781dd845c9b7712" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gabfdb08e9e4fe591cd781dd845c9b7712">USBHS_HSTIFR_HWUPIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) Host Wake-Up Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1888edbfcc052261aa510d80d58e295"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_DMA_1" ref="gac1888edbfcc052261aa510d80d58e295" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac1888edbfcc052261aa510d80d58e295">USBHS_HSTIFR_DMA_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 1 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50434e1d59cd6cdc2450bd0006417753"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_DMA_2" ref="ga50434e1d59cd6cdc2450bd0006417753" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga50434e1d59cd6cdc2450bd0006417753">USBHS_HSTIFR_DMA_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 2 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga579f95492fa987c10290c53146a8b647"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_DMA_3" ref="ga579f95492fa987c10290c53146a8b647" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga579f95492fa987c10290c53146a8b647">USBHS_HSTIFR_DMA_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 3 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3668c66c2f3ddc898a55ad26cbaed287"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_DMA_4" ref="ga3668c66c2f3ddc898a55ad26cbaed287" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3668c66c2f3ddc898a55ad26cbaed287">USBHS_HSTIFR_DMA_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 4 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a2554e3461869d5b36cb65dd4251719"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_DMA_5" ref="ga4a2554e3461869d5b36cb65dd4251719" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4a2554e3461869d5b36cb65dd4251719">USBHS_HSTIFR_DMA_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 5 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e76b91c622cfc7c3a83a838ebd79dd4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_DMA_6" ref="ga7e76b91c622cfc7c3a83a838ebd79dd4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7e76b91c622cfc7c3a83a838ebd79dd4">USBHS_HSTIFR_DMA_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 30)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 6 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga357833ba3c2fb4ededbecd8e876b1380"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIFR_DMA_7" ref="ga357833ba3c2fb4ededbecd8e876b1380" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga357833ba3c2fb4ededbecd8e876b1380">USBHS_HSTIFR_DMA_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 31)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 7 Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e4f9a2f8424866113c488a83f3fe511"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_DCONNIE" ref="ga9e4f9a2f8424866113c488a83f3fe511" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9e4f9a2f8424866113c488a83f3fe511">USBHS_HSTIMR_DCONNIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Device Connection Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3e7bad35dd2abc7543891f740c405ca"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_DDISCIE" ref="gab3e7bad35dd2abc7543891f740c405ca" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab3e7bad35dd2abc7543891f740c405ca">USBHS_HSTIMR_DDISCIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Device Disconnection Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77028eadb2fe9bbea2b967cf5d8b0612"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_RSTIE" ref="ga77028eadb2fe9bbea2b967cf5d8b0612" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga77028eadb2fe9bbea2b967cf5d8b0612">USBHS_HSTIMR_RSTIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) USB Reset Sent Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafc1813f46febb964bb11d1b88652c2c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_RSMEDIE" ref="gaafc1813f46febb964bb11d1b88652c2c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaafc1813f46febb964bb11d1b88652c2c">USBHS_HSTIMR_RSMEDIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Downstream Resume Sent Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa38a2f3aad430e94e8025b159a5b21ac"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_RXRSMIE" ref="gaa38a2f3aad430e94e8025b159a5b21ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa38a2f3aad430e94e8025b159a5b21ac">USBHS_HSTIMR_RXRSMIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Upstream Resume Received Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ee6df30ca79ad576ed2eb15f029608e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_HSOFIE" ref="ga4ee6df30ca79ad576ed2eb15f029608e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4ee6df30ca79ad576ed2eb15f029608e">USBHS_HSTIMR_HSOFIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Host Start of Frame Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafb0e3fbc603a463affb7a12d70bef38"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_HWUPIE" ref="gaafb0e3fbc603a463affb7a12d70bef38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaafb0e3fbc603a463affb7a12d70bef38">USBHS_HSTIMR_HWUPIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Host Wake-Up Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60199eab9715e425a8c753fc6d59dec2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_PEP_0" ref="ga60199eab9715e425a8c753fc6d59dec2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga60199eab9715e425a8c753fc6d59dec2">USBHS_HSTIMR_PEP_0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 0 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6172d112a349a26be5a03337ea3fc71d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_PEP_1" ref="ga6172d112a349a26be5a03337ea3fc71d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6172d112a349a26be5a03337ea3fc71d">USBHS_HSTIMR_PEP_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 1 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9880b7c54d692247c9aba7f4f95c2e15"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_PEP_2" ref="ga9880b7c54d692247c9aba7f4f95c2e15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9880b7c54d692247c9aba7f4f95c2e15">USBHS_HSTIMR_PEP_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 2 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70b559fada4c465d2b6bc299392ae540"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_PEP_3" ref="ga70b559fada4c465d2b6bc299392ae540" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga70b559fada4c465d2b6bc299392ae540">USBHS_HSTIMR_PEP_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 3 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26cb041dc277bbef3b58e0202ab628f8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_PEP_4" ref="ga26cb041dc277bbef3b58e0202ab628f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga26cb041dc277bbef3b58e0202ab628f8">USBHS_HSTIMR_PEP_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 4 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaceb5d8500512986ef44bafafe5f5aaa5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_PEP_5" ref="gaceb5d8500512986ef44bafafe5f5aaa5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaceb5d8500512986ef44bafafe5f5aaa5">USBHS_HSTIMR_PEP_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 5 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad408856b09c79f2fda29bd4d14f8ed41"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_PEP_6" ref="gad408856b09c79f2fda29bd4d14f8ed41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad408856b09c79f2fda29bd4d14f8ed41">USBHS_HSTIMR_PEP_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 6 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15aaace81792c52e2bf71540dbaee3c6"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_PEP_7" ref="ga15aaace81792c52e2bf71540dbaee3c6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga15aaace81792c52e2bf71540dbaee3c6">USBHS_HSTIMR_PEP_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 7 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58617dbb47d40379dd6f52bf457b61d0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_PEP_8" ref="ga58617dbb47d40379dd6f52bf457b61d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga58617dbb47d40379dd6f52bf457b61d0">USBHS_HSTIMR_PEP_8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 8 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e7d41188448729a8492aa7c0f3fbb81"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_PEP_9" ref="ga2e7d41188448729a8492aa7c0f3fbb81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2e7d41188448729a8492aa7c0f3fbb81">USBHS_HSTIMR_PEP_9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 9 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf35e21d17ce04631222332ce437d27c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_PEP_10" ref="gadf35e21d17ce04631222332ce437d27c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadf35e21d17ce04631222332ce437d27c">USBHS_HSTIMR_PEP_10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 10 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad14cfd7810f5033137778fe92f388b8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_PEP_11" ref="gaad14cfd7810f5033137778fe92f388b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaad14cfd7810f5033137778fe92f388b8">USBHS_HSTIMR_PEP_11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 11 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61c97e0acffdc442fd45707250b40ac2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_DMA_1" ref="ga61c97e0acffdc442fd45707250b40ac2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga61c97e0acffdc442fd45707250b40ac2">USBHS_HSTIMR_DMA_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 1 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d5d45937a4321269f1dee8c851ecbc6"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_DMA_2" ref="ga4d5d45937a4321269f1dee8c851ecbc6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4d5d45937a4321269f1dee8c851ecbc6">USBHS_HSTIMR_DMA_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 2 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00c9d925156b3c6adf50cda93e273fd3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_DMA_3" ref="ga00c9d925156b3c6adf50cda93e273fd3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga00c9d925156b3c6adf50cda93e273fd3">USBHS_HSTIMR_DMA_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 3 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21bef801a93c53da8eaa417d9c804ee2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_DMA_4" ref="ga21bef801a93c53da8eaa417d9c804ee2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga21bef801a93c53da8eaa417d9c804ee2">USBHS_HSTIMR_DMA_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 4 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ee1fd964c3d000bae0a979ebf13e123"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_DMA_5" ref="ga9ee1fd964c3d000bae0a979ebf13e123" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9ee1fd964c3d000bae0a979ebf13e123">USBHS_HSTIMR_DMA_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 5 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf450dc1e38656073c51bdb2d455a4d01"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_DMA_6" ref="gaf450dc1e38656073c51bdb2d455a4d01" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf450dc1e38656073c51bdb2d455a4d01">USBHS_HSTIMR_DMA_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 30)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 6 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a10247b930f6ffcc7deb2e894fe86d3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIMR_DMA_7" ref="ga0a10247b930f6ffcc7deb2e894fe86d3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0a10247b930f6ffcc7deb2e894fe86d3">USBHS_HSTIMR_DMA_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 31)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 7 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae12d73aff52d4e956f581bcf23f118f3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_DCONNIEC" ref="gae12d73aff52d4e956f581bcf23f118f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae12d73aff52d4e956f581bcf23f118f3">USBHS_HSTIDR_DCONNIEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Device Connection Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7c9ec90aa2f4d31dcf59aa75706904b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_DDISCIEC" ref="gae7c9ec90aa2f4d31dcf59aa75706904b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae7c9ec90aa2f4d31dcf59aa75706904b">USBHS_HSTIDR_DDISCIEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Device Disconnection Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08e59c5e9f7b06336c5891b816818d20"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_RSTIEC" ref="ga08e59c5e9f7b06336c5891b816818d20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga08e59c5e9f7b06336c5891b816818d20">USBHS_HSTIDR_RSTIEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) USB Reset Sent Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c699747f489cbb80ea42c95a9d6a8d0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_RSMEDIEC" ref="ga7c699747f489cbb80ea42c95a9d6a8d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7c699747f489cbb80ea42c95a9d6a8d0">USBHS_HSTIDR_RSMEDIEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Downstream Resume Sent Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0e07a0dbd66d3c04b103b99476029d1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_RXRSMIEC" ref="gae0e07a0dbd66d3c04b103b99476029d1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae0e07a0dbd66d3c04b103b99476029d1">USBHS_HSTIDR_RXRSMIEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Upstream Resume Received Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe37ad9df8dcc435346c4a9dd26c8276"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_HSOFIEC" ref="gafe37ad9df8dcc435346c4a9dd26c8276" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gafe37ad9df8dcc435346c4a9dd26c8276">USBHS_HSTIDR_HSOFIEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Host Start of Frame Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad76e639effe266e8ea166bc9c5faf889"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_HWUPIEC" ref="gad76e639effe266e8ea166bc9c5faf889" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad76e639effe266e8ea166bc9c5faf889">USBHS_HSTIDR_HWUPIEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Host Wake-Up Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb27e9e72459e863c26266f9f79b7df1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_PEP_0" ref="gadb27e9e72459e863c26266f9f79b7df1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadb27e9e72459e863c26266f9f79b7df1">USBHS_HSTIDR_PEP_0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 0 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7bb1a54b0b9a25a26524177876943ea8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_PEP_1" ref="ga7bb1a54b0b9a25a26524177876943ea8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7bb1a54b0b9a25a26524177876943ea8">USBHS_HSTIDR_PEP_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 1 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca8cd64c1c4800bcb2635da7e905cc5a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_PEP_2" ref="gaca8cd64c1c4800bcb2635da7e905cc5a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaca8cd64c1c4800bcb2635da7e905cc5a">USBHS_HSTIDR_PEP_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 2 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf480d84efa4015cbc81a5a06282d611f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_PEP_3" ref="gaf480d84efa4015cbc81a5a06282d611f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf480d84efa4015cbc81a5a06282d611f">USBHS_HSTIDR_PEP_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 3 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c33676bb874c3c851f6a773fa53b81e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_PEP_4" ref="ga6c33676bb874c3c851f6a773fa53b81e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6c33676bb874c3c851f6a773fa53b81e">USBHS_HSTIDR_PEP_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 4 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga646228d3a1149c843385251baf382ac0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_PEP_5" ref="ga646228d3a1149c843385251baf382ac0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga646228d3a1149c843385251baf382ac0">USBHS_HSTIDR_PEP_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 5 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab86b180ae6ec0fe7802eee525f13046e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_PEP_6" ref="gab86b180ae6ec0fe7802eee525f13046e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab86b180ae6ec0fe7802eee525f13046e">USBHS_HSTIDR_PEP_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 6 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec7010629d8f1e59daf94750989c878d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_PEP_7" ref="gaec7010629d8f1e59daf94750989c878d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaec7010629d8f1e59daf94750989c878d">USBHS_HSTIDR_PEP_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 7 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9015330b05ecb493199baf99632b2f04"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_PEP_8" ref="ga9015330b05ecb493199baf99632b2f04" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9015330b05ecb493199baf99632b2f04">USBHS_HSTIDR_PEP_8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 8 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc3b8583cd91aae6cf5fdd82191033db"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_PEP_9" ref="gafc3b8583cd91aae6cf5fdd82191033db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gafc3b8583cd91aae6cf5fdd82191033db">USBHS_HSTIDR_PEP_9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 9 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7214fd8298b4300174a230afe5a352fb"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_PEP_10" ref="ga7214fd8298b4300174a230afe5a352fb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7214fd8298b4300174a230afe5a352fb">USBHS_HSTIDR_PEP_10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 10 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3abd77f8160b8f2c947e08480a3447ba"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_PEP_11" ref="ga3abd77f8160b8f2c947e08480a3447ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3abd77f8160b8f2c947e08480a3447ba">USBHS_HSTIDR_PEP_11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 11 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga093461bf7b81f1b606d9362880f396f1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_DMA_1" ref="ga093461bf7b81f1b606d9362880f396f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga093461bf7b81f1b606d9362880f396f1">USBHS_HSTIDR_DMA_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 1 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga918da75c8395361aa6433e3f7f0d698d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_DMA_2" ref="ga918da75c8395361aa6433e3f7f0d698d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga918da75c8395361aa6433e3f7f0d698d">USBHS_HSTIDR_DMA_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 2 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7209c9ffead11cc6099d64f2f2c902f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_DMA_3" ref="gac7209c9ffead11cc6099d64f2f2c902f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac7209c9ffead11cc6099d64f2f2c902f">USBHS_HSTIDR_DMA_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 3 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2241db1c6d32aad6273c7ff2d74cb1bb"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_DMA_4" ref="ga2241db1c6d32aad6273c7ff2d74cb1bb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2241db1c6d32aad6273c7ff2d74cb1bb">USBHS_HSTIDR_DMA_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 4 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11082945215e5922c3f667372e20d570"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_DMA_5" ref="ga11082945215e5922c3f667372e20d570" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga11082945215e5922c3f667372e20d570">USBHS_HSTIDR_DMA_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 5 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf14eb02f7bd49e644a2436e86c3c5e97"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_DMA_6" ref="gaf14eb02f7bd49e644a2436e86c3c5e97" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf14eb02f7bd49e644a2436e86c3c5e97">USBHS_HSTIDR_DMA_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 30)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 6 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c3e5f19e87931dbac7660d1ef1a7017"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIDR_DMA_7" ref="ga4c3e5f19e87931dbac7660d1ef1a7017" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4c3e5f19e87931dbac7660d1ef1a7017">USBHS_HSTIDR_DMA_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 31)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 7 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09be10f559e69bb67edafc93a6585788"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_DCONNIES" ref="ga09be10f559e69bb67edafc93a6585788" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga09be10f559e69bb67edafc93a6585788">USBHS_HSTIER_DCONNIES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Device Connection Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20152f5f9facf06b69f6b83fba5f6cfd"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_DDISCIES" ref="ga20152f5f9facf06b69f6b83fba5f6cfd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga20152f5f9facf06b69f6b83fba5f6cfd">USBHS_HSTIER_DDISCIES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Device Disconnection Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ef717bd9e7bd7a422a7e71193970926"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_RSTIES" ref="ga8ef717bd9e7bd7a422a7e71193970926" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8ef717bd9e7bd7a422a7e71193970926">USBHS_HSTIER_RSTIES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) USB Reset Sent Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bc91aa8af1300eda6c322094655413c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_RSMEDIES" ref="ga5bc91aa8af1300eda6c322094655413c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5bc91aa8af1300eda6c322094655413c">USBHS_HSTIER_RSMEDIES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Downstream Resume Sent Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e1e614305c15e608f6d1783d4f9cf60"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_RXRSMIES" ref="ga6e1e614305c15e608f6d1783d4f9cf60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6e1e614305c15e608f6d1783d4f9cf60">USBHS_HSTIER_RXRSMIES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Upstream Resume Received Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b0589e8cb36be187b55ded881b30cac"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_HSOFIES" ref="ga2b0589e8cb36be187b55ded881b30cac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2b0589e8cb36be187b55ded881b30cac">USBHS_HSTIER_HSOFIES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Host Start of Frame Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3da0cf2e0f5a86423269e347cb1430f8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_HWUPIES" ref="ga3da0cf2e0f5a86423269e347cb1430f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3da0cf2e0f5a86423269e347cb1430f8">USBHS_HSTIER_HWUPIES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Host Wake-Up Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0230c5800f4e19ff2dbb9ae8b23dbf3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_PEP_0" ref="gad0230c5800f4e19ff2dbb9ae8b23dbf3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad0230c5800f4e19ff2dbb9ae8b23dbf3">USBHS_HSTIER_PEP_0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 0 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa39fdd07d706a1f440341bb3f8d80ce1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_PEP_1" ref="gaa39fdd07d706a1f440341bb3f8d80ce1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa39fdd07d706a1f440341bb3f8d80ce1">USBHS_HSTIER_PEP_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 1 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54ca3a88fabdca09432aba2c9bf90255"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_PEP_2" ref="ga54ca3a88fabdca09432aba2c9bf90255" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga54ca3a88fabdca09432aba2c9bf90255">USBHS_HSTIER_PEP_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 2 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95892174d0850867e1e083048aaab773"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_PEP_3" ref="ga95892174d0850867e1e083048aaab773" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga95892174d0850867e1e083048aaab773">USBHS_HSTIER_PEP_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 3 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c132fc69c3337e6671990fd1a7e991a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_PEP_4" ref="ga6c132fc69c3337e6671990fd1a7e991a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6c132fc69c3337e6671990fd1a7e991a">USBHS_HSTIER_PEP_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 4 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b87a486fa83e0611c5a4eb9d501f7b3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_PEP_5" ref="ga6b87a486fa83e0611c5a4eb9d501f7b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6b87a486fa83e0611c5a4eb9d501f7b3">USBHS_HSTIER_PEP_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 5 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e1680335266b023196d8eec97400876"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_PEP_6" ref="ga5e1680335266b023196d8eec97400876" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5e1680335266b023196d8eec97400876">USBHS_HSTIER_PEP_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 6 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga788ce64d2afdf12459e1d2ae8899323d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_PEP_7" ref="ga788ce64d2afdf12459e1d2ae8899323d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga788ce64d2afdf12459e1d2ae8899323d">USBHS_HSTIER_PEP_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 7 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b7e9566a64821243147c3950f3a60d5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_PEP_8" ref="ga4b7e9566a64821243147c3950f3a60d5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4b7e9566a64821243147c3950f3a60d5">USBHS_HSTIER_PEP_8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 8 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e5d8101cfdc2396ce20e75be173b1f7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_PEP_9" ref="ga5e5d8101cfdc2396ce20e75be173b1f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5e5d8101cfdc2396ce20e75be173b1f7">USBHS_HSTIER_PEP_9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 9 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0624c6ef33a6f52bc5e59b739587c8b9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_PEP_10" ref="ga0624c6ef33a6f52bc5e59b739587c8b9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0624c6ef33a6f52bc5e59b739587c8b9">USBHS_HSTIER_PEP_10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 10 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2613a3c81d45c37427721970885786cb"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_PEP_11" ref="ga2613a3c81d45c37427721970885786cb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2613a3c81d45c37427721970885786cb">USBHS_HSTIER_PEP_11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 11 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga969f463accb76d2fa7e9a36fab75e907"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_DMA_1" ref="ga969f463accb76d2fa7e9a36fab75e907" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga969f463accb76d2fa7e9a36fab75e907">USBHS_HSTIER_DMA_1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 1 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18c7e5dc5feffd8ce5ed6ab20780d510"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_DMA_2" ref="ga18c7e5dc5feffd8ce5ed6ab20780d510" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga18c7e5dc5feffd8ce5ed6ab20780d510">USBHS_HSTIER_DMA_2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 2 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b833ec87eca584d0667bc7a0e63037f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_DMA_3" ref="ga1b833ec87eca584d0667bc7a0e63037f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1b833ec87eca584d0667bc7a0e63037f">USBHS_HSTIER_DMA_3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 3 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa13ed4a630e5f18cacd81de616e8d623"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_DMA_4" ref="gaa13ed4a630e5f18cacd81de616e8d623" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa13ed4a630e5f18cacd81de616e8d623">USBHS_HSTIER_DMA_4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 4 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac79c8a94551ca220fea0b1ffb3cdd45a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_DMA_5" ref="gac79c8a94551ca220fea0b1ffb3cdd45a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac79c8a94551ca220fea0b1ffb3cdd45a">USBHS_HSTIER_DMA_5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 5 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80721903145e96669042ec154fd30176"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_DMA_6" ref="ga80721903145e96669042ec154fd30176" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga80721903145e96669042ec154fd30176">USBHS_HSTIER_DMA_6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 30)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 6 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c9d1366f1850d5774255cd13566cb42"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTIER_DMA_7" ref="ga4c9d1366f1850d5774255cd13566cb42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4c9d1366f1850d5774255cd13566cb42">USBHS_HSTIER_DMA_7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 31)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 7 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7487e8a82f0ff8f8b6b69beda7cf55db"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PEN0" ref="ga7487e8a82f0ff8f8b6b69beda7cf55db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7487e8a82f0ff8f8b6b69beda7cf55db">USBHS_HSTPIP_PEN0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 0 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0887f2ef0207418052909aa2358d2b1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PEN1" ref="gaa0887f2ef0207418052909aa2358d2b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa0887f2ef0207418052909aa2358d2b1">USBHS_HSTPIP_PEN1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 1 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53c05b7dbe819883dedf80eac2596828"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PEN2" ref="ga53c05b7dbe819883dedf80eac2596828" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga53c05b7dbe819883dedf80eac2596828">USBHS_HSTPIP_PEN2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 2 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96beaeeda6d25f9fa3be010d27498b15"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PEN3" ref="ga96beaeeda6d25f9fa3be010d27498b15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga96beaeeda6d25f9fa3be010d27498b15">USBHS_HSTPIP_PEN3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 3 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6888c4a72b7f8dd35a18e00c6a6daacf"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PEN4" ref="ga6888c4a72b7f8dd35a18e00c6a6daacf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6888c4a72b7f8dd35a18e00c6a6daacf">USBHS_HSTPIP_PEN4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 4 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab5c7f817eb4da9974b885d7b9de06dc"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PEN5" ref="gaab5c7f817eb4da9974b885d7b9de06dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaab5c7f817eb4da9974b885d7b9de06dc">USBHS_HSTPIP_PEN5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 5 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga228d055418ac3fa91258155644bef5aa"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PEN6" ref="ga228d055418ac3fa91258155644bef5aa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga228d055418ac3fa91258155644bef5aa">USBHS_HSTPIP_PEN6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 6 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25f985d289cb1cfd228ca1829157ce2a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PEN7" ref="ga25f985d289cb1cfd228ca1829157ce2a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga25f985d289cb1cfd228ca1829157ce2a">USBHS_HSTPIP_PEN7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 7 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0202485e22227369e96e2f379b2b22ce"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PEN8" ref="ga0202485e22227369e96e2f379b2b22ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0202485e22227369e96e2f379b2b22ce">USBHS_HSTPIP_PEN8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 8 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42f2334a1965f0ea164c16c7846a76e1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PRST0" ref="ga42f2334a1965f0ea164c16c7846a76e1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga42f2334a1965f0ea164c16c7846a76e1">USBHS_HSTPIP_PRST0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 0 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c4319ddf947a1ff53fd19f6221ba6f9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PRST1" ref="ga5c4319ddf947a1ff53fd19f6221ba6f9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5c4319ddf947a1ff53fd19f6221ba6f9">USBHS_HSTPIP_PRST1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 1 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f8fa4b5f8a83efb290859bac8f771c5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PRST2" ref="ga1f8fa4b5f8a83efb290859bac8f771c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1f8fa4b5f8a83efb290859bac8f771c5">USBHS_HSTPIP_PRST2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 2 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc6e9276faa6b14b61d429b95e5aea1e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PRST3" ref="gabc6e9276faa6b14b61d429b95e5aea1e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gabc6e9276faa6b14b61d429b95e5aea1e">USBHS_HSTPIP_PRST3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 3 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4594e7ba0e892fabce26a24a6ab993f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PRST4" ref="gae4594e7ba0e892fabce26a24a6ab993f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae4594e7ba0e892fabce26a24a6ab993f">USBHS_HSTPIP_PRST4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 4 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf22e342854890cef8d7fd408e52325c5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PRST5" ref="gaf22e342854890cef8d7fd408e52325c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf22e342854890cef8d7fd408e52325c5">USBHS_HSTPIP_PRST5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 5 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91e41af494149ed687a3e2798d30fca9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PRST6" ref="ga91e41af494149ed687a3e2798d30fca9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga91e41af494149ed687a3e2798d30fca9">USBHS_HSTPIP_PRST6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 6 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3f06c94b3c0c887f0e9242db7b81f78"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PRST7" ref="gaa3f06c94b3c0c887f0e9242db7b81f78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa3f06c94b3c0c887f0e9242db7b81f78">USBHS_HSTPIP_PRST7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 7 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7da6e19c73db3010526a8d3a42c4d49e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIP_PRST8" ref="ga7da6e19c73db3010526a8d3a42c4d49e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7da6e19c73db3010526a8d3a42c4d49e">USBHS_HSTPIP_PRST8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 8 Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga516a648997039419b7b87f9798b97c60"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTFNUM_MFNUM_Pos" ref="ga516a648997039419b7b87f9798b97c60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTFNUM_MFNUM_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6eb63a90913102975022647c0b2af3d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTFNUM_MFNUM_Msk" ref="gaa6eb63a90913102975022647c0b2af3d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa6eb63a90913102975022647c0b2af3d">USBHS_HSTFNUM_MFNUM_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; USBHS_HSTFNUM_MFNUM_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTFNUM) Micro Frame Number <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3704452b0f8c713899f51e0a7dc20342"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTFNUM_MFNUM" ref="ga3704452b0f8c713899f51e0a7dc20342" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTFNUM_MFNUM</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTFNUM_MFNUM_Msk &amp; ((value) &lt;&lt; USBHS_HSTFNUM_MFNUM_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca6d368cfde9f1c4c6efeba049f87619"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTFNUM_FNUM_Pos" ref="gaca6d368cfde9f1c4c6efeba049f87619" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTFNUM_FNUM_Pos</b>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12d53a196a1de6bf54b6a602413ee6ba"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTFNUM_FNUM_Msk" ref="ga12d53a196a1de6bf54b6a602413ee6ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga12d53a196a1de6bf54b6a602413ee6ba">USBHS_HSTFNUM_FNUM_Msk</a>&nbsp;&nbsp;&nbsp;(0x7ffu &lt;&lt; USBHS_HSTFNUM_FNUM_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTFNUM) Frame Number <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf48953926e186a304e74e8fe451f9d9b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTFNUM_FNUM" ref="gaf48953926e186a304e74e8fe451f9d9b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTFNUM_FNUM</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTFNUM_FNUM_Msk &amp; ((value) &lt;&lt; USBHS_HSTFNUM_FNUM_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac54b502818dd048054072353a8c118a8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTFNUM_FLENHIGH_Pos" ref="gac54b502818dd048054072353a8c118a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTFNUM_FLENHIGH_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40c06afa00bf9111922d09694dcee259"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTFNUM_FLENHIGH_Msk" ref="ga40c06afa00bf9111922d09694dcee259" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga40c06afa00bf9111922d09694dcee259">USBHS_HSTFNUM_FLENHIGH_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; USBHS_HSTFNUM_FLENHIGH_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTFNUM) Frame Length <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74560a368797e55618ef4fcef9df6245"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTFNUM_FLENHIGH" ref="ga74560a368797e55618ef4fcef9df6245" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTFNUM_FLENHIGH</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTFNUM_FLENHIGH_Msk &amp; ((value) &lt;&lt; USBHS_HSTFNUM_FLENHIGH_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga423f427c614cb5373d16a599593db7a0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR1_HSTADDRP0_Pos" ref="ga423f427c614cb5373d16a599593db7a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR1_HSTADDRP0_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8af8a1d1df9aa442c92d6da93239944c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR1_HSTADDRP0_Msk" ref="ga8af8a1d1df9aa442c92d6da93239944c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8af8a1d1df9aa442c92d6da93239944c">USBHS_HSTADDR1_HSTADDRP0_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP0_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTADDR1) USB Host Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2594cf9fe94725079ede68dd02eb1f76"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR1_HSTADDRP0" ref="ga2594cf9fe94725079ede68dd02eb1f76" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR1_HSTADDRP0</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTADDR1_HSTADDRP0_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR1_HSTADDRP0_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ed32a30d7ad5cfe15d4f01fb85e1109"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR1_HSTADDRP1_Pos" ref="ga0ed32a30d7ad5cfe15d4f01fb85e1109" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR1_HSTADDRP1_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf80878790141adcc9d0ef83325a9d64d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR1_HSTADDRP1_Msk" ref="gaf80878790141adcc9d0ef83325a9d64d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf80878790141adcc9d0ef83325a9d64d">USBHS_HSTADDR1_HSTADDRP1_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP1_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTADDR1) USB Host Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga645e25792703535a45acfc8aa4244ded"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR1_HSTADDRP1" ref="ga645e25792703535a45acfc8aa4244ded" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR1_HSTADDRP1</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTADDR1_HSTADDRP1_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR1_HSTADDRP1_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31f13677da4dddc57bc2acd2087af67a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR1_HSTADDRP2_Pos" ref="ga31f13677da4dddc57bc2acd2087af67a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR1_HSTADDRP2_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58fe50a00c0a40126a2c76fa490f14a4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR1_HSTADDRP2_Msk" ref="ga58fe50a00c0a40126a2c76fa490f14a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga58fe50a00c0a40126a2c76fa490f14a4">USBHS_HSTADDR1_HSTADDRP2_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP2_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTADDR1) USB Host Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e1c2748d679d354d1179d10e7de6862"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR1_HSTADDRP2" ref="ga2e1c2748d679d354d1179d10e7de6862" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR1_HSTADDRP2</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTADDR1_HSTADDRP2_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR1_HSTADDRP2_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ad9e240e9ea32635c4c3e7cb5245563"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR1_HSTADDRP3_Pos" ref="ga6ad9e240e9ea32635c4c3e7cb5245563" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR1_HSTADDRP3_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac393d1ef7204508fbd9ff3028522ffbd"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR1_HSTADDRP3_Msk" ref="gac393d1ef7204508fbd9ff3028522ffbd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac393d1ef7204508fbd9ff3028522ffbd">USBHS_HSTADDR1_HSTADDRP3_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP3_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTADDR1) USB Host Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e6cd7201d7dc57bcb0ec67dd5a8b0a9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR1_HSTADDRP3" ref="ga0e6cd7201d7dc57bcb0ec67dd5a8b0a9" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR1_HSTADDRP3</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTADDR1_HSTADDRP3_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR1_HSTADDRP3_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec3f333b445e6112fd3e29edf6ca4250"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR2_HSTADDRP4_Pos" ref="gaec3f333b445e6112fd3e29edf6ca4250" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR2_HSTADDRP4_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga420ac4febfb6b3450b97cd0e77e79f04"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR2_HSTADDRP4_Msk" ref="ga420ac4febfb6b3450b97cd0e77e79f04" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga420ac4febfb6b3450b97cd0e77e79f04">USBHS_HSTADDR2_HSTADDRP4_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP4_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTADDR2) USB Host Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbf6e6f34c9e82dee526b5f2d49322dc"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR2_HSTADDRP4" ref="gabbf6e6f34c9e82dee526b5f2d49322dc" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR2_HSTADDRP4</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTADDR2_HSTADDRP4_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR2_HSTADDRP4_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1127285ccfd83e8e4f9aa3ad3d3b78de"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR2_HSTADDRP5_Pos" ref="ga1127285ccfd83e8e4f9aa3ad3d3b78de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR2_HSTADDRP5_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga640723a5595cb0b6570c020283459642"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR2_HSTADDRP5_Msk" ref="ga640723a5595cb0b6570c020283459642" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga640723a5595cb0b6570c020283459642">USBHS_HSTADDR2_HSTADDRP5_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP5_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTADDR2) USB Host Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbe86d03749da7be8a210f8287a7416f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR2_HSTADDRP5" ref="gadbe86d03749da7be8a210f8287a7416f" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR2_HSTADDRP5</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTADDR2_HSTADDRP5_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR2_HSTADDRP5_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6278801ff91bfff0c8b5c5ff03386f86"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR2_HSTADDRP6_Pos" ref="ga6278801ff91bfff0c8b5c5ff03386f86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR2_HSTADDRP6_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3763c3bc84fc901d65ff13c5a16be24"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR2_HSTADDRP6_Msk" ref="gac3763c3bc84fc901d65ff13c5a16be24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac3763c3bc84fc901d65ff13c5a16be24">USBHS_HSTADDR2_HSTADDRP6_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP6_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTADDR2) USB Host Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01a1c6ff41592ecc6f4d489481924108"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR2_HSTADDRP6" ref="ga01a1c6ff41592ecc6f4d489481924108" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR2_HSTADDRP6</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTADDR2_HSTADDRP6_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR2_HSTADDRP6_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6e50fa9a7f61b660b89fa26e6a2bf6c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR2_HSTADDRP7_Pos" ref="gac6e50fa9a7f61b660b89fa26e6a2bf6c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR2_HSTADDRP7_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c0a731ad16bca0bce8fe5eb35af9e2f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR2_HSTADDRP7_Msk" ref="ga3c0a731ad16bca0bce8fe5eb35af9e2f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3c0a731ad16bca0bce8fe5eb35af9e2f">USBHS_HSTADDR2_HSTADDRP7_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP7_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTADDR2) USB Host Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73b2673fbe53e56ae5e4a7cbc2f2949f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR2_HSTADDRP7" ref="ga73b2673fbe53e56ae5e4a7cbc2f2949f" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR2_HSTADDRP7</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTADDR2_HSTADDRP7_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR2_HSTADDRP7_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabacf824c9b22255ea34cdcb087beb05c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR3_HSTADDRP8_Pos" ref="gabacf824c9b22255ea34cdcb087beb05c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR3_HSTADDRP8_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadea2e5a1320c92fb706cd154af7f626b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR3_HSTADDRP8_Msk" ref="gadea2e5a1320c92fb706cd154af7f626b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadea2e5a1320c92fb706cd154af7f626b">USBHS_HSTADDR3_HSTADDRP8_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; USBHS_HSTADDR3_HSTADDRP8_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTADDR3) USB Host Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0678d72186eacf376d3999a876012560"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR3_HSTADDRP8" ref="ga0678d72186eacf376d3999a876012560" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR3_HSTADDRP8</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTADDR3_HSTADDRP8_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR3_HSTADDRP8_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga236b909f99bdb298b43a699a82c9cc2c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR3_HSTADDRP9_Pos" ref="ga236b909f99bdb298b43a699a82c9cc2c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR3_HSTADDRP9_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7441ecd79e733d277b037d6579a2fe36"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR3_HSTADDRP9_Msk" ref="ga7441ecd79e733d277b037d6579a2fe36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7441ecd79e733d277b037d6579a2fe36">USBHS_HSTADDR3_HSTADDRP9_Msk</a>&nbsp;&nbsp;&nbsp;(0x7fu &lt;&lt; USBHS_HSTADDR3_HSTADDRP9_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTADDR3) USB Host Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5adc5f70b973439c7dc46a65bfe24a3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTADDR3_HSTADDRP9" ref="gad5adc5f70b973439c7dc46a65bfe24a3" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTADDR3_HSTADDRP9</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTADDR3_HSTADDRP9_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR3_HSTADDRP9_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga748a87e1440adf71b43858b99e3cc948"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_ALLOC" ref="ga748a87e1440adf71b43858b99e3cc948" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga748a87e1440adf71b43858b99e3cc948">USBHS_HSTPIPCFG_ALLOC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe Memory Allocate <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1f8218fe0338a75c16c89c69cb92356"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PBK_Pos" ref="gab1f8218fe0338a75c16c89c69cb92356" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_PBK_Pos</b>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9103cf0af08386de3cd07a457839e812"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PBK_Msk" ref="ga9103cf0af08386de3cd07a457839e812" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9103cf0af08386de3cd07a457839e812">USBHS_HSTPIPCFG_PBK_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_HSTPIPCFG_PBK_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe Banks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31f4600714971180d93ba18a7830f5a7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PBK" ref="ga31f4600714971180d93ba18a7830f5a7" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_PBK</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTPIPCFG_PBK_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PBK_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac865ef54672a64bc27455bb233edbd67"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PBK_1_BANK" ref="gac865ef54672a64bc27455bb233edbd67" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac865ef54672a64bc27455bb233edbd67">USBHS_HSTPIPCFG_PBK_1_BANK</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Single-bank pipe <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ea6cc1697500d492897379045f858c3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PBK_2_BANK" ref="ga5ea6cc1697500d492897379045f858c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5ea6cc1697500d492897379045f858c3">USBHS_HSTPIPCFG_PBK_2_BANK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Double-bank pipe <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf2d01a41e4d6f044a24f7b44f64a1f6"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PBK_3_BANK" ref="gacf2d01a41e4d6f044a24f7b44f64a1f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gacf2d01a41e4d6f044a24f7b44f64a1f6">USBHS_HSTPIPCFG_PBK_3_BANK</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Triple-bank pipe <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga684a43caf3f329a82c19b2d39750e3ff"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PSIZE_Pos" ref="ga684a43caf3f329a82c19b2d39750e3ff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_PSIZE_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77f213ac27c22e9ca19df137d452a69f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PSIZE_Msk" ref="ga77f213ac27c22e9ca19df137d452a69f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga77f213ac27c22e9ca19df137d452a69f">USBHS_HSTPIPCFG_PSIZE_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; USBHS_HSTPIPCFG_PSIZE_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe Size <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac122951619bc7c68829b9d6fd843dc31"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PSIZE" ref="gac122951619bc7c68829b9d6fd843dc31" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_PSIZE</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTPIPCFG_PSIZE_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PSIZE_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4925e30bac220fa554147b9d58ab408"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PSIZE_8_BYTE" ref="gaa4925e30bac220fa554147b9d58ab408" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa4925e30bac220fa554147b9d58ab408">USBHS_HSTPIPCFG_PSIZE_8_BYTE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 8 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad29ee9956753a47492c14355735f54e0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PSIZE_16_BYTE" ref="gad29ee9956753a47492c14355735f54e0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad29ee9956753a47492c14355735f54e0">USBHS_HSTPIPCFG_PSIZE_16_BYTE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 16 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1eb09cbf11f9301e13a44c5f3d6f9c28"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PSIZE_32_BYTE" ref="ga1eb09cbf11f9301e13a44c5f3d6f9c28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1eb09cbf11f9301e13a44c5f3d6f9c28">USBHS_HSTPIPCFG_PSIZE_32_BYTE</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 32 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e25221de729be34f34dcb8b0dfe357c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PSIZE_64_BYTE" ref="ga6e25221de729be34f34dcb8b0dfe357c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6e25221de729be34f34dcb8b0dfe357c">USBHS_HSTPIPCFG_PSIZE_64_BYTE</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 64 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22bdb34d8abfe49e2495f03d6eab0334"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PSIZE_128_BYTE" ref="ga22bdb34d8abfe49e2495f03d6eab0334" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga22bdb34d8abfe49e2495f03d6eab0334">USBHS_HSTPIPCFG_PSIZE_128_BYTE</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 128 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8609c494ead12f66b21c1efb095173c5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PSIZE_256_BYTE" ref="ga8609c494ead12f66b21c1efb095173c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8609c494ead12f66b21c1efb095173c5">USBHS_HSTPIPCFG_PSIZE_256_BYTE</a>&nbsp;&nbsp;&nbsp;(0x5u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 256 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad28c4edde459d8b58d96f053b7cf402d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PSIZE_512_BYTE" ref="gad28c4edde459d8b58d96f053b7cf402d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad28c4edde459d8b58d96f053b7cf402d">USBHS_HSTPIPCFG_PSIZE_512_BYTE</a>&nbsp;&nbsp;&nbsp;(0x6u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 512 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga185427a2b04f2207df1e03b7da4728e4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PSIZE_1024_BYTE" ref="ga185427a2b04f2207df1e03b7da4728e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga185427a2b04f2207df1e03b7da4728e4">USBHS_HSTPIPCFG_PSIZE_1024_BYTE</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 1024 bytes <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d562fd233ad1cc2f8b5232c21c81b60"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PTOKEN_Pos" ref="ga2d562fd233ad1cc2f8b5232c21c81b60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_PTOKEN_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9160ad51dac584e665f3ff920817ff34"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PTOKEN_Msk" ref="ga9160ad51dac584e665f3ff920817ff34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9160ad51dac584e665f3ff920817ff34">USBHS_HSTPIPCFG_PTOKEN_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_HSTPIPCFG_PTOKEN_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe Token <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d1b0be21cfe8f04388bcd96aa50b952"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PTOKEN" ref="ga7d1b0be21cfe8f04388bcd96aa50b952" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_PTOKEN</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTPIPCFG_PTOKEN_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PTOKEN_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13977671c7a6080fe0a24e1fa20b55b2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PTOKEN_SETUP" ref="ga13977671c7a6080fe0a24e1fa20b55b2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga13977671c7a6080fe0a24e1fa20b55b2">USBHS_HSTPIPCFG_PTOKEN_SETUP</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) SETUP <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05aed341b46e5deb78532b4e66ad3170"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PTOKEN_IN" ref="ga05aed341b46e5deb78532b4e66ad3170" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga05aed341b46e5deb78532b4e66ad3170">USBHS_HSTPIPCFG_PTOKEN_IN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) IN <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c650ad1cdbe06feef020ac64286b834"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PTOKEN_OUT" ref="ga0c650ad1cdbe06feef020ac64286b834" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0c650ad1cdbe06feef020ac64286b834">USBHS_HSTPIPCFG_PTOKEN_OUT</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) OUT <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c8f6bdfed56e18995257f9d6285e70b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_AUTOSW" ref="ga4c8f6bdfed56e18995257f9d6285e70b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4c8f6bdfed56e18995257f9d6285e70b">USBHS_HSTPIPCFG_AUTOSW</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Automatic Switch <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c6ea97d7708e544d1d41e477ca2417f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PTYPE_Pos" ref="ga2c6ea97d7708e544d1d41e477ca2417f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_PTYPE_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4039dc143d774deade05d8be793dc3a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PTYPE_Msk" ref="gaa4039dc143d774deade05d8be793dc3a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa4039dc143d774deade05d8be793dc3a">USBHS_HSTPIPCFG_PTYPE_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_HSTPIPCFG_PTYPE_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe Type <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a3df522e85f3c338e0a05bbce366ecf"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PTYPE" ref="ga8a3df522e85f3c338e0a05bbce366ecf" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_PTYPE</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTPIPCFG_PTYPE_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PTYPE_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace3afdd5bdfd55b608a71809a5687705"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PTYPE_CTRL" ref="gace3afdd5bdfd55b608a71809a5687705" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gace3afdd5bdfd55b608a71809a5687705">USBHS_HSTPIPCFG_PTYPE_CTRL</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b03ffb635a9a12458fc316d49bfb18e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PTYPE_ISO" ref="ga6b03ffb635a9a12458fc316d49bfb18e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6b03ffb635a9a12458fc316d49bfb18e">USBHS_HSTPIPCFG_PTYPE_ISO</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Isochronous <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d745287ca3ffa08bf8a024ee2217c94"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PTYPE_BLK" ref="ga5d745287ca3ffa08bf8a024ee2217c94" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5d745287ca3ffa08bf8a024ee2217c94">USBHS_HSTPIPCFG_PTYPE_BLK</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Bulk <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01cade33091230dcb050c23aadee6dde"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PTYPE_INTRPT" ref="ga01cade33091230dcb050c23aadee6dde" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga01cade33091230dcb050c23aadee6dde">USBHS_HSTPIPCFG_PTYPE_INTRPT</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9d97ab3406c0f2e769a229c85a14ec6"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PEPNUM_Pos" ref="gaa9d97ab3406c0f2e769a229c85a14ec6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_PEPNUM_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4c427ae7b00860d3e38d2fb3a3b1cd5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PEPNUM_Msk" ref="gae4c427ae7b00860d3e38d2fb3a3b1cd5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae4c427ae7b00860d3e38d2fb3a3b1cd5">USBHS_HSTPIPCFG_PEPNUM_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; USBHS_HSTPIPCFG_PEPNUM_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe <a class="el" href="struct_endpoint.html">Endpoint</a> Number <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga747426e0b642ef7265ed29f97289fe1e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PEPNUM" ref="ga747426e0b642ef7265ed29f97289fe1e" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_PEPNUM</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTPIPCFG_PEPNUM_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PEPNUM_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23bd8cae85e668996cae3c7113652b35"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_INTFRQ_Pos" ref="ga23bd8cae85e668996cae3c7113652b35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_INTFRQ_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0861796b9d288b3bb1aab1e85fafec77"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_INTFRQ_Msk" ref="ga0861796b9d288b3bb1aab1e85fafec77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0861796b9d288b3bb1aab1e85fafec77">USBHS_HSTPIPCFG_INTFRQ_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; USBHS_HSTPIPCFG_INTFRQ_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe Interrupt Request Frequency <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90973477f99168dd1b9b62c671c5ae2b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_INTFRQ" ref="ga90973477f99168dd1b9b62c671c5ae2b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_INTFRQ</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTPIPCFG_INTFRQ_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_INTFRQ_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0809494feabaf66ffe5b26414f8fd1f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_PINGEN" ref="gaf0809494feabaf66ffe5b26414f8fd1f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf0809494feabaf66ffe5b26414f8fd1f">USBHS_HSTPIPCFG_PINGEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Ping Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga296398192bdd3d809eaa7b87256f23de"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_BINTERVAL_Pos" ref="ga296398192bdd3d809eaa7b87256f23de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_BINTERVAL_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaedc9c4e67bfc7cc3d61e05ad12d33253"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_BINTERVAL_Msk" ref="gaedc9c4e67bfc7cc3d61e05ad12d33253" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaedc9c4e67bfc7cc3d61e05ad12d33253">USBHS_HSTPIPCFG_BINTERVAL_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; USBHS_HSTPIPCFG_BINTERVAL_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Binterval Parameter for the Bulk-Out/Ping Transaction <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dfcf332f4e592710da5e84377e52306"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPCFG_BINTERVAL" ref="ga9dfcf332f4e592710da5e84377e52306" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPCFG_BINTERVAL</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTPIPCFG_BINTERVAL_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_BINTERVAL_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd4bff53529d3a63d2f2a6b288ea4404"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_RXINI" ref="gabd4bff53529d3a63d2f2a6b288ea4404" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gabd4bff53529d3a63d2f2a6b288ea4404">USBHS_HSTPIPISR_RXINI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Received IN Data Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab412d773f75086777987bce75d9c2c79"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_TXOUTI" ref="gab412d773f75086777987bce75d9c2c79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab412d773f75086777987bce75d9c2c79">USBHS_HSTPIPISR_TXOUTI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Transmitted OUT Data Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b657f7ffb9144716c472b4873838612"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_TXSTPI" ref="ga5b657f7ffb9144716c472b4873838612" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5b657f7ffb9144716c472b4873838612">USBHS_HSTPIPISR_TXSTPI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Transmitted SETUP Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73998e12ffdfca1ab0bc9cf53797332c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_PERRI" ref="ga73998e12ffdfca1ab0bc9cf53797332c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga73998e12ffdfca1ab0bc9cf53797332c">USBHS_HSTPIPISR_PERRI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Pipe Error Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafefe427d47e2f528a7608c5313e2e9a7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_NAKEDI" ref="gafefe427d47e2f528a7608c5313e2e9a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gafefe427d47e2f528a7608c5313e2e9a7">USBHS_HSTPIPISR_NAKEDI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) NAKed Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga557f28502fc74053e78b6ee0144e37e4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_OVERFI" ref="ga557f28502fc74053e78b6ee0144e37e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga557f28502fc74053e78b6ee0144e37e4">USBHS_HSTPIPISR_OVERFI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Overflow Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49bab8fafde4c709dd7decb1c97b0503"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_RXSTALLDI" ref="ga49bab8fafde4c709dd7decb1c97b0503" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga49bab8fafde4c709dd7decb1c97b0503">USBHS_HSTPIPISR_RXSTALLDI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Received STALLed Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24f69fdd9e7c0327a46178c23dffba8a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_SHORTPACKETI" ref="ga24f69fdd9e7c0327a46178c23dffba8a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga24f69fdd9e7c0327a46178c23dffba8a">USBHS_HSTPIPISR_SHORTPACKETI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Short Packet Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12da3c3515367b9798455ca8ea4e2796"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_DTSEQ_Pos" ref="ga12da3c3515367b9798455ca8ea4e2796" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPISR_DTSEQ_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa48469a6762c93aca952ebafb652278f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_DTSEQ_Msk" ref="gaa48469a6762c93aca952ebafb652278f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa48469a6762c93aca952ebafb652278f">USBHS_HSTPIPISR_DTSEQ_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_HSTPIPISR_DTSEQ_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Data Toggle Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec96193aa502e7f2702f3165b1dd6ef7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_DTSEQ_DATA0" ref="gaec96193aa502e7f2702f3165b1dd6ef7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaec96193aa502e7f2702f3165b1dd6ef7">USBHS_HSTPIPISR_DTSEQ_DATA0</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Data0 toggle sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7db02e490de471fec3fbd8b63c6826ff"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_DTSEQ_DATA1" ref="ga7db02e490de471fec3fbd8b63c6826ff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7db02e490de471fec3fbd8b63c6826ff">USBHS_HSTPIPISR_DTSEQ_DATA1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Data1 toggle sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga793816e0d2e1badddf3eaee8d1f0ee60"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_NBUSYBK_Pos" ref="ga793816e0d2e1badddf3eaee8d1f0ee60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPISR_NBUSYBK_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac3953333edc965b39903c078a4d3618"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_NBUSYBK_Msk" ref="gaac3953333edc965b39903c078a4d3618" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaac3953333edc965b39903c078a4d3618">USBHS_HSTPIPISR_NBUSYBK_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_HSTPIPISR_NBUSYBK_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Number of Busy Banks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf30ce07927f90132f9ed05f375223a0a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_NBUSYBK_0_BUSY" ref="gaf30ce07927f90132f9ed05f375223a0a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf30ce07927f90132f9ed05f375223a0a">USBHS_HSTPIPISR_NBUSYBK_0_BUSY</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) 0 busy bank (all banks free) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74b2e98bd0490406a3b0bcae895aa64d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_NBUSYBK_1_BUSY" ref="ga74b2e98bd0490406a3b0bcae895aa64d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga74b2e98bd0490406a3b0bcae895aa64d">USBHS_HSTPIPISR_NBUSYBK_1_BUSY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) 1 busy bank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga093005453538858f150418b95d93b6fd"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_NBUSYBK_2_BUSY" ref="ga093005453538858f150418b95d93b6fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga093005453538858f150418b95d93b6fd">USBHS_HSTPIPISR_NBUSYBK_2_BUSY</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) 2 busy banks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga631ddf08fbd103f880bdaf3d48636fa4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_NBUSYBK_3_BUSY" ref="ga631ddf08fbd103f880bdaf3d48636fa4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga631ddf08fbd103f880bdaf3d48636fa4">USBHS_HSTPIPISR_NBUSYBK_3_BUSY</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) 3 busy banks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c487497918f652043c9fc56d726d0e8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_CURRBK_Pos" ref="ga3c487497918f652043c9fc56d726d0e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPISR_CURRBK_Pos</b>&nbsp;&nbsp;&nbsp;14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2aec15ccc7fc41b6d9bd60ec7ea518d9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_CURRBK_Msk" ref="ga2aec15ccc7fc41b6d9bd60ec7ea518d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2aec15ccc7fc41b6d9bd60ec7ea518d9">USBHS_HSTPIPISR_CURRBK_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_HSTPIPISR_CURRBK_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Current Bank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56234bb0d333584c0da7c7fb4e822b12"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_CURRBK_BANK0" ref="ga56234bb0d333584c0da7c7fb4e822b12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga56234bb0d333584c0da7c7fb4e822b12">USBHS_HSTPIPISR_CURRBK_BANK0</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Current bank is bank0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a498b200fdb07fb86b99b65a219e429"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_CURRBK_BANK1" ref="ga4a498b200fdb07fb86b99b65a219e429" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4a498b200fdb07fb86b99b65a219e429">USBHS_HSTPIPISR_CURRBK_BANK1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Current bank is bank1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0256b1b23996ffdb780862cf09f150f8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_CURRBK_BANK2" ref="ga0256b1b23996ffdb780862cf09f150f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0256b1b23996ffdb780862cf09f150f8">USBHS_HSTPIPISR_CURRBK_BANK2</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Current bank is bank2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga281964646ce15b9f3f7f0a95160ec1a8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_RWALL" ref="ga281964646ce15b9f3f7f0a95160ec1a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga281964646ce15b9f3f7f0a95160ec1a8">USBHS_HSTPIPISR_RWALL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Read/Write Allowed <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga818be42ad304f49ef0e008b5d22a403e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_CFGOK" ref="ga818be42ad304f49ef0e008b5d22a403e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga818be42ad304f49ef0e008b5d22a403e">USBHS_HSTPIPISR_CFGOK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Configuration OK Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab682e001b29d2970499088e4f39173b4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_PBYCT_Pos" ref="gab682e001b29d2970499088e4f39173b4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPISR_PBYCT_Pos</b>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86f1a16a169514cc07a181ff579b6f23"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_PBYCT_Msk" ref="ga86f1a16a169514cc07a181ff579b6f23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga86f1a16a169514cc07a181ff579b6f23">USBHS_HSTPIPISR_PBYCT_Msk</a>&nbsp;&nbsp;&nbsp;(0x7ffu &lt;&lt; USBHS_HSTPIPISR_PBYCT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Pipe Byte Count <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5342330335dba1b424149250b5ad1723"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_UNDERFI" ref="ga5342330335dba1b424149250b5ad1723" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5342330335dba1b424149250b5ad1723">USBHS_HSTPIPISR_UNDERFI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Underflow Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62f11360093b89ac86b6e177343ef20f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPISR_CRCERRI" ref="ga62f11360093b89ac86b6e177343ef20f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga62f11360093b89ac86b6e177343ef20f">USBHS_HSTPIPISR_CRCERRI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) CRC Error Interrupt <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9067ea47ec30664e8fd73e8ab7e35181"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPICR_RXINIC" ref="ga9067ea47ec30664e8fd73e8ab7e35181" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9067ea47ec30664e8fd73e8ab7e35181">USBHS_HSTPIPICR_RXINIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Received IN Data Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0dee7d148bee9d67b2d3f846b2d642b3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPICR_TXOUTIC" ref="ga0dee7d148bee9d67b2d3f846b2d642b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0dee7d148bee9d67b2d3f846b2d642b3">USBHS_HSTPIPICR_TXOUTIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Transmitted OUT Data Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c8293d760ef53097d408ae75d6946d2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPICR_TXSTPIC" ref="ga5c8293d760ef53097d408ae75d6946d2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5c8293d760ef53097d408ae75d6946d2">USBHS_HSTPIPICR_TXSTPIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Transmitted SETUP Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44ac24a6a5ab2b0122c0106ca9bc53de"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPICR_NAKEDIC" ref="ga44ac24a6a5ab2b0122c0106ca9bc53de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga44ac24a6a5ab2b0122c0106ca9bc53de">USBHS_HSTPIPICR_NAKEDIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) NAKed Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c1cdab87767f5669d0f2866071dc486"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPICR_OVERFIC" ref="ga8c1cdab87767f5669d0f2866071dc486" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8c1cdab87767f5669d0f2866071dc486">USBHS_HSTPIPICR_OVERFIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Overflow Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae263c0a5e8d2cd8c473fe9219cc66a8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPICR_RXSTALLDIC" ref="gaae263c0a5e8d2cd8c473fe9219cc66a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaae263c0a5e8d2cd8c473fe9219cc66a8">USBHS_HSTPIPICR_RXSTALLDIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Received STALLed Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78cb30399ab291612e71d221afe83b74"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPICR_SHORTPACKETIC" ref="ga78cb30399ab291612e71d221afe83b74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga78cb30399ab291612e71d221afe83b74">USBHS_HSTPIPICR_SHORTPACKETIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Short Packet Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2188b08753f03e94bd047867693b0655"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPICR_UNDERFIC" ref="ga2188b08753f03e94bd047867693b0655" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2188b08753f03e94bd047867693b0655">USBHS_HSTPIPICR_UNDERFIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Underflow Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92c10bba2dc328e78d5fa40516d6581c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPICR_CRCERRIC" ref="ga92c10bba2dc328e78d5fa40516d6581c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga92c10bba2dc328e78d5fa40516d6581c">USBHS_HSTPIPICR_CRCERRIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) CRC Error Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f30935bd21f13e9871217a25913e6b2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIFR_RXINIS" ref="ga4f30935bd21f13e9871217a25913e6b2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4f30935bd21f13e9871217a25913e6b2">USBHS_HSTPIPIFR_RXINIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Received IN Data Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae32e0484f0ccbe73701fa041f563eef4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIFR_TXOUTIS" ref="gae32e0484f0ccbe73701fa041f563eef4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae32e0484f0ccbe73701fa041f563eef4">USBHS_HSTPIPIFR_TXOUTIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Transmitted OUT Data Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1210abf340005ec33a56c044b674658"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIFR_TXSTPIS" ref="gaf1210abf340005ec33a56c044b674658" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf1210abf340005ec33a56c044b674658">USBHS_HSTPIPIFR_TXSTPIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Transmitted SETUP Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga856529ca8101a88434f2b7203be60f8a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIFR_PERRIS" ref="ga856529ca8101a88434f2b7203be60f8a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga856529ca8101a88434f2b7203be60f8a">USBHS_HSTPIPIFR_PERRIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Pipe Error Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88b7455aa5cddd54cc6ed2cae2cd2998"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIFR_NAKEDIS" ref="ga88b7455aa5cddd54cc6ed2cae2cd2998" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga88b7455aa5cddd54cc6ed2cae2cd2998">USBHS_HSTPIPIFR_NAKEDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) NAKed Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15e3d04c97c00498cc770ca8a6d80057"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIFR_OVERFIS" ref="ga15e3d04c97c00498cc770ca8a6d80057" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga15e3d04c97c00498cc770ca8a6d80057">USBHS_HSTPIPIFR_OVERFIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Overflow Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga232c978d90232b05542a22a329761176"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIFR_RXSTALLDIS" ref="ga232c978d90232b05542a22a329761176" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga232c978d90232b05542a22a329761176">USBHS_HSTPIPIFR_RXSTALLDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Received STALLed Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga469cc9dae64715c6e2463b25bc4b4754"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIFR_SHORTPACKETIS" ref="ga469cc9dae64715c6e2463b25bc4b4754" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga469cc9dae64715c6e2463b25bc4b4754">USBHS_HSTPIPIFR_SHORTPACKETIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Short Packet Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga124517e71aca0f803f3cd2abb232436a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIFR_NBUSYBKS" ref="ga124517e71aca0f803f3cd2abb232436a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga124517e71aca0f803f3cd2abb232436a">USBHS_HSTPIPIFR_NBUSYBKS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Number of Busy Banks Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4289c9b9e958f254af5f53b3980110ba"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIFR_UNDERFIS" ref="ga4289c9b9e958f254af5f53b3980110ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4289c9b9e958f254af5f53b3980110ba">USBHS_HSTPIPIFR_UNDERFIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Underflow Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd447ae2e557b53bbefcd1eec72854d7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIFR_CRCERRIS" ref="gadd447ae2e557b53bbefcd1eec72854d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadd447ae2e557b53bbefcd1eec72854d7">USBHS_HSTPIPIFR_CRCERRIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) CRC Error Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9ad12bf25420763cff4831d07b0e40b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_RXINE" ref="gaf9ad12bf25420763cff4831d07b0e40b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf9ad12bf25420763cff4831d07b0e40b">USBHS_HSTPIPIMR_RXINE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Received IN Data Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0539e2356a3f274b330397c434ea986f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_TXOUTE" ref="ga0539e2356a3f274b330397c434ea986f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0539e2356a3f274b330397c434ea986f">USBHS_HSTPIPIMR_TXOUTE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Transmitted OUT Data Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9788414308fa9cfafb372dfd1f041471"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_TXSTPE" ref="ga9788414308fa9cfafb372dfd1f041471" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9788414308fa9cfafb372dfd1f041471">USBHS_HSTPIPIMR_TXSTPE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Transmitted SETUP Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03324ea100e514c7853aa6e4ddbd00ec"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_PERRE" ref="ga03324ea100e514c7853aa6e4ddbd00ec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga03324ea100e514c7853aa6e4ddbd00ec">USBHS_HSTPIPIMR_PERRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Pipe Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab82a3060cb8fffa179db79a814c386cf"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_NAKEDE" ref="gab82a3060cb8fffa179db79a814c386cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab82a3060cb8fffa179db79a814c386cf">USBHS_HSTPIPIMR_NAKEDE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) NAKed Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8dccfba78fa6bdb316f230a486f7614"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_OVERFIE" ref="gac8dccfba78fa6bdb316f230a486f7614" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac8dccfba78fa6bdb316f230a486f7614">USBHS_HSTPIPIMR_OVERFIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Overflow Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4349957f339ac219466819403d4ac0a0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_RXSTALLDE" ref="ga4349957f339ac219466819403d4ac0a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4349957f339ac219466819403d4ac0a0">USBHS_HSTPIPIMR_RXSTALLDE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Received STALLed Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae950443b7bb44f57013db8db44aaaab8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_SHORTPACKETIE" ref="gae950443b7bb44f57013db8db44aaaab8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae950443b7bb44f57013db8db44aaaab8">USBHS_HSTPIPIMR_SHORTPACKETIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Short Packet Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52f9964410273efb2afbcb794ec3619e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_NBUSYBKE" ref="ga52f9964410273efb2afbcb794ec3619e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga52f9964410273efb2afbcb794ec3619e">USBHS_HSTPIPIMR_NBUSYBKE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Number of Busy Banks Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac45a8b3b6d31d9c23b7e671be0570d8a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_FIFOCON" ref="gac45a8b3b6d31d9c23b7e671be0570d8a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac45a8b3b6d31d9c23b7e671be0570d8a">USBHS_HSTPIPIMR_FIFOCON</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) FIFO Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga247de257e7801d47dde96a0098d0f2a4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_PDISHDMA" ref="ga247de257e7801d47dde96a0098d0f2a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga247de257e7801d47dde96a0098d0f2a4">USBHS_HSTPIPIMR_PDISHDMA</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Pipe Interrupts Disable HDMA Request Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c445ad9e88f7bd07fa360f3ee17acbe"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_PFREEZE" ref="ga7c445ad9e88f7bd07fa360f3ee17acbe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7c445ad9e88f7bd07fa360f3ee17acbe">USBHS_HSTPIPIMR_PFREEZE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Pipe Freeze <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafeac95f4c1c510ab8540860f4faeabc7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_RSTDT" ref="gafeac95f4c1c510ab8540860f4faeabc7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gafeac95f4c1c510ab8540860f4faeabc7">USBHS_HSTPIPIMR_RSTDT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Reset Data Toggle <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2575a24fdc8e3fed5ea55a2c11abfac"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_UNDERFIE" ref="gad2575a24fdc8e3fed5ea55a2c11abfac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad2575a24fdc8e3fed5ea55a2c11abfac">USBHS_HSTPIPIMR_UNDERFIE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Underflow Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6adbb8676010adc21bc2b7f9e28fce16"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIMR_CRCERRE" ref="ga6adbb8676010adc21bc2b7f9e28fce16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga6adbb8676010adc21bc2b7f9e28fce16">USBHS_HSTPIPIMR_CRCERRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) CRC Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ae7fc25e5d572a2e50316b1e72cffd5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_RXINES" ref="ga1ae7fc25e5d572a2e50316b1e72cffd5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1ae7fc25e5d572a2e50316b1e72cffd5">USBHS_HSTPIPIER_RXINES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Received IN Data Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5dd1b8ced4705724713f5ec3222c8ee7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_TXOUTES" ref="ga5dd1b8ced4705724713f5ec3222c8ee7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5dd1b8ced4705724713f5ec3222c8ee7">USBHS_HSTPIPIER_TXOUTES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Transmitted OUT Data Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadcd0d2d010e615f198d7e3a6913290d0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_TXSTPES" ref="gadcd0d2d010e615f198d7e3a6913290d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadcd0d2d010e615f198d7e3a6913290d0">USBHS_HSTPIPIER_TXSTPES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Transmitted SETUP Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga233107ba8d4fb36bc0362bf1628b4570"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_PERRES" ref="ga233107ba8d4fb36bc0362bf1628b4570" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga233107ba8d4fb36bc0362bf1628b4570">USBHS_HSTPIPIER_PERRES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Pipe Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfb4b1d925f356455320a3a23b7894ef"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_NAKEDES" ref="gabfb4b1d925f356455320a3a23b7894ef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gabfb4b1d925f356455320a3a23b7894ef">USBHS_HSTPIPIER_NAKEDES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) NAKed Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd8af37d66099c581c4cc689b158cfba"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_OVERFIES" ref="gadd8af37d66099c581c4cc689b158cfba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadd8af37d66099c581c4cc689b158cfba">USBHS_HSTPIPIER_OVERFIES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Overflow Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab16e4bf12ba2658f953e4deaaa5dd511"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_RXSTALLDES" ref="gab16e4bf12ba2658f953e4deaaa5dd511" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gab16e4bf12ba2658f953e4deaaa5dd511">USBHS_HSTPIPIER_RXSTALLDES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Received STALLed Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae40f73ab2d7b4bce022171444427b847"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_SHORTPACKETIES" ref="gae40f73ab2d7b4bce022171444427b847" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae40f73ab2d7b4bce022171444427b847">USBHS_HSTPIPIER_SHORTPACKETIES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Short Packet Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8cd1bd3dd202a99c1e4a2f80539dc31c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_NBUSYBKES" ref="ga8cd1bd3dd202a99c1e4a2f80539dc31c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8cd1bd3dd202a99c1e4a2f80539dc31c">USBHS_HSTPIPIER_NBUSYBKES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Number of Busy Banks Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c86fb8f404dfd1370edb1999cffedc7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_PDISHDMAS" ref="ga5c86fb8f404dfd1370edb1999cffedc7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5c86fb8f404dfd1370edb1999cffedc7">USBHS_HSTPIPIER_PDISHDMAS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Pipe Interrupts Disable HDMA Request Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a09e9f1a8824d9033ebfa3a0570d848"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_PFREEZES" ref="ga8a09e9f1a8824d9033ebfa3a0570d848" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8a09e9f1a8824d9033ebfa3a0570d848">USBHS_HSTPIPIER_PFREEZES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Pipe Freeze Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf62474721067494d9ab289d8167421b3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_RSTDTS" ref="gaf62474721067494d9ab289d8167421b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf62474721067494d9ab289d8167421b3">USBHS_HSTPIPIER_RSTDTS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Reset Data Toggle Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa839542728a176d19b5bdbd611e871b4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_UNDERFIES" ref="gaa839542728a176d19b5bdbd611e871b4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa839542728a176d19b5bdbd611e871b4">USBHS_HSTPIPIER_UNDERFIES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Underflow Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga720f2d8ba25bad84721c4f448784812d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIER_CRCERRES" ref="ga720f2d8ba25bad84721c4f448784812d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga720f2d8ba25bad84721c4f448784812d">USBHS_HSTPIPIER_CRCERRES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) CRC Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d08723be4a935ed53c94f9d7f6d24a0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_RXINEC" ref="ga0d08723be4a935ed53c94f9d7f6d24a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0d08723be4a935ed53c94f9d7f6d24a0">USBHS_HSTPIPIDR_RXINEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Received IN Data Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19293155d73146950142d5284d73b490"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_TXOUTEC" ref="ga19293155d73146950142d5284d73b490" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga19293155d73146950142d5284d73b490">USBHS_HSTPIPIDR_TXOUTEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Transmitted OUT Data Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c871429344a461a4e56354ffe4f699f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_TXSTPEC" ref="ga0c871429344a461a4e56354ffe4f699f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0c871429344a461a4e56354ffe4f699f">USBHS_HSTPIPIDR_TXSTPEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Transmitted SETUP Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga810c8c4c6a7048a56c5ac84a7583477d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_PERREC" ref="ga810c8c4c6a7048a56c5ac84a7583477d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga810c8c4c6a7048a56c5ac84a7583477d">USBHS_HSTPIPIDR_PERREC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Pipe Error Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3055451848b3029e7c2d72282d1fb7df"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_NAKEDEC" ref="ga3055451848b3029e7c2d72282d1fb7df" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3055451848b3029e7c2d72282d1fb7df">USBHS_HSTPIPIDR_NAKEDEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) NAKed Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c9b0ab47e2cdb5d578e7fae5dd73a8b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_OVERFIEC" ref="ga3c9b0ab47e2cdb5d578e7fae5dd73a8b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga3c9b0ab47e2cdb5d578e7fae5dd73a8b">USBHS_HSTPIPIDR_OVERFIEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Overflow Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga875c7b3f897a8c73e42f374aa53592ca"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_RXSTALLDEC" ref="ga875c7b3f897a8c73e42f374aa53592ca" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga875c7b3f897a8c73e42f374aa53592ca">USBHS_HSTPIPIDR_RXSTALLDEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Received STALLed Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b96d50e478dde0b204c5eb294171bf9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_SHORTPACKETIEC" ref="ga9b96d50e478dde0b204c5eb294171bf9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga9b96d50e478dde0b204c5eb294171bf9">USBHS_HSTPIPIDR_SHORTPACKETIEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Short Packet Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3bb07d57156a86a6ac3534c0f07c8ab"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_NBUSYBKEC" ref="gad3bb07d57156a86a6ac3534c0f07c8ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad3bb07d57156a86a6ac3534c0f07c8ab">USBHS_HSTPIPIDR_NBUSYBKEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Number of Busy Banks Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabcec9beefeab1700242da4c88f1b7a51"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_FIFOCONC" ref="gabcec9beefeab1700242da4c88f1b7a51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gabcec9beefeab1700242da4c88f1b7a51">USBHS_HSTPIPIDR_FIFOCONC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) FIFO Control Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ecf64e8d6cd298b79c0e60d3f81dd28"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_PDISHDMAC" ref="ga4ecf64e8d6cd298b79c0e60d3f81dd28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga4ecf64e8d6cd298b79c0e60d3f81dd28">USBHS_HSTPIPIDR_PDISHDMAC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Pipe Interrupts Disable HDMA Request Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b99057bec6aa1f5a541cede730c657e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_PFREEZEC" ref="ga2b99057bec6aa1f5a541cede730c657e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga2b99057bec6aa1f5a541cede730c657e">USBHS_HSTPIPIDR_PFREEZEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Pipe Freeze Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b71ae243ffd9003173655cd648441f3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_UNDERFIEC" ref="ga8b71ae243ffd9003173655cd648441f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8b71ae243ffd9003173655cd648441f3">USBHS_HSTPIPIDR_UNDERFIEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Underflow Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga688714d7f58dca568ab847cf43d5c0c8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPIDR_CRCERREC" ref="ga688714d7f58dca568ab847cf43d5c0c8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga688714d7f58dca568ab847cf43d5c0c8">USBHS_HSTPIPIDR_CRCERREC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) CRC Error Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6922f7a82e41f5f6e29547d54aedf61b"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPINRQ_INRQ_Pos" ref="ga6922f7a82e41f5f6e29547d54aedf61b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPINRQ_INRQ_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14ffc5a310d72cddac1aeb791eee127e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPINRQ_INRQ_Msk" ref="ga14ffc5a310d72cddac1aeb791eee127e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga14ffc5a310d72cddac1aeb791eee127e">USBHS_HSTPIPINRQ_INRQ_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; USBHS_HSTPIPINRQ_INRQ_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPINRQ[10]) IN Request Number before Freeze <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac285bd3f8c88d320ac21ce71b0a3011c"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPINRQ_INRQ" ref="gac285bd3f8c88d320ac21ce71b0a3011c" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPINRQ_INRQ</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTPIPINRQ_INRQ_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPINRQ_INRQ_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf84ebe5227ee73e8c08b1892becfd87"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPINRQ_INMODE" ref="gacf84ebe5227ee73e8c08b1892becfd87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gacf84ebe5227ee73e8c08b1892becfd87">USBHS_HSTPIPINRQ_INMODE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPINRQ[10]) IN Request Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga600320ddbdac73e695233b7fc6b21b3e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPERR_DATATGL" ref="ga600320ddbdac73e695233b7fc6b21b3e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga600320ddbdac73e695233b7fc6b21b3e">USBHS_HSTPIPERR_DATATGL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPERR[10]) Data Toggle Error <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c93574c440f71759d7bbf5cec635d4a"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPERR_DATAPID" ref="ga8c93574c440f71759d7bbf5cec635d4a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga8c93574c440f71759d7bbf5cec635d4a">USBHS_HSTPIPERR_DATAPID</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPERR[10]) Data PID Error <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga278a87268f584e9dc0a8cc132662a75f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPERR_PID" ref="ga278a87268f584e9dc0a8cc132662a75f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga278a87268f584e9dc0a8cc132662a75f">USBHS_HSTPIPERR_PID</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPERR[10]) Data PID Error <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5200b876ec983cceb30c0012a359c7ea"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPERR_TIMEOUT" ref="ga5200b876ec983cceb30c0012a359c7ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5200b876ec983cceb30c0012a359c7ea">USBHS_HSTPIPERR_TIMEOUT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPERR[10]) Time-Out Error <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4a1945ce8283c432a557a20e8b63450"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPERR_CRC16" ref="gaf4a1945ce8283c432a557a20e8b63450" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf4a1945ce8283c432a557a20e8b63450">USBHS_HSTPIPERR_CRC16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPERR[10]) CRC16 Error <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabad0504725809f9c5796f979cf2bfaa9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPERR_COUNTER_Pos" ref="gabad0504725809f9c5796f979cf2bfaa9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPERR_COUNTER_Pos</b>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5fc77aff1bced4814b0ada53f7222c6e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPERR_COUNTER_Msk" ref="ga5fc77aff1bced4814b0ada53f7222c6e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5fc77aff1bced4814b0ada53f7222c6e">USBHS_HSTPIPERR_COUNTER_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_HSTPIPERR_COUNTER_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTPIPERR[10]) Error Counter <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d398b4379b7985aa18bf7841c0245eb"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTPIPERR_COUNTER" ref="ga1d398b4379b7985aa18bf7841c0245eb" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTPIPERR_COUNTER</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTPIPERR_COUNTER_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPERR_COUNTER_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07901cf6a45e47ad88c832d8ef241f75"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos" ref="ga07901cf6a45e47ad88c832d8ef241f75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf30bcdc948006ec3037a9aa11e7fc306"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk" ref="gaf30bcdc948006ec3037a9aa11e7fc306" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaf30bcdc948006ec3037a9aa11e7fc306">USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMANXTDSC) Next Descriptor Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e0ea0ba4accaf35481ad0d151deaef9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMANXTDSC_NXT_DSC_ADD" ref="ga1e0ea0ba4accaf35481ad0d151deaef9" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTDMANXTDSC_NXT_DSC_ADD</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk &amp; ((value) &lt;&lt; USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa221802e416784531d91e9bb5ef071eb"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMAADDRESS_BUFF_ADD_Pos" ref="gaa221802e416784531d91e9bb5ef071eb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTDMAADDRESS_BUFF_ADD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac25fa526760a30e9fba2765511aa4e48"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMAADDRESS_BUFF_ADD_Msk" ref="gac25fa526760a30e9fba2765511aa4e48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac25fa526760a30e9fba2765511aa4e48">USBHS_HSTDMAADDRESS_BUFF_ADD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; USBHS_HSTDMAADDRESS_BUFF_ADD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMAADDRESS) Buffer Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf24fc10f63cfaf58c8fe4e8da4d30d8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMAADDRESS_BUFF_ADD" ref="gabf24fc10f63cfaf58c8fe4e8da4d30d8" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTDMAADDRESS_BUFF_ADD</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTDMAADDRESS_BUFF_ADD_Msk &amp; ((value) &lt;&lt; USBHS_HSTDMAADDRESS_BUFF_ADD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d831241f9c80030a2659f092202966d"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMACONTROL_CHANN_ENB" ref="ga1d831241f9c80030a2659f092202966d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1d831241f9c80030a2659f092202966d">USBHS_HSTDMACONTROL_CHANN_ENB</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) Channel Enable Command <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa80b0aeff40d2a172ea733f05a9cc1f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMACONTROL_LDNXT_DSC" ref="gaaa80b0aeff40d2a172ea733f05a9cc1f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaaa80b0aeff40d2a172ea733f05a9cc1f">USBHS_HSTDMACONTROL_LDNXT_DSC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) Load Next Channel <a class="el" href="struct_transfer.html">Transfer</a> Descriptor Enable Command <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3c7b7b9ab5409d34dbecea540aef7f2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMACONTROL_END_TR_EN" ref="gad3c7b7b9ab5409d34dbecea540aef7f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad3c7b7b9ab5409d34dbecea540aef7f2">USBHS_HSTDMACONTROL_END_TR_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) End of <a class="el" href="struct_transfer.html">Transfer</a> Enable Control (OUT transfers only) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga643443ab4b9f078627d710ee1ad77556"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMACONTROL_END_B_EN" ref="ga643443ab4b9f078627d710ee1ad77556" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga643443ab4b9f078627d710ee1ad77556">USBHS_HSTDMACONTROL_END_B_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) End of Buffer Enable Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga363d9c6d460e65cc48615bd6cda95322"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMACONTROL_END_TR_IT" ref="ga363d9c6d460e65cc48615bd6cda95322" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga363d9c6d460e65cc48615bd6cda95322">USBHS_HSTDMACONTROL_END_TR_IT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) End of <a class="el" href="struct_transfer.html">Transfer</a> Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d9141f74b0c766a0e33e65dd31bfc39"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMACONTROL_END_BUFFIT" ref="ga7d9141f74b0c766a0e33e65dd31bfc39" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7d9141f74b0c766a0e33e65dd31bfc39">USBHS_HSTDMACONTROL_END_BUFFIT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) End of Buffer Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9169cb568f11b80f25115649226ec00"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMACONTROL_DESC_LD_IT" ref="gac9169cb568f11b80f25115649226ec00" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac9169cb568f11b80f25115649226ec00">USBHS_HSTDMACONTROL_DESC_LD_IT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) Descriptor Loaded Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94eb9dfbfe5abdb9f0582a997826e324"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMACONTROL_BURST_LCK" ref="ga94eb9dfbfe5abdb9f0582a997826e324" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga94eb9dfbfe5abdb9f0582a997826e324">USBHS_HSTDMACONTROL_BURST_LCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) Burst Lock Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaae20ce7e9cbc448571ff5b957389fc3"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos" ref="gaaae20ce7e9cbc448571ff5b957389fc3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff72e18ca6845ed13537afc784cfa758"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk" ref="gaff72e18ca6845ed13537afc784cfa758" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaff72e18ca6845ed13537afc784cfa758">USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) Buffer Byte Length (Write-only) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga259a9fbb53dceb80d882eab925c4681f"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMACONTROL_BUFF_LENGTH" ref="ga259a9fbb53dceb80d882eab925c4681f" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTDMACONTROL_BUFF_LENGTH</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk &amp; ((value) &lt;&lt; USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0319af24ed59957f9bd0fb1ea88cd649"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMASTATUS_CHANN_ENB" ref="ga0319af24ed59957f9bd0fb1ea88cd649" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga0319af24ed59957f9bd0fb1ea88cd649">USBHS_HSTDMASTATUS_CHANN_ENB</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMASTATUS) Channel Enable Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade8e090541cd0b90ad21329be7808891"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMASTATUS_CHANN_ACT" ref="gade8e090541cd0b90ad21329be7808891" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gade8e090541cd0b90ad21329be7808891">USBHS_HSTDMASTATUS_CHANN_ACT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMASTATUS) Channel Active Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc4e65fa1832fc585dd17d89c66ff067"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMASTATUS_END_TR_ST" ref="gadc4e65fa1832fc585dd17d89c66ff067" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gadc4e65fa1832fc585dd17d89c66ff067">USBHS_HSTDMASTATUS_END_TR_ST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMASTATUS) End of Channel <a class="el" href="struct_transfer.html">Transfer</a> Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeed619cfee94ba532f020fb6a5f982a5"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMASTATUS_END_BF_ST" ref="gaeed619cfee94ba532f020fb6a5f982a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaeed619cfee94ba532f020fb6a5f982a5">USBHS_HSTDMASTATUS_END_BF_ST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMASTATUS) End of Channel Buffer Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3e67d713dca38bf506b18ee1fbb3932"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMASTATUS_DESC_LDST" ref="gad3e67d713dca38bf506b18ee1fbb3932" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad3e67d713dca38bf506b18ee1fbb3932">USBHS_HSTDMASTATUS_DESC_LDST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMASTATUS) Descriptor Loaded Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c0d5bb49c0f54f927d6f339cdc91ce7"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMASTATUS_BUFF_COUNT_Pos" ref="ga6c0d5bb49c0f54f927d6f339cdc91ce7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTDMASTATUS_BUFF_COUNT_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga742c7882e58b1c8e74703afe98449bc9"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMASTATUS_BUFF_COUNT_Msk" ref="ga742c7882e58b1c8e74703afe98449bc9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga742c7882e58b1c8e74703afe98449bc9">USBHS_HSTDMASTATUS_BUFF_COUNT_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; USBHS_HSTDMASTATUS_BUFF_COUNT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_HSTDMASTATUS) Buffer Byte Count <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7cc5560bc19b0a55af58a825c9a06f1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_HSTDMASTATUS_BUFF_COUNT" ref="gae7cc5560bc19b0a55af58a825c9a06f1" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_HSTDMASTATUS_BUFF_COUNT</b>(value)&nbsp;&nbsp;&nbsp;((USBHS_HSTDMASTATUS_BUFF_COUNT_Msk &amp; ((value) &lt;&lt; USBHS_HSTDMASTATUS_BUFF_COUNT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae036a7cad49e0e8d7efaf2af7cbc26f8"></a><!-- doxytag: member="SAME70_USBHS::USBHS_CTRL_RDERRE" ref="gae036a7cad49e0e8d7efaf2af7cbc26f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae036a7cad49e0e8d7efaf2af7cbc26f8">USBHS_CTRL_RDERRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_CTRL) Remote Device Connection Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50eee59e7e32e813a1457c4e90d45df6"></a><!-- doxytag: member="SAME70_USBHS::USBHS_CTRL_VBUSHWC" ref="ga50eee59e7e32e813a1457c4e90d45df6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga50eee59e7e32e813a1457c4e90d45df6">USBHS_CTRL_VBUSHWC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_CTRL) VBUS Hardware Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa804200b9e9ef00a91c37b5e034161ff"></a><!-- doxytag: member="SAME70_USBHS::USBHS_CTRL_FRZCLK" ref="gaa804200b9e9ef00a91c37b5e034161ff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa804200b9e9ef00a91c37b5e034161ff">USBHS_CTRL_FRZCLK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_CTRL) Freeze USB Clock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77ad9e7e4401e4a9b78c704b701e2184"></a><!-- doxytag: member="SAME70_USBHS::USBHS_CTRL_USBE" ref="ga77ad9e7e4401e4a9b78c704b701e2184" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga77ad9e7e4401e4a9b78c704b701e2184">USBHS_CTRL_USBE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_CTRL) USBHS Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade9ac12e6d2a6089a76124020b2e42d1"></a><!-- doxytag: member="SAME70_USBHS::USBHS_CTRL_UIMOD" ref="gade9ac12e6d2a6089a76124020b2e42d1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gade9ac12e6d2a6089a76124020b2e42d1">USBHS_CTRL_UIMOD</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_CTRL) USBHS Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf9488ddc210cfe69d65af406be0dd2e"></a><!-- doxytag: member="SAME70_USBHS::USBHS_CTRL_UIMOD_HOST" ref="gaaf9488ddc210cfe69d65af406be0dd2e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaaf9488ddc210cfe69d65af406be0dd2e">USBHS_CTRL_UIMOD_HOST</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_CTRL) The module is in USB Host mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47f7dca7bd59ead35ffed739f9ff62f6"></a><!-- doxytag: member="SAME70_USBHS::USBHS_CTRL_UIMOD_DEVICE" ref="ga47f7dca7bd59ead35ffed739f9ff62f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga47f7dca7bd59ead35ffed739f9ff62f6">USBHS_CTRL_UIMOD_DEVICE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_CTRL) The module is in USB Device mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5ee14481fca0499bc3246f954458982"></a><!-- doxytag: member="SAME70_USBHS::USBHS_SR_RDERRI" ref="gae5ee14481fca0499bc3246f954458982" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gae5ee14481fca0499bc3246f954458982">USBHS_SR_RDERRI</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_SR) Remote Device Connection Error Interrupt (Host mode only) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b63a0fd26b0556923946ffda9966153"></a><!-- doxytag: member="SAME70_USBHS::USBHS_SR_VBUSRQ" ref="ga5b63a0fd26b0556923946ffda9966153" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga5b63a0fd26b0556923946ffda9966153">USBHS_SR_VBUSRQ</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_SR) VBUS Request (Host mode only) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad06ae70b68a3774600504b59bfa2dc56"></a><!-- doxytag: member="SAME70_USBHS::USBHS_SR_SPEED_Pos" ref="gad06ae70b68a3774600504b59bfa2dc56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBHS_SR_SPEED_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a957d5596cd9e61bb891f1cea9a0e30"></a><!-- doxytag: member="SAME70_USBHS::USBHS_SR_SPEED_Msk" ref="ga7a957d5596cd9e61bb891f1cea9a0e30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga7a957d5596cd9e61bb891f1cea9a0e30">USBHS_SR_SPEED_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; USBHS_SR_SPEED_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_SR) Speed Status (Device mode only) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga096dbebf7943b10d6a339a0ac10b6091"></a><!-- doxytag: member="SAME70_USBHS::USBHS_SR_SPEED_FULL_SPEED" ref="ga096dbebf7943b10d6a339a0ac10b6091" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga096dbebf7943b10d6a339a0ac10b6091">USBHS_SR_SPEED_FULL_SPEED</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_SR) Full-Speed mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac258c2bfc867253a34cd8fab6ea2b732"></a><!-- doxytag: member="SAME70_USBHS::USBHS_SR_SPEED_HIGH_SPEED" ref="gac258c2bfc867253a34cd8fab6ea2b732" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gac258c2bfc867253a34cd8fab6ea2b732">USBHS_SR_SPEED_HIGH_SPEED</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_SR) High-Speed mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33a328659df1b0ab128a7bca5e9c7959"></a><!-- doxytag: member="SAME70_USBHS::USBHS_SR_SPEED_LOW_SPEED" ref="ga33a328659df1b0ab128a7bca5e9c7959" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga33a328659df1b0ab128a7bca5e9c7959">USBHS_SR_SPEED_LOW_SPEED</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_SR) Low-Speed mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa40a5beef1c317d3842f770cf297b9f4"></a><!-- doxytag: member="SAME70_USBHS::USBHS_SR_CLKUSABLE" ref="gaa40a5beef1c317d3842f770cf297b9f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa40a5beef1c317d3842f770cf297b9f4">USBHS_SR_CLKUSABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_SR) UTMI Clock Usable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa236caae68da69619868a69898fc5695"></a><!-- doxytag: member="SAME70_USBHS::USBHS_SCR_RDERRIC" ref="gaa236caae68da69619868a69898fc5695" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gaa236caae68da69619868a69898fc5695">USBHS_SCR_RDERRIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_SCR) Remote Device Connection Error Interrupt Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1e871610733843b30fb93043b28f9a2"></a><!-- doxytag: member="SAME70_USBHS::USBHS_SCR_VBUSRQC" ref="gad1e871610733843b30fb93043b28f9a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#gad1e871610733843b30fb93043b28f9a2">USBHS_SCR_VBUSRQC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_SCR) VBUS Request Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76b0735f9ffeb525f9723d4a1796aae0"></a><!-- doxytag: member="SAME70_USBHS::USBHS_SFR_RDERRIS" ref="ga76b0735f9ffeb525f9723d4a1796aae0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga76b0735f9ffeb525f9723d4a1796aae0">USBHS_SFR_RDERRIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_SFR) Remote Device Connection Error Interrupt Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a1d4d07e12a2208954896e8ffe64c81"></a><!-- doxytag: member="SAME70_USBHS::USBHS_SFR_VBUSRQS" ref="ga1a1d4d07e12a2208954896e8ffe64c81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___u_s_b_h_s.html#ga1a1d4d07e12a2208954896e8ffe64c81">USBHS_SFR_VBUSRQS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USBHS_SFR) VBUS Request Set <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR USB High-Speed Interface </p>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
