<profile>

<section name = "Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2'" level="0">
<item name = "Date">Thu Dec 29 16:02:30 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">HLS_final_vitis</item>
<item name = "Solution">solution5 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.566 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 176, 40.000 ns, 1.760 us, 4, 176, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_503_2">2, 173, 3, 3, 1, 0 ~ 57, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 20884, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 124, -</column>
<column name="Register">-, -, 24689, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 2, 4, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln503_fu_196_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln507_fu_213_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln508_fu_224_p2">+, 0, 0, 15, 8, 2</column>
<column name="ctr_9_fu_302_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln511_fu_280_p2">and, 0, 0, 4096, 8192, 8192</column>
<column name="icmp_ln503_fu_202_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln510_fu_246_p2">icmp, 0, 0, 16, 23, 14</column>
<column name="icmp_ln514_fu_334_p2">icmp, 0, 0, 16, 24, 1</column>
<column name="or_ln511_fu_296_p2">or, 0, 0, 4096, 8192, 8192</column>
<column name="ctr_10_fu_316_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln510_fu_308_p3">select, 0, 0, 4095, 1, 8192</column>
<column name="shl_ln511_2_fu_290_p2">shl, 0, 0, 2171, 8192, 8192</column>
<column name="shl_ln511_fu_268_p2">shl, 0, 0, 2171, 32, 8192</column>
<column name="xor_ln511_fu_274_p2">xor, 0, 0, 4096, 8192, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_phi_mux_UnifiedRetVal_phi_fu_158_p4">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="buf_r_address0">14, 3, 8, 24</column>
<column name="ctr_1_fu_76">9, 2, 32, 64</column>
<column name="ctr_1_out">14, 3, 32, 96</column>
<column name="empty_121_fu_84">9, 2, 8192, 16384</column>
<column name="i_17_fu_80">9, 2, 8, 16</column>
<column name="p_out">14, 3, 8192, 24576</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="UnifiedRetVal_reg_154">1, 0, 1, 0</column>
<column name="add_ln503_reg_380">8, 0, 8, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="buf_load_1_reg_404">8, 0, 8, 0</column>
<column name="buf_load_reg_399">8, 0, 8, 0</column>
<column name="ctr_1_fu_76">32, 0, 32, 0</column>
<column name="ctr_1_load_reg_414">32, 0, 32, 0</column>
<column name="empty_121_fu_84">8192, 0, 8192, 0</column>
<column name="i_17_fu_80">8, 0, 8, 0</column>
<column name="i_reg_375">8, 0, 8, 0</column>
<column name="icmp_ln503_reg_385">1, 0, 1, 0</column>
<column name="p_load_reg_419">8192, 0, 8192, 0</column>
<column name="select_ln510_reg_424">8192, 0, 8192, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dpu_keygen_Pipeline_VITIS_LOOP_503_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dpu_keygen_Pipeline_VITIS_LOOP_503_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dpu_keygen_Pipeline_VITIS_LOOP_503_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dpu_keygen_Pipeline_VITIS_LOOP_503_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dpu_keygen_Pipeline_VITIS_LOOP_503_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dpu_keygen_Pipeline_VITIS_LOOP_503_2, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, dpu_keygen_Pipeline_VITIS_LOOP_503_2, return value</column>
<column name="empty">in, 8192, ap_none, empty, scalar</column>
<column name="ctr">in, 8, ap_none, ctr, scalar</column>
<column name="buf_r_address0">out, 8, ap_memory, buf_r, array</column>
<column name="buf_r_ce0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_q0">in, 8, ap_memory, buf_r, array</column>
<column name="buf_r_address1">out, 8, ap_memory, buf_r, array</column>
<column name="buf_r_ce1">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_q1">in, 8, ap_memory, buf_r, array</column>
<column name="p_out">out, 8192, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="ctr_1_out">out, 32, ap_vld, ctr_1_out, pointer</column>
<column name="ctr_1_out_ap_vld">out, 1, ap_vld, ctr_1_out, pointer</column>
<column name="select_ln510_out">out, 8192, ap_vld, select_ln510_out, pointer</column>
<column name="select_ln510_out_ap_vld">out, 1, ap_vld, select_ln510_out, pointer</column>
</table>
</item>
</section>
</profile>
