INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/1007_1bit/1007_1bit.srcs/sources_1/new/bit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/1007_1bit/1007_1bit.srcs/sim_1/new/bit1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1_tb
