============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     NiceFamily
   Run Date =   Fri Nov  8 10:23:44 2019

   Run on =     NICEFAMILY-PC
============================================================
RUN-1002 : start command "open_project mc8051_top.al"
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_p.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/mc8051_p.vhd'
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_p.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xa3'' in MC8051OnBoard.v(6)
HDL-1007 : Verilog file 'MC8051OnBoard.v' ignored due to errors
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/mc8051_p.vhd'
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(52)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=191,DATA_DEPTH_B=191,MODE="SP",INIT_FILE="led.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(52)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  2.189308s wall, 2.106013s user + 0.078001s system = 2.184014s CPU (99.8%)

RUN-1004 : used memory is 205 MB, reserved memory is 156 MB, peak memory is 250 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment key  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment sysclk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment led  LOCATION = N3;  "
RUN-1002 : start command "set_pin_assignment pllclk  LOCATION = A10;  "
RUN-1002 : start command "set_pin_assignment keyled  LOCATION = M3;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6216/593 useful/useless nets, 5955/525 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 128 onehot mux instances.
SYN-1020 : Optimized 1568 distributor mux.
SYN-1016 : Merged 3226 instances.
SYN-1015 : Optimize round 1, 6082 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5704/131 useful/useless nets, 5459/2417 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2502 better
SYN-1014 : Optimize round 3
SYN-1032 : 5667/40 useful/useless nets, 5422/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5648/1 useful/useless nets, 5403/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5644/0 useful/useless nets, 5399/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.986554s wall, 2.839218s user + 0.031200s system = 2.870418s CPU (96.1%)

RUN-1004 : used memory is 328 MB, reserved memory is 277 MB, peak memory is 332 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates         3849
  #and               1691
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               948
  #FADD                 0
  #DFF                477
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1242

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3372   |477    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  3.998209s wall, 1.887612s user + 0.124801s system = 2.012413s CPU (50.3%)

RUN-1004 : used memory is 394 MB, reserved memory is 346 MB, peak memory is 394 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "I:/Version1_6_TDV5\td_proj\al_ip\led.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5649/0 useful/useless nets, 5412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7805/0 useful/useless nets, 7568/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6221/0 useful/useless nets, 5984/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18529/9 useful/useless nets, 18292/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4148 (3.33), #lev = 41 (30.79)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.31 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17383 instances into 3949 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5052/5 useful/useless nets, 4818/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5052/0 useful/useless nets, 4818/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 476 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3945 LUT to BLE ...
SYN-4008 : Packed 3945 LUT and 453 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 18 SEQ (20 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3474 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 3946/4127 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                 4263   out of  19600   21.75%
#reg                  476   out of  19600    2.43%
#le                  4264
  #lut only          3788   out of   4264   88.84%
  #reg only             1   out of   4264    0.02%
  #lut&reg            475   out of   4264   11.14%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4264  |4263  |476   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  17.167687s wall, 17.082110s user + 0.031200s system = 17.113310s CPU (99.7%)

RUN-1004 : used memory is 447 MB, reserved memory is 396 MB, peak memory is 450 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  4.837578s wall, 2.511616s user + 0.078001s system = 2.589617s CPU (53.5%)

RUN-1004 : used memory is 495 MB, reserved memory is 443 MB, peak memory is 495 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net pllclk_pad is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net pllclk_pad as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2155 instances
RUN-1001 : 1067 mslices, 1066 lslices, 5 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4405 nets
RUN-1001 : 2921 nets have 2 pins
RUN-1001 : 738 nets have [3 - 5] pins
RUN-1001 : 505 nets have [6 - 10] pins
RUN-1001 : 155 nets have [11 - 20] pins
RUN-1001 : 80 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2153 instances, 2133 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 18734, tnet num: 4403, tinst num: 2153, tnode num: 19726, tedge num: 29779.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.173934s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (99.7%)

RUN-1004 : used memory is 509 MB, reserved memory is 457 MB, peak memory is 509 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4403 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.350145s wall, 1.326008s user + 0.015600s system = 1.341609s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.33511e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.01551e+06, overlap = 24.75
PHY-3002 : Step(2): len = 837068, overlap = 27
PHY-3002 : Step(3): len = 749452, overlap = 30.5
PHY-3002 : Step(4): len = 685658, overlap = 47
PHY-3002 : Step(5): len = 625451, overlap = 56.25
PHY-3002 : Step(6): len = 572915, overlap = 75.5
PHY-3002 : Step(7): len = 527808, overlap = 99.25
PHY-3002 : Step(8): len = 484090, overlap = 115.75
PHY-3002 : Step(9): len = 439515, overlap = 135.75
PHY-3002 : Step(10): len = 403523, overlap = 155.25
PHY-3002 : Step(11): len = 367727, overlap = 171.25
PHY-3002 : Step(12): len = 335874, overlap = 190.25
PHY-3002 : Step(13): len = 305161, overlap = 208.5
PHY-3002 : Step(14): len = 270744, overlap = 228
PHY-3002 : Step(15): len = 247803, overlap = 241.25
PHY-3002 : Step(16): len = 226229, overlap = 263
PHY-3002 : Step(17): len = 191922, overlap = 287
PHY-3002 : Step(18): len = 170000, overlap = 307.75
PHY-3002 : Step(19): len = 156750, overlap = 319.5
PHY-3002 : Step(20): len = 126769, overlap = 340
PHY-3002 : Step(21): len = 103940, overlap = 352.75
PHY-3002 : Step(22): len = 97453.5, overlap = 354.5
PHY-3002 : Step(23): len = 72017.8, overlap = 380.5
PHY-3002 : Step(24): len = 65018.1, overlap = 385.25
PHY-3002 : Step(25): len = 60850, overlap = 390.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.43417e-06
PHY-3002 : Step(26): len = 59970.9, overlap = 390
PHY-3002 : Step(27): len = 59820, overlap = 389.75
PHY-3002 : Step(28): len = 59506, overlap = 386.75
PHY-3002 : Step(29): len = 61994.3, overlap = 382.75
PHY-3002 : Step(30): len = 61550.9, overlap = 382.25
PHY-3002 : Step(31): len = 63915.2, overlap = 381.5
PHY-3002 : Step(32): len = 63206.5, overlap = 381.25
PHY-3002 : Step(33): len = 63897.3, overlap = 382
PHY-3002 : Step(34): len = 64817.5, overlap = 382
PHY-3002 : Step(35): len = 69851.2, overlap = 372.75
PHY-3002 : Step(36): len = 69624.4, overlap = 372.25
PHY-3002 : Step(37): len = 69670.8, overlap = 369.5
PHY-3002 : Step(38): len = 70738.5, overlap = 367.25
PHY-3002 : Step(39): len = 69762.2, overlap = 366
PHY-3002 : Step(40): len = 69822.2, overlap = 365.25
PHY-3002 : Step(41): len = 69924.5, overlap = 363.75
PHY-3002 : Step(42): len = 71317.7, overlap = 355.75
PHY-3002 : Step(43): len = 70764.4, overlap = 349
PHY-3002 : Step(44): len = 70127.8, overlap = 342.25
PHY-3002 : Step(45): len = 70876.2, overlap = 333.5
PHY-3002 : Step(46): len = 69941.7, overlap = 331.25
PHY-3002 : Step(47): len = 69515.8, overlap = 329.75
PHY-3002 : Step(48): len = 69614.7, overlap = 325
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.86835e-06
PHY-3002 : Step(49): len = 69217.6, overlap = 324
PHY-3002 : Step(50): len = 70324.8, overlap = 319.75
PHY-3002 : Step(51): len = 72145.7, overlap = 295.75
PHY-3002 : Step(52): len = 75822, overlap = 284.25
PHY-3002 : Step(53): len = 76792.7, overlap = 278.25
PHY-3002 : Step(54): len = 78158, overlap = 276.5
PHY-3002 : Step(55): len = 79870.5, overlap = 277
PHY-3002 : Step(56): len = 80508.3, overlap = 274
PHY-3002 : Step(57): len = 81204.1, overlap = 275
PHY-3002 : Step(58): len = 82474.5, overlap = 254
PHY-3002 : Step(59): len = 82650.2, overlap = 231.75
PHY-3002 : Step(60): len = 82887.9, overlap = 234.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.7367e-06
PHY-3002 : Step(61): len = 83027, overlap = 232
PHY-3002 : Step(62): len = 83612.6, overlap = 231
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.16818e-06
PHY-3002 : Step(63): len = 84403.4, overlap = 228.75
PHY-3002 : Step(64): len = 87423.5, overlap = 222.5
PHY-3002 : Step(65): len = 90786.4, overlap = 210.5
PHY-3002 : Step(66): len = 92574.9, overlap = 205.25
PHY-3002 : Step(67): len = 97116.5, overlap = 177.75
PHY-3002 : Step(68): len = 101568, overlap = 148.25
PHY-3002 : Step(69): len = 101803, overlap = 149.5
PHY-3002 : Step(70): len = 102768, overlap = 154.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.83364e-05
PHY-3002 : Step(71): len = 103422, overlap = 154.5
PHY-3002 : Step(72): len = 105900, overlap = 148.75
PHY-3002 : Step(73): len = 108911, overlap = 149.25
PHY-3002 : Step(74): len = 109809, overlap = 147.25
PHY-3002 : Step(75): len = 110718, overlap = 141.25
PHY-3002 : Step(76): len = 110654, overlap = 140.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.66727e-05
PHY-3002 : Step(77): len = 111749, overlap = 136.75
PHY-3002 : Step(78): len = 118879, overlap = 106.75
PHY-3002 : Step(79): len = 120542, overlap = 102.25
PHY-3002 : Step(80): len = 121676, overlap = 95.25
PHY-3002 : Step(81): len = 124331, overlap = 80.25
PHY-3002 : Step(82): len = 124599, overlap = 76.75
PHY-3002 : Step(83): len = 124238, overlap = 76.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.33454e-05
PHY-3002 : Step(84): len = 124757, overlap = 76.25
PHY-3002 : Step(85): len = 125931, overlap = 71.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000122074
PHY-3002 : Step(86): len = 127234, overlap = 73.75
PHY-3002 : Step(87): len = 130544, overlap = 69.5
PHY-3002 : Step(88): len = 131031, overlap = 68.5
PHY-3002 : Step(89): len = 131126, overlap = 68.75
PHY-3002 : Step(90): len = 131254, overlap = 63
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009179s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (170.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47913e-06
PHY-3002 : Step(91): len = 127756, overlap = 116.25
PHY-3002 : Step(92): len = 120322, overlap = 139
PHY-3002 : Step(93): len = 117599, overlap = 144.25
PHY-3002 : Step(94): len = 115120, overlap = 155
PHY-3002 : Step(95): len = 112930, overlap = 158
PHY-3002 : Step(96): len = 110928, overlap = 172
PHY-3002 : Step(97): len = 108658, overlap = 190.25
PHY-3002 : Step(98): len = 106582, overlap = 197.5
PHY-3002 : Step(99): len = 103960, overlap = 213
PHY-3002 : Step(100): len = 101818, overlap = 224
PHY-3002 : Step(101): len = 99068.3, overlap = 233.5
PHY-3002 : Step(102): len = 96667.1, overlap = 243
PHY-3002 : Step(103): len = 94050.3, overlap = 254.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.95827e-06
PHY-3002 : Step(104): len = 93805.7, overlap = 253
PHY-3002 : Step(105): len = 94491.2, overlap = 248.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11477e-05
PHY-3002 : Step(106): len = 96167, overlap = 239.25
PHY-3002 : Step(107): len = 100708, overlap = 226.5
PHY-3002 : Step(108): len = 101374, overlap = 223
PHY-3002 : Step(109): len = 101706, overlap = 219.75
PHY-3002 : Step(110): len = 103288, overlap = 215.75
PHY-3002 : Step(111): len = 105135, overlap = 210.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.22954e-05
PHY-3002 : Step(112): len = 109117, overlap = 192
PHY-3002 : Step(113): len = 116810, overlap = 153.75
PHY-3002 : Step(114): len = 118243, overlap = 136.5
PHY-3002 : Step(115): len = 120006, overlap = 128
PHY-3002 : Step(116): len = 123710, overlap = 118.75
PHY-3002 : Step(117): len = 127710, overlap = 118.75
PHY-3002 : Step(118): len = 127449, overlap = 118.75
PHY-3002 : Step(119): len = 127580, overlap = 117.5
PHY-3002 : Step(120): len = 127558, overlap = 117.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.45909e-05
PHY-3002 : Step(121): len = 131266, overlap = 112.25
PHY-3002 : Step(122): len = 135335, overlap = 104.75
PHY-3002 : Step(123): len = 135008, overlap = 104
PHY-3002 : Step(124): len = 135502, overlap = 102
PHY-3002 : Step(125): len = 136226, overlap = 92.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.91818e-05
PHY-3002 : Step(126): len = 140969, overlap = 91.25
PHY-3002 : Step(127): len = 145560, overlap = 84.75
PHY-3002 : Step(128): len = 146641, overlap = 79.5
PHY-3002 : Step(129): len = 147426, overlap = 78.75
PHY-3002 : Step(130): len = 148081, overlap = 75.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000178364
PHY-3002 : Step(131): len = 150791, overlap = 74
PHY-3002 : Step(132): len = 152638, overlap = 70.5
PHY-3002 : Step(133): len = 154231, overlap = 67
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000356727
PHY-3002 : Step(134): len = 156335, overlap = 62.5
PHY-3002 : Step(135): len = 159122, overlap = 59
PHY-3002 : Step(136): len = 159252, overlap = 56.5
PHY-3002 : Step(137): len = 158786, overlap = 55
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.74138e-05
PHY-3002 : Step(138): len = 156908, overlap = 124
PHY-3002 : Step(139): len = 154595, overlap = 114.5
PHY-3002 : Step(140): len = 152469, overlap = 111
PHY-3002 : Step(141): len = 150132, overlap = 107.75
PHY-3002 : Step(142): len = 147250, overlap = 108.75
PHY-3002 : Step(143): len = 144673, overlap = 110.25
PHY-3002 : Step(144): len = 142124, overlap = 111
PHY-3002 : Step(145): len = 140131, overlap = 116.5
PHY-3002 : Step(146): len = 138783, overlap = 120.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000114828
PHY-3002 : Step(147): len = 142521, overlap = 109
PHY-3002 : Step(148): len = 145155, overlap = 98.5
PHY-3002 : Step(149): len = 147364, overlap = 93
PHY-3002 : Step(150): len = 147268, overlap = 90
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000229655
PHY-3002 : Step(151): len = 150312, overlap = 84.5
PHY-3002 : Step(152): len = 154469, overlap = 79
PHY-3002 : Step(153): len = 156315, overlap = 77.5
PHY-3002 : Step(154): len = 156509, overlap = 77
PHY-3002 : Step(155): len = 156630, overlap = 74
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.125104s wall, 0.140401s user + 0.078001s system = 0.218401s CPU (174.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 26%, beta_incr = 0.869408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000172987
PHY-3002 : Step(156): len = 166991, overlap = 18.75
PHY-3002 : Step(157): len = 162945, overlap = 31.5
PHY-3002 : Step(158): len = 159019, overlap = 48.5
PHY-3002 : Step(159): len = 157183, overlap = 54.5
PHY-3002 : Step(160): len = 155959, overlap = 66.75
PHY-3002 : Step(161): len = 155238, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000345974
PHY-3002 : Step(162): len = 157173, overlap = 65.5
PHY-3002 : Step(163): len = 158867, overlap = 62
PHY-3002 : Step(164): len = 159485, overlap = 58.25
PHY-3002 : Step(165): len = 160083, overlap = 57.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000638108
PHY-3002 : Step(166): len = 161283, overlap = 54.25
PHY-3002 : Step(167): len = 162394, overlap = 54.75
PHY-3002 : Step(168): len = 163535, overlap = 55.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018421s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (169.4%)

PHY-3001 : Legalized: Len = 170746, Over = 0
PHY-3001 : Final: Len = 170746, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 456304, over cnt = 111(0%), over = 126, worst = 3
PHY-1002 : len = 456944, over cnt = 59(0%), over = 63, worst = 2
PHY-1002 : len = 457208, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 456824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 456856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.102082s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (107.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 5 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2139 has valid locations, 52 needs to be replaced
PHY-3001 : design contains 2199 instances, 2179 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 19034, tnet num: 4449, tinst num: 2199, tnode num: 20026, tedge num: 30161.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.208828s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (99.4%)

RUN-1004 : used memory is 560 MB, reserved memory is 507 MB, peak memory is 560 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 932 clock pins, and constraint 992 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.381585s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 177965
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(169): len = 177608, overlap = 0
PHY-3002 : Step(170): len = 177608, overlap = 0
PHY-3002 : Step(171): len = 177428, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16148e-05
PHY-3002 : Step(172): len = 177370, overlap = 1.75
PHY-3002 : Step(173): len = 177370, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.32296e-05
PHY-3002 : Step(174): len = 177256, overlap = 1.5
PHY-3002 : Step(175): len = 177256, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.15455e-05
PHY-3002 : Step(176): len = 177283, overlap = 5.5
PHY-3002 : Step(177): len = 177283, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.3091e-05
PHY-3002 : Step(178): len = 177262, overlap = 5.25
PHY-3002 : Step(179): len = 177262, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000154937
PHY-3002 : Step(180): len = 177302, overlap = 5
PHY-3002 : Step(181): len = 177342, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019532s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (79.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000156771
PHY-3002 : Step(182): len = 177415, overlap = 1.5
PHY-3002 : Step(183): len = 177415, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007659s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (203.7%)

PHY-3001 : Legalized: Len = 177567, Over = 0
PHY-3001 : Final: Len = 177567, Over = 0
RUN-1003 : finish command "place -eco" in  1.770534s wall, 1.887612s user + 0.078001s system = 1.965613s CPU (111.0%)

RUN-1004 : used memory is 569 MB, reserved memory is 516 MB, peak memory is 569 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  8.156938s wall, 16.021303s user + 0.780005s system = 16.801308s CPU (206.0%)

RUN-1004 : used memory is 569 MB, reserved memory is 516 MB, peak memory is 569 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2738 to 1939
PHY-1001 : Pin misalignment score is improved from 1939 to 1890
PHY-1001 : Pin misalignment score is improved from 1890 to 1887
PHY-1001 : Pin misalignment score is improved from 1887 to 1886
PHY-1001 : Pin misalignment score is improved from 1886 to 1886
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2201 instances
RUN-1001 : 1101 mslices, 1078 lslices, 5 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4451 nets
RUN-1001 : 2909 nets have 2 pins
RUN-1001 : 734 nets have [3 - 5] pins
RUN-1001 : 504 nets have [6 - 10] pins
RUN-1001 : 199 nets have [11 - 20] pins
RUN-1001 : 103 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 449064, over cnt = 125(0%), over = 140, worst = 2
PHY-1002 : len = 449552, over cnt = 76(0%), over = 79, worst = 2
PHY-1002 : len = 449888, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 449360, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 449392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.103052s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (121.1%)

PHY-1001 : End global routing;  0.250055s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (106.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.063259s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (98.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 657608, over cnt = 220(0%), over = 220, worst = 1
PHY-1001 : End Routed; 6.021341s wall, 9.874863s user + 0.031200s system = 9.906064s CPU (164.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 653440, over cnt = 46(0%), over = 46, worst = 1
PHY-1001 : End DR Iter 1; 0.258219s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (108.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 652088, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.189580s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (90.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 652056, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 652056
PHY-1001 : End DR Iter 3; 0.035741s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (87.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net pllclk_pad will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.412459s wall, 16.208504s user + 0.109201s system = 16.317705s CPU (131.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.368555s wall, 17.175710s user + 0.109201s system = 17.284911s CPU (129.3%)

RUN-1004 : used memory is 735 MB, reserved memory is 682 MB, peak memory is 920 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                 4355   out of  19600   22.22%
#reg                  476   out of  19600    2.43%
#le                  4356
  #lut only          3880   out of   4356   89.07%
  #reg only             1   out of   4356    0.02%
  #lut&reg            475   out of   4356   10.90%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  5.090993s wall, 2.605217s user + 0.093601s system = 2.698817s CPU (53.0%)

RUN-1004 : used memory is 735 MB, reserved memory is 682 MB, peak memory is 920 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2201
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4451, pip num: 45208
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1416 valid insts, and 132030 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000011111010000000000000000" in  6.695244s wall, 19.952528s user + 0.015600s system = 19.968128s CPU (298.2%)

RUN-1004 : used memory is 731 MB, reserved memory is 678 MB, peak memory is 920 MB
