INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_basys3/gray_state/gray_state.srcs/sources_1/new/gray_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_basys3/gray_state/gray_state.srcs/sim_1/new/gray_state_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_state_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_basys3/gray_state/gray_state.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
