{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553441720171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553441720173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 24 11:35:20 2019 " "Processing started: Sun Mar 24 11:35:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553441720173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441720173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2snake -c 2snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2snake -c 2snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441720173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553441720853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553441720853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 PS2_Mouse_Controller.v(310) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(310): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "PS2_Mouse_Controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Mouse_Controller.v" 310 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553441732991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 PS2_Mouse_Controller.v(311) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(311): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "PS2_Mouse_Controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Mouse_Controller.v" 311 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553441732992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 PS2_Mouse_Controller.v(312) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(312): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "PS2_Mouse_Controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Mouse_Controller.v" 312 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553441732992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 PS2_Mouse_Controller.v(313) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(313): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "PS2_Mouse_Controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Mouse_Controller.v" 313 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553441732992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 PS2_Mouse_Controller.v(314) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(314): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "PS2_Mouse_Controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Mouse_Controller.v" 314 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553441732992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 PS2_Mouse_Controller.v(315) " "Verilog HDL Declaration information at PS2_Mouse_Controller.v(315): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "PS2_Mouse_Controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Mouse_Controller.v" 315 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553441732992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_Mouse_Controller.v 3 3 " "Found 3 design units, including 3 entities, in source file PS2_Mouse_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_tracker " "Found entity 1: mouse_tracker" {  } { { "PS2_Mouse_Controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Mouse_Controller.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441732999 ""} { "Info" "ISGN_ENTITY_NAME" "2 mouse_interface_test " "Found entity 2: mouse_interface_test" {  } { { "PS2_Mouse_Controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Mouse_Controller.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441732999 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_decoder " "Found entity 3: hex_decoder" {  } { { "PS2_Mouse_Controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Mouse_Controller.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441732999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441732999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_Keyboard_Controller.v 3 3 " "Found 3 design units, including 3 entities, in source file PS2_Keyboard_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_tracker " "Found entity 1: keyboard_tracker" {  } { { "PS2_Keyboard_Controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Keyboard_Controller.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733072 ""} { "Info" "ISGN_ENTITY_NAME" "2 keyboard_interface_test_mode0 " "Found entity 2: keyboard_interface_test_mode0" {  } { { "PS2_Keyboard_Controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Keyboard_Controller.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733072 ""} { "Info" "ISGN_ENTITY_NAME" "3 keyboard_interface_test_mode1 " "Found entity 3: keyboard_interface_test_mode1" {  } { { "PS2_Keyboard_Controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Keyboard_Controller.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441733072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441733088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Altera_UP_PS2_Data_In.v 1 1 " "Found 1 design units, including 1 entities, in source file Altera_UP_PS2_Data_In.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441733097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Altera_UP_PS2_Command_Out.v 1 1 " "Found 1 design units, including 1 entities, in source file Altera_UP_PS2_Command_Out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441733108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START 2snake.v(161) " "Verilog HDL Declaration information at 2snake.v(161): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553441733118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "right RIGHT 2snake.v(164) " "Verilog HDL Declaration information at 2snake.v(164): object \"right\" differs only in case from object \"RIGHT\" in the same scope" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553441733118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left LEFT 2snake.v(164) " "Verilog HDL Declaration information at 2snake.v(164): object \"left\" differs only in case from object \"LEFT\" in the same scope" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553441733118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "up UP 2snake.v(164) " "Verilog HDL Declaration information at 2snake.v(164): object \"up\" differs only in case from object \"UP\" in the same scope" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553441733118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "down DOWN 2snake.v(165) " "Verilog HDL Declaration information at 2snake.v(165): object \"down\" differs only in case from object \"DOWN\" in the same scope" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553441733119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2snake.v 10 10 " "Found 10 design units, including 10 entities, in source file 2snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_2 " "Found entity 1: snake_2" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733122 ""} { "Info" "ISGN_ENTITY_NAME" "2 part2 " "Found entity 2: part2" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733122 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733122 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733122 ""} { "Info" "ISGN_ENTITY_NAME" "5 delay_counter " "Found entity 5: delay_counter" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733122 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter6 " "Found entity 6: counter6" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733122 ""} { "Info" "ISGN_ENTITY_NAME" "7 counter16 " "Found entity 7: counter16" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733122 ""} { "Info" "ISGN_ENTITY_NAME" "8 keyboard_reader " "Found entity 8: keyboard_reader" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733122 ""} { "Info" "ISGN_ENTITY_NAME" "9 RateDivider " "Found entity 9: RateDivider" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733122 ""} { "Info" "ISGN_ENTITY_NAME" "10 food_gen " "Found entity 10: food_gen" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441733122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441733122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset 2snake.v(126) " "Verilog HDL Implicit Net warning at 2snake.v(126): created implicit net for \"reset\"" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441733139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "delay 2snake.v(142) " "Verilog HDL Implicit Net warning at 2snake.v(142): created implicit net for \"delay\"" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441733140 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "2snake.v(153) " "Verilog HDL Instantiation warning at 2snake.v(153): instance has no name" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 153 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553441733151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake_2 " "Elaborating entity \"snake_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553441733848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part2 part2:u0 " "Elaborating entity \"part2\" for hierarchy \"part2:u0\"" {  } { { "2snake.v" "u0" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441733952 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441734152 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553441734152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter part2:u0\|vga_adapter:a0 " "Elaborating entity \"vga_adapter\" for hierarchy \"part2:u0\|vga_adapter:a0\"" {  } { { "2snake.v" "a0" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441734153 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441734299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553441734299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator part2:u0\|vga_adapter:a0\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"part2:u0\|vga_adapter:a0\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "/h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441734300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "/h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441734748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441734755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory " "Instantiated megafunction \"part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441734755 ""}  } { { "vga_adapter.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553441734755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/db/altsyncram_m6m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441735019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441735019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441735020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441735211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441735211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "/h/u17/c7/00/choimat4/csc258/snake2/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441735211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441735511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441735511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "/h/u17/c7/00/choimat4/csc258/snake2/db/altsyncram_m6m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441735512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441735696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441735696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"part2:u0\|vga_adapter:a0\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "/h/u17/c7/00/choimat4/csc258/snake2/db/altsyncram_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441735697 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441735832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553441735832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll part2:u0\|vga_adapter:a0\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"part2:u0\|vga_adapter:a0\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "/h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441735833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll part2:u0\|vga_adapter:a0\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"part2:u0\|vga_adapter:a0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "/h/u17/c7/00/choimat4/csc258/snake2/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441736108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "part2:u0\|vga_adapter:a0\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"part2:u0\|vga_adapter:a0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441736120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "part2:u0\|vga_adapter:a0\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"part2:u0\|vga_adapter:a0\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441736120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441736120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441736120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441736120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441736120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441736120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441736120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441736120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441736120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441736120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553441736120 ""}  } { { "vga_pll.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553441736120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441736338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441736338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u part2:u0\|vga_adapter:a0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"part2:u0\|vga_adapter:a0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441736339 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553441736477 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553441736477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller part2:u0\|vga_adapter:a0\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"part2:u0\|vga_adapter:a0\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "/h/u17/c7/00/choimat4/csc258/snake2/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441736479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control part2:u0\|control:C0 " "Elaborating entity \"control\" for hierarchy \"part2:u0\|control:C0\"" {  } { { "2snake.v" "C0" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441736491 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "2snake.v(262) " "Verilog HDL Case Statement warning at 2snake.v(262): incomplete case statement has no default case item" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 262 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1553441736495 "|snake_2|part2:u0|control:C0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "2snake.v(262) " "Verilog HDL Case Statement information at 2snake.v(262): all case item expressions in this case statement are onehot" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 262 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1553441736495 "|snake_2|part2:u0|control:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath part2:u0\|datapath:D0 " "Elaborating entity \"datapath\" for hierarchy \"part2:u0\|datapath:D0\"" {  } { { "2snake.v" "D0" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441736716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_counter part2:u0\|datapath:D0\|delay_counter:d0 " "Elaborating entity \"delay_counter\" for hierarchy \"part2:u0\|datapath:D0\|delay_counter:d0\"" {  } { { "2snake.v" "d0" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441736815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 2snake.v(501) " "Verilog HDL assignment warning at 2snake.v(501): truncated value with size 32 to match size of target (4)" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553441736816 "|snake_2|part2:u0|datapath:D0|delay_counter:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 part2:u0\|datapath:D0\|counter6:c6 " "Elaborating entity \"counter6\" for hierarchy \"part2:u0\|datapath:D0\|counter6:c6\"" {  } { { "2snake.v" "c6" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441736875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 2snake.v(528) " "Verilog HDL assignment warning at 2snake.v(528): truncated value with size 32 to match size of target (3)" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553441736876 "|snake_2|part2:u0|datapath:D0|counter6:c6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 2snake.v(533) " "Verilog HDL assignment warning at 2snake.v(533): truncated value with size 32 to match size of target (1)" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553441736877 "|snake_2|part2:u0|datapath:D0|counter6:c6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter16 part2:u0\|datapath:D0\|counter16:p0 " "Elaborating entity \"counter16\" for hierarchy \"part2:u0\|datapath:D0\|counter16:p0\"" {  } { { "2snake.v" "p0" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441736937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 2snake.v(558) " "Verilog HDL assignment warning at 2snake.v(558): truncated value with size 32 to match size of target (4)" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553441736938 "|snake_2|part2:u0|datapath:D0|counter16:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_reader part2:u0\|keyboard_reader:k0 " "Elaborating entity \"keyboard_reader\" for hierarchy \"part2:u0\|keyboard_reader:k0\"" {  } { { "2snake.v" "k0" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441737001 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out 2snake.v(571) " "Verilog HDL Always Construct warning at 2snake.v(571): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 571 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553441737002 "|snake_2|part2:u0|keyboard_reader:k0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] 2snake.v(571) " "Inferred latch for \"out\[0\]\" at 2snake.v(571)" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441737002 "|snake_2|part2:u0|keyboard_reader:k0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] 2snake.v(571) " "Inferred latch for \"out\[1\]\" at 2snake.v(571)" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 571 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441737002 "|snake_2|part2:u0|keyboard_reader:k0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_tracker part2:u0\|keyboard_tracker:KB0 " "Elaborating entity \"keyboard_tracker\" for hierarchy \"part2:u0\|keyboard_tracker:KB0\"" {  } { { "2snake.v" "KB0" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441737056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller part2:u0\|keyboard_tracker:KB0\|PS2_Controller:core_driver " "Elaborating entity \"PS2_Controller\" for hierarchy \"part2:u0\|keyboard_tracker:KB0\|PS2_Controller:core_driver\"" {  } { { "PS2_Keyboard_Controller.v" "core_driver" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Keyboard_Controller.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441737064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In part2:u0\|keyboard_tracker:KB0\|PS2_Controller:core_driver\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"part2:u0\|keyboard_tracker:KB0\|PS2_Controller:core_driver\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441737073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out part2:u0\|keyboard_tracker:KB0\|PS2_Controller:core_driver\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"part2:u0\|keyboard_tracker:KB0\|PS2_Controller:core_driver\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "/h/u17/c7/00/choimat4/csc258/snake2/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441737082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider part2:u0\|RateDivider:r0 " "Elaborating entity \"RateDivider\" for hierarchy \"part2:u0\|RateDivider:r0\"" {  } { { "2snake.v" "r0" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441737092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 2snake.v(613) " "Verilog HDL assignment warning at 2snake.v(613): truncated value with size 32 to match size of target (28)" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553441737093 "|snake_2|part2:u0|RateDivider:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 2snake.v(618) " "Verilog HDL assignment warning at 2snake.v(618): truncated value with size 32 to match size of target (1)" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553441737093 "|snake_2|part2:u0|RateDivider:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "food_gen part2:u0\|food_gen:comb_3 " "Elaborating entity \"food_gen\" for hierarchy \"part2:u0\|food_gen:comb_3\"" {  } { { "2snake.v" "comb_3" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441737149 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 2snake.v(638) " "Verilog HDL assignment warning at 2snake.v(638): truncated value with size 32 to match size of target (7)" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553441737150 "|snake_2|part2:u0|food_gen:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 2snake.v(655) " "Verilog HDL assignment warning at 2snake.v(655): truncated value with size 32 to match size of target (7)" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553441737151 "|snake_2|part2:u0|food_gen:comb_3"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "part2:u0\|reset " "Net \"part2:u0\|reset\" is missing source, defaulting to GND" {  } { { "2snake.v" "reset" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 126 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1553441737627 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1553441737627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "part2:u0\|keyboard_reader:k0\|out\[1\] " "LATCH primitive \"part2:u0\|keyboard_reader:k0\|out\[1\]\" is permanently disabled" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 571 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1553441738452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "part2:u0\|keyboard_reader:k0\|out\[0\] " "LATCH primitive \"part2:u0\|keyboard_reader:k0\|out\[0\]\" is permanently disabled" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 571 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1553441738764 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553441738966 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553441739049 "|snake_2|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553441739049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553441739137 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "119 " "119 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553441739567 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u17/c7/00/choimat4/csc258/snake2/output_files/2snake.map.smsg " "Generated suppressed messages file /h/u17/c7/00/choimat4/csc258/snake2/output_files/2snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441739715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553441740521 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553441740521 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST part2:u0\|vga_adapter:a0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance part2:u0\|vga_adapter:a0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1553441741875 ""}  } { { "db/altpll_80u.tdf" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1553441741875 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553441742308 "|snake_2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553441742308 "|snake_2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "2snake.v" "" { Text "/h/u17/c7/00/choimat4/csc258/snake2/2snake.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553441742308 "|snake_2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553441742308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "241 " "Implemented 241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553441742317 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553441742317 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1553441742317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553441742317 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1553441742317 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1553441742317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553441742317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1104 " "Peak virtual memory: 1104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553441742745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 24 11:35:42 2019 " "Processing ended: Sun Mar 24 11:35:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553441742745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553441742745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553441742745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553441742745 ""}
