// Seed: 445701283
`timescale 1ps / 1ps `timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    input logic id_1,
    input id_2,
    input id_3
);
  assign id_2 = id_2;
endmodule
