<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/11.1/ISE/xpla3/data/xmlReportxpla3.dtd">
<document><ascFile>FPGA_Project_NRES_RTD_board_rev1.rpt</ascFile><devFile>C:/Xilinx/11.1/ISE/xpla3/data/xcr3128xl.chp</devFile><mfdFile>FPGA_Project_NRES_RTD_board_rev1.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunner_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 2-18-2014" design="FPGA_Project_NRES_RTD_board_rev1" device="XCR3128XL" eqnType="0" pkg="VQ100" speed="-10" status="1" statusStr="Successful" swVersion="L.33" time="  9:12AM" version="1.0"/><inputs id="A0"/><inputs id="A1"/><inputs id="A2"/><inputs id="A3"/><inputs id="A4"/><inputs id="A5"/><inputs id="B0"/><inputs id="B1"/><inputs id="DIN_FPGA"/><inputs id="DOUT_0"/><inputs id="DOUT_4"/><inputs id="DOUT_2"/><inputs id="DOUT_6"/><inputs id="DOUT_1"/><inputs id="DOUT_5"/><inputs id="DOUT_3"/><inputs id="DOUT_7"/><inputs id="SCLK_FPGA"/><inputs id="START"/><inputs id="WSTRB"/><inputs id="X_SHDN"/><inputs id="X_RESET_FPGA"/><inputs id="xPUP_0"/><pin id="FB1_MC2_PIN73" pinnum="73" signal="U8eq_NE_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC3_PIN72" pinnum="72" signal="DOUT_4" use="I"/><pin id="FB1_MC4_PIN71" pinnum="71" signal="START_4" use="O"/><pin id="FB1_MC5_PIN70" pinnum="70" signal="X_CS_4" use="O"/><pin id="FB1_MC6_PIN69" pinnum="69" signal="DOUT_3" use="I"/><pin id="FB1_MC7_PIN68" pinnum="68" signal="X_RESET_FPGA" use="I"/><pin id="FB1_MC11_PIN67" pinnum="67" signal="DOUT" use="O"/><pin id="FB1_MC13_PIN65" pinnum="65" signal="WSTRB" use="I"/><pin id="FB1_MC14_PIN64" pinnum="64" signal="START_3" use="O"/><pin id="FB1_MC15_PIN63" pinnum="63" signal="X_CS_3" use="O"/><pin id="FB2_MC1_PIN75" pinnum="75" signal="X_CS_5" use="O"/><pin id="FB2_MC2_PIN76" pinnum="76" signal="START_5" use="O"/><pin id="FB2_MC3_PIN77" pinnum="77" signal="DOUT_5" use="I"/><pin id="FB2_MC4_PIN78" pinnum="78" signal="X_CS_6" use="O"/><pin id="FB2_MC5_PIN79" pinnum="79" signal="START_6" use="O"/><pin id="FB2_MC6_PIN80" pinnum="80" signal="DOUT_6" use="I"/><pin id="FB2_MC7_PIN81" pinnum="81" signal="X_CS_7" use="O"/><pin id="FB2_MC11_PIN83" pinnum="83" signal="START_7" use="O"/><pin id="FB2_MC12_PIN84" pinnum="84" signal="DOUT_7" use="I"/><pin id="FB2_MC13_PIN85" pinnum="85" signal="X_CS_8" use="O"/><pin id="FB3_MC2_PIN62" pinnum="62"/><pin id="FB3_MC3_PIN61" pinnum="61" signal="SCLK" use="O"/><pin id="FB3_MC4_PIN60" pinnum="60" signal="DIN" use="O"/><pin id="FB3_MC6_PIN58" pinnum="58" signal="DOUT_2" use="I"/><pin id="FB3_MC7_PIN57" pinnum="57" signal="X_RESET" use="O"/><pin id="FB3_MC11_PIN56" pinnum="56" signal="B1" use="I"/><pin id="FB3_MC12_PIN55" pinnum="55" signal="START" use="I"/><pin id="FB3_MC13_PIN54" pinnum="54" signal="X_SHDN" use="I"/><pin id="FB3_MC14_PIN53" pinnum="53" signal="SCLK_FPGA" use="I"/><pin id="FB3_MC15_PIN52" pinnum="52" signal="DIN_FPGA" use="I"/><pin id="FB4_MC2_PIN40" pinnum="40" signal="START_1" use="O"/><pin id="FB4_MC3_PIN41" pinnum="41" signal="A5" use="I"/><pin id="FB4_MC4_PIN42" pinnum="42" signal="DOUT_1" use="I"/><pin id="FB4_MC5_PIN44" pinnum="44" signal="X_CS_2" use="O"/><pin id="FB4_MC6_PIN45" pinnum="45" signal="A4" use="I"/><pin id="FB4_MC7_PIN46" pinnum="46" signal="START_2" use="O"/><pin id="FB4_MC11_PIN47" pinnum="47" signal="A0" use="I"/><pin id="FB4_MC12_PIN48" pinnum="48" signal="A1" use="I"/><pin id="FB4_MC13_PIN49" pinnum="49" signal="A2" use="I"/><pin id="FB4_MC14_PIN50" pinnum="50" signal="A3" use="I"/><pin id="FB5_MC1_PIN2" pinnum="2"/><pin id="FB5_MC2_PIN1" pinnum="1" signal="X_CS_10" use="O"/><pin id="FB5_MC3_PIN100" pinnum="100"/><pin id="FB5_MC4_PIN99" pinnum="99"/><pin id="FB5_MC5_PIN98" pinnum="98" signal="X_CS_9" use="O"/><pin id="FB5_MC6_PIN97" pinnum="97"/><pin id="FB5_MC7_PIN96" pinnum="96" signal="X_LVSHDN_0" use="O"/><pin id="FB5_MC13_PIN94" pinnum="94" signal="X_LVSHDN_1" use="O"/><pin id="FB5_MC14_PIN93" pinnum="93" signal="X_LVSHDN_2" use="O"/><pin id="FB5_MC15_PIN92" pinnum="92" signal="X_LVSHDN_3" use="O"/><pin id="FB6_MC2_PIN4" pinnum="4"/><pin id="FB6_MC3_PIN5" pinnum="5" signal="B0" use="I"/><pin id="FB6_MC4_PIN6" pinnum="6"/><pin id="FB6_MC5_PIN7" pinnum="7"/><pin id="FB6_MC6_PIN8" pinnum="8"/><pin id="FB6_MC7_PIN9" pinnum="9"/><pin id="FB6_MC11_PIN10" pinnum="10"/><pin id="FB6_MC14_PIN12" pinnum="12"/><pin id="FB6_MC15_PIN13" pinnum="13"/><pin id="FB6_MC16_PIN14" pinnum="14"/><pin id="FB7_MC2_PIN37" pinnum="37" signal="X_CS_1" use="O"/><pin id="FB7_MC3_PIN36" pinnum="36" signal="DOUT_0" use="I"/><pin id="FB7_MC4_PIN35" pinnum="35" signal="START_0" use="O"/><pin id="FB7_MC5_PIN33" pinnum="33" signal="X_CS_0" use="O"/><pin id="FB7_MC6_PIN32" pinnum="32"/><pin id="FB7_MC7_PIN31" pinnum="31"/><pin id="FB7_MC11_PIN30" pinnum="30"/><pin id="FB7_MC12_PIN29" pinnum="29"/><pin id="FB7_MC13_PIN28" pinnum="28"/><pin id="FB7_MC14_PIN27" pinnum="27"/><pin id="FB8_MC2_PIN15" pinnum="15"/><pin id="FB8_MC3_PIN16" pinnum="16"/><pin id="FB8_MC4_PIN17" pinnum="17"/><pin id="FB8_MC6_PIN19" pinnum="19"/><pin id="FB8_MC7_PIN20" pinnum="20"/><pin id="FB8_MC11_PIN21" pinnum="21" signal="X_CS_11" use="O"/><pin id="FB8_MC12_PIN22" pinnum="22"/><pin id="FB8_MC13_PIN23" pinnum="23"/><pin id="FB8_MC14_PIN24" pinnum="24"/><pin id="FB8_MC15_PIN25" pinnum="25"/><fblock id="FB1" pinUse="9"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN73" sigUse="4" signal="U8eq_NE_SPECSIG"><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_11"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN72"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN71" sigUse="1" signal="START_4"><eq_pterm ptindx="FB1_14"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN70" sigUse="5" signal="X_CS_4"><eq_pterm ptindx="FB1_16"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN69"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN68"/><macrocell id="FB1_MC8"/><macrocell id="FB1_MC9"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN67" sigUse="12" signal="DOUT"><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_0"/></macrocell><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN65"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN64" sigUse="1" signal="START_3"><eq_pterm ptindx="FB1_14"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN63" sigUse="5" signal="X_CS_3"><eq_pterm ptindx="FB1_36"/></macrocell><macrocell id="FB1_MC16"/><fbinput id="FB1_I1" signal="A0"/><fbinput id="FB1_I2" signal="A1"/><fbinput id="FB1_I3" signal="A2"/><fbinput id="FB1_I4" signal="A3"/><fbinput id="FB1_I5" signal="A4"/><fbinput id="FB1_I6" signal="A5"/><fbinput id="FB1_I7" signal="B0"/><fbinput id="FB1_I8" signal="B1"/><fbinput id="FB1_I9" signal="DOUT_0"/><fbinput id="FB1_I10" signal="DOUT_1"/><fbinput id="FB1_I11" signal="DOUT_2"/><fbinput id="FB1_I12" signal="DOUT_3"/><fbinput id="FB1_I13" signal="DOUT_4"/><fbinput id="FB1_I14" signal="DOUT_5"/><fbinput id="FB1_I15" signal="DOUT_6"/><fbinput id="FB1_I16" signal="DOUT_7"/><fbinput id="FB1_I17" signal="START"/><fbinput id="FB1_I18" signal="U8eq_NE_SPECSIG"/><PAL><pterm id="FB1_0"><signal id="A2" negated="ON"/><signal id="A1" negated="ON"/><signal id="A0" negated="ON"/><signal id="DOUT_0"/><signal id="U8eq_NE_SPECSIG"/></pterm><pterm id="FB1_1"><signal id="A2"/><signal id="A1" negated="ON"/><signal id="A0" negated="ON"/><signal id="U8eq_NE_SPECSIG"/><signal id="DOUT_4"/></pterm><pterm id="FB1_2"><signal id="A2" negated="ON"/><signal id="A1"/><signal id="A0" negated="ON"/><signal id="U8eq_NE_SPECSIG"/><signal id="DOUT_2"/></pterm><pterm id="FB1_3"><signal id="A2"/><signal id="A1"/><signal id="A0" negated="ON"/><signal id="U8eq_NE_SPECSIG"/><signal id="DOUT_6"/></pterm><pterm id="FB1_4"><signal id="A2" negated="ON"/><signal id="A1" negated="ON"/><signal id="A0"/><signal id="U8eq_NE_SPECSIG"/><signal id="DOUT_1"/></pterm><pterm id="FB1_5"><signal id="A2"/><signal id="A1" negated="ON"/><signal id="A0"/><signal id="U8eq_NE_SPECSIG"/><signal id="DOUT_5"/></pterm><pterm id="FB1_6"><signal id="A2" negated="ON"/><signal id="A1"/><signal id="A0"/><signal id="U8eq_NE_SPECSIG"/><signal id="DOUT_3"/></pterm><pterm id="FB1_7"><signal id="A2"/><signal id="A1"/><signal id="A0"/><signal id="U8eq_NE_SPECSIG"/><signal id="DOUT_7"/></pterm><pterm id="FB1_8"><signal id="A4"/><signal id="B0"/><signal id="A5"/><signal id="B1"/></pterm><pterm id="FB1_9"><signal id="A4" negated="ON"/><signal id="B0" negated="ON"/><signal id="A5"/><signal id="B1"/></pterm><pterm id="FB1_10"><signal id="A4"/><signal id="B0"/><signal id="A5" negated="ON"/><signal id="B1" negated="ON"/></pterm><pterm id="FB1_11"><signal id="A4" negated="ON"/><signal id="B0" negated="ON"/><signal id="A5" negated="ON"/><signal id="B1" negated="ON"/></pterm><pterm id="FB1_14"><signal id="START"/></pterm><pterm id="FB1_16"><signal id="A2"/><signal id="A1" negated="ON"/><signal id="A0" negated="ON"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3" negated="ON"/></pterm><pterm id="FB1_34"><signal id="START"/></pterm><pterm id="FB1_36"><signal id="A2" negated="ON"/><signal id="A1"/><signal id="A0"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3" negated="ON"/></pterm></PAL><bct id="FB1_bct0" use=""/><bct id="FB1_bct1" use=""/><bct id="FB1_bct2" use=""/><bct id="FB1_bct3" use=""/><bct id="FB1_bct4" use=""/><bct id="FB1_bct5" use=""/><bct id="FB1_bct6" use=""/><bct id="FB1_bct7" use=""/><equation id="U8eq_NE_SPECSIG"><d2><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_11"/></d2></equation><equation id="START_4"><d1><eq_pterm ptindx="FB1_14"/></d1></equation><equation id="X_CS_4" negated="ON"><d1><eq_pterm ptindx="FB1_16"/></d1></equation><equation id="DOUT"><d2><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_0"/></d2></equation><equation id="START_3"><d1><eq_pterm ptindx="FB1_14"/></d1></equation><equation id="X_CS_3" negated="ON"><d1><eq_pterm ptindx="FB1_36"/></d1></equation></fblock><fblock id="FB2" pinUse="10"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN75" sigUse="5" signal="X_CS_5"><eq_pterm ptindx="FB2_8"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN76" sigUse="1" signal="START_5"><eq_pterm ptindx="FB2_10"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN77"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN78" sigUse="5" signal="X_CS_6"><eq_pterm ptindx="FB2_14"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN79" sigUse="1" signal="START_6"><eq_pterm ptindx="FB2_10"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN80"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN81" sigUse="5" signal="X_CS_7"><eq_pterm ptindx="FB2_20"/></macrocell><macrocell id="FB2_MC8"/><macrocell id="FB2_MC9"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN83" sigUse="1" signal="START_7"><eq_pterm ptindx="FB2_10"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN84"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN85" sigUse="5" signal="X_CS_8"><eq_pterm ptindx="FB2_32"/></macrocell><macrocell id="FB2_MC14"/><macrocell id="FB2_MC15"/><macrocell id="FB2_MC16"/><fbinput id="FB2_I1" signal="A0"/><fbinput id="FB2_I2" signal="A1"/><fbinput id="FB2_I3" signal="A2"/><fbinput id="FB2_I4" signal="A3"/><fbinput id="FB2_I5" signal="START"/><fbinput id="FB2_I6" signal="U8eq_NE_SPECSIG"/><PAL><pterm id="FB2_8"><signal id="A2"/><signal id="A1" negated="ON"/><signal id="A0"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3" negated="ON"/></pterm><pterm id="FB2_10"><signal id="START"/></pterm><pterm id="FB2_14"><signal id="A2"/><signal id="A1"/><signal id="A0" negated="ON"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3" negated="ON"/></pterm><pterm id="FB2_16"><signal id="START"/></pterm><pterm id="FB2_20"><signal id="A2"/><signal id="A1"/><signal id="A0"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3" negated="ON"/></pterm><pterm id="FB2_28"><signal id="START"/></pterm><pterm id="FB2_32"><signal id="A2" negated="ON"/><signal id="A1" negated="ON"/><signal id="A0" negated="ON"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3"/></pterm></PAL><bct id="FB2_bct0" use=""/><bct id="FB2_bct1" use=""/><bct id="FB2_bct2" use=""/><bct id="FB2_bct3" use=""/><bct id="FB2_bct4" use=""/><bct id="FB2_bct5" use=""/><bct id="FB2_bct6" use=""/><bct id="FB2_bct7" use=""/><equation id="X_CS_5" negated="ON"><d1><eq_pterm ptindx="FB2_8"/></d1></equation><equation id="START_5"><d1><eq_pterm ptindx="FB2_10"/></d1></equation><equation id="X_CS_6" negated="ON"><d1><eq_pterm ptindx="FB2_14"/></d1></equation><equation id="START_6"><d1><eq_pterm ptindx="FB2_10"/></d1></equation><equation id="X_CS_7" negated="ON"><d1><eq_pterm ptindx="FB2_20"/></d1></equation><equation id="START_7"><d1><eq_pterm ptindx="FB2_10"/></d1></equation><equation id="X_CS_8" negated="ON"><d1><eq_pterm ptindx="FB2_32"/></d1></equation></fblock><fblock id="FB3" pinUse="9"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN62"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN61" sigUse="1" signal="SCLK"><eq_pterm ptindx="FB3_12"/></macrocell><macrocell id="FB3_MC4" pin="FB3_MC4_PIN60" sigUse="1" signal="DIN"><eq_pterm ptindx="FB3_14"/></macrocell><macrocell id="FB3_MC5"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN58"/><macrocell id="FB3_MC7" pin="FB3_MC7_PIN57" sigUse="1" signal="X_RESET"><eq_pterm ptindx="FB3_20"/></macrocell><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN56"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN55"/><macrocell id="FB3_MC13" pin="FB3_MC13_PIN54"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN53"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN52"/><macrocell id="FB3_MC16"/><fbinput id="FB3_I1" signal="DIN_FPGA"/><fbinput id="FB3_I2" signal="SCLK_FPGA"/><fbinput id="FB3_I3" signal="X_RESET_FPGA"/><PAL><pterm id="FB3_12"><signal id="SCLK_FPGA"/></pterm><pterm id="FB3_14"><signal id="DIN_FPGA"/></pterm><pterm id="FB3_20"><signal id="X_RESET_FPGA"/></pterm></PAL><bct id="FB3_bct0" use=""/><bct id="FB3_bct1" use=""/><bct id="FB3_bct2" use=""/><bct id="FB3_bct3" use=""/><bct id="FB3_bct4" use=""/><bct id="FB3_bct5" use=""/><bct id="FB3_bct6" use=""/><bct id="FB3_bct7" use=""/><equation id="SCLK"><d1><eq_pterm ptindx="FB3_12"/></d1></equation><equation id="DIN"><d1><eq_pterm ptindx="FB3_14"/></d1></equation><equation id="X_RESET"><d1><eq_pterm ptindx="FB3_20"/></d1></equation></fblock><fblock id="FB4" pinUse="10"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN40" sigUse="1" signal="START_1"><eq_pterm ptindx="FB4_10"/></macrocell><macrocell id="FB4_MC3" pin="FB4_MC3_PIN41"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN42"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN44" sigUse="5" signal="X_CS_2"><eq_pterm ptindx="FB4_16"/></macrocell><macrocell id="FB4_MC6" pin="FB4_MC6_PIN45"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN46" sigUse="1" signal="START_2"><eq_pterm ptindx="FB4_10"/></macrocell><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN47"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN48"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN49"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN50"/><macrocell id="FB4_MC15"/><macrocell id="FB4_MC16"/><fbinput id="FB4_I1" signal="A0"/><fbinput id="FB4_I2" signal="A1"/><fbinput id="FB4_I3" signal="A2"/><fbinput id="FB4_I4" signal="A3"/><fbinput id="FB4_I5" signal="START"/><fbinput id="FB4_I6" signal="U8eq_NE_SPECSIG"/><PAL><pterm id="FB4_10"><signal id="START"/></pterm><pterm id="FB4_16"><signal id="A2" negated="ON"/><signal id="A1"/><signal id="A0" negated="ON"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3" negated="ON"/></pterm><pterm id="FB4_20"><signal id="START"/></pterm></PAL><bct id="FB4_bct0" use=""/><bct id="FB4_bct1" use=""/><bct id="FB4_bct2" use=""/><bct id="FB4_bct3" use=""/><bct id="FB4_bct4" use=""/><bct id="FB4_bct5" use=""/><bct id="FB4_bct6" use=""/><bct id="FB4_bct7" use=""/><equation id="START_1"><d1><eq_pterm ptindx="FB4_10"/></d1></equation><equation id="X_CS_2" negated="ON"><d1><eq_pterm ptindx="FB4_16"/></d1></equation><equation id="START_2"><d1><eq_pterm ptindx="FB4_10"/></d1></equation></fblock><fblock id="FB5" pinUse="6"><macrocell id="FB5_MC1" pin="FB5_MC1_PIN2"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN1" sigUse="5" signal="X_CS_10"><eq_pterm ptindx="FB5_10"/></macrocell><macrocell id="FB5_MC3" pin="FB5_MC3_PIN100"/><macrocell id="FB5_MC4" pin="FB5_MC4_PIN99"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN98" sigUse="5" signal="X_CS_9"><eq_pterm ptindx="FB5_16"/></macrocell><macrocell id="FB5_MC6" pin="FB5_MC6_PIN97"/><macrocell id="FB5_MC7" pin="FB5_MC7_PIN96" sigUse="8" signal="X_LVSHDN_0"><eq_pterm ptindx="FB5_20"/><eq_pterm ptindx="FB5_21"/></macrocell><macrocell id="FB5_MC8"/><macrocell id="FB5_MC9"/><macrocell id="FB5_MC10"/><macrocell id="FB5_MC11"/><macrocell id="FB5_MC12"/><macrocell id="FB5_MC13" pin="FB5_MC13_PIN94" sigUse="8" signal="X_LVSHDN_1"><eq_pterm ptindx="FB5_20"/><eq_pterm ptindx="FB5_33"/></macrocell><macrocell id="FB5_MC14" pin="FB5_MC14_PIN93" sigUse="8" signal="X_LVSHDN_2"><eq_pterm ptindx="FB5_20"/><eq_pterm ptindx="FB5_35"/></macrocell><macrocell id="FB5_MC15" pin="FB5_MC15_PIN92" sigUse="8" signal="X_LVSHDN_3"><eq_pterm ptindx="FB5_20"/></macrocell><macrocell id="FB5_MC16"/><fbinput id="FB5_I1" signal="A0"/><fbinput id="FB5_I2" signal="A1"/><fbinput id="FB5_I3" signal="A2"/><fbinput id="FB5_I4" signal="A3"/><fbinput id="FB5_I5" signal="U8eq_NE_SPECSIG"/><fbinput id="FB5_I6" signal="WSTRB"/><fbinput id="FB5_I7" signal="X_RESET_FPGA"/><fbinput id="FB5_I8" signal="X_SHDN"/><PAL><pterm id="FB5_0"><signal id="X_RESET_FPGA" negated="ON"/></pterm><pterm id="FB5_4"><signal id="A2"/><signal id="A1"/><signal id="A0"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3"/></pterm><pterm id="FB5_5"><signal id="WSTRB"/></pterm><pterm id="FB5_10"><signal id="A2" negated="ON"/><signal id="A1"/><signal id="A0" negated="ON"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3"/></pterm><pterm id="FB5_16"><signal id="A2" negated="ON"/><signal id="A1" negated="ON"/><signal id="A0"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3"/></pterm><pterm id="FB5_20"><signal id="X_SHDN"/></pterm><pterm id="FB5_21"><signal id="A2"/><signal id="A1" negated="ON"/><signal id="A0" negated="ON"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3"/></pterm><pterm id="FB5_32"><signal id="X_SHDN"/></pterm><pterm id="FB5_33"><signal id="A2"/><signal id="A1" negated="ON"/><signal id="A0"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3"/></pterm><pterm id="FB5_34"><signal id="X_SHDN"/></pterm><pterm id="FB5_35"><signal id="A2"/><signal id="A1"/><signal id="A0" negated="ON"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3"/></pterm><pterm id="FB5_36"><signal id="X_SHDN"/></pterm></PAL><bct id="FB5_bct0" use="sr"><eq_pterm ptindx="FB5_0"/></bct><bct id="FB5_bct1" use=""/><bct id="FB5_bct2" use=""/><bct id="FB5_bct3" use=""/><bct id="FB5_bct4" use="ce"><eq_pterm ptindx="FB5_4"/></bct><bct id="FB5_bct5" use="clk"><eq_pterm ptindx="FB5_5"/></bct><bct id="FB5_bct6" use=""/><bct id="FB5_bct7" use=""/><equation id="X_CS_10" negated="ON"><d1><eq_pterm ptindx="FB5_10"/></d1></equation><equation id="X_CS_9" negated="ON"><d1><eq_pterm ptindx="FB5_16"/></d1></equation><equation id="X_LVSHDN_0"><d1><eq_pterm ptindx="FB5_20"/></d1><clk><eq_pterm ptindx="FB5_5"/></clk><reset><eq_pterm ptindx="FB5_0"/></reset><ce><eq_pterm ptindx="FB5_21"/></ce><prld ptindx="GND"/></equation><equation id="X_LVSHDN_1"><d1><eq_pterm ptindx="FB5_20"/></d1><clk><eq_pterm ptindx="FB5_5"/></clk><reset><eq_pterm ptindx="FB5_0"/></reset><ce><eq_pterm ptindx="FB5_33"/></ce><prld ptindx="GND"/></equation><equation id="X_LVSHDN_2"><d1><eq_pterm ptindx="FB5_20"/></d1><clk><eq_pterm ptindx="FB5_5"/></clk><reset><eq_pterm ptindx="FB5_0"/></reset><ce><eq_pterm ptindx="FB5_35"/></ce><prld ptindx="GND"/></equation><equation id="X_LVSHDN_3"><d1><eq_pterm ptindx="FB5_20"/></d1><clk><eq_pterm ptindx="FB5_5"/></clk><reset><eq_pterm ptindx="FB5_0"/></reset><ce><eq_pterm ptindx="FB5_4"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB6" pinUse="1"><macrocell id="FB6_MC1"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN4"/><macrocell id="FB6_MC3" pin="FB6_MC3_PIN5"/><macrocell id="FB6_MC4" pin="FB6_MC4_PIN6"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN7"/><macrocell id="FB6_MC6" pin="FB6_MC6_PIN8"/><macrocell id="FB6_MC7" pin="FB6_MC7_PIN9"/><macrocell id="FB6_MC8"/><macrocell id="FB6_MC9"/><macrocell id="FB6_MC10"/><macrocell id="FB6_MC11" pin="FB6_MC11_PIN10"/><macrocell id="FB6_MC12"/><macrocell id="FB6_MC13"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN12"/><macrocell id="FB6_MC15" pin="FB6_MC15_PIN13"/><macrocell id="FB6_MC16" pin="FB6_MC16_PIN14"/><PAL/><bct id="FB6_bct0" use=""/><bct id="FB6_bct1" use=""/><bct id="FB6_bct2" use=""/><bct id="FB6_bct3" use=""/><bct id="FB6_bct4" use=""/><bct id="FB6_bct5" use=""/><bct id="FB6_bct6" use=""/><bct id="FB6_bct7" use=""/></fblock><fblock id="FB7" pinUse="4"><macrocell id="FB7_MC1"/><macrocell id="FB7_MC2" pin="FB7_MC2_PIN37" sigUse="5" signal="X_CS_1"><eq_pterm ptindx="FB7_10"/></macrocell><macrocell id="FB7_MC3" pin="FB7_MC3_PIN36"/><macrocell id="FB7_MC4" pin="FB7_MC4_PIN35" sigUse="1" signal="START_0"><eq_pterm ptindx="FB7_14"/></macrocell><macrocell id="FB7_MC5" pin="FB7_MC5_PIN33" sigUse="5" signal="X_CS_0"><eq_pterm ptindx="FB7_16"/></macrocell><macrocell id="FB7_MC6" pin="FB7_MC6_PIN32"/><macrocell id="FB7_MC7" pin="FB7_MC7_PIN31"/><macrocell id="FB7_MC8"/><macrocell id="FB7_MC9"/><macrocell id="FB7_MC10"/><macrocell id="FB7_MC11" pin="FB7_MC11_PIN30"/><macrocell id="FB7_MC12" pin="FB7_MC12_PIN29"/><macrocell id="FB7_MC13" pin="FB7_MC13_PIN28"/><macrocell id="FB7_MC14" pin="FB7_MC14_PIN27"/><macrocell id="FB7_MC15"/><macrocell id="FB7_MC16"/><fbinput id="FB7_I1" signal="A0"/><fbinput id="FB7_I2" signal="A1"/><fbinput id="FB7_I3" signal="A2"/><fbinput id="FB7_I4" signal="A3"/><fbinput id="FB7_I5" signal="START"/><fbinput id="FB7_I6" signal="U8eq_NE_SPECSIG"/><PAL><pterm id="FB7_10"><signal id="A2" negated="ON"/><signal id="A1" negated="ON"/><signal id="A0"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3" negated="ON"/></pterm><pterm id="FB7_14"><signal id="START"/></pterm><pterm id="FB7_16"><signal id="A2" negated="ON"/><signal id="A1" negated="ON"/><signal id="A0" negated="ON"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3" negated="ON"/></pterm></PAL><bct id="FB7_bct0" use=""/><bct id="FB7_bct1" use=""/><bct id="FB7_bct2" use=""/><bct id="FB7_bct3" use=""/><bct id="FB7_bct4" use=""/><bct id="FB7_bct5" use=""/><bct id="FB7_bct6" use=""/><bct id="FB7_bct7" use=""/><equation id="X_CS_1" negated="ON"><d1><eq_pterm ptindx="FB7_10"/></d1></equation><equation id="START_0"><d1><eq_pterm ptindx="FB7_14"/></d1></equation><equation id="X_CS_0" negated="ON"><d1><eq_pterm ptindx="FB7_16"/></d1></equation></fblock><fblock id="FB8" pinUse="1"><macrocell id="FB8_MC1"/><macrocell id="FB8_MC2" pin="FB8_MC2_PIN15"/><macrocell id="FB8_MC3" pin="FB8_MC3_PIN16"/><macrocell id="FB8_MC4" pin="FB8_MC4_PIN17"/><macrocell id="FB8_MC5"/><macrocell id="FB8_MC6" pin="FB8_MC6_PIN19"/><macrocell id="FB8_MC7" pin="FB8_MC7_PIN20"/><macrocell id="FB8_MC8"/><macrocell id="FB8_MC9"/><macrocell id="FB8_MC10"/><macrocell id="FB8_MC11" pin="FB8_MC11_PIN21" sigUse="5" signal="X_CS_11"><eq_pterm ptindx="FB8_28"/></macrocell><macrocell id="FB8_MC12" pin="FB8_MC12_PIN22"/><macrocell id="FB8_MC13" pin="FB8_MC13_PIN23"/><macrocell id="FB8_MC14" pin="FB8_MC14_PIN24"/><macrocell id="FB8_MC15" pin="FB8_MC15_PIN25"/><macrocell id="FB8_MC16"/><fbinput id="FB8_I1" signal="A0"/><fbinput id="FB8_I2" signal="A1"/><fbinput id="FB8_I3" signal="A2"/><fbinput id="FB8_I4" signal="A3"/><fbinput id="FB8_I5" signal="U8eq_NE_SPECSIG"/><PAL><pterm id="FB8_28"><signal id="A2" negated="ON"/><signal id="A1"/><signal id="A0"/><signal id="U8eq_NE_SPECSIG"/><signal id="A3"/></pterm></PAL><bct id="FB8_bct0" use=""/><bct id="FB8_bct1" use=""/><bct id="FB8_bct2" use=""/><bct id="FB8_bct3" use=""/><bct id="FB8_bct4" use=""/><bct id="FB8_bct5" use=""/><bct id="FB8_bct6" use=""/><bct id="FB8_bct7" use=""/><equation id="X_CS_11" negated="ON"><d1><eq_pterm ptindx="FB8_28"/></d1></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'FPGA_Project_NRES_RTD_board_rev1.ise'.</warning><warning>Cpld:1007 - Removing unused input(s) 'TCK'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'TDI'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'TDO'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'TMS'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning></messages><compOpts blkfanin="38" exhaust="OFF" fbnand="ON" ignorets="OFF" inputs="32" inreg="ON" isp="ON" keepio="OFF" loc="ON" mlopt="ON" nouct="OFF" optimize="DENSITY" part="XCR3128XL-10-VQ100" prld="LOW" pterms="36" slew="FAST" terminate="PULLUP" unused="PULLUP" wysiwyg="OFF"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="U8eq_NE_SPECSIG" value="U8/eq_NE"/></document>
