// Seed: 1880440909
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    input  logic id_2
);
  logic id_4;
  assign id_0 = id_4;
  tri0 id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5
  );
  assign id_5 = 1;
  tri id_6;
  assign id_0 = id_2;
  assign id_5 = id_1 == 1;
  assign id_6 = 1'd0 ** id_6;
  initial id_4 <= 1;
endmodule
